TimeQuest Timing Analyzer report for de2i_150_qsys_pcie
Sat Jul 09 09:37:03 2016
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'n/a'
 21. Slow 1200mV 85C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'refclk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 56. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 57. Slow 1200mV 0C Model Setup: 'n/a'
 58. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 60. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 61. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Hold: 'n/a'
 63. Slow 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 64. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 65. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 67. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'refclk'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Propagation Delay
 83. Minimum Propagation Delay
 84. MTBF Summary
 85. Synchronizer Summary
 86. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 97. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 98. Fast 1200mV 0C Model Setup: 'n/a'
 99. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
100. Fast 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
101. Fast 1200mV 0C Model Hold: 'CLOCK_50'
102. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
103. Fast 1200mV 0C Model Hold: 'n/a'
104. Fast 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
105. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
106. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
107. Fast 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
108. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
109. Fast 1200mV 0C Model Removal: 'CLOCK_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'refclk'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
119. Setup Times
120. Hold Times
121. Clock to Output Times
122. Minimum Clock to Output Times
123. Propagation Delay
124. Minimum Propagation Delay
125. MTBF Summary
126. Synchronizer Summary
127. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; de2i_150_qsys_pcie                                 ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX150DF31C7                                    ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.76        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.3%      ;
;     Processor 3            ;  23.5%      ;
;     Processor 4            ;  17.6%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                      ;
+----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                  ; Status ; Read at                  ;
+----------------------------------------------------------------+--------+--------------------------+
; de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Jul 09 09:36:20 2016 ;
; de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Sat Jul 09 09:36:20 2016 ;
; de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_cpu.sdc ; OK     ; Sat Jul 09 09:36:21 2016 ;
; de2i_150_qsys_pcie.sdc                                         ; OK     ; Sat Jul 09 09:36:21 2016 ;
+----------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                               ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                   ; Source                                                                                                                    ; Targets                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                      ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { altera_reserved_tck }                                                                                                      ;
; CLOCK2_50                                                                                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK2_50 }                                                                                                                ;
; CLOCK3_50                                                                                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK3_50 }                                                                                                                ;
; CLOCK_50                                                                                                                 ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK_50 }                                                                                                                 ;
; refclk                                                                                                                   ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { PCIE_REFCLK_P }                                                                                                            ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0] }  ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1] }  ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2] }  ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk } ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout            ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk  ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout }            ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk         ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout }        ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout           ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]   ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout }           ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                  ; { u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                              ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout         ; { u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 40.14 MHz  ; 40.14 MHz       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 94.59 MHz  ; 94.59 MHz       ; altera_reserved_tck                                                         ;      ;
; 194.17 MHz ; 194.17 MHz      ; CLOCK_50                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+---------+---------------+
; Clock                                                                       ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------+---------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -16.910 ; -36319.166    ;
; CLOCK_50                                                                    ; -0.034  ; -0.034        ;
; n/a                                                                         ; 13.994  ; 0.000         ;
; altera_reserved_tck                                                         ; 44.714  ; 0.000         ;
+-----------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.206 ; 0.000         ;
; CLOCK_50                                                                    ; 0.390 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.394 ; 0.000         ;
; n/a                                                                         ; 5.483 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.703  ; 0.000         ;
; CLOCK_50                                                                    ; 15.919 ; 0.000         ;
; altera_reserved_tck                                                         ; 47.774 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.164 ; 0.000         ;
; altera_reserved_tck                                                         ; 1.363 ; 0.000         ;
; CLOCK_50                                                                    ; 3.307 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.577  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.977  ; 0.000         ;
; refclk                                                                                                            ; 4.813  ; 0.000         ;
; CLOCK_50                                                                                                          ; 9.772  ; 0.000         ;
; CLOCK2_50                                                                                                         ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                                                         ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                                                               ; 49.725 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                               ; To Node                                                                                                                                                                                             ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -16.910 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.260      ; 25.168     ;
; -16.338 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.260      ; 24.596     ;
; -16.188 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.338      ; 24.524     ;
; -16.151 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM321_OTERM3549_OTERM5998_OTERM8580_OTERM10849    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 24.396     ;
; -15.929 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM303_OTERM3477_OTERM5962_OTERM8508_OTERM10813  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.295      ; 24.222     ;
; -15.889 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.334      ; 24.221     ;
; -15.771 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 23.680     ;
; -15.769 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM123_OTERM3369_OTERM5782_OTERM8328_OTERM10633    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.254      ; 24.021     ;
; -15.757 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][5]_OTERM335_OTERM3527_OTERM6012_OTERM8558_OTERM10863    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.260      ; 24.015     ;
; -15.694 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.167     ; 23.525     ;
; -15.680 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 23.606     ;
; -15.603 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.338      ; 23.939     ;
; -15.566 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM319_OTERM3547_OTERM5996_OTERM8578_OTERM10847    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 23.811     ;
; -15.442 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM321_OTERM3549_OTERM5998_OTERM8580_OTERM10849    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.325      ; 23.765     ;
; -15.403 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM357_OTERM3513_OTERM6034_OTERM8544_OTERM10885  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 23.724     ;
; -15.334 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM303_OTERM3477_OTERM5962_OTERM8508_OTERM10813  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.331      ; 23.663     ;
; -15.330 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 23.253     ;
; -15.330 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.317      ; 23.645     ;
; -15.306 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][6]_OTERM301_OTERM3475_OTERM5960_OTERM8506_OTERM10811  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.295      ; 23.599     ;
; -15.300 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][6]_OTERM139_OTERM3349_OTERM5798_OTERM8308_OTERM10649  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.334      ; 23.632     ;
; -15.294 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM195_OTERM3333_OTERM5854_OTERM8436_OTERM10705  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.241      ; 23.533     ;
; -15.269 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 23.190     ;
; -15.247 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM355_OTERM3511_OTERM6032_OTERM8542_OTERM10883  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 23.157     ;
; -15.243 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 23.150     ;
; -15.225 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM977_OTERM4053_OTERM6502_OTERM8976_OTERM11281    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.250      ; 23.473     ;
; -15.225 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7032_OTERM9541_OTERM11966                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 23.080     ;
; -15.224 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][6]_OTERM121_OTERM3367_OTERM5780_OTERM8326_OTERM10631    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.254      ; 23.476     ;
; -15.224 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM249_OTERM3279_OTERM5908_OTERM8382_OTERM10759    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.304      ; 23.526     ;
; -15.223 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][7]_OTERM87_OTERM3261_OTERM5746_OTERM8292_OTERM10597   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.272      ; 23.493     ;
; -15.211 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.160     ; 23.049     ;
; -15.186 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7050_OTERM9521_OTERM11982                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 23.095     ;
; -15.168 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM177_OTERM3387_OTERM5836_OTERM8346_OTERM10687  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 23.071     ;
; -15.159 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM375_OTERM3495_OTERM6052_OTERM8526_OTERM10903  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 23.094     ;
; -15.131 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM995_OTERM4035_OTERM6520_OTERM8958_OTERM11299  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 23.040     ;
; -15.131 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1525_OTERM4901_OTERM7614_OTERM11936            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 22.994     ;
; -15.094 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM465_OTERM3621_OTERM6106_OTERM8652_OTERM10957    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.274      ; 23.366     ;
; -15.092 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM247_OTERM3277_OTERM5906_OTERM8380_OTERM10757    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 22.984     ;
; -15.080 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][4]_OTERM333_OTERM3525_OTERM6010_OTERM8556_OTERM10861    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.260      ; 23.338     ;
; -15.066 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][6]_OTERM849_OTERM3907_OTERM6410_OTERM8848_OTERM11189 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.347      ; 23.411     ;
; -15.060 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM123_OTERM3369_OTERM5782_OTERM8328_OTERM10633    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.332      ; 23.390     ;
; -15.056 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][7]_OTERM267_OTERM3441_OTERM5926_OTERM8472_OTERM10777    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.251      ; 23.305     ;
; -15.053 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM231_OTERM3297_OTERM5890_OTERM8400_OTERM10741    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 22.935     ;
; -15.047 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][7]_OTERM851_OTERM3909_OTERM6412_OTERM8850_OTERM11191 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.347      ; 23.392     ;
; -15.035 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][5]_OTERM335_OTERM3527_OTERM6012_OTERM8558_OTERM10863    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.338      ; 23.371     ;
; -15.034 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[7][7]_OTERM689_OTERM3801_OTERM6286_OTERM8796_OTERM11101    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.201      ; 23.233     ;
; -15.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM15_OTERM3189_OTERM5674_OTERM8220_OTERM10525   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.284      ; 23.304     ;
; -14.999 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7092_OTERM9487_OTERM12020                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 22.868     ;
; -14.997 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][5]_OTERM317_OTERM3545_OTERM5994_OTERM8576_OTERM10845    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 23.242     ;
; -14.993 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.307      ; 23.298     ;
; -14.990 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM33_OTERM3225_OTERM5710_OTERM8256_OTERM10561   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.294      ; 23.282     ;
; -14.975 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 22.884     ;
; -14.968 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][7]_OTERM1913                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.789     ;
; -14.965 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[19]                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.167     ; 22.796     ;
; -14.963 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7032_OTERM9541_OTERM11966                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 22.875     ;
; -14.951 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM249_OTERM3279_OTERM5908_OTERM8382_OTERM10759    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.340      ; 23.289     ;
; -14.937 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM869_OTERM3963_OTERM6430_OTERM8904_OTERM11209  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.284      ; 23.219     ;
; -14.932 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM887_OTERM3945_OTERM6448_OTERM8886_OTERM11227    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 22.821     ;
; -14.879 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM213_OTERM3315_OTERM5872_OTERM8418_OTERM10723  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 23.193     ;
; -14.873 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][6]_OTERM85_OTERM3259_OTERM5744_OTERM8290_OTERM10595   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.272      ; 23.143     ;
; -14.870 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 23.166     ;
; -14.867 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[21][0]_OTERM1675_OTERM7706_OTERM9120                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.160     ; 22.705     ;
; -14.857 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM319_OTERM3547_OTERM5996_OTERM8578_OTERM10847    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.325      ; 23.180     ;
; -14.855 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM483_OTERM3603_OTERM6124_OTERM8634_OTERM10975  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.314      ; 23.167     ;
; -14.836 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7072_OTERM9505_OTERM12002                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 22.747     ;
; -14.836 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][5]_OTERM1909                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.657     ;
; -14.832 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7072_OTERM9505_OTERM12002                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 22.707     ;
; -14.821 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM159_OTERM3405_OTERM5818_OTERM8364_OTERM10669    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.266      ; 23.085     ;
; -14.819 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM247_OTERM3277_OTERM5906_OTERM8380_OTERM10757    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 22.747     ;
; -14.817 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][6]_OTERM1911                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.638     ;
; -14.816 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.346      ; 23.160     ;
; -14.814 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][7]_OTERM1561_OTERM4937                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.178     ; 22.634     ;
; -14.812 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 23.120     ;
; -14.791 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][3]_OTERM331_OTERM3523_OTERM6008_OTERM8554_OTERM10859    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.612     ;
; -14.775 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM211_OTERM3313_OTERM5870_OTERM8416_OTERM10721  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 22.649     ;
; -14.766 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][5]_OTERM137_OTERM3347_OTERM5796_OTERM8306_OTERM10647  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.334      ; 23.098     ;
; -14.761 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM193_OTERM3331_OTERM5852_OTERM8434_OTERM10703  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.241      ; 23.000     ;
; -14.760 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[19][1]_OTERM7936_OTERM9759                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.167     ; 22.591     ;
; -14.759 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM231_OTERM3297_OTERM5890_OTERM8400_OTERM10741    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 22.698     ;
; -14.753 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.317      ; 23.068     ;
; -14.745 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7050_OTERM9521_OTERM11982                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 22.668     ;
; -14.728 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.364      ; 23.090     ;
; -14.711 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][4]_OTERM135_OTERM3345_OTERM5794_OTERM8304_OTERM10645  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 22.636     ;
; -14.711 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][6]_OTERM301_OTERM3475_OTERM5960_OTERM8506_OTERM10811  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.331      ; 23.040     ;
; -14.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][6]_OTERM463_OTERM3619_OTERM6104_OTERM8650_OTERM10955    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.274      ; 22.979     ;
; -14.704 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][3]_OTERM1905                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.525     ;
; -14.702 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][7]_OTERM833_OTERM3927_OTERM6394_OTERM8868_OTERM11173   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.259      ; 22.959     ;
; -14.702 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.294      ; 22.994     ;
; -14.699 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM195_OTERM3333_OTERM5854_OTERM8436_OTERM10705  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.277      ; 22.974     ;
; -14.694 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][6]_OTERM975_OTERM4051_OTERM6500_OTERM8974_OTERM11279    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.250      ; 22.942     ;
; -14.685 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][6]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 22.606     ;
; -14.685 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][4]_OTERM1907                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.506     ;
; -14.679 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11920            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.272      ; 22.949     ;
; -14.679 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11922            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.272      ; 22.949     ;
; -14.679 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11924            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.272      ; 22.949     ;
; -14.679 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][4]_OTERM1519_OTERM4895_OTERM7608_OTERM11926            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.272      ; 22.949     ;
; -14.668 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][4]_OTERM315_OTERM3543_OTERM5992_OTERM8574_OTERM10843    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.160     ; 22.506     ;
; -14.663 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|s_id[0]    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.546     ; 22.115     ;
; -14.662 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][5]_OTERM353_OTERM3509_OTERM6030_OTERM8540_OTERM10881  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 22.572     ;
; -14.661 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[10][7]_OTERM523_OTERM3729_OTERM6214_OTERM8724_OTERM11029 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.177     ; 22.482     ;
; -14.659 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][6]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 22.566     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                         ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.034 ; de2i_150_qsys:u0|Blast_top:Btop|state[2] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -1.533     ; 2.409      ;
; 0.167  ; de2i_150_qsys:u0|Blast_top:Btop|state[0] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -1.533     ; 2.208      ;
; 0.178  ; de2i_150_qsys:u0|Blast_top:Btop|state[1] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -1.533     ; 2.197      ;
; 14.850 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[7]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 5.130      ;
; 14.850 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[5]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 5.130      ;
; 14.850 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[3]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 5.130      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.851 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 5.127      ;
; 14.912 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_RS         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.021     ; 5.065      ;
; 14.912 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[6]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.021     ; 5.065      ;
; 14.912 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[4]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.021     ; 5.065      ;
; 14.912 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[2]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.021     ; 5.065      ;
; 14.912 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[1]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.021     ; 5.065      ;
; 14.912 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[0]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.021     ; 5.065      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.148 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.020     ; 4.830      ;
; 15.334 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[1]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 4.646      ;
; 15.334 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[5]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 4.646      ;
; 15.334 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[0]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 4.646      ;
; 15.334 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[2]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 4.646      ;
; 15.334 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[3]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 4.646      ;
; 15.334 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[4]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.018     ; 4.646      ;
; 15.499 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000000  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.019     ; 4.480      ;
; 15.510 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000001  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.019     ; 4.469      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.630 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.276      ;
; 15.642 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000010  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.019     ; 4.337      ;
; 15.642 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000011  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.019     ; 4.337      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.680 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.226      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.786 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.120      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.820 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 4.086      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[1] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[2] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[3] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[4] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[5] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[6] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[7] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[8] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.936 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[9] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.088     ; 3.974      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.947 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.959      ;
; 15.981 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.925      ;
; 15.981 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.925      ;
; 15.981 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.925      ;
; 15.981 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.925      ;
; 15.981 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.925      ;
; 15.981 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.092     ; 3.925      ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.994 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.755     ; 1.251      ;
; 14.233 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.756     ; 1.011      ;
; 14.233 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.756     ; 1.011      ;
; 14.233 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.756     ; 1.011      ;
; 14.233 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.756     ; 1.011      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 5.205      ;
; 44.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 5.043      ;
; 44.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 5.017      ;
; 44.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 4.930      ;
; 45.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.833      ;
; 45.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.793      ;
; 45.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 4.772      ;
; 45.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.643      ;
; 45.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 4.587      ;
; 45.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.545      ;
; 45.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.487      ;
; 45.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.428      ;
; 45.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 4.364      ;
; 45.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 4.339      ;
; 45.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 4.315      ;
; 45.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.959      ;
; 45.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 3.953      ;
; 46.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.859      ;
; 46.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.678      ;
; 46.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.620      ;
; 46.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.568      ;
; 46.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.502      ;
; 46.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.512      ;
; 46.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.471      ;
; 46.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.077      ;
; 46.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.073      ;
; 46.959 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.958      ;
; 47.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 2.803      ;
; 47.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.749      ;
; 47.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 2.656      ;
; 92.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 7.744      ;
; 92.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.683      ;
; 92.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.673      ;
; 92.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.659      ;
; 92.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 7.593      ;
; 92.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 7.459      ;
; 92.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.400      ;
; 92.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.379      ;
; 92.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.358      ;
; 92.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.403      ;
; 92.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.399      ;
; 92.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.395      ;
; 92.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.359      ;
; 92.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.336      ;
; 92.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.310      ;
; 92.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.239      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.237      ;
; 92.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.234      ;
; 92.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.217      ;
; 92.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.226      ;
; 92.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.210      ;
; 92.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.200      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.196      ;
; 92.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.193      ;
; 92.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.159      ;
; 92.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.075      ;
; 92.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.111      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.120      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.120      ;
; 92.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.119      ;
; 92.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.097      ;
; 92.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.085      ;
; 92.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.096      ;
; 92.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.096      ;
; 92.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.093      ;
; 92.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.092      ;
; 92.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.037      ;
; 92.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.072      ;
; 92.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.068      ;
; 92.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.058      ;
; 92.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.055      ;
; 92.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 7.070      ;
; 92.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 7.070      ;
; 92.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 7.068      ;
; 92.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.052      ;
; 92.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.052      ;
; 92.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.052      ;
; 92.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.051      ;
; 92.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.050      ;
; 92.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.978      ;
; 92.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 7.020      ;
; 92.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.919      ;
; 92.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.956      ;
; 92.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.954      ;
; 92.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.951      ;
; 92.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.934      ;
; 92.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.943      ;
; 93.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.898      ;
; 93.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.923      ;
; 93.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.930      ;
; 93.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.929      ;
; 93.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.913      ;
; 93.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.911      ;
; 93.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.910      ;
; 93.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.878      ;
; 93.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.873      ;
; 93.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.890      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.884      ;
; 93.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.883      ;
; 93.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.882      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.206 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|fifo_counter[1]                                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.547      ; 0.939      ;
; 0.230 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|fifo_counter[1]                                                                                        ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.549      ; 0.965      ;
; 0.236 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[1]                                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.544      ; 0.966      ;
; 0.245 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[34] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.918      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 0.910      ;
; 0.247 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[12] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.921      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 0.981      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 0.986      ;
; 0.293 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[22]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.978      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.438      ; 0.955      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.981      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.980      ;
; 0.299 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.436      ; 0.957      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.985      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.984      ;
; 0.303 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[84]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.986      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.988      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.989      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.986      ;
; 0.305 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.990      ;
; 0.306 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[199]       ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 0.986      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.990      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.991      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.986      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.991      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.990      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.992      ;
; 0.309 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[65] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.983      ;
; 0.309 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[89]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 0.989      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.993      ;
; 0.310 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                             ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.993      ;
; 0.310 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[1]                                             ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.993      ;
; 0.310 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.993      ;
; 0.310 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[20]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.995      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.982      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.980      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.993      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.993      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.994      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.994      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.994      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.478      ; 1.012      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[1]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.986      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.986      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[9]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.991      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[48] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.988      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.996      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.996      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[8]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.988      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.986      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[59] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.989      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[36] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.988      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 0.982      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.002      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[85]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 1.003      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[17] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.989      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[47] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.989      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.986      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[70] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.991      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[76]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.998      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.006      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 0.984      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.004      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[32] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[29]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.993      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[15]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a14~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.996      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.010      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[5]                                             ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.478      ; 1.019      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[26] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.992      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[35]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.004      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[39]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.010      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[11]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.994      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.003      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 0.987      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[21] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.993      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[25] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.994      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[33] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.994      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[28]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.995      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[73]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 0.997      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.996      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.990      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[15] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.995      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[23] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.995      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.004      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.004      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[0]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.997      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[30] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.996      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[46] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.995      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[67] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.995      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[31]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.994      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[82]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.997      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[91]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.997      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.998      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.992      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.012      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.993      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.005      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.992      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[20] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.996      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[58]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.012      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                  ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; LCD:u5|LCD_Controller:u0|LCD_EN     ; LCD:u5|LCD_Controller:u0|LCD_EN     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|oDone      ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|mStart     ; LCD:u5|LCD_Controller:u0|mStart     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|Cont[3]    ; LCD:u5|LCD_Controller:u0|Cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|Cont[2]    ; LCD:u5|LCD_Controller:u0|Cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|Cont[1]    ; LCD:u5|LCD_Controller:u0|Cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|Cont[0]    ; LCD:u5|LCD_Controller:u0|Cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|Cont[4]    ; LCD:u5|LCD_Controller:u0|Cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|ST.10      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.391 ; LCD:u5|mLCD_ST.000000               ; LCD:u5|mLCD_ST.000000               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; LCD:u5|mLCD_Start                   ; LCD:u5|mLCD_Start                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; LCD:u5|mLCD_ST.000010               ; LCD:u5|mLCD_ST.000010               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; LCD:u5|mLCD_ST.000001               ; LCD:u5|mLCD_ST.000001               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.398 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.674      ;
; 0.400 ; Reset_Delay:r0|Cont[0]              ; Reset_Delay:r0|Cont[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.674      ;
; 0.416 ; Reset_Delay:r0|Cont[19]             ; Reset_Delay:r0|Cont[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.691      ;
; 0.420 ; LCD:u5|mDLY[17]                     ; LCD:u5|mDLY[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.698      ;
; 0.421 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|mStart     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.700      ;
; 0.422 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|ST.00      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.701      ;
; 0.429 ; heart_beat:heart_beat_clk50|cnt[25] ; heart_beat:heart_beat_clk50|cnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.705      ;
; 0.432 ; LCD:u5|LCD_Controller:u0|ST.01      ; LCD:u5|LCD_Controller:u0|ST.10      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.711      ;
; 0.434 ; LCD:u5|mLCD_ST.000011               ; LCD:u5|mLCD_ST.000000               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.712      ;
; 0.436 ; LCD:u5|LCD_Controller:u0|ST.01      ; LCD:u5|LCD_Controller:u0|LCD_EN     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.715      ;
; 0.543 ; LCD:u5|LUT_DATA[1]                  ; LCD:u5|mLCD_DATA[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.821      ;
; 0.543 ; LCD:u5|LUT_DATA[0]                  ; LCD:u5|mLCD_DATA[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.821      ;
; 0.544 ; LCD:u5|LUT_DATA[6]                  ; LCD:u5|mLCD_DATA[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.822      ;
; 0.545 ; LCD:u5|LUT_DATA[4]                  ; LCD:u5|mLCD_DATA[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.823      ;
; 0.546 ; LCD:u5|LUT_DATA[8]                  ; LCD:u5|mLCD_RS                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.824      ;
; 0.559 ; LCD:u5|LCD_Controller:u0|ST.00      ; LCD:u5|LCD_Controller:u0|ST.01      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.838      ;
; 0.571 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|ST.11      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.850      ;
; 0.590 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_DATA[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.868      ;
; 0.591 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_DATA[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.869      ;
; 0.607 ; LCD:u5|LUT_INDEX[2]                 ; LCD:u5|LUT_DATA[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.885      ;
; 0.620 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.898      ;
; 0.620 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_INDEX[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.898      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.904      ;
; 0.628 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.905      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.906      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.906      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.906      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.906      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.907      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.907      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.907      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.908      ;
; 0.633 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.909      ;
; 0.633 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.909      ;
; 0.633 ; LCD:u5|mDLY[5]                      ; LCD:u5|mDLY[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.911      ;
; 0.634 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.910      ;
; 0.635 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.635 ; LCD:u5|mDLY[3]                      ; LCD:u5|mDLY[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.635 ; LCD:u5|mDLY[6]                      ; LCD:u5|mDLY[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.636 ; Reset_Delay:r0|Cont[10]             ; Reset_Delay:r0|Cont[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.911      ;
; 0.636 ; Reset_Delay:r0|Cont[12]             ; Reset_Delay:r0|Cont[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.911      ;
; 0.636 ; LCD:u5|mDLY[4]                      ; LCD:u5|mDLY[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.638 ; Reset_Delay:r0|Cont[4]              ; Reset_Delay:r0|Cont[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.912      ;
; 0.638 ; Reset_Delay:r0|Cont[6]              ; Reset_Delay:r0|Cont[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.912      ;
; 0.638 ; Reset_Delay:r0|Cont[14]             ; Reset_Delay:r0|Cont[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.913      ;
; 0.638 ; LCD:u5|mDLY[2]                      ; LCD:u5|mDLY[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.916      ;
; 0.638 ; LCD:u5|LCD_Controller:u0|mStart     ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.917      ;
; 0.639 ; Reset_Delay:r0|Cont[13]             ; Reset_Delay:r0|Cont[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; Reset_Delay:r0|Cont[2]              ; Reset_Delay:r0|Cont[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.913      ;
; 0.639 ; Reset_Delay:r0|Cont[11]             ; Reset_Delay:r0|Cont[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; Reset_Delay:r0|Cont[18]             ; Reset_Delay:r0|Cont[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.640 ; Reset_Delay:r0|Cont[5]              ; Reset_Delay:r0|Cont[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.914      ;
; 0.640 ; Reset_Delay:r0|Cont[7]              ; Reset_Delay:r0|Cont[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.914      ;
; 0.640 ; LCD:u5|mDLY[9]                      ; LCD:u5|mDLY[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.918      ;
; 0.641 ; Reset_Delay:r0|Cont[16]             ; Reset_Delay:r0|Cont[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.916      ;
; 0.641 ; LCD:u5|mDLY[11]                     ; LCD:u5|mDLY[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.919      ;
; 0.642 ; Reset_Delay:r0|Cont[3]              ; Reset_Delay:r0|Cont[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.916      ;
; 0.642 ; Reset_Delay:r0|Cont[15]             ; Reset_Delay:r0|Cont[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.917      ;
; 0.642 ; Reset_Delay:r0|Cont[17]             ; Reset_Delay:r0|Cont[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.917      ;
; 0.642 ; LCD:u5|mDLY[10]                     ; LCD:u5|mDLY[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.920      ;
; 0.643 ; LCD:u5|mDLY[13]                     ; LCD:u5|mDLY[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.921      ;
; 0.643 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.922      ;
; 0.645 ; LCD:u5|mDLY[12]                     ; LCD:u5|mDLY[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.923      ;
; 0.646 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.922      ;
; 0.646 ; LCD:u5|mDLY[14]                     ; LCD:u5|mDLY[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.924      ;
; 0.647 ; LCD:u5|mDLY[15]                     ; LCD:u5|mDLY[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.925      ;
; 0.647 ; LCD:u5|mDLY[16]                     ; LCD:u5|mDLY[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.925      ;
; 0.649 ; LCD:u5|mDLY[1]                      ; LCD:u5|mDLY[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.653 ; LCD:u5|mLCD_ST.000001               ; LCD:u5|mLCD_ST.000010               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.931      ;
; 0.654 ; LCD:u5|mDLY[0]                      ; LCD:u5|mDLY[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.932      ;
; 0.655 ; LCD:u5|mDLY[7]                      ; LCD:u5|mDLY[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.933      ;
; 0.656 ; Reset_Delay:r0|Cont[1]              ; Reset_Delay:r0|Cont[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.930      ;
; 0.656 ; LCD:u5|mDLY[8]                      ; LCD:u5|mDLY[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.934      ;
; 0.660 ; Reset_Delay:r0|Cont[0]              ; Reset_Delay:r0|Cont[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.934      ;
; 0.663 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|Cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.942      ;
; 0.679 ; LCD:u5|LUT_INDEX[3]                 ; LCD:u5|LUT_INDEX[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.957      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.394 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[34]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[7]                                                       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[31]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.674      ;
; 0.404 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 0.695      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.683      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.690      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.690      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.483 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.534     ; 0.949      ;
; 5.483 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.534     ; 0.949      ;
; 5.502 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.534     ; 0.968      ;
; 5.502 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.534     ; 0.968      ;
; 5.738 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.534     ; 1.204      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.703 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 7.218      ;
; 0.703 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 7.218      ;
; 0.703 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 7.218      ;
; 0.703 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 7.218      ;
; 0.704 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.195      ;
; 0.704 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.195      ;
; 0.704 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.195      ;
; 0.704 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.195      ;
; 0.704 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 7.193      ;
; 0.704 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 7.193      ;
; 0.705 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.180      ;
; 0.705 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.180      ;
; 0.705 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 7.176      ;
; 0.705 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[12].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 7.176      ;
; 0.705 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.194      ;
; 0.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.178      ;
; 0.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.178      ;
; 0.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.178      ;
; 0.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.178      ;
; 0.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 7.155      ;
; 0.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 7.155      ;
; 0.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 7.155      ;
; 0.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 7.155      ;
; 0.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 7.153      ;
; 0.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 7.153      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 7.146      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 7.153      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 7.153      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 7.153      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 7.153      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 7.174      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 7.174      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 7.174      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 7.174      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 7.156      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 7.156      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 7.156      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 7.156      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 7.140      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 7.140      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.207      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.207      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.207      ;
; 0.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.207      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 7.140      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 7.140      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 7.132      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 7.132      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 7.132      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 7.132      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|wr_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.155     ; 7.134      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 7.143      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 7.143      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 7.143      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 7.143      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 7.136      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[12].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 7.136      ;
; 0.709 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 7.154      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[0]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 7.130      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[1]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 7.130      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 7.130      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 7.155      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 7.147      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 7.147      ;
; 0.710 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.190      ;
; 0.710 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[12].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 7.115      ;
; 0.710 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 7.113      ;
; 0.710 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 7.113      ;
; 0.710 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 7.113      ;
; 0.711 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 7.134      ;
; 0.711 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 7.137      ;
; 0.711 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 7.137      ;
; 0.711 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 7.137      ;
; 0.711 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 7.137      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 7.128      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 7.128      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 7.134      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 7.134      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 7.145      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 7.145      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 7.145      ;
; 0.712 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 7.145      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.179     ; 7.106      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.172     ; 7.113      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.172     ; 7.113      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.172     ; 7.113      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.172     ; 7.113      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 7.134      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 7.134      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 7.134      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 7.134      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 7.116      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 7.116      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 7.116      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 7.116      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.185     ; 7.100      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.185     ; 7.100      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 7.167      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 7.167      ;
; 0.713 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 7.167      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                               ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
; 15.919 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 4.060      ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.152      ;
; 93.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.106      ;
; 93.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.106      ;
; 93.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.106      ;
; 93.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.106      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.081      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 6.089      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 6.089      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 6.089      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.087      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.087      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.087      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.114      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.099      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.112      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.107      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.105      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.111      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.096      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.096      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.096      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.096      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.096      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.095      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.096      ;
; 93.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.111      ;
; 93.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.082      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.071      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.073      ;
; 93.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.084      ;
; 93.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.084      ;
; 93.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.084      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.164 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.439      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.189 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.465      ;
; 1.445 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.723      ;
; 1.445 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.723      ;
; 1.445 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.723      ;
; 1.445 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.723      ;
; 1.451 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.737      ;
; 1.451 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.737      ;
; 1.451 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.737      ;
; 1.451 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.737      ;
; 1.475 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.761      ;
; 1.475 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.761      ;
; 1.475 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.761      ;
; 1.475 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.761      ;
; 1.475 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.761      ;
; 1.475 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.761      ;
; 1.500 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.778      ;
; 1.500 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.778      ;
; 1.500 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.778      ;
; 1.500 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.778      ;
; 1.500 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.778      ;
; 1.500 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.778      ;
; 1.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.964      ;
; 1.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.964      ;
; 1.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.964      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.724 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.986      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.903 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 2.483      ;
; 1.996 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.144      ; 2.326      ;
; 1.996 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.144      ; 2.326      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.029 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.280      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 2.336      ;
; 2.325 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 2.603      ;
; 2.325 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 2.603      ;
; 2.325 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 2.603      ;
; 2.325 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 2.603      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.633      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.633      ;
; 1.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.773      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.975      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.183      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.183      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.183      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.183      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.183      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.183      ;
; 1.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.179      ;
; 1.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.179      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.218      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.488      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.488      ;
; 2.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.535      ;
; 2.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.535      ;
; 2.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.535      ;
; 2.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.535      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 2.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.611      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.752      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.752      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.752      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 5.767      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.754      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 5.779      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 5.769      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[256] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.774      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.774      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.774      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.774      ;
; 5.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.774      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                               ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
; 3.307 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 3.699      ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout'                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout'                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.577 ; 3.797        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[0]                    ;
; 3.577 ; 3.797        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[1]                    ;
; 3.577 ; 3.797        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|wr_ptr[0]                  ;
; 3.577 ; 3.797        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|wr_ptr[1]                  ;
; 3.579 ; 3.799        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|wr_ptr[0]                  ;
; 3.579 ; 3.799        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|wr_ptr[1]                  ;
; 3.579 ; 3.799        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                  ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|wr_ptr[0]                    ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|wr_ptr[1]                    ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|buf_mem_l~9                   ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|buf_mem_q~8                   ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_mem_l~12                ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_mem_s~11                ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_mem_q~9                   ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[1].fifo_HSP_unit|buf_mem_q~16                                                                          ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[1].fifo_HSP_unit|buf_mem_s~16                                                                          ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|buf_mem_l~23                 ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_l~20                 ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_l~21                 ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_l~22                 ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|wr_ptr[0]                  ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|wr_ptr[1]                  ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|buf_mem_s~15               ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|buf_mem_l~21               ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[0]                  ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[1]                  ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|wr_ptr[0]                   ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|wr_ptr[1]                   ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[20][3]_OTERM7490_OTERM12600 ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~11                 ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~15                 ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|buf_mem_l~14               ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_l~10                 ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_l~8                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~13                 ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~9                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[3].fifo_HSP_unit|buf_mem_q~0                                                                           ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[3].fifo_HSP_unit|buf_mem_q~1                                                                           ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[3].fifo_HSP_unit|buf_mem_s~1                                                                           ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Fifo:fifo_Sum|wr_ptr[0]                                                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Fifo:fifo_Sum|wr_ptr[1]                                                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_out_q[6]                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_out_s[3]                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|wr_ptr[1]                     ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_l~10                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_l~12                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_l~8                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_q~15                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_s~9                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_l~11                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_l~9                   ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_q~14                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_q~8                   ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_q~9                   ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[9].fifo_Q|buf_mem_s~25                  ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[16][0]_OTERM12374          ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][0]                      ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][1]                      ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][2]                      ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][3]                      ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][4]                      ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_q~13                 ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[0]                    ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                 ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                 ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                 ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[266]                                                                                                                 ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[271]                                                                                                                 ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                  ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                  ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                  ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][266]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][271]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][224]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][266]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][271]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][276]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][266]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][271]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][275]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][276]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][282]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266]                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'refclk'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.823 ; 4.823        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.826 ; 4.826        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                             ;
; 5.167 ; 5.167        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                             ;
; 5.170 ; 5.170        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; refclk ; Rise       ; PCIE_REFCLK_P                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[13] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[14] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[15] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[16] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[17] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[18] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[19] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[20] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[21] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[22] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[23] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[24] ;
; 9.772 ; 9.960        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[25] ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[0]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[10] ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[11] ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[12] ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[1]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[2]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[3]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[4]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[5]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[6]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[7]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[8]  ;
; 9.774 ; 9.962        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[9]  ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[0]    ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[1]    ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[2]    ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[3]    ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[4]    ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|LCD_EN     ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.00      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.01      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.10      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.11      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|mStart     ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|oDone      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|preStart   ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[3]                 ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[5]                 ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[7]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[0]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[1]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[2]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[3]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[4]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[5]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[6]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[7]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[8]                  ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[0]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[1]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[2]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[3]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[4]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[5]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[0]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[10]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[11]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[12]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[13]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[14]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[15]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[16]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[17]                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[1]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[2]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[3]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[4]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[5]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[6]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[7]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[8]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[9]                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[0]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[1]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[2]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[4]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[6]                 ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_RS                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000000               ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000001               ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000010               ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000011               ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_Start                   ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET               ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]             ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~portb_address_reg0                                                                                                                                                               ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~portb_address_reg0                                                                                                                                                               ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~portb_address_reg0                                                                                                                                                                ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                 ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                                                               ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a198~portb_address_reg0                                                                                                                                                               ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~portb_address_reg0                                                                                                                                                               ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~portb_address_reg0                                                                                                                                                               ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                                                               ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~portb_address_reg0                                                                                                                                                               ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~portb_address_reg0                                                                                                                                                               ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~portb_address_reg0                                                                                                                                                               ;
; 49.742 ; 49.962       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[0]                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[1]                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[2]                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[3]                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[4]                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                                                      ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                                                      ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                          ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                          ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270]                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                                                      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 2.525 ; 2.938 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 2.525 ; 2.938 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.148 ; 2.262 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.307 ; 5.362 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -1.999 ; -2.398 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.999 ; -2.398 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.029  ; 0.945  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.325  ; 0.241  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 7.621  ; 7.468  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.380  ; 7.249  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.131  ; 7.028  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.406  ; 7.280  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.412  ; 7.295  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.365  ; 7.241  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.102  ; 6.994  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.621  ; 7.468  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.417  ; 7.298  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 7.324  ; 7.196  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 7.170  ; 7.071  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 6.988  ; 6.985  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 6.988  ; 6.985  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 17.039 ; 17.732 ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.887 ; 16.947 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.718 ; 14.841 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 15.847 ; 15.777 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.887 ; 16.947 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.906 ; 13.986 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.523 ; 13.682 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.080 ; 15.068 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 14.683 ; 14.713 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.257 ; 17.151 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.933 ; 13.931 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.208 ; 16.396 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 14.519 ; 14.506 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.519 ; 13.581 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.406 ; 13.415 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 14.319 ; 14.331 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 17.257 ; 17.151 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.982 ; 17.831 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.215 ; 16.194 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 17.481 ; 17.479 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.593 ; 15.661 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.397 ; 13.324 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 16.752 ; 16.638 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.452 ; 15.534 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 17.982 ; 17.831 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.003 ; 16.912 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.595 ; 16.511 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.948 ; 16.900 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.403 ; 16.346 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 17.003 ; 16.912 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 16.874 ; 16.777 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 16.391 ; 16.271 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.994 ; 16.881 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 18.376 ; 18.226 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.731 ; 16.619 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.721 ; 16.609 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 17.833 ; 17.706 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 18.106 ; 17.973 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 17.603 ; 17.494 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 17.371 ; 17.276 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 18.376 ; 18.226 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.113 ; 17.042 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 17.092 ; 17.042 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.475 ; 16.498 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.873 ; 16.779 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 16.868 ; 16.780 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 17.113 ; 17.011 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 16.582 ; 16.494 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.906 ; 16.809 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 20.260 ; 20.348 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.055 ; 16.058 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.645 ; 14.637 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 20.260 ; 20.348 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 16.029 ; 15.953 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 15.175 ; 15.221 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 14.407 ; 14.498 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.367 ; 16.353 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.594 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.437 ; 14.508 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.901 ; 14.962 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.968 ; 15.954 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 14.500 ; 14.566 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 14.278 ; 14.361 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 16.594 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.504 ; 16.425 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.688 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.263 ; 11.338 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.566 ; 12.598 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.314 ; 10.368 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.055 ; 11.030 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.751 ; 12.539 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.122 ; 12.114 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.688 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 12.465 ; 12.369 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.625 ; 18.032 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 17.625 ; 18.032 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 10.704 ; 10.749 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.971 ; 11.008 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.504 ; 12.475 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 10.920 ; 10.808 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.288 ; 12.340 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.073 ; 15.950 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 11.793 ; 11.664 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 6.000  ; 6.006  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 5.755  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 5.735  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 5.755  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 5.735  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 6.875  ; 6.767  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.141  ; 7.011  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.902  ; 6.799  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.166  ; 7.042  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.171  ; 7.055  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.127  ; 7.004  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.875  ; 6.767  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.373  ; 7.222  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.176  ; 7.058  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 7.086  ; 6.960  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 6.940  ; 6.841  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 6.764  ; 6.760  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 6.764  ; 6.760  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 14.950 ; 15.644 ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.831 ; 11.907 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.955 ; 13.043 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.022 ; 14.091 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.046 ; 15.132 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.183 ; 12.229 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 11.831 ; 11.907 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 13.326 ; 13.257 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 12.950 ; 12.913 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.512 ; 11.528 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.008 ; 12.003 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.250 ; 14.434 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 12.585 ; 12.558 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.616 ; 11.671 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 11.512 ; 11.528 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.376 ; 12.402 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.200 ; 15.093 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 10.759 ; 10.723 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.471 ; 13.461 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.697 ; 14.720 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 12.948 ; 13.037 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 10.759 ; 10.723 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 14.073 ; 13.918 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.737 ; 12.825 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.168 ; 15.054 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 12.798 ; 12.697 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.998 ; 12.875 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 13.354 ; 13.229 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 12.961 ; 12.697 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.364 ; 13.266 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.274 ; 13.288 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.798 ; 12.849 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.357 ; 13.214 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.631 ; 11.536 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.641 ; 11.536 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 11.631 ; 11.715 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 12.697 ; 12.579 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.961 ; 12.836 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.479 ; 12.379 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.255 ; 12.168 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.221 ; 13.079 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 12.935 ; 12.814 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.432 ; 13.347 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.942 ; 12.817 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 13.218 ; 13.091 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.222 ; 13.100 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.592 ; 13.322 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.935 ; 12.814 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.259 ; 13.129 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 12.974 ; 13.028 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.519 ; 14.495 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 13.184 ; 13.140 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 18.658 ; 18.678 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 14.495 ; 14.394 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.675 ; 13.715 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.974 ; 13.028 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 14.841 ; 14.784 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 12.463 ; 12.422 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.528 ; 12.560 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.978 ; 12.995 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 14.000 ; 14.024 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.584 ; 12.611 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.463 ; 12.422 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 14.591 ; 14.533 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 14.505 ; 14.392 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.919  ; 9.969  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 10.830 ; 10.901 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.081 ; 12.110 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.919  ; 9.969  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 10.630 ; 10.606 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.258 ; 12.053 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.655 ; 11.646 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.658 ; 15.510 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 10.538 ; 10.414 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 10.291 ; 10.333 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.900 ; 11.965 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 10.291 ; 10.333 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.548 ; 10.583 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.020 ; 11.991 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 10.501 ; 10.392 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.708 ; 11.746 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.071 ; 14.917 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 11.033 ; 10.911 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 5.738  ; 5.744  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 5.502  ; 5.514  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 5.483  ; 5.514  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 5.502  ; 5.514  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 5.483  ; 5.514  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 15.424 ; 15.467 ; 15.781 ; 15.953 ;
; SW[10]     ; HEX0[1]     ; 16.515 ; 16.427 ; 16.910 ; 16.909 ;
; SW[10]     ; HEX0[2]     ; 17.461 ; 17.622 ; 17.947 ; 17.979 ;
; SW[10]     ; HEX0[3]     ; 14.615 ; 14.634 ; 14.978 ; 15.100 ;
; SW[10]     ; HEX0[4]     ; 14.207 ; 14.250 ; 14.564 ; 14.736 ;
; SW[10]     ; HEX0[5]     ; 15.758 ; 15.723 ; 16.206 ; 16.121 ;
; SW[10]     ; HEX0[6]     ; 15.429 ; 15.361 ; 15.791 ; 15.826 ;
; SW[10]     ; HEX1[0]     ; 13.804 ; 13.802 ; 14.238 ; 14.227 ;
; SW[10]     ; HEX1[1]     ; 16.079 ; 16.267 ; 16.513 ; 16.692 ;
; SW[10]     ; HEX1[2]     ; 14.385 ; 14.377 ; 14.834 ; 14.789 ;
; SW[10]     ; HEX1[3]     ; 13.390 ; 13.452 ; 13.824 ; 13.877 ;
; SW[10]     ; HEX1[4]     ; 13.277 ; 13.281 ; 13.689 ; 13.730 ;
; SW[10]     ; HEX1[5]     ; 14.190 ; 14.197 ; 14.602 ; 14.646 ;
; SW[10]     ; HEX1[6]     ; 17.128 ; 17.022 ; 17.562 ; 17.447 ;
; SW[10]     ; HEX2[0]     ; 15.944 ; 15.935 ; 16.357 ; 16.382 ;
; SW[10]     ; HEX2[1]     ; 17.226 ; 17.248 ; 17.639 ; 17.699 ;
; SW[10]     ; HEX2[2]     ; 15.400 ; 15.432 ; 15.813 ; 15.880 ;
; SW[10]     ; HEX2[3]     ; 13.124 ; 13.087 ; 13.537 ; 13.536 ;
; SW[10]     ; HEX2[4]     ; 16.497 ; 16.406 ; 16.910 ; 16.856 ;
; SW[10]     ; HEX2[5]     ; 15.180 ; 15.274 ; 15.593 ; 15.721 ;
; SW[10]     ; HEX2[6]     ; 17.711 ; 17.591 ; 18.124 ; 18.041 ;
; SW[10]     ; HEX3[0]     ; 17.359 ; 17.226 ; 17.802 ; 17.721 ;
; SW[10]     ; HEX3[1]     ; 17.712 ; 17.615 ; 18.096 ; 18.110 ;
; SW[10]     ; HEX3[2]     ; 17.134 ; 17.061 ; 17.613 ; 17.556 ;
; SW[10]     ; HEX3[3]     ; 17.733 ; 17.661 ; 18.213 ; 18.122 ;
; SW[10]     ; HEX3[4]     ; 17.638 ; 17.492 ; 18.083 ; 17.987 ;
; SW[10]     ; HEX3[5]     ; 17.106 ; 17.035 ; 17.601 ; 17.477 ;
; SW[10]     ; HEX3[6]     ; 17.710 ; 17.611 ; 18.204 ; 18.091 ;
; SW[10]     ; HEX4[0]     ; 15.784 ; 15.679 ; 16.205 ; 16.091 ;
; SW[10]     ; HEX4[1]     ; 15.773 ; 15.669 ; 16.195 ; 16.082 ;
; SW[10]     ; HEX4[2]     ; 16.886 ; 16.766 ; 17.307 ; 17.178 ;
; SW[10]     ; HEX4[3]     ; 17.159 ; 17.033 ; 17.580 ; 17.445 ;
; SW[10]     ; HEX4[4]     ; 16.573 ; 16.554 ; 17.077 ; 16.945 ;
; SW[10]     ; HEX4[5]     ; 16.424 ; 16.336 ; 16.845 ; 16.748 ;
; SW[10]     ; HEX4[6]     ; 17.430 ; 17.286 ; 17.850 ; 17.697 ;
; SW[10]     ; HEX5[0]     ; 16.352 ; 16.302 ; 16.801 ; 16.751 ;
; SW[10]     ; HEX5[1]     ; 15.727 ; 15.758 ; 16.138 ; 16.207 ;
; SW[10]     ; HEX5[2]     ; 16.133 ; 16.039 ; 16.582 ; 16.488 ;
; SW[10]     ; HEX5[3]     ; 16.128 ; 16.040 ; 16.577 ; 16.489 ;
; SW[10]     ; HEX5[4]     ; 16.373 ; 16.271 ; 16.822 ; 16.720 ;
; SW[10]     ; HEX5[5]     ; 15.842 ; 15.754 ; 16.291 ; 16.203 ;
; SW[10]     ; HEX5[6]     ; 16.166 ; 16.069 ; 16.615 ; 16.518 ;
; SW[10]     ; HEX6[0]     ; 16.151 ; 16.136 ; 16.580 ; 16.556 ;
; SW[10]     ; HEX6[1]     ; 14.761 ; 14.725 ; 15.189 ; 15.144 ;
; SW[10]     ; HEX6[2]     ; 20.395 ; 20.356 ; 20.781 ; 20.853 ;
; SW[10]     ; HEX6[3]     ; 16.126 ; 16.032 ; 16.554 ; 16.451 ;
; SW[10]     ; HEX6[4]     ; 15.204 ; 15.300 ; 15.701 ; 15.686 ;
; SW[10]     ; HEX6[5]     ; 14.543 ; 14.609 ; 14.971 ; 15.028 ;
; SW[10]     ; HEX6[6]     ; 16.487 ; 16.439 ; 16.915 ; 16.858 ;
; SW[10]     ; HEX7[0]     ; 14.728 ; 14.763 ; 15.139 ; 15.192 ;
; SW[10]     ; HEX7[1]     ; 15.197 ; 15.197 ; 15.608 ; 15.646 ;
; SW[10]     ; HEX7[2]     ; 16.260 ; 16.208 ; 16.671 ; 16.638 ;
; SW[10]     ; HEX7[3]     ; 14.790 ; 14.819 ; 15.201 ; 15.250 ;
; SW[10]     ; HEX7[4]     ; 14.569 ; 14.613 ; 14.980 ; 15.045 ;
; SW[10]     ; HEX7[5]     ; 16.885 ; 16.826 ; 17.296 ; 17.255 ;
; SW[10]     ; HEX7[6]     ; 16.794 ; 16.675 ; 17.205 ; 17.109 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 13.222 ; 13.311 ; 13.649 ; 13.738 ;
; SW[10]     ; HEX0[1]     ; 14.288 ; 14.239 ; 14.715 ; 14.666 ;
; SW[10]     ; HEX0[2]     ; 15.321 ; 15.408 ; 15.748 ; 15.835 ;
; SW[10]     ; HEX0[3]     ; 12.446 ; 12.493 ; 12.873 ; 12.920 ;
; SW[10]     ; HEX0[4]     ; 12.120 ; 12.176 ; 12.539 ; 12.603 ;
; SW[10]     ; HEX0[5]     ; 13.596 ; 13.528 ; 14.023 ; 13.955 ;
; SW[10]     ; HEX0[6]     ; 13.226 ; 13.190 ; 13.653 ; 13.617 ;
; SW[10]     ; HEX1[0]     ; 12.620 ; 12.615 ; 13.092 ; 13.124 ;
; SW[10]     ; HEX1[1]     ; 14.862 ; 15.046 ; 15.336 ; 15.553 ;
; SW[10]     ; HEX1[2]     ; 13.197 ; 13.170 ; 13.673 ; 13.680 ;
; SW[10]     ; HEX1[3]     ; 12.228 ; 12.283 ; 12.701 ; 12.793 ;
; SW[10]     ; HEX1[4]     ; 12.202 ; 12.140 ; 12.590 ; 12.650 ;
; SW[10]     ; HEX1[5]     ; 12.988 ; 13.014 ; 13.463 ; 13.524 ;
; SW[10]     ; HEX1[6]     ; 15.812 ; 15.705 ; 16.283 ; 16.214 ;
; SW[10]     ; HEX2[0]     ; 14.051 ; 14.055 ; 14.505 ; 14.502 ;
; SW[10]     ; HEX2[1]     ; 15.281 ; 15.314 ; 15.735 ; 15.761 ;
; SW[10]     ; HEX2[2]     ; 13.532 ; 13.594 ; 13.986 ; 14.018 ;
; SW[10]     ; HEX2[3]     ; 11.353 ; 11.317 ; 11.808 ; 11.764 ;
; SW[10]     ; HEX2[4]     ; 14.651 ; 14.512 ; 15.054 ; 15.000 ;
; SW[10]     ; HEX2[5]     ; 13.331 ; 13.419 ; 13.786 ; 13.866 ;
; SW[10]     ; HEX2[6]     ; 15.762 ; 15.648 ; 16.218 ; 16.096 ;
; SW[10]     ; HEX3[0]     ; 13.187 ; 13.064 ; 13.684 ; 13.561 ;
; SW[10]     ; HEX3[1]     ; 13.543 ; 13.418 ; 14.040 ; 13.915 ;
; SW[10]     ; HEX3[2]     ; 13.215 ; 12.886 ; 13.545 ; 13.383 ;
; SW[10]     ; HEX3[3]     ; 13.553 ; 13.455 ; 14.050 ; 13.952 ;
; SW[10]     ; HEX3[4]     ; 13.463 ; 13.542 ; 13.960 ; 13.872 ;
; SW[10]     ; HEX3[5]     ; 12.987 ; 13.103 ; 13.484 ; 13.433 ;
; SW[10]     ; HEX3[6]     ; 13.546 ; 13.403 ; 14.043 ; 13.900 ;
; SW[10]     ; HEX4[0]     ; 12.408 ; 12.303 ; 12.898 ; 12.793 ;
; SW[10]     ; HEX4[1]     ; 12.398 ; 12.512 ; 12.888 ; 12.850 ;
; SW[10]     ; HEX4[2]     ; 13.464 ; 13.346 ; 13.954 ; 13.836 ;
; SW[10]     ; HEX4[3]     ; 13.728 ; 13.603 ; 14.218 ; 14.093 ;
; SW[10]     ; HEX4[4]     ; 13.246 ; 13.146 ; 13.736 ; 13.636 ;
; SW[10]     ; HEX4[5]     ; 13.022 ; 12.935 ; 13.512 ; 13.425 ;
; SW[10]     ; HEX4[6]     ; 13.988 ; 13.846 ; 14.478 ; 14.336 ;
; SW[10]     ; HEX5[0]     ; 14.358 ; 14.273 ; 14.794 ; 14.709 ;
; SW[10]     ; HEX5[1]     ; 13.868 ; 13.743 ; 14.304 ; 14.179 ;
; SW[10]     ; HEX5[2]     ; 14.144 ; 14.017 ; 14.580 ; 14.453 ;
; SW[10]     ; HEX5[3]     ; 14.148 ; 14.026 ; 14.584 ; 14.462 ;
; SW[10]     ; HEX5[4]     ; 14.453 ; 14.248 ; 14.879 ; 14.684 ;
; SW[10]     ; HEX5[5]     ; 13.861 ; 13.740 ; 14.297 ; 14.176 ;
; SW[10]     ; HEX5[6]     ; 14.185 ; 14.055 ; 14.621 ; 14.491 ;
; SW[10]     ; HEX6[0]     ; 14.211 ; 14.229 ; 14.657 ; 14.675 ;
; SW[10]     ; HEX6[1]     ; 12.887 ; 12.886 ; 13.333 ; 13.332 ;
; SW[10]     ; HEX6[2]     ; 18.343 ; 18.423 ; 18.789 ; 18.877 ;
; SW[10]     ; HEX6[3]     ; 14.187 ; 14.129 ; 14.633 ; 14.575 ;
; SW[10]     ; HEX6[4]     ; 13.413 ; 13.430 ; 13.867 ; 13.876 ;
; SW[10]     ; HEX6[5]     ; 12.720 ; 12.775 ; 13.174 ; 13.221 ;
; SW[10]     ; HEX6[6]     ; 14.537 ; 14.523 ; 14.983 ; 14.969 ;
; SW[10]     ; HEX7[0]     ; 12.689 ; 12.721 ; 13.110 ; 13.142 ;
; SW[10]     ; HEX7[1]     ; 13.139 ; 13.156 ; 13.560 ; 13.577 ;
; SW[10]     ; HEX7[2]     ; 14.161 ; 14.118 ; 14.582 ; 14.574 ;
; SW[10]     ; HEX7[3]     ; 12.745 ; 12.772 ; 13.166 ; 13.193 ;
; SW[10]     ; HEX7[4]     ; 12.557 ; 12.583 ; 13.013 ; 13.004 ;
; SW[10]     ; HEX7[5]     ; 14.752 ; 14.694 ; 15.173 ; 15.115 ;
; SW[10]     ; HEX7[6]     ; 14.666 ; 14.553 ; 15.087 ; 14.974 ;
+------------+-------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.889 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                  ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled            ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
;                                                                                                  ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 13.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                    ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                    ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.126        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 6.763        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                       ; 14.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 7.126        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.115        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                       ; 14.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 7.126        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 7.116        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                 ; 196.348                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                    ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                 ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.107       ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.241       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                 ; 197.322                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.734       ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.588       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 43.96 MHz  ; 43.96 MHz       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 101.42 MHz ; 101.42 MHz      ; altera_reserved_tck                                                         ;      ;
; 214.64 MHz ; 214.64 MHz      ; CLOCK_50                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                    ;
+-----------------------------------------------------------------------------+---------+---------------+
; Clock                                                                       ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------+---------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -14.748 ; -28427.317    ;
; CLOCK_50                                                                    ; 0.289   ; 0.000         ;
; n/a                                                                         ; 14.484  ; 0.000         ;
; altera_reserved_tck                                                         ; 45.070  ; 0.000         ;
+-----------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.194 ; 0.000         ;
; CLOCK_50                                                                    ; 0.342 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.346 ; 0.000         ;
; n/a                                                                         ; 5.025 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.382  ; 0.000         ;
; CLOCK_50                                                                    ; 16.346 ; 0.000         ;
; altera_reserved_tck                                                         ; 47.992 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.060 ; 0.000         ;
; altera_reserved_tck                                                         ; 1.254 ; 0.000         ;
; CLOCK_50                                                                    ; 3.072 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.523  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.971  ; 0.000         ;
; refclk                                                                                                            ; 4.811  ; 0.000         ;
; CLOCK_50                                                                                                          ; 9.769  ; 0.000         ;
; CLOCK2_50                                                                                                         ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                                                         ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                                                               ; 49.719 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                               ; To Node                                                                                                                                                                                             ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -14.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.240      ; 22.987     ;
; -14.233 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.240      ; 22.472     ;
; -14.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM321_OTERM3549_OTERM5998_OTERM8580_OTERM10849    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.227      ; 22.258     ;
; -14.026 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 22.341     ;
; -13.841 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM303_OTERM3477_OTERM5962_OTERM8508_OTERM10813  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.273      ; 22.113     ;
; -13.785 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.317      ; 22.101     ;
; -13.735 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 21.654     ;
; -13.730 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][5]_OTERM335_OTERM3527_OTERM6012_OTERM8558_OTERM10863    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.240      ; 21.969     ;
; -13.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 21.498     ;
; -13.647 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM123_OTERM3369_OTERM5782_OTERM8328_OTERM10633    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.235      ; 21.881     ;
; -13.584 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 21.524     ;
; -13.517 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM319_OTERM3547_OTERM5996_OTERM8578_OTERM10847    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.227      ; 21.743     ;
; -13.511 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 21.826     ;
; -13.314 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM357_OTERM3513_OTERM6034_OTERM8544_OTERM10885  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.304      ; 21.617     ;
; -13.310 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM321_OTERM3549_OTERM5998_OTERM8580_OTERM10849    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.303      ; 21.612     ;
; -13.300 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][6]_OTERM301_OTERM3475_OTERM5960_OTERM8506_OTERM10811  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.273      ; 21.572     ;
; -13.279 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM303_OTERM3477_OTERM5962_OTERM8508_OTERM10813  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 21.588     ;
; -13.278 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.296      ; 21.573     ;
; -13.275 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM195_OTERM3333_OTERM5854_OTERM8436_OTERM10705  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.219      ; 21.493     ;
; -13.265 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][6]_OTERM139_OTERM3349_OTERM5798_OTERM8308_OTERM10649  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.317      ; 21.581     ;
; -13.232 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 21.081     ;
; -13.220 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7050_OTERM9521_OTERM11982                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 21.139     ;
; -13.205 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7032_OTERM9541_OTERM11966                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 21.075     ;
; -13.197 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM355_OTERM3511_OTERM6032_OTERM8542_OTERM10883  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 21.121     ;
; -13.184 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 21.122     ;
; -13.180 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 21.116     ;
; -13.173 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][6]_OTERM121_OTERM3367_OTERM5780_OTERM8326_OTERM10631    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.235      ; 21.407     ;
; -13.166 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM249_OTERM3279_OTERM5908_OTERM8382_OTERM10759    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.284      ; 21.449     ;
; -13.166 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1525_OTERM4901_OTERM7614_OTERM11936            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 21.047     ;
; -13.156 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 21.073     ;
; -13.153 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM177_OTERM3387_OTERM5836_OTERM8346_OTERM10687  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 21.070     ;
; -13.150 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][4]_OTERM333_OTERM3525_OTERM6010_OTERM8556_OTERM10861    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.240      ; 21.389     ;
; -13.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM977_OTERM4053_OTERM6502_OTERM8976_OTERM11281    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.235      ; 21.362     ;
; -13.065 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM247_OTERM3277_OTERM5906_OTERM8380_OTERM10757    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 20.972     ;
; -13.060 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM375_OTERM3495_OTERM6052_OTERM8526_OTERM10903  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 21.010     ;
; -13.040 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][7]_OTERM1913                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.165     ; 20.874     ;
; -13.025 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][7]_OTERM87_OTERM3261_OTERM5746_OTERM8292_OTERM10597   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 21.271     ;
; -13.015 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[7][7]_OTERM689_OTERM3801_OTERM6286_OTERM8796_OTERM11101    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.180      ; 21.194     ;
; -13.009 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 21.298     ;
; -13.008 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][5]_OTERM335_OTERM3527_OTERM6012_OTERM8558_OTERM10863    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 21.323     ;
; -13.006 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM995_OTERM4035_OTERM6520_OTERM8958_OTERM11299  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 20.930     ;
; -13.006 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][7]_OTERM1561_OTERM4937                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.166     ; 20.839     ;
; -13.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][5]_OTERM317_OTERM3545_OTERM5994_OTERM8576_OTERM10845    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.227      ; 21.230     ;
; -12.984 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[19]                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 20.827     ;
; -12.980 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM231_OTERM3297_OTERM5890_OTERM8400_OTERM10741    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 20.877     ;
; -12.968 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM15_OTERM3189_OTERM5674_OTERM8220_OTERM10525   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.259      ; 21.226     ;
; -12.958 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM465_OTERM3621_OTERM6106_OTERM8652_OTERM10957    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.258      ; 21.215     ;
; -12.951 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7092_OTERM9487_OTERM12020                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 20.833     ;
; -12.933 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 20.852     ;
; -12.926 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[21][0]_OTERM1675_OTERM7706_OTERM9120                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 20.775     ;
; -12.925 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM123_OTERM3369_OTERM5782_OTERM8328_OTERM10633    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 21.235     ;
; -12.924 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][5]_OTERM1909                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.165     ; 20.758     ;
; -12.921 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][6]_OTERM849_OTERM3907_OTERM6410_OTERM8848_OTERM11189 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 21.247     ;
; -12.913 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM249_OTERM3279_OTERM5908_OTERM8382_OTERM10759    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.321      ; 21.233     ;
; -12.908 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7032_OTERM9541_OTERM11966                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 20.834     ;
; -12.895 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][6]_OTERM1911                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.165     ; 20.729     ;
; -12.892 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][7]_OTERM851_OTERM3909_OTERM6412_OTERM8850_OTERM11191 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 21.218     ;
; -12.877 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM887_OTERM3945_OTERM6448_OTERM8886_OTERM11227    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 20.779     ;
; -12.877 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[19][1]_OTERM7936_OTERM9759                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 20.720     ;
; -12.865 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][7]_OTERM267_OTERM3441_OTERM5926_OTERM8472_OTERM10777    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.231      ; 21.095     ;
; -12.863 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 21.142     ;
; -12.860 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM869_OTERM3963_OTERM6430_OTERM8904_OTERM11209  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.262      ; 21.121     ;
; -12.842 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM213_OTERM3315_OTERM5872_OTERM8418_OTERM10723  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.292      ; 21.133     ;
; -12.824 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM33_OTERM3225_OTERM5710_OTERM8256_OTERM10561   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.276      ; 21.099     ;
; -12.812 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM247_OTERM3277_OTERM5906_OTERM8380_OTERM10757    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 20.756     ;
; -12.808 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][3]_OTERM1905                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.165     ; 20.642     ;
; -12.807 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM193_OTERM3331_OTERM5852_OTERM8434_OTERM10703  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.219      ; 21.025     ;
; -12.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM159_OTERM3405_OTERM5818_OTERM8364_OTERM10669    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 21.043     ;
; -12.796 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][5]_OTERM137_OTERM3347_OTERM5796_OTERM8306_OTERM10647  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.317      ; 21.112     ;
; -12.795 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag   ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM319_OTERM3547_OTERM5996_OTERM8578_OTERM10847    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.303      ; 21.097     ;
; -12.779 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][4]_OTERM1907                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.165     ; 20.613     ;
; -12.766 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][3]_OTERM331_OTERM3523_OTERM6008_OTERM8554_OTERM10859    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.165     ; 20.600     ;
; -12.763 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.296      ; 21.058     ;
; -12.755 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7072_OTERM9505_OTERM12002                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 20.681     ;
; -12.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM211_OTERM3313_OTERM5870_OTERM8416_OTERM10721  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 20.641     ;
; -12.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11920            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.261      ; 21.008     ;
; -12.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11922            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.261      ; 21.008     ;
; -12.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11924            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.261      ; 21.008     ;
; -12.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][4]_OTERM1519_OTERM4895_OTERM7608_OTERM11926            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.261      ; 21.008     ;
; -12.739 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7072_OTERM9505_OTERM12002                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 20.628     ;
; -12.738 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][6]_OTERM301_OTERM3475_OTERM5960_OTERM8506_OTERM10811  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 21.047     ;
; -12.738 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.326      ; 21.063     ;
; -12.737 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.346      ; 21.082     ;
; -12.737 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][4]_OTERM315_OTERM3543_OTERM5992_OTERM8574_OTERM10843    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 20.587     ;
; -12.737 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.289      ; 21.025     ;
; -12.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][6]_OTERM85_OTERM3259_OTERM5744_OTERM8290_OTERM10595   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 20.975     ;
; -12.722 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM483_OTERM3603_OTERM6124_OTERM8634_OTERM10975  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.294      ; 21.015     ;
; -12.713 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM195_OTERM3333_OTERM5854_OTERM8436_OTERM10705  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.256      ; 20.968     ;
; -12.708 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM231_OTERM3297_OTERM5890_OTERM8400_OTERM10741    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 20.661     ;
; -12.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][5]_OTERM7048_OTERM9519_OTERM11980                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 20.627     ;
; -12.693 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][4]_OTERM135_OTERM3345_OTERM5794_OTERM8304_OTERM10645  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 20.633     ;
; -12.691 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][5]_OTERM353_OTERM3509_OTERM6030_OTERM8540_OTERM10881  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 20.615     ;
; -12.690 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7030_OTERM9539_OTERM11964                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 20.560     ;
; -12.685 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][5]_OTERM299_OTERM3473_OTERM5958_OTERM8504_OTERM10809  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.273      ; 20.957     ;
; -12.685 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.276      ; 20.960     ;
; -12.671 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|s_id[0]    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.496     ; 20.174     ;
; -12.670 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][5]_OTERM1471_OTERM4797_OTERM7452                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 20.991     ;
; -12.670 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 20.556     ;
; -12.669 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7050_OTERM9521_OTERM11982                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 20.607     ;
; -12.667 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][5]_OTERM119_OTERM3365_OTERM5778_OTERM8324_OTERM10629    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.235      ; 20.901     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.289  ; de2i_150_qsys:u0|Blast_top:Btop|state[2] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -1.427     ; 2.193      ;
; 0.476  ; de2i_150_qsys:u0|Blast_top:Btop|state[1] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -1.427     ; 2.006      ;
; 0.487  ; de2i_150_qsys:u0|Blast_top:Btop|state[0] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -1.427     ; 1.995      ;
; 15.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[7]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.007     ; 4.651      ;
; 15.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[5]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.007     ; 4.651      ;
; 15.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[3]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.007     ; 4.651      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.342 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.647      ;
; 15.397 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_RS         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.011     ; 4.591      ;
; 15.397 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[6]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.011     ; 4.591      ;
; 15.397 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[4]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.011     ; 4.591      ;
; 15.397 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[2]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.011     ; 4.591      ;
; 15.397 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[1]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.011     ; 4.591      ;
; 15.397 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[0]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.011     ; 4.591      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.619 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.010     ; 4.370      ;
; 15.803 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[1]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.008     ; 4.188      ;
; 15.803 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[5]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.008     ; 4.188      ;
; 15.803 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[0]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.008     ; 4.188      ;
; 15.803 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[2]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.008     ; 4.188      ;
; 15.803 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[3]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.008     ; 4.188      ;
; 15.803 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[4]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.008     ; 4.188      ;
; 15.972 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000000  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.009     ; 4.018      ;
; 15.986 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000001  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.009     ; 4.004      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.016 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.900      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.047 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.869      ;
; 16.070 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000010  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.009     ; 3.920      ;
; 16.070 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000011  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.009     ; 3.920      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.137 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.779      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.168 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.748      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.274 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.642      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.305 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.083     ; 3.611      ;
; 16.309 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[1] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.080     ; 3.610      ;
; 16.309 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[2] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.080     ; 3.610      ;
; 16.309 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[3] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.080     ; 3.610      ;
; 16.309 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[4] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.080     ; 3.610      ;
; 16.309 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[5] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.080     ; 3.610      ;
; 16.309 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[6] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.080     ; 3.610      ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.484 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.351     ; 1.165      ;
; 14.721 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.351     ; 0.928      ;
; 14.721 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.351     ; 0.928      ;
; 14.736 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.351     ; 0.913      ;
; 14.736 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.351     ; 0.913      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 4.850      ;
; 45.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 4.678      ;
; 45.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.667      ;
; 45.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 4.588      ;
; 45.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.455      ;
; 45.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 4.425      ;
; 45.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 4.394      ;
; 45.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 4.309      ;
; 45.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.092     ; 4.194      ;
; 45.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 4.170      ;
; 45.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 4.164      ;
; 45.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 4.055      ;
; 45.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 4.014      ;
; 45.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.975      ;
; 45.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 3.950      ;
; 46.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 3.661      ;
; 46.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.630      ;
; 46.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.491      ;
; 46.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 3.397      ;
; 46.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 3.269      ;
; 46.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 3.241      ;
; 46.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 3.225      ;
; 46.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 3.160      ;
; 46.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.168      ;
; 47.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.845      ;
; 47.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.755      ;
; 47.200 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.717      ;
; 47.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.607      ;
; 47.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.539      ;
; 47.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.379      ;
; 92.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.094      ;
; 92.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.044      ;
; 92.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.028      ;
; 92.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.008      ;
; 92.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 7.005      ;
; 93.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.820      ;
; 93.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.786      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.753      ;
; 93.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.734      ;
; 93.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.742      ;
; 93.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.774      ;
; 93.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.773      ;
; 93.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.769      ;
; 93.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.708      ;
; 93.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.685      ;
; 93.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.599      ;
; 93.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.600      ;
; 93.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.597      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.595      ;
; 93.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.587      ;
; 93.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.587      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.577      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.549      ;
; 93.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.561      ;
; 93.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.558      ;
; 93.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.510      ;
; 93.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.532      ;
; 93.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.531      ;
; 93.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.473      ;
; 93.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.527      ;
; 93.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.511      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.510      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.510      ;
; 93.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.435      ;
; 93.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.481      ;
; 93.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.481      ;
; 93.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.481      ;
; 93.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.478      ;
; 93.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.477      ;
; 93.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.467      ;
; 93.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.464      ;
; 93.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 6.476      ;
; 93.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 6.475      ;
; 93.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 6.473      ;
; 93.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.455      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.454      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.454      ;
; 93.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.453      ;
; 93.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.453      ;
; 93.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 6.429      ;
; 93.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.346      ;
; 93.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.298      ;
; 93.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.357      ;
; 93.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.345      ;
; 93.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.299      ;
; 93.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.296      ;
; 93.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.335      ;
; 93.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.342      ;
; 93.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.341      ;
; 93.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.264      ;
; 93.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.307      ;
; 93.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.305      ;
; 93.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.303      ;
; 93.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.301      ;
; 93.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.298      ;
; 93.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.297      ;
; 93.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.231      ;
; 93.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.268      ;
; 93.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 6.296      ;
; 93.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.273      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.194 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|fifo_counter[1]                                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.497      ; 0.862      ;
; 0.203 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|fifo_counter[1]                                                                                        ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.503      ; 0.877      ;
; 0.205 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[1]                                                                                      ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.502      ; 0.878      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.393      ; 0.844      ;
; 0.250 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[34] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.855      ;
; 0.251 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[12] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.856      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.917      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.387      ; 0.885      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.925      ;
; 0.301 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 0.892      ;
; 0.302 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[22]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.918      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.919      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.919      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.921      ;
; 0.309 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[84]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.925      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.924      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.924      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.923      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.922      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.926      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.924      ;
; 0.311 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.927      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.926      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.926      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[1]                                             ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.929      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[199]       ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.925      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.927      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.927      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                             ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.930      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[21] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.918      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.929      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.929      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.928      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.916      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.928      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.927      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.927      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[65] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.919      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[15]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a14~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.925      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.916      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.928      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.429      ; 0.945      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.920      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[20]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.931      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.935      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[89]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.928      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.930      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.930      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[1]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.922      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[48] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.923      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[29]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.925      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.935      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[85]                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.939      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.921      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.920      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[8]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[9]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.929      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[59] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[70] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[17] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[36] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[47] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[35]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.935      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[28]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.927      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.934      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.941      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.933      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[32] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.926      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[33] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.926      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[37] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.925      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[11]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.927      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.918      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[76]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.934      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[82]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.928      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.935      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[13] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.927      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[23] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.928      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[25] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.928      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[26] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.927      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.920      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[0]  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.929      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[22] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.928      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[46] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.928      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[67] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.928      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[31]                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.926      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[26]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.931      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[91]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.930      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[79] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a73~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.929      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.926      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.921      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.924      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.924      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.937      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[5]                                             ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.429      ; 0.954      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[15] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.929      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[30] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[73]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.933      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[75]        ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.931      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.944      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.926      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; LCD:u5|mLCD_ST.000000               ; LCD:u5|mLCD_ST.000000               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LCD:u5|mLCD_Start                   ; LCD:u5|mLCD_Start                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LCD:u5|mLCD_ST.000010               ; LCD:u5|mLCD_ST.000010               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LCD:u5|mLCD_ST.000001               ; LCD:u5|mLCD_ST.000001               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|LCD_EN     ; LCD:u5|LCD_Controller:u0|LCD_EN     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|oDone      ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|mStart     ; LCD:u5|LCD_Controller:u0|mStart     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|Cont[3]    ; LCD:u5|LCD_Controller:u0|Cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|Cont[2]    ; LCD:u5|LCD_Controller:u0|Cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|Cont[1]    ; LCD:u5|LCD_Controller:u0|Cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|Cont[0]    ; LCD:u5|LCD_Controller:u0|Cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|Cont[4]    ; LCD:u5|LCD_Controller:u0|Cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|ST.10      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.356 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; Reset_Delay:r0|Cont[0]              ; Reset_Delay:r0|Cont[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.608      ;
; 0.375 ; Reset_Delay:r0|Cont[19]             ; Reset_Delay:r0|Cont[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.626      ;
; 0.379 ; LCD:u5|mDLY[17]                     ; LCD:u5|mDLY[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.634      ;
; 0.380 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|mStart     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.381 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|ST.00      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.635      ;
; 0.384 ; heart_beat:heart_beat_clk50|cnt[25] ; heart_beat:heart_beat_clk50|cnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.637      ;
; 0.390 ; LCD:u5|mLCD_ST.000011               ; LCD:u5|mLCD_ST.000000               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.645      ;
; 0.398 ; LCD:u5|LCD_Controller:u0|ST.01      ; LCD:u5|LCD_Controller:u0|ST.10      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.652      ;
; 0.402 ; LCD:u5|LCD_Controller:u0|ST.01      ; LCD:u5|LCD_Controller:u0|LCD_EN     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.656      ;
; 0.497 ; LCD:u5|LUT_DATA[6]                  ; LCD:u5|mLCD_DATA[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.752      ;
; 0.497 ; LCD:u5|LUT_DATA[1]                  ; LCD:u5|mLCD_DATA[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.752      ;
; 0.497 ; LCD:u5|LUT_DATA[0]                  ; LCD:u5|mLCD_DATA[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.752      ;
; 0.498 ; LCD:u5|LUT_DATA[4]                  ; LCD:u5|mLCD_DATA[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.753      ;
; 0.499 ; LCD:u5|LUT_DATA[8]                  ; LCD:u5|mLCD_RS                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.754      ;
; 0.509 ; LCD:u5|LCD_Controller:u0|ST.00      ; LCD:u5|LCD_Controller:u0|ST.01      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.763      ;
; 0.526 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|ST.11      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.780      ;
; 0.535 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_DATA[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.789      ;
; 0.537 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_DATA[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.791      ;
; 0.554 ; LCD:u5|LUT_INDEX[2]                 ; LCD:u5|LUT_DATA[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.808      ;
; 0.572 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_INDEX[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.825      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.826      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.826      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.826      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.827      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.829      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.829      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.830      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.830      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.832      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.832      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.831      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.831      ;
; 0.579 ; LCD:u5|mDLY[6]                      ; LCD:u5|mDLY[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.833      ;
; 0.580 ; LCD:u5|mDLY[4]                      ; LCD:u5|mDLY[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.580 ; LCD:u5|mDLY[5]                      ; LCD:u5|mDLY[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; Reset_Delay:r0|Cont[13]             ; Reset_Delay:r0|Cont[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.833      ;
; 0.582 ; Reset_Delay:r0|Cont[7]              ; Reset_Delay:r0|Cont[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.833      ;
; 0.582 ; LCD:u5|mDLY[3]                      ; LCD:u5|mDLY[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.583 ; Reset_Delay:r0|Cont[5]              ; Reset_Delay:r0|Cont[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.834      ;
; 0.583 ; Reset_Delay:r0|Cont[10]             ; Reset_Delay:r0|Cont[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.834      ;
; 0.584 ; Reset_Delay:r0|Cont[4]              ; Reset_Delay:r0|Cont[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.584 ; Reset_Delay:r0|Cont[6]              ; Reset_Delay:r0|Cont[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.584 ; Reset_Delay:r0|Cont[12]             ; Reset_Delay:r0|Cont[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.584 ; LCD:u5|mDLY[2]                      ; LCD:u5|mDLY[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.838      ;
; 0.585 ; Reset_Delay:r0|Cont[2]              ; Reset_Delay:r0|Cont[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; Reset_Delay:r0|Cont[11]             ; Reset_Delay:r0|Cont[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; Reset_Delay:r0|Cont[14]             ; Reset_Delay:r0|Cont[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; Reset_Delay:r0|Cont[15]             ; Reset_Delay:r0|Cont[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; Reset_Delay:r0|Cont[16]             ; Reset_Delay:r0|Cont[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.586 ; Reset_Delay:r0|Cont[18]             ; Reset_Delay:r0|Cont[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.586 ; LCD:u5|mDLY[12]                     ; LCD:u5|mDLY[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.841      ;
; 0.586 ; LCD:u5|LCD_Controller:u0|mStart     ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.840      ;
; 0.587 ; Reset_Delay:r0|Cont[3]              ; Reset_Delay:r0|Cont[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.838      ;
; 0.587 ; LCD:u5|mDLY[10]                     ; LCD:u5|mDLY[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.842      ;
; 0.587 ; LCD:u5|mDLY[11]                     ; LCD:u5|mDLY[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.842      ;
; 0.587 ; LCD:u5|mDLY[9]                      ; LCD:u5|mDLY[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.842      ;
; 0.587 ; LCD:u5|mDLY[14]                     ; LCD:u5|mDLY[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.842      ;
; 0.588 ; Reset_Delay:r0|Cont[17]             ; Reset_Delay:r0|Cont[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.839      ;
; 0.588 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.842      ;
; 0.588 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.842      ;
; 0.589 ; LCD:u5|mDLY[13]                     ; LCD:u5|mDLY[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.844      ;
; 0.589 ; LCD:u5|mDLY[15]                     ; LCD:u5|mDLY[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.844      ;
; 0.592 ; LCD:u5|mDLY[16]                     ; LCD:u5|mDLY[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.847      ;
; 0.593 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.845      ;
; 0.595 ; LCD:u5|mDLY[1]                      ; LCD:u5|mDLY[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.849      ;
; 0.598 ; LCD:u5|mDLY[0]                      ; LCD:u5|mDLY[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.852      ;
; 0.598 ; LCD:u5|mDLY[8]                      ; LCD:u5|mDLY[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.852      ;
; 0.598 ; LCD:u5|mLCD_ST.000001               ; LCD:u5|mLCD_ST.000010               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.853      ;
; 0.600 ; LCD:u5|mDLY[7]                      ; LCD:u5|mDLY[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.854      ;
; 0.602 ; Reset_Delay:r0|Cont[1]              ; Reset_Delay:r0|Cont[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.853      ;
; 0.605 ; Reset_Delay:r0|Cont[0]              ; Reset_Delay:r0|Cont[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.856      ;
; 0.611 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|Cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.865      ;
; 0.620 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_INDEX[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.874      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[34]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[7]                                                       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[31]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.608      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.618      ;
; 0.372 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 0.637      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.624      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.624      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.625      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.625      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.633      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.025 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.146     ; 0.879      ;
; 5.025 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.146     ; 0.879      ;
; 5.030 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.146     ; 0.884      ;
; 5.030 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.146     ; 0.884      ;
; 5.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.146     ; 1.089      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.382 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 6.548      ;
; 1.382 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 6.548      ;
; 1.382 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 6.548      ;
; 1.382 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 6.548      ;
; 1.383 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.531      ;
; 1.383 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.531      ;
; 1.383 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.531      ;
; 1.383 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.531      ;
; 1.383 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.531      ;
; 1.383 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.510      ;
; 1.383 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.510      ;
; 1.383 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.510      ;
; 1.383 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.510      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 6.519      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 6.519      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 6.477      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 6.484      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 6.484      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 6.477      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.555      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.555      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.555      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.555      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.530      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.528      ;
; 1.384 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.528      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 6.475      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 6.475      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.384 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.493      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 6.482      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 6.489      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 6.489      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 6.489      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 6.489      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.511      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.511      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.511      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.511      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[0]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 6.466      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[1]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 6.466      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 6.466      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 6.471      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.492      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 6.514      ;
; 1.385 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                  ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[12].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 6.514      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 6.481      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 6.481      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.159     ; 6.455      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.159     ; 6.455      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.159     ; 6.455      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.159     ; 6.455      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 6.439      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.168     ; 6.446      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.168     ; 6.446      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 6.439      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 6.476      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 6.476      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 6.476      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 6.476      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 6.482      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 6.482      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 6.482      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 6.482      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 6.486      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 6.486      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 6.486      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 6.486      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.517      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.517      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.517      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.517      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 6.492      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 6.490      ;
; 1.385 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 6.490      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 6.444      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 6.451      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 6.451      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 6.451      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 6.451      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 6.473      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 6.473      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 6.473      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 6.473      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[0]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.185     ; 6.428      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[1]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.185     ; 6.428      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.185     ; 6.428      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.180     ; 6.433      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.159     ; 6.454      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 6.469      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 6.469      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 6.469      ;
; 1.386 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 6.469      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
; 16.346 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 3.645      ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 1.934      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.583      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.583      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.583      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.583      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.559      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.568      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.568      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.568      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.566      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.566      ;
; 94.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.566      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.590      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.575      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.575      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.575      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.575      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.575      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.575      ;
; 94.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.590      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.573      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.587      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.580      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.559      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.582      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.548      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.550      ;
; 94.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[271]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.582      ;
; 94.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.582      ;
; 94.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.582      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.313      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.096 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.349      ;
; 1.311 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.576      ;
; 1.311 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.576      ;
; 1.311 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.576      ;
; 1.311 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.576      ;
; 1.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.572      ;
; 1.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.572      ;
; 1.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.572      ;
; 1.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.572      ;
; 1.353 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.618      ;
; 1.353 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.618      ;
; 1.353 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.618      ;
; 1.353 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.618      ;
; 1.353 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.618      ;
; 1.353 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.618      ;
; 1.366 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.625      ;
; 1.366 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.625      ;
; 1.366 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.625      ;
; 1.366 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.625      ;
; 1.366 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.625      ;
; 1.366 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.625      ;
; 1.520 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.760      ;
; 1.520 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.760      ;
; 1.520 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.760      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.540 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.069      ; 1.780      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.714 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.354      ; 2.236      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.816 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.047      ;
; 1.836 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.142      ;
; 1.836 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.142      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 1.871 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.102      ;
; 2.135 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.389      ;
; 2.135 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.389      ;
; 2.135 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.389      ;
; 2.135 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.389      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.500      ;
; 1.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.500      ;
; 1.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.620      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.807      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.963      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.963      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.963      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.963      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.963      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.963      ;
; 1.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.962      ;
; 1.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.962      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.011      ;
; 1.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.231      ;
; 1.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.231      ;
; 2.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.288      ;
; 2.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.288      ;
; 2.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.288      ;
; 2.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.288      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 2.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.376      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[255] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.187      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.194      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.194      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.194      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 5.182      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
; 4.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.200      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
; 3.072 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 3.436      ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout'                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|buf_mem_l~21                                      ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[0]                                         ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[1]                                         ;
; 3.524 ; 3.742        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[1].fifo_HSP_unit|buf_mem_q~16                                                                                                 ;
; 3.524 ; 3.742        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Fifo_HSP:ABC[1].fifo_HSP_unit|buf_mem_s~16                                                                                                 ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|wr_ptr[0]                                           ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|wr_ptr[1]                                           ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_mem_l~12                                       ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_mem_s~11                                       ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|buf_mem_s~15                                      ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                         ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|wr_ptr[0]                                         ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|wr_ptr[1]                                         ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|wr_ptr[0]                                         ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|wr_ptr[1]                                         ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[0]                                           ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|wr_ptr[1]                                           ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[20][3]_OTERM7490_OTERM12600                        ;
; 3.528 ; 3.746        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_l~20                                        ;
; 3.528 ; 3.746        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_l~21                                        ;
; 3.528 ; 3.746        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_l~22                                        ;
; 3.528 ; 3.746        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|buf_mem_l~14                                      ;
; 3.528 ; 3.746        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[9].fifo_Q|buf_mem_s~25                                         ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[16][0]_OTERM12374                                 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][0]                                             ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][1]                                             ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][2]                                             ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][3]                                             ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[16][4]                                             ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_l~10                                        ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_l~12                                        ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_l~8                                         ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_q~15                                        ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_s~9                                         ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|wr_ptr[0]                                          ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|wr_ptr[1]                                          ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|wr_ptr[0]                                         ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|wr_ptr[1]                                         ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|buf_mem_q~9                                          ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~11                                        ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~15                                        ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|buf_mem_l~23                                        ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[17]                                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[21]_OTERM2525                             ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[17][1]                                          ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[17][2]                                          ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][0]_OTERM1529_OTERM4869_OTERM7636            ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1543_OTERM4883_OTERM7632_OTERM12525 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1543_OTERM4885                      ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1545                                ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][7]_OTERM1477_OTERM12636                     ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[17][0]                                           ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[21][3]_OTERM2511_OTERM9931                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[21][3]_OTERM2511_OTERM9933                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_q~14                                      ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|buf_mem_s~11                                      ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|wr_ptr[0]                                         ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|wr_ptr[1]                                         ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Fifo:fifo_Sum|wr_ptr[0]                                                                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Fifo:fifo_Sum|wr_ptr[1]                                                                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Fifo:fifo_Sum|buf_mem_q~13                                                                      ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Fifo:fifo_Sum|buf_mem_q~15                                                                      ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Fifo:fifo_Sum|buf_mem_q~9                                                                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Fifo:fifo_Sum|buf_mem_s~11                                                                      ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Fifo:fifo_Sum|buf_mem_q~17                                                                      ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_l~10                                        ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_l~8                                         ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~13                                        ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|buf_mem_q~9                                         ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[0]                                           ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|buf_mem_q~11                                        ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|wr_ptr[0]                                           ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|wr_ptr[1]                                           ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|buf_mem_l~12                                        ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[0]                                           ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[1]                                           ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_l~11                                         ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_l~9                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_q~14                                         ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_q~8                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|buf_mem_q~9                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|buf_mem_l~9                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|buf_mem_q~8                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|wr_ptr[0]                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|wr_ptr[1]                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[12]                                       ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[13]                                       ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[14]                                       ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[16]                                       ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[15][0]                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[15][1]                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[15][2]                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[15][3]                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[15][7]_OTERM1253                                ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1535_OTERM4875_OTERM7624            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][4]_OTERM1537_OTERM4877_OTERM7626            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][5]_OTERM1539_OTERM4879_OTERM7628            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][6]_OTERM1541_OTERM4881_OTERM7630_OTERM12578 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1543_OTERM4883_OTERM7632_OTERM12523 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|wr_ptr[0]                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'refclk'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.820 ; 4.820        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.824 ; 4.824        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                             ;
; 5.168 ; 5.168        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                             ;
; 5.172 ; 5.172        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; refclk ; Rise       ; PCIE_REFCLK_P                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[13] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[14] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[15] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[16] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[17] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[18] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[19] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[20] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[21] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[22] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[23] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[24] ;
; 9.769 ; 9.955        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[25] ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[0]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[10] ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[11] ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[12] ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[1]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[2]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[3]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[4]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[5]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[6]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[7]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[8]  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[9]  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[0]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[1]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[2]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[3]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[4]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[5]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[6]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[7]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[8]                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[0]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[1]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[2]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[3]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[4]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[5]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[10]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[11]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[12]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[13]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[14]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[15]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[16]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[17]                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[9]                      ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[0]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[1]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[2]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[4]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[6]                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_RS                      ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000000               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000001               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000010               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000011               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_Start                   ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[0]    ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[1]    ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[2]    ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[3]    ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[4]    ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|LCD_EN     ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.00      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.01      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.10      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.11      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|mStart     ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|oDone      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|preStart   ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[0]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[1]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[2]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[3]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[4]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[5]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[6]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[7]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[8]                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[3]                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[5]                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[7]                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]             ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]              ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]              ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]              ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~portb_address_reg0                                                                                                                                                                ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~portb_address_reg0                                                                                                                                                                ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~portb_address_reg0                                                                                                                                                                ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~portb_address_reg0                                                                                                                                                                 ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~portb_address_reg0                                                                                                                                                                ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a198~portb_address_reg0                                                                                                                                                                ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~portb_address_reg0                                                                                                                                                                ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~portb_address_reg0                                                                                                                                                                ;
; 49.726 ; 49.959       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                                                                ;
; 49.727 ; 49.960       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                                                                ;
; 49.727 ; 49.960       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~portb_address_reg0                                                                                                                                                                ;
; 49.728 ; 49.946       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.738 ; 49.956       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.738 ; 49.956       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.738 ; 49.956       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[256]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[257]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[267]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268]                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[0]                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[1]                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[2]                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[3]                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated|counter_reg_bit[4]                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 2.249 ; 2.508 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 2.249 ; 2.508 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.285 ; 2.318 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.250 ; 5.222 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -1.776 ; -2.027 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.776 ; -2.027 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.764  ; 0.710  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.064  ; 0.010  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 6.924  ; 6.736  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.703  ; 6.536  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.463  ; 6.342  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.720  ; 6.569  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.724  ; 6.580  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.682  ; 6.534  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.438  ; 6.312  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.924  ; 6.736  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.738  ; 6.584  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 6.650  ; 6.490  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 6.500  ; 6.381  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 6.301  ; 6.272  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 6.301  ; 6.272  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 15.671 ; 16.241 ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.352 ; 15.269 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.461 ; 13.405 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.493 ; 14.286 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.352 ; 15.269 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.708 ; 12.635 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.379 ; 12.302 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 13.834 ; 13.551 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.434 ; 13.256 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.901 ; 15.534 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.780 ; 12.632 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.823 ; 14.790 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 13.204 ; 13.166 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.396 ; 12.322 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.292 ; 12.089 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 13.149 ; 12.898 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.901 ; 15.534 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.441 ; 16.166 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.799 ; 14.645 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.013 ; 15.824 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 14.289 ; 14.127 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.183 ; 12.086 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 15.324 ; 15.065 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 14.089 ; 14.051 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.441 ; 16.166 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.643 ; 15.537 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 15.294 ; 15.132 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 15.616 ; 15.207 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.080 ; 14.993 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 15.643 ; 15.537 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 15.558 ; 15.363 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.013 ; 14.986 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.618 ; 15.501 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.918 ; 16.698 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 15.370 ; 15.256 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 15.357 ; 15.247 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.403 ; 16.226 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 16.653 ; 16.462 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 15.924 ; 16.040 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.970 ; 15.850 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.918 ; 16.698 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.657 ; 15.499 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 15.623 ; 15.499 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 15.159 ; 15.025 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.424 ; 15.282 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 15.423 ; 15.273 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 15.657 ; 15.479 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.148 ; 15.008 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.460 ; 15.294 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 18.591 ; 18.332 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.729 ; 14.589 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 13.430 ; 13.318 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 18.591 ; 18.332 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 14.685 ; 14.489 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.875 ; 13.837 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 13.214 ; 13.190 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.040 ; 14.861 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.259 ; 14.997 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.254 ; 13.129 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 13.692 ; 13.472 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 14.669 ; 14.430 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.301 ; 13.183 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.089 ; 12.996 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.259 ; 14.997 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.164 ; 14.868 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.323 ; 14.902 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 10.297 ; 10.210 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 11.512 ; 11.337 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.405  ; 9.340  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 10.104 ; 9.939  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 11.674 ; 11.299 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.093 ; 10.912 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 15.323 ; 14.902 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 11.292 ; 11.226 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 15.999 ; 16.359 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 15.999 ; 16.359 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 9.768  ; 9.684  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.014 ; 9.921  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.435 ; 11.233 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 9.966  ; 9.744  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.212 ; 11.159 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 14.766 ; 14.340 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 10.748 ; 10.533 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 5.516  ; 5.476  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 5.279  ; 5.263  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 5.258  ; 5.264  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 5.279  ; 5.263  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 5.258  ; 5.264  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 6.223  ; 6.098  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.475  ; 6.311  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.246  ; 6.126  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.493  ; 6.344  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.497  ; 6.354  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.456  ; 6.310  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.223  ; 6.098  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.689  ; 6.505  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 6.510  ; 6.359  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 6.426  ; 6.269  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 6.282  ; 6.163  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 6.088  ; 6.058  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 6.088  ; 6.058  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 13.634 ; 14.203 ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 10.788 ; 10.737 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.830 ; 11.771 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.836 ; 12.678 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 13.719 ; 13.573 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.113 ; 11.038 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 10.788 ; 10.737 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.186 ; 11.953 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 11.824 ; 11.657 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 10.483 ; 10.391 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 10.949 ; 10.814 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.961 ; 12.941 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 11.469 ; 11.331 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 10.584 ; 10.521 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 10.483 ; 10.391 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.300 ; 11.178 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.945 ; 13.600 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.817  ; 9.674  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.331 ; 12.134 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 13.490 ; 13.267 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 11.837 ; 11.736 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 9.817  ; 9.674  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.894 ; 12.544 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.649 ; 11.562 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.906 ; 13.596 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.662 ; 11.549 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.848 ; 11.702 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.169 ; 12.027 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 11.662 ; 11.615 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.188 ; 12.052 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.170 ; 11.941 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.719 ; 11.549 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 12.182 ; 12.012 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 10.617 ; 10.519 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 10.626 ; 10.519 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 10.617 ; 10.538 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 11.616 ; 11.449 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.857 ; 11.676 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 11.410 ; 11.272 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.203 ; 11.090 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 12.113 ; 11.904 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.771 ; 11.631 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 12.232 ; 12.107 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 11.779 ; 11.633 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 12.039 ; 11.880 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.043 ; 11.894 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.268 ; 12.164 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.771 ; 11.631 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 12.081 ; 11.918 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.790 ; 11.724 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.245 ; 13.039 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 11.987 ; 11.825 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.989 ; 16.744 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.220 ; 12.943 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.447 ; 12.432 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 11.790 ; 11.724 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.531 ; 13.301 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 11.345 ; 11.205 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.447 ; 11.327 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 11.868 ; 11.710 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 12.808 ; 12.625 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.488 ; 11.375 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 11.345 ; 11.205 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 13.364 ; 13.112 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.274 ; 12.991 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.031  ; 8.967  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 9.888  ; 9.803  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 11.053 ; 10.884 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.031  ; 8.967  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 9.701  ; 9.541  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 11.208 ; 10.846 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 10.651 ; 10.476 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 14.301 ; 13.996 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 9.551  ; 9.411  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.379  ; 9.297  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 10.881 ; 10.754 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 9.379  ; 9.297  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.616  ; 9.524  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 10.980 ; 10.784 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 9.569  ; 9.355  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 10.672 ; 10.602 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 13.769 ; 13.460 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 10.054 ; 9.832  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 5.273  ; 5.235  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 5.046  ; 5.030  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 5.025  ; 5.031  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 5.046  ; 5.030  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 5.025  ; 5.031  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 13.988 ; 13.958 ; 14.192 ; 14.239 ;
; SW[10]     ; HEX0[1]     ; 15.019 ; 14.812 ; 15.296 ; 15.093 ;
; SW[10]     ; HEX0[2]     ; 15.908 ; 15.750 ; 16.189 ; 15.914 ;
; SW[10]     ; HEX0[3]     ; 13.235 ; 13.189 ; 13.480 ; 13.470 ;
; SW[10]     ; HEX0[4]     ; 12.864 ; 12.858 ; 13.028 ; 13.139 ;
; SW[10]     ; HEX0[5]     ; 14.354 ; 14.108 ; 14.635 ; 14.381 ;
; SW[10]     ; HEX0[6]     ; 13.992 ; 13.848 ; 14.236 ; 14.129 ;
; SW[10]     ; HEX1[0]     ; 12.566 ; 12.418 ; 12.809 ; 12.661 ;
; SW[10]     ; HEX1[1]     ; 14.609 ; 14.576 ; 14.852 ; 14.819 ;
; SW[10]     ; HEX1[2]     ; 13.027 ; 12.952 ; 13.304 ; 13.195 ;
; SW[10]     ; HEX1[3]     ; 12.182 ; 12.108 ; 12.425 ; 12.351 ;
; SW[10]     ; HEX1[4]     ; 12.078 ; 11.896 ; 12.321 ; 12.173 ;
; SW[10]     ; HEX1[5]     ; 12.935 ; 12.721 ; 13.178 ; 12.998 ;
; SW[10]     ; HEX1[6]     ; 15.687 ; 15.320 ; 15.930 ; 15.563 ;
; SW[10]     ; HEX2[0]     ; 14.561 ; 14.357 ; 14.786 ; 14.582 ;
; SW[10]     ; HEX2[1]     ; 15.772 ; 15.480 ; 15.997 ; 15.739 ;
; SW[10]     ; HEX2[2]     ; 14.047 ; 13.903 ; 14.272 ; 14.128 ;
; SW[10]     ; HEX2[3]     ; 11.946 ; 11.798 ; 12.171 ; 12.023 ;
; SW[10]     ; HEX2[4]     ; 15.098 ; 14.778 ; 15.323 ; 15.003 ;
; SW[10]     ; HEX2[5]     ; 13.851 ; 13.762 ; 14.076 ; 13.987 ;
; SW[10]     ; HEX2[6]     ; 16.199 ; 15.875 ; 16.424 ; 16.100 ;
; SW[10]     ; HEX3[0]     ; 15.900 ; 15.738 ; 16.093 ; 15.931 ;
; SW[10]     ; HEX3[1]     ; 16.222 ; 15.813 ; 16.415 ; 16.100 ;
; SW[10]     ; HEX3[2]     ; 15.686 ; 15.599 ; 15.879 ; 15.792 ;
; SW[10]     ; HEX3[3]     ; 16.249 ; 16.143 ; 16.442 ; 16.336 ;
; SW[10]     ; HEX3[4]     ; 16.164 ; 15.969 ; 16.357 ; 16.162 ;
; SW[10]     ; HEX3[5]     ; 15.619 ; 15.592 ; 15.812 ; 15.785 ;
; SW[10]     ; HEX3[6]     ; 16.224 ; 16.107 ; 16.417 ; 16.300 ;
; SW[10]     ; HEX4[0]     ; 14.405 ; 14.291 ; 14.617 ; 14.503 ;
; SW[10]     ; HEX4[1]     ; 14.392 ; 14.282 ; 14.604 ; 14.494 ;
; SW[10]     ; HEX4[2]     ; 15.438 ; 15.261 ; 15.650 ; 15.473 ;
; SW[10]     ; HEX4[3]     ; 15.688 ; 15.497 ; 15.900 ; 15.709 ;
; SW[10]     ; HEX4[4]     ; 14.943 ; 15.075 ; 15.254 ; 15.287 ;
; SW[10]     ; HEX4[5]     ; 15.005 ; 14.885 ; 15.217 ; 15.097 ;
; SW[10]     ; HEX4[6]     ; 15.953 ; 15.733 ; 16.165 ; 15.945 ;
; SW[10]     ; HEX5[0]     ; 14.834 ; 14.710 ; 15.057 ; 14.933 ;
; SW[10]     ; HEX5[1]     ; 14.370 ; 14.143 ; 14.593 ; 14.400 ;
; SW[10]     ; HEX5[2]     ; 14.635 ; 14.476 ; 14.858 ; 14.699 ;
; SW[10]     ; HEX5[3]     ; 14.634 ; 14.484 ; 14.857 ; 14.707 ;
; SW[10]     ; HEX5[4]     ; 14.868 ; 14.690 ; 15.091 ; 14.913 ;
; SW[10]     ; HEX5[5]     ; 14.359 ; 14.219 ; 14.582 ; 14.442 ;
; SW[10]     ; HEX5[6]     ; 14.671 ; 14.505 ; 14.894 ; 14.728 ;
; SW[10]     ; HEX6[0]     ; 14.762 ; 14.555 ; 14.957 ; 14.750 ;
; SW[10]     ; HEX6[1]     ; 13.453 ; 13.291 ; 13.648 ; 13.486 ;
; SW[10]     ; HEX6[2]     ; 18.612 ; 18.232 ; 18.807 ; 18.521 ;
; SW[10]     ; HEX6[3]     ; 14.737 ; 14.455 ; 14.932 ; 14.650 ;
; SW[10]     ; HEX6[4]     ; 13.806 ; 13.804 ; 14.095 ; 13.999 ;
; SW[10]     ; HEX6[5]     ; 13.248 ; 13.186 ; 13.443 ; 13.381 ;
; SW[10]     ; HEX6[6]     ; 15.061 ; 14.829 ; 15.256 ; 15.024 ;
; SW[10]     ; HEX7[0]     ; 13.436 ; 13.311 ; 13.660 ; 13.535 ;
; SW[10]     ; HEX7[1]     ; 13.874 ; 13.629 ; 14.098 ; 13.887 ;
; SW[10]     ; HEX7[2]     ; 14.851 ; 14.612 ; 15.075 ; 14.836 ;
; SW[10]     ; HEX7[3]     ; 13.483 ; 13.365 ; 13.707 ; 13.589 ;
; SW[10]     ; HEX7[4]     ; 13.271 ; 13.178 ; 13.495 ; 13.402 ;
; SW[10]     ; HEX7[5]     ; 15.441 ; 15.179 ; 15.665 ; 15.403 ;
; SW[10]     ; HEX7[6]     ; 15.346 ; 15.050 ; 15.570 ; 15.274 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 12.005 ; 11.942 ; 12.256 ; 12.191 ;
; SW[10]     ; HEX0[1]     ; 13.011 ; 12.767 ; 13.261 ; 13.016 ;
; SW[10]     ; HEX0[2]     ; 13.903 ; 13.753 ; 14.154 ; 14.002 ;
; SW[10]     ; HEX0[3]     ; 11.285 ; 11.205 ; 11.535 ; 11.454 ;
; SW[10]     ; HEX0[4]     ; 10.967 ; 10.913 ; 11.216 ; 11.167 ;
; SW[10]     ; HEX0[5]     ; 12.364 ; 12.127 ; 12.615 ; 12.376 ;
; SW[10]     ; HEX0[6]     ; 12.009 ; 11.838 ; 12.260 ; 12.087 ;
; SW[10]     ; HEX1[0]     ; 11.459 ; 11.316 ; 11.742 ; 11.631 ;
; SW[10]     ; HEX1[1]     ; 13.471 ; 13.443 ; 13.754 ; 13.755 ;
; SW[10]     ; HEX1[2]     ; 11.977 ; 11.833 ; 12.262 ; 12.148 ;
; SW[10]     ; HEX1[3]     ; 11.096 ; 11.023 ; 11.377 ; 11.337 ;
; SW[10]     ; HEX1[4]     ; 11.065 ; 10.893 ; 11.276 ; 11.222 ;
; SW[10]     ; HEX1[5]     ; 11.810 ; 11.680 ; 12.093 ; 11.995 ;
; SW[10]     ; HEX1[6]     ; 14.457 ; 14.102 ; 14.738 ; 14.416 ;
; SW[10]     ; HEX2[0]     ; 12.783 ; 12.602 ; 13.069 ; 12.868 ;
; SW[10]     ; HEX2[1]     ; 13.946 ; 13.735 ; 14.229 ; 14.001 ;
; SW[10]     ; HEX2[2]     ; 12.292 ; 12.167 ; 12.578 ; 12.432 ;
; SW[10]     ; HEX2[3]     ; 10.285 ; 10.142 ; 10.556 ; 10.408 ;
; SW[10]     ; HEX2[4]     ; 13.343 ; 13.012 ; 13.590 ; 13.328 ;
; SW[10]     ; HEX2[5]     ; 12.117 ; 12.030 ; 12.389 ; 12.297 ;
; SW[10]     ; HEX2[6]     ; 14.374 ; 14.064 ; 14.645 ; 14.330 ;
; SW[10]     ; HEX3[0]     ; 12.000 ; 11.859 ; 12.202 ; 12.056 ;
; SW[10]     ; HEX3[1]     ; 12.320 ; 12.183 ; 12.523 ; 12.381 ;
; SW[10]     ; HEX3[2]     ; 11.857 ; 11.704 ; 12.016 ; 12.014 ;
; SW[10]     ; HEX3[3]     ; 12.340 ; 12.209 ; 12.542 ; 12.406 ;
; SW[10]     ; HEX3[4]     ; 12.259 ; 12.136 ; 12.569 ; 12.295 ;
; SW[10]     ; HEX3[5]     ; 11.808 ; 11.744 ; 12.118 ; 11.903 ;
; SW[10]     ; HEX3[6]     ; 12.334 ; 12.169 ; 12.536 ; 12.366 ;
; SW[10]     ; HEX4[0]     ; 11.261 ; 11.151 ; 11.463 ; 11.384 ;
; SW[10]     ; HEX4[1]     ; 11.249 ; 11.207 ; 11.556 ; 11.375 ;
; SW[10]     ; HEX4[2]     ; 12.251 ; 12.081 ; 12.453 ; 12.314 ;
; SW[10]     ; HEX4[3]     ; 12.493 ; 12.308 ; 12.694 ; 12.540 ;
; SW[10]     ; HEX4[4]     ; 12.048 ; 11.904 ; 12.247 ; 12.134 ;
; SW[10]     ; HEX4[5]     ; 11.837 ; 11.722 ; 12.040 ; 11.956 ;
; SW[10]     ; HEX4[6]     ; 12.747 ; 12.536 ; 12.950 ; 12.769 ;
; SW[10]     ; HEX5[0]     ; 12.976 ; 12.851 ; 13.205 ; 13.080 ;
; SW[10]     ; HEX5[1]     ; 12.523 ; 12.377 ; 12.752 ; 12.606 ;
; SW[10]     ; HEX5[2]     ; 12.783 ; 12.624 ; 13.012 ; 12.853 ;
; SW[10]     ; HEX5[3]     ; 12.787 ; 12.638 ; 13.016 ; 12.867 ;
; SW[10]     ; HEX5[4]     ; 13.012 ; 12.946 ; 13.241 ; 13.190 ;
; SW[10]     ; HEX5[5]     ; 12.515 ; 12.375 ; 12.744 ; 12.604 ;
; SW[10]     ; HEX5[6]     ; 12.825 ; 12.662 ; 13.054 ; 12.891 ;
; SW[10]     ; HEX6[0]     ; 12.916 ; 12.746 ; 13.197 ; 13.027 ;
; SW[10]     ; HEX6[1]     ; 11.669 ; 11.544 ; 11.950 ; 11.825 ;
; SW[10]     ; HEX6[2]     ; 16.663 ; 16.511 ; 16.944 ; 16.797 ;
; SW[10]     ; HEX6[3]     ; 12.892 ; 12.652 ; 13.173 ; 12.933 ;
; SW[10]     ; HEX6[4]     ; 12.208 ; 12.030 ; 12.494 ; 12.311 ;
; SW[10]     ; HEX6[5]     ; 11.559 ; 11.444 ; 11.845 ; 11.725 ;
; SW[10]     ; HEX6[6]     ; 13.207 ; 13.014 ; 13.488 ; 13.295 ;
; SW[10]     ; HEX7[0]     ; 11.526 ; 11.403 ; 11.786 ; 11.666 ;
; SW[10]     ; HEX7[1]     ; 11.947 ; 11.787 ; 12.207 ; 12.049 ;
; SW[10]     ; HEX7[2]     ; 12.887 ; 12.654 ; 13.147 ; 12.945 ;
; SW[10]     ; HEX7[3]     ; 11.567 ; 11.451 ; 11.827 ; 11.714 ;
; SW[10]     ; HEX7[4]     ; 11.374 ; 11.284 ; 11.665 ; 11.544 ;
; SW[10]     ; HEX7[5]     ; 13.443 ; 13.188 ; 13.703 ; 13.451 ;
; SW[10]     ; HEX7[6]     ; 13.353 ; 13.067 ; 13.613 ; 13.330 ;
+------------+-------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.112 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                  ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled            ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
;                                                                                                  ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 14.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                    ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                    ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.217        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 6.895        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                       ; 14.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 7.217        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 7.208        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                       ; 14.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 7.217        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.208        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                 ; 196.701                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                    ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                 ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.200       ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.501       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                 ; 197.582                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.861       ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.721       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -4.251 ; -3393.739     ;
; CLOCK_50                                                                    ; 1.890  ; 0.000         ;
; n/a                                                                         ; 16.889 ; 0.000         ;
; altera_reserved_tck                                                         ; 47.689 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.085 ; 0.000         ;
; CLOCK_50                                                                    ; 0.173 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.177 ; 0.000         ;
; n/a                                                                         ; 2.794 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.088  ; 0.000         ;
; CLOCK_50                                                                    ; 17.784 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.185 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.546 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.650 ; 0.000         ;
; CLOCK_50                                                                    ; 1.635 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.685  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.994  ; 0.000         ;
; refclk                                                                                                            ; 4.570  ; 0.000         ;
; CLOCK_50                                                                                                          ; 9.312  ; 0.000         ;
; CLOCK2_50                                                                                                         ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                                                         ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                                                               ; 49.419 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -4.251 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 12.312     ;
; -4.034 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 12.095     ;
; -3.761 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 11.629     ;
; -3.760 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM321_OTERM3549_OTERM5998_OTERM8580_OTERM10849    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.081      ; 11.828     ;
; -3.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][5]_OTERM335_OTERM3527_OTERM6012_OTERM8558_OTERM10863    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 11.811     ;
; -3.709 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 11.867     ;
; -3.703 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 11.837     ;
; -3.668 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.019     ; 11.636     ;
; -3.647 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM123_OTERM3369_OTERM5782_OTERM8328_OTERM10633    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.089      ; 11.723     ;
; -3.586 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 11.527     ;
; -3.576 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM303_OTERM3477_OTERM5962_OTERM8508_OTERM10813  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.115      ; 11.678     ;
; -3.539 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM319_OTERM3547_OTERM5996_OTERM8578_OTERM10847    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.081      ; 11.607     ;
; -3.526 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][6]_OTERM139_OTERM3349_OTERM5798_OTERM8308_OTERM10649  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 11.684     ;
; -3.490 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][4]_OTERM333_OTERM3525_OTERM6010_OTERM8556_OTERM10861    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 11.551     ;
; -3.486 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 11.620     ;
; -3.485 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][7]_OTERM177_OTERM3387_OTERM5836_OTERM8346_OTERM10687  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 11.430     ;
; -3.485 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][7]_OTERM1525_OTERM4901_OTERM7614_OTERM11936            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 11.393     ;
; -3.470 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7032_OTERM9541_OTERM11966                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 11.363     ;
; -3.441 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 11.319     ;
; -3.413 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][7]_OTERM851_OTERM3909_OTERM6412_OTERM8850_OTERM11191 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.184      ; 11.584     ;
; -3.401 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|enable_Hit_Extrac[19]                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 11.269     ;
; -3.395 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][6]_OTERM121_OTERM3367_OTERM5780_OTERM8326_OTERM10631    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.089      ; 11.471     ;
; -3.380 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM357_OTERM3513_OTERM6034_OTERM8544_OTERM10885  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 11.527     ;
; -3.371 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][6]_OTERM355_OTERM3511_OTERM6032_OTERM8542_OTERM10883  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.033     ; 11.325     ;
; -3.365 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7050_OTERM9521_OTERM11982                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 11.306     ;
; -3.361 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 11.490     ;
; -3.361 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[19][1]_OTERM7936_OTERM9759                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 11.229     ;
; -3.343 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM249_OTERM3279_OTERM5908_OTERM8382_OTERM10759    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.469     ;
; -3.338 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][2]_OTERM1465_OTERM4791_OTERM7440                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 11.506     ;
; -3.338 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][3]_OTERM1467_OTERM4793_OTERM7442                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 11.506     ;
; -3.338 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][7]_OTERM833_OTERM3927_OTERM6394_OTERM8868_OTERM11173   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.071      ; 11.396     ;
; -3.337 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][7]_OTERM1475_OTERM4801_OTERM7460                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 11.505     ;
; -3.336 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][4]_OTERM1469_OTERM4795_OTERM7444                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 11.504     ;
; -3.336 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 11.275     ;
; -3.329 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][6]_OTERM301_OTERM3475_OTERM5960_OTERM8506_OTERM10811  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.115      ; 11.431     ;
; -3.327 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][4]_OTERM135_OTERM3345_OTERM5794_OTERM8304_OTERM10645  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.021     ; 11.293     ;
; -3.323 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][5]_OTERM1471_OTERM4797_OTERM7452                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 11.491     ;
; -3.322 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][7]_OTERM1561_OTERM4937                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 11.183     ;
; -3.321 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM195_OTERM3333_OTERM5854_OTERM8436_OTERM10705  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.077      ; 11.385     ;
; -3.316 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM339_OTERM3531_OTERM6016_OTERM8562_OTERM10867    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 11.429     ;
; -3.314 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7092_OTERM9487_OTERM12020                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 11.220     ;
; -3.313 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][7]_OTERM87_OTERM3261_OTERM5746_OTERM8292_OTERM10597   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.087      ; 11.387     ;
; -3.308 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][7]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.023     ; 11.272     ;
; -3.304 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7052_OTERM9523_OTERM11984                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.021     ; 11.270     ;
; -3.301 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[7][7]_OTERM689_OTERM3801_OTERM6286_OTERM8796_OTERM11101    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.030      ; 11.318     ;
; -3.296 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 11.237     ;
; -3.292 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][6]_OTERM849_OTERM3907_OTERM6410_OTERM8848_OTERM11189 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.184      ; 11.463     ;
; -3.292 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[19][1]_OTERM7914_OTERM9581                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.019     ; 11.260     ;
; -3.290 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM977_OTERM4053_OTERM6502_OTERM8976_OTERM11281    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.087      ; 11.364     ;
; -3.288 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM887_OTERM3945_OTERM6448_OTERM8886_OTERM11227    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 11.214     ;
; -3.283 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM247_OTERM3277_OTERM5906_OTERM8380_OTERM10757    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 11.217     ;
; -3.280 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM15_OTERM3189_OTERM5674_OTERM8220_OTERM10525   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.098      ; 11.365     ;
; -3.278 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11920            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.113      ; 11.378     ;
; -3.278 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11922            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.113      ; 11.378     ;
; -3.278 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][3]_OTERM1517_OTERM4893_OTERM7606_OTERM11924            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.113      ; 11.378     ;
; -3.278 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[17][4]_OTERM1519_OTERM4895_OTERM7608_OTERM11926            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.113      ; 11.378     ;
; -3.276 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][7]_OTERM1913                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 11.138     ;
; -3.273 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[21][0]_OTERM1675_OTERM7706_OTERM9120                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 11.151     ;
; -3.271 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][7]_OTERM267_OTERM3441_OTERM5926_OTERM8472_OTERM10777    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.084      ; 11.342     ;
; -3.258 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[5][6]_OTERM175_OTERM3385_OTERM5834_OTERM8344_OTERM10685  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 11.203     ;
; -3.258 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][3]_OTERM331_OTERM3523_OTERM6008_OTERM8554_OTERM10859    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 11.115     ;
; -3.255 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][5]_OTERM317_OTERM3545_OTERM5994_OTERM8576_OTERM10845    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.081      ; 11.323     ;
; -3.241 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][5]_OTERM137_OTERM3347_OTERM5796_OTERM8306_OTERM10647  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 11.399     ;
; -3.240 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7030_OTERM9539_OTERM11964                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 11.133     ;
; -3.239 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM465_OTERM3621_OTERM6106_OTERM8652_OTERM10957    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.111      ; 11.337     ;
; -3.230 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM321_OTERM3549_OTERM5998_OTERM8580_OTERM10849    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 11.371     ;
; -3.230 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[19][1]_OTERM7932_OTERM12612                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 11.098     ;
; -3.226 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM303_OTERM3477_OTERM5962_OTERM8508_OTERM10813  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 11.367     ;
; -3.224 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM375_OTERM3495_OTERM6052_OTERM8526_OTERM10903  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.012     ; 11.199     ;
; -3.213 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][6]_OTERM1911                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 11.075     ;
; -3.208 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][5]_OTERM1909                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 11.070     ;
; -3.202 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][5]_OTERM335_OTERM3527_OTERM6012_OTERM8558_OTERM10863    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 11.336     ;
; -3.196 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 11.377     ;
; -3.191 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM249_OTERM3279_OTERM5908_OTERM8382_OTERM10759    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.178      ; 11.356     ;
; -3.177 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_lenght[17][2]                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 11.049     ;
; -3.160 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][7]_OTERM231_OTERM3297_OTERM5890_OTERM8400_OTERM10741    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 11.080     ;
; -3.154 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[4][7]_OTERM483_OTERM3603_OTERM6124_OTERM8634_OTERM10975  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 11.291     ;
; -3.151 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][4]_OTERM315_OTERM3543_OTERM5992_OTERM8574_OTERM10843    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 11.026     ;
; -3.145 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][4]_OTERM1907                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 11.007     ;
; -3.145 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[18][7]_OTERM1561_OTERM4939                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 11.001     ;
; -3.140 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[19][3]_OTERM1905                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 11.002     ;
; -3.131 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM247_OTERM3277_OTERM5906_OTERM8380_OTERM10757    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.014     ; 11.104     ;
; -3.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][7]_OTERM213_OTERM3315_OTERM5872_OTERM8418_OTERM10723  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.130      ; 11.243     ;
; -3.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][6]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 11.065     ;
; -3.125 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM123_OTERM3369_OTERM5782_OTERM8328_OTERM10633    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 11.274     ;
; -3.125 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[8][6]_OTERM85_OTERM3259_OTERM5744_OTERM8290_OTERM10595   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.087      ; 11.199     ;
; -3.123 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM887_OTERM3945_OTERM6448_OTERM8886_OTERM11227    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.009     ; 11.101     ;
; -3.115 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][5]_OTERM119_OTERM3365_OTERM5778_OTERM8324_OTERM10629    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.089      ; 11.191     ;
; -3.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[10][7]_OTERM523_OTERM3729_OTERM6214_OTERM8724_OTERM11029 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 10.965     ;
; -3.099 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM337_OTERM3529_OTERM6014_OTERM8560_OTERM10865    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 11.212     ;
; -3.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][6]_OTERM7090_OTERM9485_OTERM12018                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 11.005     ;
; -3.098 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inQ[0][6]                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.023     ; 11.062     ;
; -3.095 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[6][7]_OTERM141_OTERM3351_OTERM5800_OTERM8310_OTERM10651  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 11.214     ;
; -3.093 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[0][7]_OTERM7032_OTERM9541_OTERM11966                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 11.038     ;
; -3.091 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|out_flag                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 11.008     ;
; -3.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[13][7]_OTERM1031_OTERM4255_OTERM6824_OTERM9319_OTERM11619  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 10.950     ;
; -3.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[11][6]_OTERM831_OTERM3925_OTERM6392_OTERM8866_OTERM11171   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.071      ; 11.147     ;
; -3.087 ; de2i_150_qsys:u0|Blast_top:Btop|reset_blast_array                                                                                     ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[2][5]_OTERM353_OTERM3509_OTERM6030_OTERM8540_OTERM10881  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.033     ; 11.041     ;
; -3.085 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[3][7]_OTERM869_OTERM3963_OTERM6430_OTERM8904_OTERM11209  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.104      ; 11.176     ;
; -3.081 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                    ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_Info_Extrac:Hit_Info_Extrac_U|hit_add_inS[1][6]_OTERM211_OTERM3313_OTERM5870_OTERM8416_OTERM10721  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 10.994     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.890  ; de2i_150_qsys:u0|Blast_top:Btop|state[2] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -0.846     ; 1.161      ;
; 1.915  ; de2i_150_qsys:u0|Blast_top:Btop|state[1] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -0.846     ; 1.136      ;
; 1.942  ; de2i_150_qsys:u0|Blast_top:Btop|state[0] ; Reset_Delay:r0|oRESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50    ; 4.000        ; -0.846     ; 1.109      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.304 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.710      ;
; 17.311 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[7]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.030      ; 2.706      ;
; 17.311 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[5]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.030      ; 2.706      ;
; 17.311 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[3]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.030      ; 2.706      ;
; 17.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_RS         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.673      ;
; 17.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[6]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.673      ;
; 17.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[4]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.673      ;
; 17.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[2]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.673      ;
; 17.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[1]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.673      ;
; 17.341 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_DATA[0]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.027      ; 2.673      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.449 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.028      ; 2.566      ;
; 17.531 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[1]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.485      ;
; 17.531 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[5]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.485      ;
; 17.531 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[0]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.485      ;
; 17.531 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[2]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.485      ;
; 17.531 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[3]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.485      ;
; 17.531 ; Reset_Delay:r0|oRESET                    ; LCD:u5|LUT_INDEX[4]    ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.485      ;
; 17.591 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000000  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.425      ;
; 17.597 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000001  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.419      ;
; 17.687 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000010  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.329      ;
; 17.687 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_ST.000011  ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.329      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.897 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 2.041      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.914 ; LCD:u5|mDLY[1]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 2.023      ;
; 17.933 ; Reset_Delay:r0|oRESET                    ; LCD:u5|mLCD_Start      ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; 0.029      ; 2.083      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.974 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.964      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[5]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[6]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[7]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 17.991 ; LCD:u5|mDLY[3]                           ; LCD:u5|mDLY[8]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.946      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[1] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[2] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[3] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[4] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[5] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[6] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[7] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[8] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.004 ; Reset_Delay:r0|Cont[5]                   ; Reset_Delay:r0|Cont[9] ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.046     ; 1.937      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[10]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[11]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[9]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[12]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[17]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[13]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[14]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[15]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.043 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[16]        ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.049     ; 1.895      ;
; 18.060 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[0]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.877      ;
; 18.060 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[1]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.877      ;
; 18.060 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[2]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.877      ;
; 18.060 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[3]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.877      ;
; 18.060 ; LCD:u5|mDLY[4]                           ; LCD:u5|mDLY[4]         ; CLOCK_50                                                                    ; CLOCK_50    ; 20.000       ; -0.050     ; 1.877      ;
+--------+------------------------------------------+------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.889 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.463     ; 0.648      ;
; 17.017 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.463     ; 0.520      ;
; 17.017 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.463     ; 0.520      ;
; 17.018 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.463     ; 0.519      ;
; 17.018 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.463     ; 0.519      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.601      ;
; 47.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.518      ;
; 47.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.498      ;
; 47.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 2.440      ;
; 47.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.366      ;
; 47.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.343      ;
; 47.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 2.359      ;
; 47.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.304      ;
; 48.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.275      ;
; 48.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.248      ;
; 48.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.228      ;
; 48.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.159      ;
; 48.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.137      ;
; 48.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.123      ;
; 48.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.077      ;
; 48.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.995      ;
; 48.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.947      ;
; 48.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.929      ;
; 48.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.840      ;
; 48.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.802      ;
; 48.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.801      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.813      ;
; 48.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 1.717      ;
; 48.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.693      ;
; 48.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.565      ;
; 48.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.494      ;
; 48.807 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 1.481      ;
; 48.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.396      ;
; 48.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.352      ;
; 49.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.299      ;
; 95.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.962      ;
; 96.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.921      ;
; 96.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.910      ;
; 96.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.859      ;
; 96.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.896      ;
; 96.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.849      ;
; 96.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.823      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 3.880      ;
; 96.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.808      ;
; 96.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.773      ;
; 96.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.805      ;
; 96.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.762      ;
; 96.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.801      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.720      ;
; 96.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.747      ;
; 96.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.744      ;
; 96.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.740      ;
; 96.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.733      ;
; 96.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.730      ;
; 96.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.728      ;
; 96.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.721      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.717      ;
; 96.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.654      ;
; 96.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.705      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.625      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.708      ;
; 96.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.703      ;
; 96.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.700      ;
; 96.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.633      ;
; 96.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.692      ;
; 96.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.672      ;
; 96.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.667      ;
; 96.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.615      ;
; 96.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.669      ;
; 96.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.667      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.606      ;
; 96.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.660      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.656      ;
; 96.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.644      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.589      ;
; 96.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.642      ;
; 96.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.647      ;
; 96.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.639      ;
; 96.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.612      ;
; 96.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.644      ;
; 96.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.596      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.649      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.649      ;
; 96.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.648      ;
; 96.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.646      ;
; 96.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.646      ;
; 96.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.645      ;
; 96.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.645      ;
; 96.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 3.644      ;
; 96.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.620      ;
; 96.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.570      ;
; 96.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.607      ;
; 96.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.606      ;
; 96.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.606      ;
; 96.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.605      ;
; 96.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.604      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.586      ;
; 96.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 3.617      ;
; 96.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 3.616      ;
; 96.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.583      ;
; 96.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 3.614      ;
; 96.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.588      ;
; 96.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.588      ;
; 96.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.587      ;
; 96.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.585      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[12]                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.421      ;
; 0.085 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[34]                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a16~porta_datain_reg0                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.420      ;
; 0.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.222      ; 0.415      ;
; 0.090 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|fifo_counter[1]                                                                                                                             ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.258      ; 0.432      ;
; 0.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.462      ;
; 0.105 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|fifo_counter[1]                                                                                                                               ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.259      ; 0.448      ;
; 0.107 ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[1]                                                                                                                             ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[0]                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.258      ; 0.449      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.460      ;
; 0.109 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[22]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.456      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.458      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.457      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.460      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.466      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.461      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.459      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 0.437      ;
; 0.115 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[84]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.461      ;
; 0.116 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[5]                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.255      ; 0.475      ;
; 0.116 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.255      ; 0.475      ;
; 0.116 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.463      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.463      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.461      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.463      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.463      ;
; 0.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.464      ;
; 0.118 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[20]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.465      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.463      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.472      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.465      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.465      ;
; 0.120 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.465      ;
; 0.120 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[1]                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.465      ;
; 0.120 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[199]                                              ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.462      ;
; 0.120 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]                                                  ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.220      ; 0.444      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.466      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.466      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.466      ;
; 0.121 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[85]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.471      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.469      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.473      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.473      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.472      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.467      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[93]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.472      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[39]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.472      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[89]                                               ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.464      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.472      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[9]                                         ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.463      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[35]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.470      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.458      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.457      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.465      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.476      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[68]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.474      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[80]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.470      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[58]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.474      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[21]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.471      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.471      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[14]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.255      ; 0.484      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[65]                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.461      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[15]                                               ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a14~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.465      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.473      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.474      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[1]                                         ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.462      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[48]                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.462      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56]                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.462      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.466      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.479      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.479      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[79]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.473      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.473      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                          ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a0~porta_datain_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.475      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[73]                                               ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.467      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[76]                                               ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.470      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.472      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[8]                                         ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.464      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.478      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|m_readfifo_data[23]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a16~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.470      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|desc_reg[29]                                               ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.474      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.468      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.475      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; LCD:u5|LCD_Controller:u0|LCD_EN     ; LCD:u5|LCD_Controller:u0|LCD_EN     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|oDone      ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|mStart     ; LCD:u5|LCD_Controller:u0|mStart     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|Cont[3]    ; LCD:u5|LCD_Controller:u0|Cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|Cont[2]    ; LCD:u5|LCD_Controller:u0|Cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|Cont[1]    ; LCD:u5|LCD_Controller:u0|Cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|Cont[0]    ; LCD:u5|LCD_Controller:u0|Cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|Cont[4]    ; LCD:u5|LCD_Controller:u0|Cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|ST.10      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; LCD:u5|mLCD_ST.000000               ; LCD:u5|mLCD_ST.000000               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; LCD:u5|mLCD_Start                   ; LCD:u5|mLCD_Start                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; LCD:u5|mLCD_ST.000010               ; LCD:u5|mLCD_ST.000010               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; LCD:u5|mLCD_ST.000001               ; LCD:u5|mLCD_ST.000001               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.184 ; Reset_Delay:r0|Cont[0]              ; Reset_Delay:r0|Cont[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.187 ; Reset_Delay:r0|Cont[19]             ; Reset_Delay:r0|Cont[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; LCD:u5|mDLY[17]                     ; LCD:u5|mDLY[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.321      ;
; 0.190 ; LCD:u5|LCD_Controller:u0|ST.01      ; LCD:u5|LCD_Controller:u0|ST.10      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.324      ;
; 0.192 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|mStart     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.326      ;
; 0.193 ; heart_beat:heart_beat_clk50|cnt[25] ; heart_beat:heart_beat_clk50|cnt[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|ST.00      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.328      ;
; 0.194 ; LCD:u5|LCD_Controller:u0|ST.01      ; LCD:u5|LCD_Controller:u0|LCD_EN     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.328      ;
; 0.200 ; LCD:u5|mLCD_ST.000011               ; LCD:u5|mLCD_ST.000000               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.333      ;
; 0.242 ; LCD:u5|LUT_DATA[6]                  ; LCD:u5|mLCD_DATA[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.376      ;
; 0.242 ; LCD:u5|LUT_DATA[1]                  ; LCD:u5|mLCD_DATA[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.376      ;
; 0.242 ; LCD:u5|LUT_DATA[0]                  ; LCD:u5|mLCD_DATA[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.376      ;
; 0.243 ; LCD:u5|LUT_DATA[4]                  ; LCD:u5|mLCD_DATA[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.377      ;
; 0.244 ; LCD:u5|LUT_DATA[8]                  ; LCD:u5|mLCD_RS                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.378      ;
; 0.257 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|ST.11      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.391      ;
; 0.258 ; LCD:u5|LCD_Controller:u0|ST.00      ; LCD:u5|LCD_Controller:u0|ST.01      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.392      ;
; 0.273 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_DATA[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.407      ;
; 0.275 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_INDEX[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.409      ;
; 0.275 ; LCD:u5|LUT_INDEX[4]                 ; LCD:u5|LUT_DATA[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.409      ;
; 0.276 ; LCD:u5|LUT_INDEX[2]                 ; LCD:u5|LUT_DATA[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.410      ;
; 0.279 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.413      ;
; 0.281 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.415      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.416      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; LCD:u5|mDLY[5]                      ; LCD:u5|mDLY[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.421      ;
; 0.288 ; LCD:u5|mDLY[3]                      ; LCD:u5|mDLY[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; LCD:u5|mDLY[6]                      ; LCD:u5|mDLY[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; LCD:u5|LUT_INDEX[5]                 ; LCD:u5|LUT_DATA[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; LCD:u5|mDLY[2]                      ; LCD:u5|mDLY[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; LCD:u5|mDLY[4]                      ; LCD:u5|mDLY[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.290 ; Reset_Delay:r0|Cont[10]             ; Reset_Delay:r0|Cont[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.420      ;
; 0.290 ; LCD:u5|mDLY[9]                      ; LCD:u5|mDLY[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.423      ;
; 0.291 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.423      ;
; 0.291 ; Reset_Delay:r0|Cont[2]              ; Reset_Delay:r0|Cont[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.421      ;
; 0.291 ; LCD:u5|LCD_Controller:u0|mStart     ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; Reset_Delay:r0|Cont[13]             ; Reset_Delay:r0|Cont[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[4]              ; Reset_Delay:r0|Cont[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[6]              ; Reset_Delay:r0|Cont[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[7]              ; Reset_Delay:r0|Cont[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[11]             ; Reset_Delay:r0|Cont[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[12]             ; Reset_Delay:r0|Cont[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[14]             ; Reset_Delay:r0|Cont[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; Reset_Delay:r0|Cont[18]             ; Reset_Delay:r0|Cont[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; LCD:u5|mDLY[10]                     ; LCD:u5|mDLY[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; LCD:u5|LCD_Controller:u0|ST.11      ; LCD:u5|LCD_Controller:u0|oDone      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; Reset_Delay:r0|Cont[3]              ; Reset_Delay:r0|Cont[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; Reset_Delay:r0|Cont[5]              ; Reset_Delay:r0|Cont[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; Reset_Delay:r0|Cont[16]             ; Reset_Delay:r0|Cont[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; Reset_Delay:r0|Cont[17]             ; Reset_Delay:r0|Cont[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; LCD:u5|mDLY[11]                     ; LCD:u5|mDLY[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; LCD:u5|mDLY[13]                     ; LCD:u5|mDLY[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; Reset_Delay:r0|Cont[15]             ; Reset_Delay:r0|Cont[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.424      ;
; 0.295 ; LCD:u5|mDLY[0]                      ; LCD:u5|mDLY[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; LCD:u5|mDLY[1]                      ; LCD:u5|mDLY[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; LCD:u5|mDLY[12]                     ; LCD:u5|mDLY[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; LCD:u5|mDLY[14]                     ; LCD:u5|mDLY[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; LCD:u5|mDLY[16]                     ; LCD:u5|mDLY[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; LCD:u5|mDLY[15]                     ; LCD:u5|mDLY[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.298 ; Reset_Delay:r0|Cont[1]              ; Reset_Delay:r0|Cont[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.428      ;
; 0.298 ; LCD:u5|mDLY[7]                      ; LCD:u5|mDLY[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.432      ;
; 0.298 ; LCD:u5|mDLY[8]                      ; LCD:u5|mDLY[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.432      ;
; 0.299 ; LCD:u5|mLCD_ST.000001               ; LCD:u5|mLCD_ST.000010               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.432      ;
; 0.301 ; Reset_Delay:r0|Cont[0]              ; Reset_Delay:r0|Cont[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.431      ;
; 0.305 ; LCD:u5|LCD_Controller:u0|ST.10      ; LCD:u5|LCD_Controller:u0|Cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.439      ;
; 0.311 ; LCD:u5|LUT_INDEX[3]                 ; LCD:u5|LUT_INDEX[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.445      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[34]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[7]                                                       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[31]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                      ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.316      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.312      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.794 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.349     ; 0.445      ;
; 2.794 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.349     ; 0.445      ;
; 2.798 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.349     ; 0.449      ;
; 2.798 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.349     ; 0.449      ;
; 2.902 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.349     ; 0.553      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.088 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|wr_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.784      ;
; 4.088 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.784      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.776      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.776      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.776      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.776      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.788      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[1].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.788      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.796      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.796      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.796      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[6].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.796      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.802      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.802      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.802      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.802      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 3.795      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 3.795      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.806      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.806      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.806      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.806      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 3.836      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 3.836      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 3.836      ;
; 4.089 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 3.836      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[16].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.768      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.801      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.801      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.801      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.801      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.779      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.779      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.779      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.779      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.770      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.770      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.792      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.792      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.792      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.792      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[18].fifo_Q|wr_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 3.794      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.773      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.773      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.773      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 3.828      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 3.828      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[0].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.810      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 3.828      ;
; 4.090 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 3.828      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[0]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.747      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|fifo_counter[1]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.747      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.747      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[4].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 3.756      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[8].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 3.752      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[5].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.778      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[20].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 3.756      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[12].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.772      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[2].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.794      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[1].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[12].fifo_Q|wr_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.794      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.809      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.809      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.809      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[10].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.809      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.807      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[7].fifo_Q|rd_ptr[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.807      ;
; 4.091 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[0].BU_block0.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.809      ;
; 4.092 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.806      ;
; 4.092 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[19].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.806      ;
; 4.096 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[9].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 3.791      ;
; 4.096 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[9].fifo_Q|wr_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 3.791      ;
; 4.096 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[9].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 3.791      ;
; 4.097 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 3.799      ;
; 4.097 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 3.799      ;
; 4.097 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 3.799      ;
; 4.097 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[15].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 3.799      ;
; 4.097 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Fifo:fifo_Sum|rd_ptr[1]                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.778      ;
; 4.097 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[13].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 3.790      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.795      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.795      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.773      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.769      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.769      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|rd_ptr[1]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.769      ;
; 4.098 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[21].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.769      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|fifo_counter[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.767      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|fifo_counter[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.767      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[11].fifo_Q|rd_ptr[0]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.767      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[0]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.793      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|fifo_counter[1]  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.793      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[0]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.793      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[2].BU_block1_3.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[3].fifo_Q|rd_ptr[1]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.793      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.743      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.743      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.743      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[17].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.743      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[1]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.765      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|fifo_counter[0]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.765      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[0]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.765      ;
; 4.099 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150_qsys:u0|Blast_top:Btop|Blastn_Array:BA|Blastn_Unit:pe_block[3].BU_block4.Blastn_U|Hit_To_FIFO:Hit_To_FIFO|Fifo:ABC[14].fifo_Q|rd_ptr[1]         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.765      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
; 17.784 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.029      ; 2.232      ;
+--------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.110      ;
; 96.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.304      ;
; 96.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.304      ;
; 96.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.304      ;
; 96.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.304      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.280      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.289      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.289      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.289      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.287      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.287      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.287      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.294      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.311      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.296      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.310      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.280      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.295      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.295      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.295      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.295      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.295      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.295      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.304      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.301      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.310      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.269      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.271      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.333      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.333      ;
; 96.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.333      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.546 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.676      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.559 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.689      ;
; 0.682 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.818      ;
; 0.682 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.818      ;
; 0.682 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.818      ;
; 0.682 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.818      ;
; 0.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.829      ;
; 0.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.829      ;
; 0.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.829      ;
; 0.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.829      ;
; 0.698 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.840      ;
; 0.698 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.840      ;
; 0.698 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.840      ;
; 0.698 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.840      ;
; 0.698 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.840      ;
; 0.698 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 0.840      ;
; 0.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.838      ;
; 0.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.838      ;
; 0.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.838      ;
; 0.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.838      ;
; 0.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.838      ;
; 0.702 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.838      ;
; 0.807 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.924      ;
; 0.807 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.924      ;
; 0.807 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.924      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.814 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.033      ; 0.931      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.942 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.200      ; 1.232      ;
; 0.960 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.144      ;
; 0.960 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.144      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 0.989 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.097      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.009 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.024      ; 1.117      ;
; 1.147 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 1.278      ;
; 1.147 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 1.278      ;
; 1.147 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 1.278      ;
; 1.147 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 1.278      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.777      ;
; 0.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.835      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.843      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.939      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.036      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.036      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.036      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.036      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.036      ;
; 0.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.036      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.055      ;
; 0.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.044      ;
; 0.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.044      ;
; 1.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.197      ;
; 1.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.197      ;
; 1.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.212      ;
; 1.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.212      ;
; 1.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.212      ;
; 1.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.212      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.271      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[255] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.010      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.998      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.998      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.998      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.998      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.998      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.995      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[256] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.994      ;
; 2.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.996      ;
; 2.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.016      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
; 1.635 ; Reset_Delay:r0|oRESET ; LCD:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 1.870      ;
+-------+-----------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout'                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                           ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a62~porta_address_reg0                                                                                                                                                                                           ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a62~porta_we_reg                                                                                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a63~porta_address_reg0                                                                                                                                                                                           ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a63~porta_we_reg                                                                                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a76~porta_address_reg0                                                                                                                                                                                           ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a76~porta_we_reg                                                                                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a97~porta_address_reg0                                                                                                                                                                                           ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a97~porta_we_reg                                                                                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_address_reg0   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_we_reg         ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a12~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a12~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a16~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a16~portb_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a20~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a20~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a36~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a36~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a36~portb_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a44~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a44~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a52~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a52~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a52~portb_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a8~porta_address_reg0  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a8~porta_we_reg        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_fifo_memory:fifo_memory|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_ge41:auto_generated|a_dpfifo_nk41:dpfifo|dpram_kf11:FIFOram|altsyncram_qak1:altsyncram1|ram_block2a8~portb_address_reg0  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a110~porta_address_reg0                                                                                                                                                                                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a110~porta_we_reg                                                                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a124~porta_address_reg0                                                                                                                                                                                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a124~porta_we_reg                                                                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a26~portb_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a48~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a57~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a57~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a62~portb_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a63~porta_bytena_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a63~portb_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a63~portb_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a64~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a64~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a76~porta_bytena_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a76~portb_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a85~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a85~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a87~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a87~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a91~porta_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a91~porta_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a97~portb_address_reg0                                                                                                                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pv32:auto_generated|ram_block1a97~portb_we_reg                                                                                                                                                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_address_reg0            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_we_reg                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_address_reg0           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_we_reg                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[33]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38]                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39]                        ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'refclk'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 4.570 ; 4.570        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                             ;
; 4.573 ; 4.573        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                             ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.410 ; 5.410        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.413 ; 5.413        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                             ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; refclk ; Rise       ; PCIE_REFCLK_P                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[0]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[10] ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[11] ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[12] ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[1]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[2]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[3]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[4]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[5]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[6]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[7]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[8]  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[9]  ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[13] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[14] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[15] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[16] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[17] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[18] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[19] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[20] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[21] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[22] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[23] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[24] ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; heart_beat:heart_beat_clk50|cnt[25] ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[10]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[11]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[12]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[13]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[14]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[15]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[16]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[17]                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[9]                      ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[3]                 ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[5]                 ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[7]                 ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000000               ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000001               ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000010               ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_ST.000011               ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_Start                   ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[0]    ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[1]    ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[2]    ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[3]    ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|Cont[4]    ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|LCD_EN     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.00      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.01      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.10      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|ST.11      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|mStart     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|oDone      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LCD_Controller:u0|preStart   ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[0]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[1]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[2]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[3]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[4]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[5]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[6]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[7]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_DATA[8]                  ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[0]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[1]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[2]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[3]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[4]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|LUT_INDEX[5]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[0]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[1]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[2]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[3]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[4]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[5]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[6]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[7]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mDLY[8]                      ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[0]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[1]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[2]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[4]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_DATA[6]                 ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LCD:u5|mLCD_RS                      ;
; 9.318 ; 9.502        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]              ;
; 9.318 ; 9.502        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]              ;
; 9.318 ; 9.502        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]              ;
; 9.318 ; 9.502        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a126~portb_address_reg0                                                                                                                                                                ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a180~portb_address_reg0                                                                                                                                                                ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a216~portb_address_reg0                                                                                                                                                                ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a198~portb_address_reg0                                                                                                                                                                ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a252~portb_address_reg0                                                                                                                                                                ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a90~portb_address_reg0                                                                                                                                                                 ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                                                                ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                                                                ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a162~portb_address_reg0                                                                                                                                                                ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a234~portb_address_reg0                                                                                                                                                                ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u524:auto_generated|ram_block1a270~portb_address_reg0                                                                                                                                                                ;
; 49.435 ; 49.651       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                           ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.469 ; 49.653       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                            ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                            ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                            ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                            ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                               ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                               ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                 ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                 ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                 ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                 ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                                  ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                                                                                  ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[0]~reg0                                                                                                                                                                                                                                                                                                         ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[1]~reg0                                                                                                                                                                                                                                                                                                         ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mix_writedata[3]~reg0                                                                                                                                                                                                                                                                                                         ;
; 49.479 ; 49.663       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg_internal[0]                                                                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg_internal[3]                                                                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg_internal[4]                                                                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                              ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                              ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                                          ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                            ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 1.324 ; 2.006 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 1.324 ; 2.006 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.816 ; 1.265 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.227 ; 2.682 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -1.064 ; -1.730 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.064 ; -1.730 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.664  ; 0.284  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.456  ; 0.076  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 4.065  ; 4.070  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.941  ; 3.939  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.841  ; 3.828  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.974  ; 3.973  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.969  ; 3.973  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.954  ; 3.946  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.824  ; 3.806  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 4.065  ; 4.070  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.973  ; 3.976  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 3.922  ; 3.913  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 3.866  ; 3.855  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 3.650  ; 3.707  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 3.650  ; 3.707  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 9.252  ; 9.615  ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 8.991  ; 9.302  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 7.704  ; 8.054  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 8.231  ; 8.600  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 8.991  ; 9.302  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 7.280  ; 7.553  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.979  ; 7.343  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 7.734  ; 8.160  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.654  ; 7.993  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 8.953  ; 9.430  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 7.278  ; 7.546  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 8.727  ; 9.130  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 7.631  ; 7.870  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 7.109  ; 7.353  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.996  ; 7.279  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 7.423  ; 7.799  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.953  ; 9.430  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.329  ; 9.798  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 8.432  ; 8.799  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 9.080  ; 9.537  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 8.123  ; 8.479  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 7.008  ; 7.128  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 8.674  ; 8.909  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 8.091  ; 8.412  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 9.329  ; 9.798  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.213  ; 9.268  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 8.993  ; 9.031  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 8.979  ; 9.268  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 8.920  ; 8.953  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 9.213  ; 9.265  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 9.138  ; 9.189  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 8.912  ; 8.916  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 9.211  ; 9.263  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.917  ; 10.038 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 9.092  ; 9.108  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 9.088  ; 9.103  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.625  ; 9.724  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 9.773  ; 9.879  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 9.535  ; 9.104  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 9.439  ; 9.507  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 9.917  ; 10.038 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.212  ; 9.305  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 9.212  ; 9.305  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 8.892  ; 8.990  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.087  ; 9.152  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 9.099  ; 9.164  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 9.210  ; 9.292  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 8.947  ; 8.987  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 9.118  ; 9.180  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 10.785 ; 11.413 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 8.416  ; 8.737  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.698  ; 7.935  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.785 ; 11.413 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 8.376  ; 8.632  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.977  ; 8.213  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 7.601  ; 7.849  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.560  ; 8.936  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 8.632  ; 9.088  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 7.565  ; 7.886  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.732  ; 8.113  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 8.309  ; 8.722  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 7.594  ; 7.914  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.471  ; 7.780  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 8.632  ; 9.088  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.579  ; 9.028  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 8.523  ; 9.100  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 5.880  ; 6.149  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.509  ; 6.852  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 5.387  ; 5.582  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 5.746  ; 5.971  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.555  ; 6.855  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.311  ; 6.618  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.523  ; 9.100  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 6.475  ; 6.444  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 9.107  ; 9.302  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 9.107  ; 9.302  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 5.573  ; 5.807  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 5.712  ; 5.956  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.443  ; 6.781  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 5.640  ; 5.851  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.424  ; 6.694  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.187  ; 8.741  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 6.143  ; 6.296  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 3.034  ; 3.111  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 2.926  ; 2.982  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 2.922  ; 2.983  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 2.926  ; 2.982  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 2.922  ; 2.983  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 3.700 ; 3.681  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.811 ; 3.806  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.715 ; 3.700  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.843 ; 3.840  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.838 ; 3.840  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.823 ; 3.814  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.700 ; 3.681  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.930 ; 3.933  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.842 ; 3.842  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 3.793 ; 3.782  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 3.739 ; 3.727  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 3.528 ; 3.584  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 3.528 ; 3.584  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 8.157 ; 8.525  ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.141 ; 6.378  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.746 ; 7.076  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.243 ; 7.679  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 7.990 ; 8.391  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.347 ; 6.603  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.141 ; 6.378  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.864 ; 7.173  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.709 ; 7.008  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.009 ; 6.211  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.205 ; 6.465  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.638 ; 8.031  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.550 ; 6.847  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.049 ; 6.286  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.009 ; 6.211  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.418 ; 6.707  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.813 ; 8.274  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 5.603 ; 5.770  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.971 ; 7.342  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.597 ; 8.060  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.715 ; 7.102  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 5.603 ; 5.770  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.275 ; 7.589  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.643 ; 6.970  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.835 ; 8.316  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.605 ; 6.624  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.682 ; 6.710  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.881 ; 6.926  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.941 ; 6.624  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.879 ; 6.940  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.827 ; 7.198  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.605 ; 6.954  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.881 ; 6.924  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.031 ; 6.053  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.035 ; 6.053  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.031 ; 6.325  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.546 ; 6.643  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.688 ; 6.793  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.460 ; 6.542  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.370 ; 6.437  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.827 ; 6.947  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.643 ; 6.668  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.905 ; 6.981  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.645 ; 6.670  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.781 ; 6.830  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.801 ; 6.850  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.249 ; 6.972  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.643 ; 6.668  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.821 ; 6.867  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.699 ; 6.935  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 7.459 ; 7.785  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.780 ; 7.007  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.812 ; 10.394 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 7.420 ; 7.717  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.161 ; 7.312  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.699 ; 6.935  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.611 ; 7.965  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.499 ; 6.716  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.517 ; 6.813  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.713 ; 7.029  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 7.235 ; 7.677  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.541 ; 6.835  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.499 ; 6.716  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 7.534 ; 7.959  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.484 ; 7.902  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 5.181 ; 5.369  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 5.655 ; 5.914  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.258 ; 6.588  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 5.181 ; 5.369  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 5.527 ; 5.744  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.303 ; 6.592  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.070 ; 6.365  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.024 ; 8.438  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 5.500 ; 5.503  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 5.360 ; 5.585  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.131 ; 6.446  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 5.360 ; 5.585  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 5.493 ; 5.729  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.195 ; 6.521  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 5.425 ; 5.628  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.087 ; 6.331  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.703 ; 8.095  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 5.752 ; 5.916  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 2.902 ; 2.975  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 2.798 ; 2.851  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 2.794 ; 2.853  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 2.798 ; 2.851  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 2.794 ; 2.853  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 8.018  ; 8.324  ; 8.748  ; 9.054  ;
; SW[10]     ; HEX0[1]     ; 8.524  ; 8.885  ; 9.254  ; 9.615  ;
; SW[10]     ; HEX0[2]     ; 9.141  ; 9.677  ; 9.941  ; 10.407 ;
; SW[10]     ; HEX0[3]     ; 7.596  ; 7.842  ; 8.326  ; 8.572  ;
; SW[10]     ; HEX0[4]     ; 7.364  ; 7.493  ; 8.094  ; 8.293  ;
; SW[10]     ; HEX0[5]     ; 8.115  ; 8.445  ; 8.845  ; 9.175  ;
; SW[10]     ; HEX0[6]     ; 7.987  ; 8.279  ; 8.717  ; 9.009  ;
; SW[10]     ; HEX1[0]     ; 7.151  ; 7.419  ; 7.867  ; 8.135  ;
; SW[10]     ; HEX1[1]     ; 8.600  ; 9.003  ; 9.316  ; 9.719  ;
; SW[10]     ; HEX1[2]     ; 7.504  ; 7.736  ; 8.220  ; 8.433  ;
; SW[10]     ; HEX1[3]     ; 6.982  ; 7.226  ; 7.698  ; 7.942  ;
; SW[10]     ; HEX1[4]     ; 6.841  ; 7.152  ; 7.538  ; 7.868  ;
; SW[10]     ; HEX1[5]     ; 7.292  ; 7.672  ; 7.989  ; 8.388  ;
; SW[10]     ; HEX1[6]     ; 8.826  ; 9.303  ; 9.542  ; 10.019 ;
; SW[10]     ; HEX2[0]     ; 8.219  ; 8.619  ; 8.983  ; 9.383  ;
; SW[10]     ; HEX2[1]     ; 8.813  ; 9.372  ; 9.558  ; 10.136 ;
; SW[10]     ; HEX2[2]     ; 7.953  ; 8.314  ; 8.717  ; 9.078  ;
; SW[10]     ; HEX2[3]     ; 6.797  ; 6.984  ; 7.561  ; 7.748  ;
; SW[10]     ; HEX2[4]     ; 8.469  ; 8.873  ; 9.233  ; 9.637  ;
; SW[10]     ; HEX2[5]     ; 7.879  ; 8.233  ; 8.643  ; 8.997  ;
; SW[10]     ; HEX2[6]     ; 9.117  ; 9.633  ; 9.881  ; 10.397 ;
; SW[10]     ; HEX3[0]     ; 9.279  ; 9.317  ; 10.078 ; 10.116 ;
; SW[10]     ; HEX3[1]     ; 9.046  ; 9.554  ; 9.790  ; 10.353 ;
; SW[10]     ; HEX3[2]     ; 9.206  ; 9.239  ; 10.005 ; 10.038 ;
; SW[10]     ; HEX3[3]     ; 9.499  ; 9.551  ; 10.298 ; 10.350 ;
; SW[10]     ; HEX3[4]     ; 9.424  ; 9.475  ; 10.223 ; 10.274 ;
; SW[10]     ; HEX3[5]     ; 9.198  ; 9.202  ; 9.997  ; 10.001 ;
; SW[10]     ; HEX3[6]     ; 9.497  ; 9.549  ; 10.296 ; 10.348 ;
; SW[10]     ; HEX4[0]     ; 8.498  ; 8.514  ; 9.265  ; 9.281  ;
; SW[10]     ; HEX4[1]     ; 8.494  ; 8.509  ; 9.261  ; 9.276  ;
; SW[10]     ; HEX4[2]     ; 9.031  ; 9.130  ; 9.798  ; 9.897  ;
; SW[10]     ; HEX4[3]     ; 9.179  ; 9.285  ; 9.946  ; 10.052 ;
; SW[10]     ; HEX4[4]     ; 8.941  ; 8.632  ; 9.708  ; 9.338  ;
; SW[10]     ; HEX4[5]     ; 8.845  ; 8.913  ; 9.612  ; 9.680  ;
; SW[10]     ; HEX4[6]     ; 9.323  ; 9.444  ; 10.090 ; 10.211 ;
; SW[10]     ; HEX5[0]     ; 8.740  ; 8.833  ; 9.503  ; 9.596  ;
; SW[10]     ; HEX5[1]     ; 8.356  ; 8.518  ; 9.023  ; 9.281  ;
; SW[10]     ; HEX5[2]     ; 8.615  ; 8.680  ; 9.378  ; 9.443  ;
; SW[10]     ; HEX5[3]     ; 8.627  ; 8.692  ; 9.390  ; 9.455  ;
; SW[10]     ; HEX5[4]     ; 8.738  ; 8.820  ; 9.501  ; 9.583  ;
; SW[10]     ; HEX5[5]     ; 8.475  ; 8.515  ; 9.238  ; 9.278  ;
; SW[10]     ; HEX5[6]     ; 8.646  ; 8.708  ; 9.409  ; 9.471  ;
; SW[10]     ; HEX6[0]     ; 8.362  ; 8.694  ; 9.162  ; 9.494  ;
; SW[10]     ; HEX6[1]     ; 7.654  ; 7.883  ; 8.454  ; 8.683  ;
; SW[10]     ; HEX6[2]     ; 10.676 ; 11.360 ; 11.421 ; 12.160 ;
; SW[10]     ; HEX6[3]     ; 8.322  ; 8.623  ; 9.122  ; 9.423  ;
; SW[10]     ; HEX6[4]     ; 7.924  ; 8.110  ; 8.724  ; 8.855  ;
; SW[10]     ; HEX6[5]     ; 7.571  ; 7.809  ; 8.371  ; 8.609  ;
; SW[10]     ; HEX6[6]     ; 8.522  ; 8.883  ; 9.322  ; 9.683  ;
; SW[10]     ; HEX7[0]     ; 7.621  ; 7.942  ; 8.384  ; 8.705  ;
; SW[10]     ; HEX7[1]     ; 7.770  ; 8.169  ; 8.514  ; 8.932  ;
; SW[10]     ; HEX7[2]     ; 8.365  ; 8.778  ; 9.128  ; 9.541  ;
; SW[10]     ; HEX7[3]     ; 7.650  ; 7.970  ; 8.413  ; 8.733  ;
; SW[10]     ; HEX7[4]     ; 7.527  ; 7.836  ; 8.290  ; 8.599  ;
; SW[10]     ; HEX7[5]     ; 8.688  ; 9.144  ; 9.451  ; 9.907  ;
; SW[10]     ; HEX7[6]     ; 8.635  ; 9.084  ; 9.398  ; 9.847  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+------------+-------------+-------+--------+--------+--------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+------------+-------------+-------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 6.860 ; 7.195  ; 7.577  ; 7.912  ;
; SW[10]     ; HEX0[1]     ; 7.355 ; 7.734  ; 8.072  ; 8.451  ;
; SW[10]     ; HEX0[2]     ; 8.110 ; 8.516  ; 8.827  ; 9.233  ;
; SW[10]     ; HEX0[3]     ; 6.456 ; 6.717  ; 7.173  ; 7.434  ;
; SW[10]     ; HEX0[4]     ; 6.289 ; 6.500  ; 6.999  ; 7.217  ;
; SW[10]     ; HEX0[5]     ; 6.981 ; 7.295  ; 7.698  ; 8.012  ;
; SW[10]     ; HEX0[6]     ; 6.830 ; 7.134  ; 7.547  ; 7.851  ;
; SW[10]     ; HEX1[0]     ; 6.507 ; 6.767  ; 7.232  ; 7.505  ;
; SW[10]     ; HEX1[1]     ; 7.940 ; 8.333  ; 8.664  ; 9.071  ;
; SW[10]     ; HEX1[2]     ; 6.852 ; 7.149  ; 7.577  ; 7.887  ;
; SW[10]     ; HEX1[3]     ; 6.351 ; 6.588  ; 7.076  ; 7.326  ;
; SW[10]     ; HEX1[4]     ; 6.335 ; 6.513  ; 7.014  ; 7.251  ;
; SW[10]     ; HEX1[5]     ; 6.720 ; 7.009  ; 7.445  ; 7.747  ;
; SW[10]     ; HEX1[6]     ; 8.115 ; 8.576  ; 8.840  ; 9.314  ;
; SW[10]     ; HEX2[0]     ; 7.258 ; 7.629  ; 7.967  ; 8.349  ;
; SW[10]     ; HEX2[1]     ; 7.884 ; 8.347  ; 8.597  ; 9.067  ;
; SW[10]     ; HEX2[2]     ; 7.002 ; 7.349  ; 7.713  ; 8.053  ;
; SW[10]     ; HEX2[3]     ; 5.890 ; 6.057  ; 6.610  ; 6.777  ;
; SW[10]     ; HEX2[4]     ; 7.563 ; 7.876  ; 8.228  ; 8.600  ;
; SW[10]     ; HEX2[5]     ; 6.930 ; 7.257  ; 7.657  ; 7.977  ;
; SW[10]     ; HEX2[6]     ; 8.122 ; 8.603  ; 8.849  ; 9.323  ;
; SW[10]     ; HEX3[0]     ; 6.785 ; 6.813  ; 7.545  ; 7.573  ;
; SW[10]     ; HEX3[1]     ; 6.984 ; 7.029  ; 7.744  ; 7.789  ;
; SW[10]     ; HEX3[2]     ; 7.022 ; 6.727  ; 7.694  ; 7.487  ;
; SW[10]     ; HEX3[3]     ; 6.982 ; 7.043  ; 7.742  ; 7.803  ;
; SW[10]     ; HEX3[4]     ; 6.930 ; 7.279  ; 7.690  ; 7.951  ;
; SW[10]     ; HEX3[5]     ; 6.708 ; 7.035  ; 7.468  ; 7.707  ;
; SW[10]     ; HEX3[6]     ; 6.984 ; 7.027  ; 7.744  ; 7.787  ;
; SW[10]     ; HEX4[0]     ; 6.404 ; 6.422  ; 7.146  ; 7.164  ;
; SW[10]     ; HEX4[1]     ; 6.400 ; 6.698  ; 7.142  ; 7.360  ;
; SW[10]     ; HEX4[2]     ; 6.915 ; 7.012  ; 7.657  ; 7.754  ;
; SW[10]     ; HEX4[3]     ; 7.057 ; 7.162  ; 7.799  ; 7.904  ;
; SW[10]     ; HEX4[4]     ; 6.829 ; 6.911  ; 7.571  ; 7.653  ;
; SW[10]     ; HEX4[5]     ; 6.739 ; 6.806  ; 7.481  ; 7.548  ;
; SW[10]     ; HEX4[6]     ; 7.196 ; 7.316  ; 7.938  ; 8.058  ;
; SW[10]     ; HEX5[0]     ; 7.337 ; 7.413  ; 8.098  ; 8.174  ;
; SW[10]     ; HEX5[1]     ; 7.077 ; 7.102  ; 7.838  ; 7.863  ;
; SW[10]     ; HEX5[2]     ; 7.213 ; 7.262  ; 7.974  ; 8.023  ;
; SW[10]     ; HEX5[3]     ; 7.233 ; 7.282  ; 7.994  ; 8.043  ;
; SW[10]     ; HEX5[4]     ; 7.631 ; 7.404  ; 8.388  ; 8.165  ;
; SW[10]     ; HEX5[5]     ; 7.075 ; 7.100  ; 7.836  ; 7.861  ;
; SW[10]     ; HEX5[6]     ; 7.253 ; 7.299  ; 8.014  ; 8.060  ;
; SW[10]     ; HEX6[0]     ; 7.342 ; 7.663  ; 8.047  ; 8.368  ;
; SW[10]     ; HEX6[1]     ; 6.675 ; 6.897  ; 7.380  ; 7.602  ;
; SW[10]     ; HEX6[2]     ; 9.761 ; 10.266 ; 10.459 ; 10.971 ;
; SW[10]     ; HEX6[3]     ; 7.305 ; 7.597  ; 8.010  ; 8.302  ;
; SW[10]     ; HEX6[4]     ; 6.927 ; 7.277  ; 7.632  ; 7.975  ;
; SW[10]     ; HEX6[5]     ; 6.595 ; 6.907  ; 7.300  ; 7.605  ;
; SW[10]     ; HEX6[6]     ; 7.498 ; 7.847  ; 8.203  ; 8.552  ;
; SW[10]     ; HEX7[0]     ; 6.595 ; 6.891  ; 7.272  ; 7.568  ;
; SW[10]     ; HEX7[1]     ; 6.791 ; 7.107  ; 7.468  ; 7.784  ;
; SW[10]     ; HEX7[2]     ; 7.313 ; 7.713  ; 7.990  ; 8.409  ;
; SW[10]     ; HEX7[3]     ; 6.619 ; 6.913  ; 7.296  ; 7.590  ;
; SW[10]     ; HEX7[4]     ; 6.535 ; 6.794  ; 7.231  ; 7.471  ;
; SW[10]     ; HEX7[5]     ; 7.612 ; 8.037  ; 8.289  ; 8.714  ;
; SW[10]     ; HEX7[6]     ; 7.562 ; 7.980  ; 8.239  ; 8.657  ;
+------------+-------------+-------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.959 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                  ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled            ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
;                                                                                                  ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 14.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                    ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                    ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.568        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.391        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                       ; 15.129                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 7.568        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.561        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                       ; 15.130                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 7.568        ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_sysclk:the_de2i_150_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 7.562        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                 ; 198.214                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                    ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                                                                                                 ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.558       ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.656       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                 ; 198.709                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.384       ;
;  de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_cpu:cpu|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_debug_slave_wrapper:the_de2i_150_qsys_nios2_cpu_debug_slave_wrapper|de2i_150_qsys_nios2_cpu_debug_slave_tck:the_de2i_150_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.325       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -16.910    ; 0.085 ; 0.703    ; 0.546   ; 2.000               ;
;  CLOCK2_50                                                                                                         ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                                                         ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                                                          ; -0.034     ; 0.173 ; 15.919   ; 1.635   ; 9.312               ;
;  altera_reserved_tck                                                                                               ; 44.714     ; 0.177 ; 47.774   ; 0.650   ; 49.419              ;
;  n/a                                                                                                               ; 13.994     ; 2.794 ; N/A      ; N/A     ; N/A                 ;
;  refclk                                                                                                            ; N/A        ; N/A   ; N/A      ; N/A     ; 4.570               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; N/A        ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; N/A        ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; -16.910    ; 0.085 ; 0.703    ; 0.546   ; 3.523               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; N/A        ; N/A   ; N/A      ; N/A     ; 3.971               ;
; Design-wide TNS                                                                                                    ; -36319.2   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                                                         ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                                                         ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                                          ; -0.034     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                                                               ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                                               ; 0.000      ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  refclk                                                                                                            ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; -36319.166 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 2.525 ; 2.938 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 2.525 ; 2.938 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.285 ; 2.318 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.307 ; 5.362 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -1.064 ; -1.730 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.064 ; -1.730 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.029  ; 0.945  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.456  ; 0.241  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 7.621  ; 7.468  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.380  ; 7.249  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.131  ; 7.028  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.406  ; 7.280  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.412  ; 7.295  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.365  ; 7.241  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.102  ; 6.994  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.621  ; 7.468  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 7.417  ; 7.298  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 7.324  ; 7.196  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 7.170  ; 7.071  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 6.988  ; 6.985  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 6.988  ; 6.985  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 17.039 ; 17.732 ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.887 ; 16.947 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.718 ; 14.841 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 15.847 ; 15.777 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.887 ; 16.947 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.906 ; 13.986 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.523 ; 13.682 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.080 ; 15.068 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 14.683 ; 14.713 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.257 ; 17.151 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 13.933 ; 13.931 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.208 ; 16.396 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 14.519 ; 14.506 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.519 ; 13.581 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 13.406 ; 13.415 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 14.319 ; 14.331 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 17.257 ; 17.151 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.982 ; 17.831 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.215 ; 16.194 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 17.481 ; 17.479 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.593 ; 15.661 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 13.397 ; 13.324 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 16.752 ; 16.638 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 15.452 ; 15.534 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 17.982 ; 17.831 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.003 ; 16.912 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.595 ; 16.511 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.948 ; 16.900 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.403 ; 16.346 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 17.003 ; 16.912 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 16.874 ; 16.777 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 16.391 ; 16.271 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.994 ; 16.881 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 18.376 ; 18.226 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.731 ; 16.619 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.721 ; 16.609 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 17.833 ; 17.706 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 18.106 ; 17.973 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 17.603 ; 17.494 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 17.371 ; 17.276 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 18.376 ; 18.226 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.113 ; 17.042 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 17.092 ; 17.042 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 16.475 ; 16.498 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 16.873 ; 16.779 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 16.868 ; 16.780 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 17.113 ; 17.011 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 16.582 ; 16.494 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.906 ; 16.809 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 20.260 ; 20.348 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 16.055 ; 16.058 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.645 ; 14.637 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 20.260 ; 20.348 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 16.029 ; 15.953 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 15.175 ; 15.221 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 14.407 ; 14.498 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.367 ; 16.353 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.594 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 14.437 ; 14.508 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 14.901 ; 14.962 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 15.968 ; 15.954 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 14.500 ; 14.566 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 14.278 ; 14.361 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 16.594 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.504 ; 16.425 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 16.688 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 11.263 ; 11.338 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 12.566 ; 12.598 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.314 ; 10.368 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 11.055 ; 11.030 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 12.751 ; 12.539 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.122 ; 12.114 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.688 ; 16.571 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 12.465 ; 12.369 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 17.625 ; 18.032 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 17.625 ; 18.032 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 10.704 ; 10.749 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 10.971 ; 11.008 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 12.504 ; 12.475 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 10.920 ; 10.808 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 12.288 ; 12.340 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 16.073 ; 15.950 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 11.793 ; 11.664 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 6.000  ; 6.006  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 5.755  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 5.735  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 5.755  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 5.735  ; 5.767  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                   ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------------+
; LCD_DATA[*]                                                                                                                                                                                                                                                 ; CLOCK_50            ; 3.700 ; 3.681  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[0]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.811 ; 3.806  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[1]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.715 ; 3.700  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[2]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.843 ; 3.840  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[3]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.838 ; 3.840  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[4]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.823 ; 3.814  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[5]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.700 ; 3.681  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[6]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.930 ; 3.933  ; Rise       ; CLOCK_50                                                                    ;
;  LCD_DATA[7]                                                                                                                                                                                                                                                ; CLOCK_50            ; 3.842 ; 3.842  ; Rise       ; CLOCK_50                                                                    ;
; LCD_EN                                                                                                                                                                                                                                                      ; CLOCK_50            ; 3.793 ; 3.782  ; Rise       ; CLOCK_50                                                                    ;
; LCD_RS                                                                                                                                                                                                                                                      ; CLOCK_50            ; 3.739 ; 3.727  ; Rise       ; CLOCK_50                                                                    ;
; LEDG[*]                                                                                                                                                                                                                                                     ; CLOCK_50            ; 3.528 ; 3.584  ; Rise       ; CLOCK_50                                                                    ;
;  LEDG[8]                                                                                                                                                                                                                                                    ; CLOCK_50            ; 3.528 ; 3.584  ; Rise       ; CLOCK_50                                                                    ;
; altera_reserved_tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; 8.157 ; 8.525  ; Fall       ; altera_reserved_tck                                                         ;
; HEX0[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.141 ; 6.378  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.746 ; 7.076  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.243 ; 7.679  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[2]                                                                                                                                                                                                                                                    ; refclk              ; 7.990 ; 8.391  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.347 ; 6.603  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.141 ; 6.378  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.864 ; 7.173  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX0[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.709 ; 7.008  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX1[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.009 ; 6.211  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.205 ; 6.465  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.638 ; 8.031  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.550 ; 6.847  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.049 ; 6.286  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.009 ; 6.211  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.418 ; 6.707  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX1[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.813 ; 8.274  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX2[*]                                                                                                                                                                                                                                                     ; refclk              ; 5.603 ; 5.770  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.971 ; 7.342  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[1]                                                                                                                                                                                                                                                    ; refclk              ; 7.597 ; 8.060  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.715 ; 7.102  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[3]                                                                                                                                                                                                                                                    ; refclk              ; 5.603 ; 5.770  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.275 ; 7.589  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.643 ; 6.970  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX2[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.835 ; 8.316  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX3[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.605 ; 6.624  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.682 ; 6.710  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.881 ; 6.926  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.941 ; 6.624  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.879 ; 6.940  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.827 ; 7.198  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.605 ; 6.954  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX3[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.881 ; 6.924  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX4[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.031 ; 6.053  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.035 ; 6.053  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.031 ; 6.325  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.546 ; 6.643  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.688 ; 6.793  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.460 ; 6.542  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.370 ; 6.437  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX4[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.827 ; 6.947  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX5[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.643 ; 6.668  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.905 ; 6.981  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.645 ; 6.670  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[2]                                                                                                                                                                                                                                                    ; refclk              ; 6.781 ; 6.830  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.801 ; 6.850  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.249 ; 6.972  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.643 ; 6.668  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX5[6]                                                                                                                                                                                                                                                    ; refclk              ; 6.821 ; 6.867  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX6[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.699 ; 6.935  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[0]                                                                                                                                                                                                                                                    ; refclk              ; 7.459 ; 7.785  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.780 ; 7.007  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[2]                                                                                                                                                                                                                                                    ; refclk              ; 9.812 ; 10.394 ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[3]                                                                                                                                                                                                                                                    ; refclk              ; 7.420 ; 7.717  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[4]                                                                                                                                                                                                                                                    ; refclk              ; 7.161 ; 7.312  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.699 ; 6.935  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX6[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.611 ; 7.965  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; HEX7[*]                                                                                                                                                                                                                                                     ; refclk              ; 6.499 ; 6.716  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.517 ; 6.813  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.713 ; 7.029  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[2]                                                                                                                                                                                                                                                    ; refclk              ; 7.235 ; 7.677  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.541 ; 6.835  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.499 ; 6.716  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[5]                                                                                                                                                                                                                                                    ; refclk              ; 7.534 ; 7.959  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  HEX7[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.484 ; 7.902  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDG[*]                                                                                                                                                                                                                                                     ; refclk              ; 5.181 ; 5.369  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[0]                                                                                                                                                                                                                                                    ; refclk              ; 5.655 ; 5.914  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[1]                                                                                                                                                                                                                                                    ; refclk              ; 6.258 ; 6.588  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[2]                                                                                                                                                                                                                                                    ; refclk              ; 5.181 ; 5.369  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[3]                                                                                                                                                                                                                                                    ; refclk              ; 5.527 ; 5.744  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[4]                                                                                                                                                                                                                                                    ; refclk              ; 6.303 ; 6.592  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.070 ; 6.365  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[6]                                                                                                                                                                                                                                                    ; refclk              ; 8.024 ; 8.438  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDG[7]                                                                                                                                                                                                                                                    ; refclk              ; 5.500 ; 5.503  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; LEDR[*]                                                                                                                                                                                                                                                     ; refclk              ; 5.360 ; 5.585  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[0]                                                                                                                                                                                                                                                    ; refclk              ; 6.131 ; 6.446  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[1]                                                                                                                                                                                                                                                    ; refclk              ; 5.360 ; 5.585  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[2]                                                                                                                                                                                                                                                    ; refclk              ; 5.493 ; 5.729  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[3]                                                                                                                                                                                                                                                    ; refclk              ; 6.195 ; 6.521  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[4]                                                                                                                                                                                                                                                    ; refclk              ; 5.425 ; 5.628  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[5]                                                                                                                                                                                                                                                    ; refclk              ; 6.087 ; 6.331  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[6]                                                                                                                                                                                                                                                    ; refclk              ; 7.703 ; 8.095  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  LEDR[7]                                                                                                                                                                                                                                                    ; refclk              ; 5.752 ; 5.916  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk              ; 2.902 ; 2.975  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk              ; 2.798 ; 2.851  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk              ; 2.794 ; 2.853  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk              ; 2.798 ; 2.851  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk              ; 2.794 ; 2.853  ; Rise       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 15.424 ; 15.467 ; 15.781 ; 15.953 ;
; SW[10]     ; HEX0[1]     ; 16.515 ; 16.427 ; 16.910 ; 16.909 ;
; SW[10]     ; HEX0[2]     ; 17.461 ; 17.622 ; 17.947 ; 17.979 ;
; SW[10]     ; HEX0[3]     ; 14.615 ; 14.634 ; 14.978 ; 15.100 ;
; SW[10]     ; HEX0[4]     ; 14.207 ; 14.250 ; 14.564 ; 14.736 ;
; SW[10]     ; HEX0[5]     ; 15.758 ; 15.723 ; 16.206 ; 16.121 ;
; SW[10]     ; HEX0[6]     ; 15.429 ; 15.361 ; 15.791 ; 15.826 ;
; SW[10]     ; HEX1[0]     ; 13.804 ; 13.802 ; 14.238 ; 14.227 ;
; SW[10]     ; HEX1[1]     ; 16.079 ; 16.267 ; 16.513 ; 16.692 ;
; SW[10]     ; HEX1[2]     ; 14.385 ; 14.377 ; 14.834 ; 14.789 ;
; SW[10]     ; HEX1[3]     ; 13.390 ; 13.452 ; 13.824 ; 13.877 ;
; SW[10]     ; HEX1[4]     ; 13.277 ; 13.281 ; 13.689 ; 13.730 ;
; SW[10]     ; HEX1[5]     ; 14.190 ; 14.197 ; 14.602 ; 14.646 ;
; SW[10]     ; HEX1[6]     ; 17.128 ; 17.022 ; 17.562 ; 17.447 ;
; SW[10]     ; HEX2[0]     ; 15.944 ; 15.935 ; 16.357 ; 16.382 ;
; SW[10]     ; HEX2[1]     ; 17.226 ; 17.248 ; 17.639 ; 17.699 ;
; SW[10]     ; HEX2[2]     ; 15.400 ; 15.432 ; 15.813 ; 15.880 ;
; SW[10]     ; HEX2[3]     ; 13.124 ; 13.087 ; 13.537 ; 13.536 ;
; SW[10]     ; HEX2[4]     ; 16.497 ; 16.406 ; 16.910 ; 16.856 ;
; SW[10]     ; HEX2[5]     ; 15.180 ; 15.274 ; 15.593 ; 15.721 ;
; SW[10]     ; HEX2[6]     ; 17.711 ; 17.591 ; 18.124 ; 18.041 ;
; SW[10]     ; HEX3[0]     ; 17.359 ; 17.226 ; 17.802 ; 17.721 ;
; SW[10]     ; HEX3[1]     ; 17.712 ; 17.615 ; 18.096 ; 18.110 ;
; SW[10]     ; HEX3[2]     ; 17.134 ; 17.061 ; 17.613 ; 17.556 ;
; SW[10]     ; HEX3[3]     ; 17.733 ; 17.661 ; 18.213 ; 18.122 ;
; SW[10]     ; HEX3[4]     ; 17.638 ; 17.492 ; 18.083 ; 17.987 ;
; SW[10]     ; HEX3[5]     ; 17.106 ; 17.035 ; 17.601 ; 17.477 ;
; SW[10]     ; HEX3[6]     ; 17.710 ; 17.611 ; 18.204 ; 18.091 ;
; SW[10]     ; HEX4[0]     ; 15.784 ; 15.679 ; 16.205 ; 16.091 ;
; SW[10]     ; HEX4[1]     ; 15.773 ; 15.669 ; 16.195 ; 16.082 ;
; SW[10]     ; HEX4[2]     ; 16.886 ; 16.766 ; 17.307 ; 17.178 ;
; SW[10]     ; HEX4[3]     ; 17.159 ; 17.033 ; 17.580 ; 17.445 ;
; SW[10]     ; HEX4[4]     ; 16.573 ; 16.554 ; 17.077 ; 16.945 ;
; SW[10]     ; HEX4[5]     ; 16.424 ; 16.336 ; 16.845 ; 16.748 ;
; SW[10]     ; HEX4[6]     ; 17.430 ; 17.286 ; 17.850 ; 17.697 ;
; SW[10]     ; HEX5[0]     ; 16.352 ; 16.302 ; 16.801 ; 16.751 ;
; SW[10]     ; HEX5[1]     ; 15.727 ; 15.758 ; 16.138 ; 16.207 ;
; SW[10]     ; HEX5[2]     ; 16.133 ; 16.039 ; 16.582 ; 16.488 ;
; SW[10]     ; HEX5[3]     ; 16.128 ; 16.040 ; 16.577 ; 16.489 ;
; SW[10]     ; HEX5[4]     ; 16.373 ; 16.271 ; 16.822 ; 16.720 ;
; SW[10]     ; HEX5[5]     ; 15.842 ; 15.754 ; 16.291 ; 16.203 ;
; SW[10]     ; HEX5[6]     ; 16.166 ; 16.069 ; 16.615 ; 16.518 ;
; SW[10]     ; HEX6[0]     ; 16.151 ; 16.136 ; 16.580 ; 16.556 ;
; SW[10]     ; HEX6[1]     ; 14.761 ; 14.725 ; 15.189 ; 15.144 ;
; SW[10]     ; HEX6[2]     ; 20.395 ; 20.356 ; 20.781 ; 20.853 ;
; SW[10]     ; HEX6[3]     ; 16.126 ; 16.032 ; 16.554 ; 16.451 ;
; SW[10]     ; HEX6[4]     ; 15.204 ; 15.300 ; 15.701 ; 15.686 ;
; SW[10]     ; HEX6[5]     ; 14.543 ; 14.609 ; 14.971 ; 15.028 ;
; SW[10]     ; HEX6[6]     ; 16.487 ; 16.439 ; 16.915 ; 16.858 ;
; SW[10]     ; HEX7[0]     ; 14.728 ; 14.763 ; 15.139 ; 15.192 ;
; SW[10]     ; HEX7[1]     ; 15.197 ; 15.197 ; 15.608 ; 15.646 ;
; SW[10]     ; HEX7[2]     ; 16.260 ; 16.208 ; 16.671 ; 16.638 ;
; SW[10]     ; HEX7[3]     ; 14.790 ; 14.819 ; 15.201 ; 15.250 ;
; SW[10]     ; HEX7[4]     ; 14.569 ; 14.613 ; 14.980 ; 15.045 ;
; SW[10]     ; HEX7[5]     ; 16.885 ; 16.826 ; 17.296 ; 17.255 ;
; SW[10]     ; HEX7[6]     ; 16.794 ; 16.675 ; 17.205 ; 17.109 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+------------+-------------+-------+--------+--------+--------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+------------+-------------+-------+--------+--------+--------+
; SW[10]     ; HEX0[0]     ; 6.860 ; 7.195  ; 7.577  ; 7.912  ;
; SW[10]     ; HEX0[1]     ; 7.355 ; 7.734  ; 8.072  ; 8.451  ;
; SW[10]     ; HEX0[2]     ; 8.110 ; 8.516  ; 8.827  ; 9.233  ;
; SW[10]     ; HEX0[3]     ; 6.456 ; 6.717  ; 7.173  ; 7.434  ;
; SW[10]     ; HEX0[4]     ; 6.289 ; 6.500  ; 6.999  ; 7.217  ;
; SW[10]     ; HEX0[5]     ; 6.981 ; 7.295  ; 7.698  ; 8.012  ;
; SW[10]     ; HEX0[6]     ; 6.830 ; 7.134  ; 7.547  ; 7.851  ;
; SW[10]     ; HEX1[0]     ; 6.507 ; 6.767  ; 7.232  ; 7.505  ;
; SW[10]     ; HEX1[1]     ; 7.940 ; 8.333  ; 8.664  ; 9.071  ;
; SW[10]     ; HEX1[2]     ; 6.852 ; 7.149  ; 7.577  ; 7.887  ;
; SW[10]     ; HEX1[3]     ; 6.351 ; 6.588  ; 7.076  ; 7.326  ;
; SW[10]     ; HEX1[4]     ; 6.335 ; 6.513  ; 7.014  ; 7.251  ;
; SW[10]     ; HEX1[5]     ; 6.720 ; 7.009  ; 7.445  ; 7.747  ;
; SW[10]     ; HEX1[6]     ; 8.115 ; 8.576  ; 8.840  ; 9.314  ;
; SW[10]     ; HEX2[0]     ; 7.258 ; 7.629  ; 7.967  ; 8.349  ;
; SW[10]     ; HEX2[1]     ; 7.884 ; 8.347  ; 8.597  ; 9.067  ;
; SW[10]     ; HEX2[2]     ; 7.002 ; 7.349  ; 7.713  ; 8.053  ;
; SW[10]     ; HEX2[3]     ; 5.890 ; 6.057  ; 6.610  ; 6.777  ;
; SW[10]     ; HEX2[4]     ; 7.563 ; 7.876  ; 8.228  ; 8.600  ;
; SW[10]     ; HEX2[5]     ; 6.930 ; 7.257  ; 7.657  ; 7.977  ;
; SW[10]     ; HEX2[6]     ; 8.122 ; 8.603  ; 8.849  ; 9.323  ;
; SW[10]     ; HEX3[0]     ; 6.785 ; 6.813  ; 7.545  ; 7.573  ;
; SW[10]     ; HEX3[1]     ; 6.984 ; 7.029  ; 7.744  ; 7.789  ;
; SW[10]     ; HEX3[2]     ; 7.022 ; 6.727  ; 7.694  ; 7.487  ;
; SW[10]     ; HEX3[3]     ; 6.982 ; 7.043  ; 7.742  ; 7.803  ;
; SW[10]     ; HEX3[4]     ; 6.930 ; 7.279  ; 7.690  ; 7.951  ;
; SW[10]     ; HEX3[5]     ; 6.708 ; 7.035  ; 7.468  ; 7.707  ;
; SW[10]     ; HEX3[6]     ; 6.984 ; 7.027  ; 7.744  ; 7.787  ;
; SW[10]     ; HEX4[0]     ; 6.404 ; 6.422  ; 7.146  ; 7.164  ;
; SW[10]     ; HEX4[1]     ; 6.400 ; 6.698  ; 7.142  ; 7.360  ;
; SW[10]     ; HEX4[2]     ; 6.915 ; 7.012  ; 7.657  ; 7.754  ;
; SW[10]     ; HEX4[3]     ; 7.057 ; 7.162  ; 7.799  ; 7.904  ;
; SW[10]     ; HEX4[4]     ; 6.829 ; 6.911  ; 7.571  ; 7.653  ;
; SW[10]     ; HEX4[5]     ; 6.739 ; 6.806  ; 7.481  ; 7.548  ;
; SW[10]     ; HEX4[6]     ; 7.196 ; 7.316  ; 7.938  ; 8.058  ;
; SW[10]     ; HEX5[0]     ; 7.337 ; 7.413  ; 8.098  ; 8.174  ;
; SW[10]     ; HEX5[1]     ; 7.077 ; 7.102  ; 7.838  ; 7.863  ;
; SW[10]     ; HEX5[2]     ; 7.213 ; 7.262  ; 7.974  ; 8.023  ;
; SW[10]     ; HEX5[3]     ; 7.233 ; 7.282  ; 7.994  ; 8.043  ;
; SW[10]     ; HEX5[4]     ; 7.631 ; 7.404  ; 8.388  ; 8.165  ;
; SW[10]     ; HEX5[5]     ; 7.075 ; 7.100  ; 7.836  ; 7.861  ;
; SW[10]     ; HEX5[6]     ; 7.253 ; 7.299  ; 8.014  ; 8.060  ;
; SW[10]     ; HEX6[0]     ; 7.342 ; 7.663  ; 8.047  ; 8.368  ;
; SW[10]     ; HEX6[1]     ; 6.675 ; 6.897  ; 7.380  ; 7.602  ;
; SW[10]     ; HEX6[2]     ; 9.761 ; 10.266 ; 10.459 ; 10.971 ;
; SW[10]     ; HEX6[3]     ; 7.305 ; 7.597  ; 8.010  ; 8.302  ;
; SW[10]     ; HEX6[4]     ; 6.927 ; 7.277  ; 7.632  ; 7.975  ;
; SW[10]     ; HEX6[5]     ; 6.595 ; 6.907  ; 7.300  ; 7.605  ;
; SW[10]     ; HEX6[6]     ; 7.498 ; 7.847  ; 8.203  ; 8.552  ;
; SW[10]     ; HEX7[0]     ; 6.595 ; 6.891  ; 7.272  ; 7.568  ;
; SW[10]     ; HEX7[1]     ; 6.791 ; 7.107  ; 7.468  ; 7.784  ;
; SW[10]     ; HEX7[2]     ; 7.313 ; 7.713  ; 7.990  ; 8.409  ;
; SW[10]     ; HEX7[3]     ; 6.619 ; 6.913  ; 7.296  ; 7.590  ;
; SW[10]     ; HEX7[4]     ; 6.535 ; 6.794  ; 7.231  ; 7.471  ;
; SW[10]     ; HEX7[5]     ; 7.612 ; 8.037  ; 8.289  ; 8.714  ;
; SW[10]     ; HEX7[6]     ; 7.562 ; 7.980  ; 8.239  ; 8.657  ;
+------------+-------------+-------+--------+--------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_GTX_CLK        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_MDC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RST_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_EN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_ER          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_SCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_I2C_SCLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_MDIO           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_INT_N          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_LINK100        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_COL         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_CRS         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DV          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_ER          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_TX_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_N1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_N2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRDA_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_CTS            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_MDIO           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_GTX_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_MDC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_RST_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_EN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_ER          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; G_SENSOR_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_I2C_SCLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_RTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_MDIO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_GTX_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_MDC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_RST_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_EN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_ER          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SCLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_RTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_MDIO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_GTX_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_MDC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_RST_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_EN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_ER          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G_SENSOR_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SCLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_RTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_MDIO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 10589        ; 0        ; 55       ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; altera_reserved_tck                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 2051         ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50                                                                    ; 6            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; false path   ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; > 2147483647 ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33           ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 10589        ; 0        ; 55       ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; altera_reserved_tck                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 2051         ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; CLOCK_50                                                                    ; 6            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; false path   ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; > 2147483647 ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33           ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 428        ; 0        ; 1        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 13         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; false path ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 6316       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 428        ; 0        ; 1        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 13         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; false path ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 6316       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 145   ; 145  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 608   ; 608  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sat Jul 09 09:36:05 2016
Info: Command: quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie
Info: qsta_default_script.tcl version: #3
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMg==" -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBJViBHWA==::QXV0byBERVZJQ0VfRkFNSUxZ" -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::RVA0Q0dYMTUwREYzMUM3::QXV0byBERVZJQ0U=" -entity de2i_150_qsys_mm_interconnect_2 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMl9jbWRfZGVtdXg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfREFUQV9X::OTM=::UGFja2V0IGRhdGEgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfQ0hBTk5FTF9X::Mg==::U3RyZWFtaW5nIGNoYW5uZWwgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TlVNX09VVFBVVFM=::Mg==::TnVtYmVyIG9mIGRlbXV4IG91dHB1dHM=" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VkFMSURfV0lEVEg=::MQ==::VmFsaWQgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVSTElOX1BBQ0tFVF9GT1JNQVQ=::b3JpX2J1cnN0X3NpemUoOTI6OTApIHJlc3BvbnNlX3N0YXR1cyg4OTo4OCkgY2FjaGUoODc6ODQpIHByb3RlY3Rpb24oODM6ODEpIHRocmVhZF9pZCg4MCkgZGVzdF9pZCg3OSkgc3JjX2lkKDc4KSBxb3MoNzcpIGJlZ2luX2J1cnN0KDc2KSBkYXRhX3NpZGViYW5kKDc1KSBhZGRyX3NpZGViYW5kKDc0KSBidXJzdF90eXBlKDczOjcyKSBidXJzdF9zaXplKDcxOjY5KSBidXJzdHdyYXAoNjg6NjYpIGJ5dGVfY250KDY1OjYyKSB0cmFuc19leGNsdXNpdmUoNjEpIHRyYW5zX2xvY2soNjApIHRyYW5zX3JlYWQoNTkpIHRyYW5zX3dyaXRlKDU4KSB0cmFuc19wb3N0ZWQoNTcpIHRyYW5zX2NvbXByZXNzZWRfcmVhZCg1NikgYWRkcig1NTozNikgYnl0ZWVuKDM1OjMyKSBkYXRhKDMxOjAp::TWVybGluIHBhY2tldCBmb3JtYXQgZGVzY3JpcHRvcg==" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::MTI1MDAwMDAw::QXV0byBDTE9DS19SQVRF" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBJViBHWA==::QXV0byBERVZJQ0VfRkFNSUxZ" -entity de2i_150_qsys_mm_interconnect_2_cmd_demux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMl9jbWRfbXV4 -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfREFUQV9X::OTM=::U3RyZWFtaW5nIGRhdGEgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfQ0hBTk5FTF9X::Mg==::U3RyZWFtaW5nIGNoYW5uZWwgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TlVNX0lOUFVUUw==::Mg==::TnVtYmVyIG9mIG11eCBpbnB1dHM=" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UElQRUxJTkVfQVJC::MQ==::UGlwZWxpbmVkIGFyYml0cmF0aW9u" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0VYVEVSTkFMX0FSQg==::MA==::VXNlIGV4dGVybmFsIGFyYml0cmF0aW9u" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX0xPQ0s=::NjA=::UGFja2V0IGxvY2sgdHJhbnNhY3Rpb24gZmllbGQgaW5kZXg=" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVJCSVRSQVRJT05fU0NIRU1F::cm91bmQtcm9iaW4=::QXJiaXRyYXRpb24gc2NoZW1l" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVJCSVRSQVRJT05fU0hBUkVT::MSwx::QXJiaXRyYXRpb24gc2hhcmVz" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVSTElOX1BBQ0tFVF9GT1JNQVQ=::b3JpX2J1cnN0X3NpemUoOTI6OTApIHJlc3BvbnNlX3N0YXR1cyg4OTo4OCkgY2FjaGUoODc6ODQpIHByb3RlY3Rpb24oODM6ODEpIHRocmVhZF9pZCg4MCkgZGVzdF9pZCg3OSkgc3JjX2lkKDc4KSBxb3MoNzcpIGJlZ2luX2J1cnN0KDc2KSBkYXRhX3NpZGViYW5kKDc1KSBhZGRyX3NpZGViYW5kKDc0KSBidXJzdF90eXBlKDczOjcyKSBidXJzdF9zaXplKDcxOjY5KSBidXJzdHdyYXAoNjg6NjYpIGJ5dGVfY250KDY1OjYyKSB0cmFuc19leGNsdXNpdmUoNjEpIHRyYW5zX2xvY2soNjApIHRyYW5zX3JlYWQoNTkpIHRyYW5zX3dyaXRlKDU4KSB0cmFuc19wb3N0ZWQoNTcpIHRyYW5zX2NvbXByZXNzZWRfcmVhZCg1NikgYWRkcig1NTozNikgYnl0ZWVuKDM1OjMyKSBkYXRhKDMxOjAp::TWVybGluIHBhY2tldCBmb3JtYXQgZGVzY3JpcHRvcg==" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBJViBHWA==::QXV0byBERVZJQ0VfRkFNSUxZ" -entity de2i_150_qsys_mm_interconnect_2_cmd_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMl9yb3V0ZXI=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVTVElOQVRJT05fSUQ=::MSww::RGVzdGluYXRpb24gSUQ=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "Q0hBTk5FTF9JRA==::MTAsMDE=::QmluYXJ5IENoYW5uZWwgU3RyaW5n" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VFlQRV9PRl9UUkFOU0FDVElPTg==::Ym90aCxib3Ro::VHlwZSBvZiBUcmFuc2FjdGlvbg==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RBUlRfQUREUkVTUw==::MHgwLDB4ODA4MDA=::U3RhcnQgYWRkcmVzc2VzIChpbmNsdXNpdmUp" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "RU5EX0FERFJFU1M=::MHgyMDAwMCwweDgxMDAw::RW5kIGFkZHJlc3NlcyAoZXhjbHVzaXZlKQ==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "Tk9OX1NFQ1VSRURfVEFH::MSwx::Tm9uLXNlY3VyZWQgdGFncw==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0VDVVJFRF9SQU5HRV9QQUlSUw==::MCww::TnVtYmVyIG9mIHNlY3VyZWQgcmFuZ2UgcGFpcnM=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0VDVVJFRF9SQU5HRV9MSVNU::MCww::U2VjdXJlZCByYW5nZSBwYWlycw==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0FERFJfSA==::NTU=::UGFja2V0IGFkZHJlc3MgZmllbGQgaW5kZXggLSBoaWdo" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0FERFJfTA==::MzY=::UGFja2V0IGFkZHJlc3MgZmllbGQgaW5kZXggLSBsb3c=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1BST1RFQ1RJT05fSA==::ODM=::UGFja2V0IEFYSSBwcm90ZWN0aW9uIGZpZWxkIGluZGV4IC0gaGlnaA==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1BST1RFQ1RJT05fTA==::ODE=::UGFja2V0IEFYSSBwcm90ZWN0aW9uIGZpZWxkIGluZGV4IC0gbG93" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0RFU1RfSURfSA==::Nzk=::UGFja2V0IGRlc3RpbmF0aW9uIGlkIGZpZWxkIGluZGV4IC0gaGlnaA==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0RFU1RfSURfTA==::Nzk=::UGFja2V0IGRlc3RpbmF0aW9uIGlkIGZpZWxkIGluZGV4IC0gbG93" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX1dSSVRF::NTg=::UGFja2V0IHdyaXRlIHRyYW5zYWN0aW9uIGZpZWxkIGluZGV4" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX1JFQUQ=::NTk=::UGFja2V0IHJlYWQgdHJhbnNhY3Rpb24gZmllbGQgaW5kZXg=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfREFUQV9X::OTM=::U3RyZWFtaW5nIGRhdGEgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfQ0hBTk5FTF9X::Mg==::U3RyZWFtaW5nIGNoYW5uZWwgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0xBVkVTX0lORk8=::MToxMDoweDA6MHgyMDAwMDpib3RoOjE6MDowOjEsMDowMToweDgwODAwOjB4ODEwMDA6Ym90aDoxOjA6MDox::U0xBVkVTX0lORk8=" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVDT0RFUl9UWVBF::MA==::RGVjb2RlciB0eXBl" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9DSEFOTkVM::MQ==::RGVmYXVsdCBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9XUl9DSEFOTkVM::LTE=::RGVmYXVsdCB3ciBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9SRF9DSEFOTkVM::LTE=::RGVmYXVsdCByZCBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9ERVNUSUQ=::MQ==::RGVmYXVsdCBkZXN0aW5hdGlvbiBJRA==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVSTElOX1BBQ0tFVF9GT1JNQVQ=::b3JpX2J1cnN0X3NpemUoOTI6OTApIHJlc3BvbnNlX3N0YXR1cyg4OTo4OCkgY2FjaGUoODc6ODQpIHByb3RlY3Rpb24oODM6ODEpIHRocmVhZF9pZCg4MCkgZGVzdF9pZCg3OSkgc3JjX2lkKDc4KSBxb3MoNzcpIGJlZ2luX2J1cnN0KDc2KSBkYXRhX3NpZGViYW5kKDc1KSBhZGRyX3NpZGViYW5kKDc0KSBidXJzdF90eXBlKDczOjcyKSBidXJzdF9zaXplKDcxOjY5KSBidXJzdHdyYXAoNjg6NjYpIGJ5dGVfY250KDY1OjYyKSB0cmFuc19leGNsdXNpdmUoNjEpIHRyYW5zX2xvY2soNjApIHRyYW5zX3JlYWQoNTkpIHRyYW5zX3dyaXRlKDU4KSB0cmFuc19wb3N0ZWQoNTcpIHRyYW5zX2NvbXByZXNzZWRfcmVhZCg1NikgYWRkcig1NTozNikgYnl0ZWVuKDM1OjMyKSBkYXRhKDMxOjAp::TWVybGluIHBhY2tldCBmb3JtYXQgZGVzY3JpcHRvcg==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVNT1JZX0FMSUFTSU5HX0RFQ09ERQ==::MA==::TWVtb3J5IEFsaWFzaW5nIERlY29kZQ==" -entity de2i_150_qsys_mm_interconnect_2_router -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMl9yb3V0ZXJfMDAy -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVTVElOQVRJT05fSUQ=::MCwx::RGVzdGluYXRpb24gSUQ=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "Q0hBTk5FTF9JRA==::MDEsMTA=::QmluYXJ5IENoYW5uZWwgU3RyaW5n" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VFlQRV9PRl9UUkFOU0FDVElPTg==::Ym90aCxyZWFk::VHlwZSBvZiBUcmFuc2FjdGlvbg==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RBUlRfQUREUkVTUw==::MHgwLDB4MA==::U3RhcnQgYWRkcmVzc2VzIChpbmNsdXNpdmUp" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "RU5EX0FERFJFU1M=::MHgwLDB4MA==::RW5kIGFkZHJlc3NlcyAoZXhjbHVzaXZlKQ==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "Tk9OX1NFQ1VSRURfVEFH::MSwx::Tm9uLXNlY3VyZWQgdGFncw==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0VDVVJFRF9SQU5HRV9QQUlSUw==::MCww::TnVtYmVyIG9mIHNlY3VyZWQgcmFuZ2UgcGFpcnM=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0VDVVJFRF9SQU5HRV9MSVNU::MCww::U2VjdXJlZCByYW5nZSBwYWlycw==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0FERFJfSA==::NTU=::UGFja2V0IGFkZHJlc3MgZmllbGQgaW5kZXggLSBoaWdo" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0FERFJfTA==::MzY=::UGFja2V0IGFkZHJlc3MgZmllbGQgaW5kZXggLSBsb3c=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1BST1RFQ1RJT05fSA==::ODM=::UGFja2V0IEFYSSBwcm90ZWN0aW9uIGZpZWxkIGluZGV4IC0gaGlnaA==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1BST1RFQ1RJT05fTA==::ODE=::UGFja2V0IEFYSSBwcm90ZWN0aW9uIGZpZWxkIGluZGV4IC0gbG93" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0RFU1RfSURfSA==::Nzk=::UGFja2V0IGRlc3RpbmF0aW9uIGlkIGZpZWxkIGluZGV4IC0gaGlnaA==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0RFU1RfSURfTA==::Nzk=::UGFja2V0IGRlc3RpbmF0aW9uIGlkIGZpZWxkIGluZGV4IC0gbG93" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX1dSSVRF::NTg=::UGFja2V0IHdyaXRlIHRyYW5zYWN0aW9uIGZpZWxkIGluZGV4" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX1JFQUQ=::NTk=::UGFja2V0IHJlYWQgdHJhbnNhY3Rpb24gZmllbGQgaW5kZXg=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfREFUQV9X::OTM=::U3RyZWFtaW5nIGRhdGEgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfQ0hBTk5FTF9X::Mg==::U3RyZWFtaW5nIGNoYW5uZWwgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0xBVkVTX0lORk8=::MDowMToweDA6MHgwOmJvdGg6MTowOjA6MSwxOjEwOjB4MDoweDA6cmVhZDoxOjA6MDox::U0xBVkVTX0lORk8=" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVDT0RFUl9UWVBF::MQ==::RGVjb2RlciB0eXBl" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9DSEFOTkVM::MA==::RGVmYXVsdCBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9XUl9DSEFOTkVM::LTE=::RGVmYXVsdCB3ciBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9SRF9DSEFOTkVM::LTE=::RGVmYXVsdCByZCBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9ERVNUSUQ=::MA==::RGVmYXVsdCBkZXN0aW5hdGlvbiBJRA==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVSTElOX1BBQ0tFVF9GT1JNQVQ=::b3JpX2J1cnN0X3NpemUoOTI6OTApIHJlc3BvbnNlX3N0YXR1cyg4OTo4OCkgY2FjaGUoODc6ODQpIHByb3RlY3Rpb24oODM6ODEpIHRocmVhZF9pZCg4MCkgZGVzdF9pZCg3OSkgc3JjX2lkKDc4KSBxb3MoNzcpIGJlZ2luX2J1cnN0KDc2KSBkYXRhX3NpZGViYW5kKDc1KSBhZGRyX3NpZGViYW5kKDc0KSBidXJzdF90eXBlKDczOjcyKSBidXJzdF9zaXplKDcxOjY5KSBidXJzdHdyYXAoNjg6NjYpIGJ5dGVfY250KDY1OjYyKSB0cmFuc19leGNsdXNpdmUoNjEpIHRyYW5zX2xvY2soNjApIHRyYW5zX3JlYWQoNTkpIHRyYW5zX3dyaXRlKDU4KSB0cmFuc19wb3N0ZWQoNTcpIHRyYW5zX2NvbXByZXNzZWRfcmVhZCg1NikgYWRkcig1NTozNikgYnl0ZWVuKDM1OjMyKSBkYXRhKDMxOjAp::TWVybGluIHBhY2tldCBmb3JtYXQgZGVzY3JpcHRvcg==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVNT1JZX0FMSUFTSU5HX0RFQ09ERQ==::MA==::TWVtb3J5IEFsaWFzaW5nIERlY29kZQ==" -entity de2i_150_qsys_mm_interconnect_2_router_002 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2_router_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMl9yb3V0ZXJfMDAz -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVTVElOQVRJT05fSUQ=::MCwx::RGVzdGluYXRpb24gSUQ=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "Q0hBTk5FTF9JRA==::MDEsMTA=::QmluYXJ5IENoYW5uZWwgU3RyaW5n" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VFlQRV9PRl9UUkFOU0FDVElPTg==::Ym90aCxyZWFk::VHlwZSBvZiBUcmFuc2FjdGlvbg==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RBUlRfQUREUkVTUw==::MHgwLDB4MA==::U3RhcnQgYWRkcmVzc2VzIChpbmNsdXNpdmUp" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "RU5EX0FERFJFU1M=::MHgwLDB4MA==::RW5kIGFkZHJlc3NlcyAoZXhjbHVzaXZlKQ==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "Tk9OX1NFQ1VSRURfVEFH::MSwx::Tm9uLXNlY3VyZWQgdGFncw==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0VDVVJFRF9SQU5HRV9QQUlSUw==::MCww::TnVtYmVyIG9mIHNlY3VyZWQgcmFuZ2UgcGFpcnM=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0VDVVJFRF9SQU5HRV9MSVNU::MCww::U2VjdXJlZCByYW5nZSBwYWlycw==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0FERFJfSA==::OTE=::UGFja2V0IGFkZHJlc3MgZmllbGQgaW5kZXggLSBoaWdo" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0FERFJfTA==::NzI=::UGFja2V0IGFkZHJlc3MgZmllbGQgaW5kZXggLSBsb3c=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1BST1RFQ1RJT05fSA==::MTE5::UGFja2V0IEFYSSBwcm90ZWN0aW9uIGZpZWxkIGluZGV4IC0gaGlnaA==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1BST1RFQ1RJT05fTA==::MTE3::UGFja2V0IEFYSSBwcm90ZWN0aW9uIGZpZWxkIGluZGV4IC0gbG93" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0RFU1RfSURfSA==::MTE1::UGFja2V0IGRlc3RpbmF0aW9uIGlkIGZpZWxkIGluZGV4IC0gaGlnaA==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX0RFU1RfSURfTA==::MTE1::UGFja2V0IGRlc3RpbmF0aW9uIGlkIGZpZWxkIGluZGV4IC0gbG93" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX1dSSVRF::OTQ=::UGFja2V0IHdyaXRlIHRyYW5zYWN0aW9uIGZpZWxkIGluZGV4" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX1JFQUQ=::OTU=::UGFja2V0IHJlYWQgdHJhbnNhY3Rpb24gZmllbGQgaW5kZXg=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfREFUQV9X::MTI5::U3RyZWFtaW5nIGRhdGEgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfQ0hBTk5FTF9X::Mg==::U3RyZWFtaW5nIGNoYW5uZWwgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U0xBVkVTX0lORk8=::MDowMToweDA6MHgwOmJvdGg6MTowOjA6MSwxOjEwOjB4MDoweDA6cmVhZDoxOjA6MDox::U0xBVkVTX0lORk8=" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVDT0RFUl9UWVBF::MQ==::RGVjb2RlciB0eXBl" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9DSEFOTkVM::MA==::RGVmYXVsdCBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9XUl9DSEFOTkVM::LTE=::RGVmYXVsdCB3ciBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9SRF9DSEFOTkVM::LTE=::RGVmYXVsdCByZCBjaGFubmVs" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "REVGQVVMVF9ERVNUSUQ=::MA==::RGVmYXVsdCBkZXN0aW5hdGlvbiBJRA==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVSTElOX1BBQ0tFVF9GT1JNQVQ=::b3JpX2J1cnN0X3NpemUoMTI4OjEyNikgcmVzcG9uc2Vfc3RhdHVzKDEyNToxMjQpIGNhY2hlKDEyMzoxMjApIHByb3RlY3Rpb24oMTE5OjExNykgdGhyZWFkX2lkKDExNikgZGVzdF9pZCgxMTUpIHNyY19pZCgxMTQpIHFvcygxMTMpIGJlZ2luX2J1cnN0KDExMikgZGF0YV9zaWRlYmFuZCgxMTEpIGFkZHJfc2lkZWJhbmQoMTEwKSBidXJzdF90eXBlKDEwOToxMDgpIGJ1cnN0X3NpemUoMTA3OjEwNSkgYnVyc3R3cmFwKDEwNDoxMDIpIGJ5dGVfY250KDEwMTo5OCkgdHJhbnNfZXhjbHVzaXZlKDk3KSB0cmFuc19sb2NrKDk2KSB0cmFuc19yZWFkKDk1KSB0cmFuc193cml0ZSg5NCkgdHJhbnNfcG9zdGVkKDkzKSB0cmFuc19jb21wcmVzc2VkX3JlYWQoOTIpIGFkZHIoOTE6NzIpIGJ5dGVlbig3MTo2NCkgZGF0YSg2MzowKQ==::TWVybGluIHBhY2tldCBmb3JtYXQgZGVzY3JpcHRvcg==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVNT1JZX0FMSUFTSU5HX0RFQ09ERQ==::MA==::TWVtb3J5IEFsaWFzaW5nIERlY29kZQ==" -entity de2i_150_qsys_mm_interconnect_2_router_003 -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Warning (20013): Ignored assignments for entity "de2i_150_qsys_mm_interconnect_2_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.1 -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZGUyaV8xNTBfcXN5c19tbV9pbnRlcmNvbm5lY3RfMl9yc3BfbXV4 -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMQ==" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfREFUQV9X::OTM=::U3RyZWFtaW5nIGRhdGEgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "U1RfQ0hBTk5FTF9X::Mg==::U3RyZWFtaW5nIGNoYW5uZWwgd2lkdGg=" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TlVNX0lOUFVUUw==::Mg==::TnVtYmVyIG9mIG11eCBpbnB1dHM=" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UElQRUxJTkVfQVJC::MA==::UGlwZWxpbmVkIGFyYml0cmF0aW9u" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0VYVEVSTkFMX0FSQg==::MA==::VXNlIGV4dGVybmFsIGFyYml0cmF0aW9u" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "UEtUX1RSQU5TX0xPQ0s=::NjA=::UGFja2V0IGxvY2sgdHJhbnNhY3Rpb24gZmllbGQgaW5kZXg=" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVJCSVRSQVRJT05fU0NIRU1F::bm8tYXJi::QXJiaXRyYXRpb24gc2NoZW1l" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVJCSVRSQVRJT05fU0hBUkVT::MSwx::QXJiaXRyYXRpb24gc2hhcmVz" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "TUVSTElOX1BBQ0tFVF9GT1JNQVQ=::b3JpX2J1cnN0X3NpemUoOTI6OTApIHJlc3BvbnNlX3N0YXR1cyg4OTo4OCkgY2FjaGUoODc6ODQpIHByb3RlY3Rpb24oODM6ODEpIHRocmVhZF9pZCg4MCkgZGVzdF9pZCg3OSkgc3JjX2lkKDc4KSBxb3MoNzcpIGJlZ2luX2J1cnN0KDc2KSBkYXRhX3NpZGViYW5kKDc1KSBhZGRyX3NpZGViYW5kKDc0KSBidXJzdF90eXBlKDczOjcyKSBidXJzdF9zaXplKDcxOjY5KSBidXJzdHdyYXAoNjg6NjYpIGJ5dGVfY250KDY1OjYyKSB0cmFuc19leGNsdXNpdmUoNjEpIHRyYW5zX2xvY2soNjApIHRyYW5zX3JlYWQoNTkpIHRyYW5zX3dyaXRlKDU4KSB0cmFuc19wb3N0ZWQoNTcpIHRyYW5zX2NvbXByZXNzZWRfcmVhZCg1NikgYWRkcig1NTozNikgYnl0ZWVuKDM1OjMyKSBkYXRhKDMxOjAp::TWVybGluIHBhY2tldCBmb3JtYXQgZGVzY3JpcHRvcg==" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBJViBHWA==::QXV0byBERVZJQ0VfRkFNSUxZ" -entity de2i_150_qsys_mm_interconnect_2_rsp_mux -qip de2i_150_qsys/synthesis/de2i_150_qsys.qip -library de2i_150_qsys was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_cpu.sdc'
Warning (332174): Ignored filter at de2i_150_qsys_nios2_cpu.sdc(48): *de2i_150_qsys_nios2_cpu:*|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332049): Ignored set_false_path at de2i_150_qsys_nios2_cpu.sdc(48): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$de2i_150_qsys_nios2_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$de2i_150_qsys_nios2_cpu_jtag_sr[0]]
Warning (332174): Ignored filter at de2i_150_qsys_nios2_cpu.sdc(49): *de2i_150_qsys_nios2_cpu:*|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332049): Ignored set_false_path at de2i_150_qsys_nios2_cpu.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$de2i_150_qsys_nios2_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$de2i_150_qsys_nios2_cpu_jtag_sr[34]]
Warning (332174): Ignored filter at de2i_150_qsys_nios2_cpu.sdc(53): *de2i_150_qsys_nios2_cpu:*|de2i_150_qsys_nios2_cpu_nios2_oci:the_de2i_150_qsys_nios2_cpu_nios2_oci|de2i_150_qsys_nios2_cpu_nios2_oci_debug:the_de2i_150_qsys_nios2_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at de2i_150_qsys_nios2_cpu.sdc(53): Argument <to> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$de2i_150_qsys_nios2_cpu_oci_debug_path|monitor_go
Info (332104): Reading SDC File: 'de2i_150_qsys_pcie.sdc'
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(15): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(15): *_hssi_pcie_hip* could not be matched with a clock
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(16): refclk*clkout could not be matched with a clock
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(16): *div0*coreclkout could not be matched with a clock
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.910          -36319.166 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    -0.034              -0.034 CLOCK_50 
    Info (332119):    13.994               0.000 n/a 
    Info (332119):    44.714               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.206               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.390               0.000 CLOCK_50 
    Info (332119):     0.394               0.000 altera_reserved_tck 
    Info (332119):     5.483               0.000 n/a 
Info (332146): Worst-case recovery slack is 0.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.703               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    15.919               0.000 CLOCK_50 
    Info (332119):    47.774               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.164               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.363               0.000 altera_reserved_tck 
    Info (332119):     3.307               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout 
    Info (332119):     3.577               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.813               0.000 refclk 
    Info (332119):     9.772               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.725               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.889 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.748          -28427.317 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.289               0.000 CLOCK_50 
    Info (332119):    14.484               0.000 n/a 
    Info (332119):    45.070               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.342               0.000 CLOCK_50 
    Info (332119):     0.346               0.000 altera_reserved_tck 
    Info (332119):     5.025               0.000 n/a 
Info (332146): Worst-case recovery slack is 1.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.382               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    16.346               0.000 CLOCK_50 
    Info (332119):    47.992               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.060               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.254               0.000 altera_reserved_tck 
    Info (332119):     3.072               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout 
    Info (332119):     3.523               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.811               0.000 refclk 
    Info (332119):     9.769               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.112 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.251           -3393.739 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.890               0.000 CLOCK_50 
    Info (332119):    16.889               0.000 n/a 
    Info (332119):    47.689               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.085               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.173               0.000 CLOCK_50 
    Info (332119):     0.177               0.000 altera_reserved_tck 
    Info (332119):     2.794               0.000 n/a 
Info (332146): Worst-case recovery slack is 4.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.088               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    17.784               0.000 CLOCK_50 
    Info (332119):    49.185               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.546               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.650               0.000 altera_reserved_tck 
    Info (332119):     1.635               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout 
    Info (332119):     3.685               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570               0.000 refclk 
    Info (332119):     9.312               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.419               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.959 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 205 warnings
    Info: Peak virtual memory: 1560 megabytes
    Info: Processing ended: Sat Jul 09 09:37:03 2016
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:20


