

================================================================
== Vitis HLS Report for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Fri Aug 16 17:28:34 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.104 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_205_1  |        6|        6|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     150|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      81|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      81|     204|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_109_p2          |         +|   0|  0|  10|           3|           1|
    |icmp_ln1069_fu_141_p2        |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1073_2_fu_146_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1073_fu_103_p2        |      icmp|   0|  0|   9|           3|           4|
    |earliest_lp_V_5_fu_183_p3    |    select|   0|  0|  16|           1|          16|
    |earliest_time_V_2_fu_175_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln209_2_fu_167_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln209_fu_152_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 150|          59|         137|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_2            |   9|          2|    3|          6|
    |earliest_lp_V_fu_44               |   9|          2|   16|         32|
    |earliest_time_V_fu_40             |   9|          2|   32|         64|
    |i_V_fu_48                         |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   56|        112|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                 |   1|   0|    1|          0|
    |earliest_lp_V_fu_44                              |  16|   0|   16|          0|
    |earliest_time_V_fu_40                            |  32|   0|   32|          0|
    |event_queue_lp_oldest_unissued_V_1_load_reg_236  |  16|   0|   16|          0|
    |i_V_2_reg_222                                    |   3|   0|    3|          0|
    |i_V_2_reg_222_pp0_iter1_reg                      |   3|   0|    3|          0|
    |i_V_fu_48                                        |   3|   0|    3|          0|
    |icmp_ln1073_reg_227                              |   1|   0|    1|          0|
    |icmp_ln1073_reg_227_pp0_iter1_reg                |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |  81|   0|   81|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_205_1|  return value|
|earliest_lp_V_out                                |  out|    2|      ap_vld|                             earliest_lp_V_out|       pointer|
|earliest_lp_V_out_ap_vld                         |  out|    1|      ap_vld|                             earliest_lp_V_out|       pointer|
|event_queue_lp_oldest_unissued_V_1_address0      |  out|    2|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_lp_oldest_unissued_V_1_ce0           |  out|    1|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_lp_oldest_unissued_V_1_q0            |   in|   16|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_address0  |  out|    7|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_ce0       |  out|    1|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_q0        |   in|   32|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

