// Seed: 1161631723
module module_0 ();
  wire id_2;
  assign module_2.type_0 = 0;
  assign module_1.id_4   = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output logic id_2,
    output uwire id_3,
    input logic id_4
);
  always
  fork
    id_6(id_4);
    #1 id_2 <= 1 == {id_6 + id_1{1}};
    #1 id_2 = id_4;
  join : SymbolIdentifier
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4
);
  wire id_6;
  wand id_7 = 1, id_8;
  module_0 modCall_1 ();
endmodule
