// Seed: 626320664
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    output tri id_5
);
  logic id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd77
) (
    output uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    output wire  id_5,
    input  tri   _id_6,
    output tri1  id_7
    , id_12,
    output tri0  id_8,
    input  uwire id_9,
    output wire  id_10
);
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_8,
      id_4,
      id_1,
      id_7
  );
  assign modCall_1.id_4 = 0;
  logic [id_6 : id_6] id_14;
endmodule
