`timescale  1ps /  1ps
`define CONFIG_LENGTH 16
`define THRESH_LENGTH 16
`define L1DELAY_LENGTH 16
`define REG_LENGTH 16
`define TPCONF_LENGTH 16
`define TPDELAY_LENGTH 6
`define TESTMASK_LENGTH 128
`define SENSEDAC_LENGTH 16
`define STATUS_LENGTH 16
`define PIPE_ADDR_WIDTH 8
`define PIPE_DATA_WIDTH 320
`define DERA_ADDR_WIDTH 7
`define DERA_DATA_WIDTH 180
//
`define ADDR_BUS_WIDTH 8
`define DATA_BUS_WIDTH 9
`define RO_ADDR_WIDTH 		8
`define FIFO_ADDR_WIDTH 	7
`define RO_FIFO_max_depth 	85
`define TASKS tasks
`define L1B_ADDR_WIDTH 		8
`define L1B_DATA_WIDTH 		320
`define L1B_RAM_max_depth 	256
//
`define logThruFIFODEPTH 	5
`define logLocalFIFODEPTH 	5
`define logCSRFIFODEPTH 	3 
`define PERIOD 			100 
`define t_c 			12.5
`define BURSTLENGTH 		8 
`define PacketPayload 		34 
`define PacketHeader 		24	// ID Type L0ID L1 ID
`define PACKETWIDTH 		59  	// Extra bits are the header end bits (start bit is implicit, added by serializer).
`define PW 	    		58
`define REGWIDTH 		32












