/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [9:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_0z = ~(in_data[130] | in_data[124]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_14z = ~(celloutsig_1_1z[0] | celloutsig_1_4z[2]);
  assign celloutsig_1_2z = in_data[117:107] + in_data[112:102];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z } + { in_data[135:134], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[5:1], celloutsig_1_8z } + { celloutsig_1_2z[10:8], celloutsig_1_1z };
  assign celloutsig_0_6z = - { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = - { celloutsig_0_13z[6:0], celloutsig_0_2z };
  assign celloutsig_0_18z = - { in_data[54:44], celloutsig_0_5z };
  assign celloutsig_1_1z = - in_data[112:110];
  assign celloutsig_1_5z = - in_data[160:153];
  assign celloutsig_1_12z = - { in_data[123:117], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_16z = - celloutsig_1_2z[7:3];
  assign celloutsig_0_0z = | in_data[39:24];
  assign celloutsig_0_5z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[26:21] };
  assign celloutsig_1_18z = | { celloutsig_1_12z[6:4], celloutsig_1_10z };
  assign celloutsig_1_19z = | { celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = ^ { in_data[48:27], celloutsig_0_0z };
  assign celloutsig_0_15z = ^ { in_data[32:20], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_21z = ^ celloutsig_0_18z[10:1];
  assign celloutsig_0_22z = ^ { celloutsig_0_17z[2:1], celloutsig_0_15z };
  assign celloutsig_1_7z = ^ celloutsig_1_2z[7:4];
  assign celloutsig_1_8z = ^ { celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_9z[2:0], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_13z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_13z = celloutsig_0_6z[21:12];
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[74:70], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
