INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_class
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lmb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv32i_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fregfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_mul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_class_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_add_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_sub_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/FPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv32i_single_cycle_tb
