// Seed: 2440420059
module module_0 #(
    parameter id_11 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_9 = 1 & 1 - 1;
  wire id_10;
  ;
  assign id_4 = id_9;
  uwire _id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_14 = 1;
  wire id_21;
  wire [id_11 : -1] id_22;
endmodule
module module_1 (
    input tri1 id_0
);
  logic id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_19 = 0;
endmodule
