INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/paintboard/paintboard.srcs/sim_1/new/board_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_sim
