{"Source Block": ["hdl/library/common/up_pmod.v@118:147@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h00:  up_rdata <= PCORE_VERSION;\n          8'h01:  up_rdata <= PCORE_ID;\n          8'h02:  up_rdata <= up_scratch;\n          8'h03:  up_rdata <= up_pmod_signal_freq_s;\n          8'h10:  up_rdata <= up_resetn;\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_adc_rst_reg    (.preset(up_preset_s),      .clk(pmod_clk),    .rst(pmod_rst));\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[132, "          8'h01:  up_rdata <= PCORE_ID;\n"]], "Add": [[132, "          8'h01:  up_rdata <= ID;\n"]]}}