ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"ShiftReg_1.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 4B010000 		.text
  20      02006300 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.global	ShiftReg_1_initVar
  24              		.bss
  25              		.type	ShiftReg_1_initVar, %object
  26              		.size	ShiftReg_1_initVar, 1
  27              	ShiftReg_1_initVar:
  28 0000 00       		.space	1
  29              		.section	.text.ShiftReg_1_Start,"ax",%progbits
  30              		.align	2
  31              		.global	ShiftReg_1_Start
  32              		.thumb
  33              		.thumb_func
  34              		.type	ShiftReg_1_Start, %function
  35              	ShiftReg_1_Start:
  36              	.LFB0:
  37              		.file 1 ".\\Generated_Source\\PSoC5\\ShiftReg_1.c"
   1:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ShiftReg_1.c **** * File Name: ShiftReg_1.c
   3:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Version 2.10
   4:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
   5:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Description:
   6:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  This file provides the API source code for the Shift Register component.
   7:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
   8:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Note: none
   9:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  10:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ShiftReg_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:.\Generated_Source\PSoC5/ShiftReg_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:.\Generated_Source\PSoC5/ShiftReg_1.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 2


  17:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  18:.\Generated_Source\PSoC5/ShiftReg_1.c **** #include "ShiftReg_1.h"
  19:.\Generated_Source\PSoC5/ShiftReg_1.c **** #include "CyLib.h"
  20:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  21:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  22:.\Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_initVar = 0u;
  23:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  24:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  25:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  26:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Start
  27:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  28:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  29:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  30:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Starts the Shift Register.
  31:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  32:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  33:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
  34:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  35:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  36:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
  37:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  38:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Global Variables:
  39:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  ShiftReg_1_initVar - used to check initial configuration, modified on 
  40:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  first function call.
  41:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  42:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Reentrant:
  43:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  No.
  44:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  45:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  46:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Start(void) 
  47:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
  38              		.loc 1 47 0
  39              		.cfi_startproc
  40              		@ args = 0, pretend = 0, frame = 0
  41              		@ frame_needed = 1, uses_anonymous_args = 0
  42 0000 80B5     		push	{r7, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  45 0002 00AF     		add	r7, sp, #0
  46              		.cfi_offset 14, -4
  47              		.cfi_offset 7, -8
  48              	.LCFI1:
  49              		.cfi_def_cfa_register 7
  48:.\Generated_Source\PSoC5/ShiftReg_1.c ****     if (ShiftReg_1_initVar == 0u)
  50              		.loc 1 48 0
  51 0004 40F20003 		movw	r3, #:lower16:ShiftReg_1_initVar
  52 0008 C0F20003 		movt	r3, #:upper16:ShiftReg_1_initVar
  53 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  54 000e 002B     		cmp	r3, #0
  55 0010 08D1     		bne	.L2
  49:.\Generated_Source\PSoC5/ShiftReg_1.c ****     {
  50:.\Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_Init();
  56              		.loc 1 50 0
  57 0012 FFF7FEFF 		bl	ShiftReg_1_Init
  51:.\Generated_Source\PSoC5/ShiftReg_1.c ****         /* variable _initVar is set to indicate the fact of initialization */
  52:.\Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_initVar = 1u; 
  58              		.loc 1 52 0
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 3


  59 0016 40F20003 		movw	r3, #:lower16:ShiftReg_1_initVar
  60 001a C0F20003 		movt	r3, #:upper16:ShiftReg_1_initVar
  61 001e 4FF00102 		mov	r2, #1
  62 0022 1A70     		strb	r2, [r3, #0]
  63              	.L2:
  53:.\Generated_Source\PSoC5/ShiftReg_1.c ****     }
  54:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  55:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_Enable();
  64              		.loc 1 55 0
  65 0024 FFF7FEFF 		bl	ShiftReg_1_Enable
  56:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
  66              		.loc 1 56 0
  67 0028 80BD     		pop	{r7, pc}
  68              		.cfi_endproc
  69              	.LFE0:
  70              		.size	ShiftReg_1_Start, .-ShiftReg_1_Start
  71 002a 00BF     		.section	.text.ShiftReg_1_Enable,"ax",%progbits
  72              		.align	2
  73              		.global	ShiftReg_1_Enable
  74              		.thumb
  75              		.thumb_func
  76              		.type	ShiftReg_1_Enable, %function
  77              	ShiftReg_1_Enable:
  78              	.LFB1:
  57:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  58:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  59:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  60:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Enable
  61:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  62:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  63:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  64:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Enables the Shift Register.
  65:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  66:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  67:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  68:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  69:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  70:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  71:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  72:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  73:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Enable(void) 
  74:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
  79              		.loc 1 74 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83 0000 80B5     		push	{r7, lr}
  84              	.LCFI2:
  85              		.cfi_def_cfa_offset 8
  86 0002 00AF     		add	r7, sp, #0
  87              		.cfi_offset 14, -4
  88              		.cfi_offset 7, -8
  89              	.LCFI3:
  90              		.cfi_def_cfa_register 7
  75:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /* changing address in Datapath Control Store
  76:.\Generated_Source\PSoC5/ShiftReg_1.c ****        from NOP to component state machine commands space */
  77:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_CONTROL |= ShiftReg_1_CLK_EN; 
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 4


  91              		.loc 1 77 0
  92 0004 46F27453 		movw	r3, #:lower16:1073767796
  93 0008 C4F20003 		movt	r3, #:upper16:1073767796
  94 000c 46F27452 		movw	r2, #:lower16:1073767796
  95 0010 C4F20002 		movt	r2, #:upper16:1073767796
  96 0014 1278     		ldrb	r2, [r2, #0]
  97 0016 D2B2     		uxtb	r2, r2
  98 0018 42F00102 		orr	r2, r2, #1
  99 001c D2B2     		uxtb	r2, r2
 100 001e 1A70     		strb	r2, [r3, #0]
  78:.\Generated_Source\PSoC5/ShiftReg_1.c ****     
  79:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_EnableInt();
 101              		.loc 1 79 0
 102 0020 FFF7FEFF 		bl	ShiftReg_1_EnableInt
  80:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 103              		.loc 1 80 0
 104 0024 80BD     		pop	{r7, pc}
 105              		.cfi_endproc
 106              	.LFE1:
 107              		.size	ShiftReg_1_Enable, .-ShiftReg_1_Enable
 108 0026 00BF     		.section	.text.ShiftReg_1_Init,"ax",%progbits
 109              		.align	2
 110              		.global	ShiftReg_1_Init
 111              		.thumb
 112              		.thumb_func
 113              		.type	ShiftReg_1_Init, %function
 114              	ShiftReg_1_Init:
 115              	.LFB2:
  81:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  82:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
  83:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  84:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Init
  85:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  86:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  87:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  88:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Initializes Tx and/or Rx interrupt sources with initial values.
  89:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  90:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  91:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  92:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  93:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  94:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  95:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
  96:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  97:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Init(void) 
  98:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 116              		.loc 1 98 0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 1, uses_anonymous_args = 0
 120 0000 80B5     		push	{r7, lr}
 121              	.LCFI4:
 122              		.cfi_def_cfa_offset 8
 123 0002 00AF     		add	r7, sp, #0
 124              		.cfi_offset 14, -4
 125              		.cfi_offset 7, -8
 126              	.LCFI5:
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 5


 127              		.cfi_def_cfa_register 7
  99:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SetIntMode(ShiftReg_1_INT_SRC);
 128              		.loc 1 99 0
 129 0004 4FF00000 		mov	r0, #0
 130 0008 FFF7FEFF 		bl	ShiftReg_1_SetIntMode
 100:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 131              		.loc 1 100 0
 132 000c 80BD     		pop	{r7, pc}
 133              		.cfi_endproc
 134              	.LFE2:
 135              		.size	ShiftReg_1_Init, .-ShiftReg_1_Init
 136 000e 00BF     		.section	.text.ShiftReg_1_Stop,"ax",%progbits
 137              		.align	2
 138              		.global	ShiftReg_1_Stop
 139              		.thumb
 140              		.thumb_func
 141              		.type	ShiftReg_1_Stop, %function
 142              	ShiftReg_1_Stop:
 143              	.LFB3:
 101:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 102:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 103:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 104:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Stop
 105:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 106:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 107:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 108:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Disables the Shift Register
 109:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 110:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 111:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 112:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 113:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 114:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 115:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 116:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 117:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Stop(void) 
 118:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 144              		.loc 1 118 0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 1, uses_anonymous_args = 0
 148 0000 80B5     		push	{r7, lr}
 149              	.LCFI6:
 150              		.cfi_def_cfa_offset 8
 151 0002 00AF     		add	r7, sp, #0
 152              		.cfi_offset 14, -4
 153              		.cfi_offset 7, -8
 154              	.LCFI7:
 155              		.cfi_def_cfa_register 7
 119:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /*changing Datapath Control Store address to NOP space*/
 120:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_CONTROL &= ~ShiftReg_1_CLK_EN; 
 156              		.loc 1 120 0
 157 0004 46F27453 		movw	r3, #:lower16:1073767796
 158 0008 C4F20003 		movt	r3, #:upper16:1073767796
 159 000c 46F27452 		movw	r2, #:lower16:1073767796
 160 0010 C4F20002 		movt	r2, #:upper16:1073767796
 161 0014 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 6


 162 0016 D2B2     		uxtb	r2, r2
 163 0018 02F0FE02 		and	r2, r2, #254
 164 001c 1A70     		strb	r2, [r3, #0]
 121:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_DisableInt();
 165              		.loc 1 121 0
 166 001e FFF7FEFF 		bl	ShiftReg_1_DisableInt
 122:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 167              		.loc 1 122 0
 168 0022 80BD     		pop	{r7, pc}
 169              		.cfi_endproc
 170              	.LFE3:
 171              		.size	ShiftReg_1_Stop, .-ShiftReg_1_Stop
 172              		.section	.text.ShiftReg_1_EnableInt,"ax",%progbits
 173              		.align	2
 174              		.global	ShiftReg_1_EnableInt
 175              		.thumb
 176              		.thumb_func
 177              		.type	ShiftReg_1_EnableInt, %function
 178              	ShiftReg_1_EnableInt:
 179              	.LFB4:
 123:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 124:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 125:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 126:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_EnableInt
 127:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 128:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 129:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 130:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Enables the Shift Register interrupt.
 131:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 132:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 133:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 134:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 135:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 136:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 137:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 138:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 139:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_EnableInt(void) 
 140:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 180              		.loc 1 140 0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 8
 183              		@ frame_needed = 1, uses_anonymous_args = 0
 184 0000 80B5     		push	{r7, lr}
 185              	.LCFI8:
 186              		.cfi_def_cfa_offset 8
 187 0002 82B0     		sub	sp, sp, #8
 188              	.LCFI9:
 189              		.cfi_def_cfa_offset 16
 190 0004 00AF     		add	r7, sp, #0
 191              		.cfi_offset 14, -4
 192              		.cfi_offset 7, -8
 193              	.LCFI10:
 194              		.cfi_def_cfa_register 7
 141:.\Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 interruptState = CyEnterCriticalSection();
 195              		.loc 1 141 0
 196 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 197 000a 0346     		mov	r3, r0
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 7


 198 000c FB71     		strb	r3, [r7, #7]
 142:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_AUX_CONTROL |= ShiftReg_1_INTERRUPTS_ENABLE;
 199              		.loc 1 142 0
 200 000e 46F29453 		movw	r3, #:lower16:1073767828
 201 0012 C4F20003 		movt	r3, #:upper16:1073767828
 202 0016 46F29452 		movw	r2, #:lower16:1073767828
 203 001a C4F20002 		movt	r2, #:upper16:1073767828
 204 001e 1278     		ldrb	r2, [r2, #0]
 205 0020 D2B2     		uxtb	r2, r2
 206 0022 42F01002 		orr	r2, r2, #16
 207 0026 D2B2     		uxtb	r2, r2
 208 0028 1A70     		strb	r2, [r3, #0]
 143:.\Generated_Source\PSoC5/ShiftReg_1.c ****     CyExitCriticalSection(interruptState);
 209              		.loc 1 143 0
 210 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 211 002c 1846     		mov	r0, r3
 212 002e FFF7FEFF 		bl	CyExitCriticalSection
 144:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 213              		.loc 1 144 0
 214 0032 07F10807 		add	r7, r7, #8
 215 0036 BD46     		mov	sp, r7
 216 0038 80BD     		pop	{r7, pc}
 217              		.cfi_endproc
 218              	.LFE4:
 219              		.size	ShiftReg_1_EnableInt, .-ShiftReg_1_EnableInt
 220 003a 00BF     		.section	.text.ShiftReg_1_DisableInt,"ax",%progbits
 221              		.align	2
 222              		.global	ShiftReg_1_DisableInt
 223              		.thumb
 224              		.thumb_func
 225              		.type	ShiftReg_1_DisableInt, %function
 226              	ShiftReg_1_DisableInt:
 227              	.LFB5:
 145:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 146:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 147:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 148:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_DisableInt
 149:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 150:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 151:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 152:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Disables the Shift Register interrupt.
 153:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 154:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 155:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 156:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 157:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 158:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 159:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 160:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 161:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_DisableInt(void) 
 162:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 228              		.loc 1 162 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 8
 231              		@ frame_needed = 1, uses_anonymous_args = 0
 232 0000 80B5     		push	{r7, lr}
 233              	.LCFI11:
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 8


 234              		.cfi_def_cfa_offset 8
 235 0002 82B0     		sub	sp, sp, #8
 236              	.LCFI12:
 237              		.cfi_def_cfa_offset 16
 238 0004 00AF     		add	r7, sp, #0
 239              		.cfi_offset 14, -4
 240              		.cfi_offset 7, -8
 241              	.LCFI13:
 242              		.cfi_def_cfa_register 7
 163:.\Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 interruptState = CyEnterCriticalSection();
 243              		.loc 1 163 0
 244 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 245 000a 0346     		mov	r3, r0
 246 000c FB71     		strb	r3, [r7, #7]
 164:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_AUX_CONTROL &= ~ShiftReg_1_INTERRUPTS_ENABLE;
 247              		.loc 1 164 0
 248 000e 46F29453 		movw	r3, #:lower16:1073767828
 249 0012 C4F20003 		movt	r3, #:upper16:1073767828
 250 0016 46F29452 		movw	r2, #:lower16:1073767828
 251 001a C4F20002 		movt	r2, #:upper16:1073767828
 252 001e 1278     		ldrb	r2, [r2, #0]
 253 0020 D2B2     		uxtb	r2, r2
 254 0022 02F0EF02 		and	r2, r2, #239
 255 0026 1A70     		strb	r2, [r3, #0]
 165:.\Generated_Source\PSoC5/ShiftReg_1.c ****     CyExitCriticalSection(interruptState);
 256              		.loc 1 165 0
 257 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 258 002a 1846     		mov	r0, r3
 259 002c FFF7FEFF 		bl	CyExitCriticalSection
 166:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 260              		.loc 1 166 0
 261 0030 07F10807 		add	r7, r7, #8
 262 0034 BD46     		mov	sp, r7
 263 0036 80BD     		pop	{r7, pc}
 264              		.cfi_endproc
 265              	.LFE5:
 266              		.size	ShiftReg_1_DisableInt, .-ShiftReg_1_DisableInt
 267              		.section	.text.ShiftReg_1_GetFIFOStatus,"ax",%progbits
 268              		.align	2
 269              		.global	ShiftReg_1_GetFIFOStatus
 270              		.thumb
 271              		.thumb_func
 272              		.type	ShiftReg_1_GetFIFOStatus, %function
 273              	ShiftReg_1_GetFIFOStatus:
 274              	.LFB6:
 167:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 168:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 169:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 170:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_GetFIFOStatus
 171:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 172:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 173:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 174:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Returns current status of input or output FIFO.
 175:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 176:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 177:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  fifoId.
 178:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 9


 179:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 180:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  FIFO status.
 181:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 182:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 183:.\Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_GetFIFOStatus(uint8 fifoId) 
 184:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 275              		.loc 1 184 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 16
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280 0000 80B4     		push	{r7}
 281              	.LCFI14:
 282              		.cfi_def_cfa_offset 4
 283 0002 85B0     		sub	sp, sp, #20
 284              	.LCFI15:
 285              		.cfi_def_cfa_offset 24
 286 0004 00AF     		add	r7, sp, #0
 287              		.cfi_offset 7, -4
 288              	.LCFI16:
 289              		.cfi_def_cfa_register 7
 290 0006 0346     		mov	r3, r0
 291 0008 FB71     		strb	r3, [r7, #7]
 185:.\Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 result;
 186:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 187:.\Generated_Source\PSoC5/ShiftReg_1.c ****     result = ShiftReg_1_RET_FIFO_NOT_DEFINED; /*default status value*/
 292              		.loc 1 187 0
 293 000a 6FF00103 		mvn	r3, #1
 294 000e FB73     		strb	r3, [r7, #15]
 188:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 189:.\Generated_Source\PSoC5/ShiftReg_1.c ****     #if (ShiftReg_1_USE_INPUT_FIFO == 1u)
 190:.\Generated_Source\PSoC5/ShiftReg_1.c ****         
 191:.\Generated_Source\PSoC5/ShiftReg_1.c ****         if(fifoId == ShiftReg_1_IN_FIFO)
 192:.\Generated_Source\PSoC5/ShiftReg_1.c ****         {    
 193:.\Generated_Source\PSoC5/ShiftReg_1.c ****             switch((ShiftReg_1_SR_STATUS & ShiftReg_1_IN_FIFO_MASK) >> 
 194:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     ShiftReg_1_IN_FIFO_SHFT_MASK)
 195:.\Generated_Source\PSoC5/ShiftReg_1.c ****             {
 196:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_FULL :
 197:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_FULL;
 198:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 199:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 200:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_EMPTY :
 201:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_EMPTY;
 202:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 203:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 204:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_NOT_EMPTY :
 205:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_NOT_EMPTY;
 206:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 207:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 default:
 208:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_EMPTY;
 209:.\Generated_Source\PSoC5/ShiftReg_1.c ****             }
 210:.\Generated_Source\PSoC5/ShiftReg_1.c ****         }
 211:.\Generated_Source\PSoC5/ShiftReg_1.c ****     #endif/*(ShiftReg_1_USE_INPUT_FIFO == 1u)*/
 212:.\Generated_Source\PSoC5/ShiftReg_1.c ****     
 213:.\Generated_Source\PSoC5/ShiftReg_1.c ****     if(fifoId == ShiftReg_1_OUT_FIFO)
 295              		.loc 1 213 0
 296 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 10


 297 0012 022B     		cmp	r3, #2
 298 0014 1FD1     		bne	.L15
 214:.\Generated_Source\PSoC5/ShiftReg_1.c ****     {
 215:.\Generated_Source\PSoC5/ShiftReg_1.c ****         switch((ShiftReg_1_SR_STATUS & ShiftReg_1_OUT_FIFO_MASK) >> 
 299              		.loc 1 215 0
 300 0016 46F26453 		movw	r3, #:lower16:1073767780
 301 001a C4F20003 		movt	r3, #:upper16:1073767780
 302 001e 1B78     		ldrb	r3, [r3, #0]
 303 0020 DBB2     		uxtb	r3, r3
 304 0022 03F06003 		and	r3, r3, #96
 305 0026 4FEA5313 		lsr	r3, r3, #5
 216:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 ShiftReg_1_OUT_FIFO_SHFT_MASK)
 306              		.loc 1 216 0
 307 002a 012B     		cmp	r3, #1
 308 002c 04D0     		beq	.L18
 309 002e 012B     		cmp	r3, #1
 310 0030 06D3     		bcc	.L17
 311 0032 022B     		cmp	r3, #2
 312 0034 08D0     		beq	.L19
 313 0036 0BE0     		b	.L21
 314              	.L18:
 217:.\Generated_Source\PSoC5/ShiftReg_1.c ****         {
 218:.\Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_FULL :
 219:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_FULL;
 315              		.loc 1 219 0
 316 0038 4FF00003 		mov	r3, #0
 317 003c FB73     		strb	r3, [r7, #15]
 220:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 318              		.loc 1 220 0
 319 003e 0AE0     		b	.L15
 320              	.L17:
 221:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 222:.\Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_EMPTY :
 223:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_EMPTY;
 321              		.loc 1 223 0
 322 0040 4FF00203 		mov	r3, #2
 323 0044 FB73     		strb	r3, [r7, #15]
 224:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 324              		.loc 1 224 0
 325 0046 06E0     		b	.L15
 326              	.L19:
 225:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 226:.\Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_NOT_EMPTY :
 227:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_NOT_EMPTY;
 327              		.loc 1 227 0
 328 0048 4FF00103 		mov	r3, #1
 329 004c FB73     		strb	r3, [r7, #15]
 228:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 330              		.loc 1 228 0
 331 004e 02E0     		b	.L15
 332              	.L21:
 229:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 230:.\Generated_Source\PSoC5/ShiftReg_1.c ****             default:
 231:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_FULL;
 333              		.loc 1 231 0
 334 0050 4FF00003 		mov	r3, #0
 335 0054 FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 11


 336              	.L15:
 232:.\Generated_Source\PSoC5/ShiftReg_1.c ****         }
 233:.\Generated_Source\PSoC5/ShiftReg_1.c ****     }
 234:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 235:.\Generated_Source\PSoC5/ShiftReg_1.c ****     return (result);
 337              		.loc 1 235 0
 338 0056 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 236:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 339              		.loc 1 236 0
 340 0058 1846     		mov	r0, r3
 341 005a 07F11407 		add	r7, r7, #20
 342 005e BD46     		mov	sp, r7
 343 0060 80BC     		pop	{r7}
 344 0062 7047     		bx	lr
 345              		.cfi_endproc
 346              	.LFE6:
 347              		.size	ShiftReg_1_GetFIFOStatus, .-ShiftReg_1_GetFIFOStatus
 348              		.section	.text.ShiftReg_1_SetIntMode,"ax",%progbits
 349              		.align	2
 350              		.global	ShiftReg_1_SetIntMode
 351              		.thumb
 352              		.thumb_func
 353              		.type	ShiftReg_1_SetIntMode, %function
 354              	ShiftReg_1_SetIntMode:
 355              	.LFB7:
 237:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 238:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 239:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 240:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_SetIntMode
 241:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 242:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 243:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 244:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Sets the Interrupt Source for the Shift Register interrupt. Multiple
 245:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  sources may be ORed together
 246:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 247:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 248:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  interruptSource: Byte containing the constant for the selected interrupt
 249:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  source/s.
 250:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 251:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 252:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 253:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 254:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 255:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_SetIntMode(uint8 interruptSource) 
 256:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 356              		.loc 1 256 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 8
 359              		@ frame_needed = 1, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 361 0000 80B4     		push	{r7}
 362              	.LCFI17:
 363              		.cfi_def_cfa_offset 4
 364 0002 83B0     		sub	sp, sp, #12
 365              	.LCFI18:
 366              		.cfi_def_cfa_offset 16
 367 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 12


 368              		.cfi_offset 7, -4
 369              	.LCFI19:
 370              		.cfi_def_cfa_register 7
 371 0006 0346     		mov	r3, r0
 372 0008 FB71     		strb	r3, [r7, #7]
 257:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_STATUS_MASK = (ShiftReg_1_SR_STATUS_MASK & ~ShiftReg_1_INTS_EN_MASK) | \
 373              		.loc 1 257 0
 374 000a 46F28453 		movw	r3, #:lower16:1073767812
 375 000e C4F20003 		movt	r3, #:upper16:1073767812
 376 0012 46F28452 		movw	r2, #:lower16:1073767812
 377 0016 C4F20002 		movt	r2, #:upper16:1073767812
 378 001a 1278     		ldrb	r2, [r2, #0]
 379 001c D2B2     		uxtb	r2, r2
 380 001e 1146     		mov	r1, r2
 381 0020 01F0F801 		and	r1, r1, #248
 382 0024 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 383 0026 02F00702 		and	r2, r2, #7
 384 002a 41EA0202 		orr	r2, r1, r2
 385 002e D2B2     		uxtb	r2, r2
 386 0030 1A70     		strb	r2, [r3, #0]
 258:.\Generated_Source\PSoC5/ShiftReg_1.c ****                                       (interruptSource & ShiftReg_1_INTS_EN_MASK);
 259:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 387              		.loc 1 259 0
 388 0032 07F10C07 		add	r7, r7, #12
 389 0036 BD46     		mov	sp, r7
 390 0038 80BC     		pop	{r7}
 391 003a 7047     		bx	lr
 392              		.cfi_endproc
 393              	.LFE7:
 394              		.size	ShiftReg_1_SetIntMode, .-ShiftReg_1_SetIntMode
 395              		.section	.text.ShiftReg_1_GetIntStatus,"ax",%progbits
 396              		.align	2
 397              		.global	ShiftReg_1_GetIntStatus
 398              		.thumb
 399              		.thumb_func
 400              		.type	ShiftReg_1_GetIntStatus, %function
 401              	ShiftReg_1_GetIntStatus:
 402              	.LFB8:
 260:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 261:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 262:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 263:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_GetIntStatus
 264:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 265:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 266:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 267:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Gets the Shift Register Interrupt status.
 268:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 269:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 270:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 271:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 272:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 273:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Byte containing the constant for the selected interrupt source/s.
 274:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 275:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 276:.\Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_GetIntStatus(void) 
 277:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 403              		.loc 1 277 0
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 13


 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 1, uses_anonymous_args = 0
 407              		@ link register save eliminated.
 408 0000 80B4     		push	{r7}
 409              	.LCFI20:
 410              		.cfi_def_cfa_offset 4
 411 0002 00AF     		add	r7, sp, #0
 412              		.cfi_offset 7, -4
 413              	.LCFI21:
 414              		.cfi_def_cfa_register 7
 278:.\Generated_Source\PSoC5/ShiftReg_1.c ****     return(ShiftReg_1_SR_STATUS & ShiftReg_1_INTS_EN_MASK);
 415              		.loc 1 278 0
 416 0004 46F26453 		movw	r3, #:lower16:1073767780
 417 0008 C4F20003 		movt	r3, #:upper16:1073767780
 418 000c 1B78     		ldrb	r3, [r3, #0]
 419 000e DBB2     		uxtb	r3, r3
 420 0010 03F00703 		and	r3, r3, #7
 279:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 421              		.loc 1 279 0
 422 0014 1846     		mov	r0, r3
 423 0016 BD46     		mov	sp, r7
 424 0018 80BC     		pop	{r7}
 425 001a 7047     		bx	lr
 426              		.cfi_endproc
 427              	.LFE8:
 428              		.size	ShiftReg_1_GetIntStatus, .-ShiftReg_1_GetIntStatus
 429              		.section	.text.ShiftReg_1_WriteRegValue,"ax",%progbits
 430              		.align	2
 431              		.global	ShiftReg_1_WriteRegValue
 432              		.thumb
 433              		.thumb_func
 434              		.type	ShiftReg_1_WriteRegValue, %function
 435              	ShiftReg_1_WriteRegValue:
 436              	.LFB9:
 280:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 281:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 282:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_WriteRegValue
 284:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 286:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 287:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Send state directly to shift register
 288:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 289:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  shiftData: containing shift register state.
 291:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 292:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 293:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 294:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 295:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 296:.\Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_WriteRegValue(uint8 shiftData) \
 297:.\Generated_Source\PSoC5/ShiftReg_1.c ****                 
 298:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 437              		.loc 1 298 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 14


 440              		@ frame_needed = 1, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442 0000 80B4     		push	{r7}
 443              	.LCFI22:
 444              		.cfi_def_cfa_offset 4
 445 0002 83B0     		sub	sp, sp, #12
 446              	.LCFI23:
 447              		.cfi_def_cfa_offset 16
 448 0004 00AF     		add	r7, sp, #0
 449              		.cfi_offset 7, -4
 450              	.LCFI24:
 451              		.cfi_def_cfa_register 7
 452 0006 0346     		mov	r3, r0
 453 0008 FB71     		strb	r3, [r7, #7]
 299:.\Generated_Source\PSoC5/ShiftReg_1.c ****     CY_SET_REG8(ShiftReg_1_SHIFT_REG_LSB_PTR, shiftData);
 454              		.loc 1 299 0
 455 000a 46F20453 		movw	r3, #:lower16:1073767684
 456 000e C4F20003 		movt	r3, #:upper16:1073767684
 457 0012 FA79     		ldrb	r2, [r7, #7]
 458 0014 1A70     		strb	r2, [r3, #0]
 300:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 459              		.loc 1 300 0
 460 0016 07F10C07 		add	r7, r7, #12
 461 001a BD46     		mov	sp, r7
 462 001c 80BC     		pop	{r7}
 463 001e 7047     		bx	lr
 464              		.cfi_endproc
 465              	.LFE9:
 466              		.size	ShiftReg_1_WriteRegValue, .-ShiftReg_1_WriteRegValue
 467              		.section	.text.ShiftReg_1_ReadRegValue,"ax",%progbits
 468              		.align	2
 469              		.global	ShiftReg_1_ReadRegValue
 470              		.thumb
 471              		.thumb_func
 472              		.type	ShiftReg_1_ReadRegValue, %function
 473              	ShiftReg_1_ReadRegValue:
 474              	.LFB10:
 301:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 302:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 303:.\Generated_Source\PSoC5/ShiftReg_1.c **** #if (ShiftReg_1_USE_INPUT_FIFO == 1u) /* if input FIFO is used */
 304:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 305:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /*******************************************************************************
 306:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Function Name: ShiftReg_1_WriteData
 307:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ********************************************************************************
 308:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 309:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Summary:
 310:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  Send state to FIFO for later transfer to shift register based on the Load
 311:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  input
 312:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 313:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Parameters:
 314:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  shiftData: containing shift register state.
 315:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 316:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Return:
 317:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  Indicates: successful execution of function
 318:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  when FIFO is empty; and error when
 319:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  FIFO is full.
 320:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 15


 321:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Reentrant:
 322:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  No.
 323:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 324:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *******************************************************************************/
 325:.\Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 ShiftReg_1_WriteData(uint8 shiftData) \
 326:.\Generated_Source\PSoC5/ShiftReg_1.c ****                     
 327:.\Generated_Source\PSoC5/ShiftReg_1.c ****     {
 328:.\Generated_Source\PSoC5/ShiftReg_1.c ****         uint8 result;
 329:.\Generated_Source\PSoC5/ShiftReg_1.c ****     
 330:.\Generated_Source\PSoC5/ShiftReg_1.c ****         result = CYRET_INVALID_STATE;/*default result state*/
 331:.\Generated_Source\PSoC5/ShiftReg_1.c ****     
 332:.\Generated_Source\PSoC5/ShiftReg_1.c ****         /*write data to input FIFO if FIFO is not full*/
 333:.\Generated_Source\PSoC5/ShiftReg_1.c ****         if((ShiftReg_1_GetFIFOStatus(ShiftReg_1_IN_FIFO)) != ShiftReg_1_RET_FIFO_FULL)
 334:.\Generated_Source\PSoC5/ShiftReg_1.c ****         {
 335:.\Generated_Source\PSoC5/ShiftReg_1.c ****             CY_SET_REG8(ShiftReg_1_IN_FIFO_VAL_LSB_PTR, shiftData);
 336:.\Generated_Source\PSoC5/ShiftReg_1.c ****             result = CYRET_SUCCESS; /*return 'success' status*/
 337:.\Generated_Source\PSoC5/ShiftReg_1.c ****         }
 338:.\Generated_Source\PSoC5/ShiftReg_1.c ****         return(result);
 339:.\Generated_Source\PSoC5/ShiftReg_1.c ****     }
 340:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 341:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 342:.\Generated_Source\PSoC5/ShiftReg_1.c **** #endif/*(ShiftReg_1_USE_INPUT_FIFO == 1u)*/
 343:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 344:.\Generated_Source\PSoC5/ShiftReg_1.c **** #if (ShiftReg_1_USE_OUTPUT_FIFO == 1u)/*if output FIFO is used*/
 345:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 346:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /*******************************************************************************
 347:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Function Name: ShiftReg_1_ReadData
 348:.\Generated_Source\PSoC5/ShiftReg_1.c ****     ********************************************************************************
 349:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 350:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Summary:
 351:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  Returns state in FIFO due to Store input.
 352:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 353:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Parameters:
 354:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  None.
 355:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 356:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Return:
 357:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  Shift Register state
 358:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 359:.\Generated_Source\PSoC5/ShiftReg_1.c ****     * Reentrant:
 360:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *  No.
 361:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *
 362:.\Generated_Source\PSoC5/ShiftReg_1.c ****     *******************************************************************************/
 363:.\Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 ShiftReg_1_ReadData(void) \
 364:.\Generated_Source\PSoC5/ShiftReg_1.c ****             
 365:.\Generated_Source\PSoC5/ShiftReg_1.c ****     {
 366:.\Generated_Source\PSoC5/ShiftReg_1.c ****         return(CY_GET_REG8(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR));
 367:.\Generated_Source\PSoC5/ShiftReg_1.c ****     }
 368:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 369:.\Generated_Source\PSoC5/ShiftReg_1.c **** #endif/*(ShiftReg_1_USE_OUTPUT_FIFO == 1u)*/
 370:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 371:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 372:.\Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 373:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_ReadRegValue
 374:.\Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 375:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 376:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 377:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Directly returns current state in shift register, not data in FIFO due
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 16


 378:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  to Store input.
 379:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 380:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 382:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 383:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 384:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Shift Register state
 385:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 386:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  Clears output FIFO.
 387:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 388:.\Generated_Source\PSoC5/ShiftReg_1.c **** * Reentrant:
 389:.\Generated_Source\PSoC5/ShiftReg_1.c **** *  No.
 390:.\Generated_Source\PSoC5/ShiftReg_1.c **** *
 391:.\Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 392:.\Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_ReadRegValue(void) 
 393:.\Generated_Source\PSoC5/ShiftReg_1.c **** {
 475              		.loc 1 393 0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 8
 478              		@ frame_needed = 1, uses_anonymous_args = 0
 479 0000 80B5     		push	{r7, lr}
 480              	.LCFI25:
 481              		.cfi_def_cfa_offset 8
 482 0002 82B0     		sub	sp, sp, #8
 483              	.LCFI26:
 484              		.cfi_def_cfa_offset 16
 485 0004 00AF     		add	r7, sp, #0
 486              		.cfi_offset 14, -4
 487              		.cfi_offset 7, -8
 488              	.LCFI27:
 489              		.cfi_def_cfa_register 7
 394:.\Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 result;
 395:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 396:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /* Clear FIFO before software capture */
 397:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 398:.\Generated_Source\PSoC5/ShiftReg_1.c ****     while(ShiftReg_1_GetFIFOStatus(ShiftReg_1_OUT_FIFO) != ShiftReg_1_RET_FIFO_EMPTY)
 490              		.loc 1 398 0
 491 0006 05E0     		b	.L29
 492              	.L30:
 399:.\Generated_Source\PSoC5/ShiftReg_1.c ****     {
 400:.\Generated_Source\PSoC5/ShiftReg_1.c ****         result = CY_GET_REG8(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR);
 493              		.loc 1 400 0
 494 0008 46F25453 		movw	r3, #:lower16:1073767764
 495 000c C4F20003 		movt	r3, #:upper16:1073767764
 496 0010 1B78     		ldrb	r3, [r3, #0]
 497 0012 FB71     		strb	r3, [r7, #7]
 498              	.L29:
 499              		.loc 1 398 0
 500 0014 4FF00200 		mov	r0, #2
 501 0018 FFF7FEFF 		bl	ShiftReg_1_GetFIFOStatus
 502 001c 0346     		mov	r3, r0
 503 001e 022B     		cmp	r3, #2
 504 0020 F2D1     		bne	.L30
 401:.\Generated_Source\PSoC5/ShiftReg_1.c ****     }
 402:.\Generated_Source\PSoC5/ShiftReg_1.c ****     
 403:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /* Capture A1 to output FIFO */
 404:.\Generated_Source\PSoC5/ShiftReg_1.c ****     result = CY_GET_REG8(ShiftReg_1_SHIFT_REG_VALUE_LSB_PTR);
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 17


 505              		.loc 1 404 0
 506 0022 46F21453 		movw	r3, #:lower16:1073767700
 507 0026 C4F20003 		movt	r3, #:upper16:1073767700
 508 002a 1B78     		ldrb	r3, [r3, #0]
 509 002c FB71     		strb	r3, [r7, #7]
 405:.\Generated_Source\PSoC5/ShiftReg_1.c ****     
 406:.\Generated_Source\PSoC5/ShiftReg_1.c ****     /* Read output FIFO */
 407:.\Generated_Source\PSoC5/ShiftReg_1.c ****     result = CY_GET_REG8(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR);
 510              		.loc 1 407 0
 511 002e 46F25453 		movw	r3, #:lower16:1073767764
 512 0032 C4F20003 		movt	r3, #:upper16:1073767764
 513 0036 1B78     		ldrb	r3, [r3, #0]
 514 0038 FB71     		strb	r3, [r7, #7]
 408:.\Generated_Source\PSoC5/ShiftReg_1.c ****     result = result & ShiftReg_1_SR_MASK;
 515              		.loc 1 408 0
 516 003a FB79     		ldrb	r3, [r7, #7]
 517 003c 03F00303 		and	r3, r3, #3
 518 0040 FB71     		strb	r3, [r7, #7]
 409:.\Generated_Source\PSoC5/ShiftReg_1.c **** 
 410:.\Generated_Source\PSoC5/ShiftReg_1.c ****     return(result);
 519              		.loc 1 410 0
 520 0042 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 411:.\Generated_Source\PSoC5/ShiftReg_1.c **** }
 521              		.loc 1 411 0
 522 0044 1846     		mov	r0, r3
 523 0046 07F10807 		add	r7, r7, #8
 524 004a BD46     		mov	sp, r7
 525 004c 80BD     		pop	{r7, pc}
 526              		.cfi_endproc
 527              	.LFE10:
 528              		.size	ShiftReg_1_ReadRegValue, .-ShiftReg_1_ReadRegValue
 529 004e 00BF     		.text
 530              	.Letext0:
 531              		.section	.debug_loc,"",%progbits
 532              	.Ldebug_loc0:
 533              	.LLST0:
 534 0000 00000000 		.4byte	.LFB0
 535 0004 02000000 		.4byte	.LCFI0
 536 0008 0100     		.2byte	0x1
 537 000a 5D       		.byte	0x5d
 538 000b 02000000 		.4byte	.LCFI0
 539 000f 04000000 		.4byte	.LCFI1
 540 0013 0200     		.2byte	0x2
 541 0015 7D       		.byte	0x7d
 542 0016 08       		.sleb128 8
 543 0017 04000000 		.4byte	.LCFI1
 544 001b 2A000000 		.4byte	.LFE0
 545 001f 0200     		.2byte	0x2
 546 0021 77       		.byte	0x77
 547 0022 08       		.sleb128 8
 548 0023 00000000 		.4byte	0x0
 549 0027 00000000 		.4byte	0x0
 550              	.LLST1:
 551 002b 00000000 		.4byte	.LFB1
 552 002f 02000000 		.4byte	.LCFI2
 553 0033 0100     		.2byte	0x1
 554 0035 5D       		.byte	0x5d
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 18


 555 0036 02000000 		.4byte	.LCFI2
 556 003a 04000000 		.4byte	.LCFI3
 557 003e 0200     		.2byte	0x2
 558 0040 7D       		.byte	0x7d
 559 0041 08       		.sleb128 8
 560 0042 04000000 		.4byte	.LCFI3
 561 0046 26000000 		.4byte	.LFE1
 562 004a 0200     		.2byte	0x2
 563 004c 77       		.byte	0x77
 564 004d 08       		.sleb128 8
 565 004e 00000000 		.4byte	0x0
 566 0052 00000000 		.4byte	0x0
 567              	.LLST2:
 568 0056 00000000 		.4byte	.LFB2
 569 005a 02000000 		.4byte	.LCFI4
 570 005e 0100     		.2byte	0x1
 571 0060 5D       		.byte	0x5d
 572 0061 02000000 		.4byte	.LCFI4
 573 0065 04000000 		.4byte	.LCFI5
 574 0069 0200     		.2byte	0x2
 575 006b 7D       		.byte	0x7d
 576 006c 08       		.sleb128 8
 577 006d 04000000 		.4byte	.LCFI5
 578 0071 0E000000 		.4byte	.LFE2
 579 0075 0200     		.2byte	0x2
 580 0077 77       		.byte	0x77
 581 0078 08       		.sleb128 8
 582 0079 00000000 		.4byte	0x0
 583 007d 00000000 		.4byte	0x0
 584              	.LLST3:
 585 0081 00000000 		.4byte	.LFB3
 586 0085 02000000 		.4byte	.LCFI6
 587 0089 0100     		.2byte	0x1
 588 008b 5D       		.byte	0x5d
 589 008c 02000000 		.4byte	.LCFI6
 590 0090 04000000 		.4byte	.LCFI7
 591 0094 0200     		.2byte	0x2
 592 0096 7D       		.byte	0x7d
 593 0097 08       		.sleb128 8
 594 0098 04000000 		.4byte	.LCFI7
 595 009c 24000000 		.4byte	.LFE3
 596 00a0 0200     		.2byte	0x2
 597 00a2 77       		.byte	0x77
 598 00a3 08       		.sleb128 8
 599 00a4 00000000 		.4byte	0x0
 600 00a8 00000000 		.4byte	0x0
 601              	.LLST4:
 602 00ac 00000000 		.4byte	.LFB4
 603 00b0 02000000 		.4byte	.LCFI8
 604 00b4 0100     		.2byte	0x1
 605 00b6 5D       		.byte	0x5d
 606 00b7 02000000 		.4byte	.LCFI8
 607 00bb 04000000 		.4byte	.LCFI9
 608 00bf 0200     		.2byte	0x2
 609 00c1 7D       		.byte	0x7d
 610 00c2 08       		.sleb128 8
 611 00c3 04000000 		.4byte	.LCFI9
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 19


 612 00c7 06000000 		.4byte	.LCFI10
 613 00cb 0200     		.2byte	0x2
 614 00cd 7D       		.byte	0x7d
 615 00ce 10       		.sleb128 16
 616 00cf 06000000 		.4byte	.LCFI10
 617 00d3 3A000000 		.4byte	.LFE4
 618 00d7 0200     		.2byte	0x2
 619 00d9 77       		.byte	0x77
 620 00da 10       		.sleb128 16
 621 00db 00000000 		.4byte	0x0
 622 00df 00000000 		.4byte	0x0
 623              	.LLST5:
 624 00e3 00000000 		.4byte	.LFB5
 625 00e7 02000000 		.4byte	.LCFI11
 626 00eb 0100     		.2byte	0x1
 627 00ed 5D       		.byte	0x5d
 628 00ee 02000000 		.4byte	.LCFI11
 629 00f2 04000000 		.4byte	.LCFI12
 630 00f6 0200     		.2byte	0x2
 631 00f8 7D       		.byte	0x7d
 632 00f9 08       		.sleb128 8
 633 00fa 04000000 		.4byte	.LCFI12
 634 00fe 06000000 		.4byte	.LCFI13
 635 0102 0200     		.2byte	0x2
 636 0104 7D       		.byte	0x7d
 637 0105 10       		.sleb128 16
 638 0106 06000000 		.4byte	.LCFI13
 639 010a 38000000 		.4byte	.LFE5
 640 010e 0200     		.2byte	0x2
 641 0110 77       		.byte	0x77
 642 0111 10       		.sleb128 16
 643 0112 00000000 		.4byte	0x0
 644 0116 00000000 		.4byte	0x0
 645              	.LLST6:
 646 011a 00000000 		.4byte	.LFB6
 647 011e 02000000 		.4byte	.LCFI14
 648 0122 0100     		.2byte	0x1
 649 0124 5D       		.byte	0x5d
 650 0125 02000000 		.4byte	.LCFI14
 651 0129 04000000 		.4byte	.LCFI15
 652 012d 0200     		.2byte	0x2
 653 012f 7D       		.byte	0x7d
 654 0130 04       		.sleb128 4
 655 0131 04000000 		.4byte	.LCFI15
 656 0135 06000000 		.4byte	.LCFI16
 657 0139 0200     		.2byte	0x2
 658 013b 7D       		.byte	0x7d
 659 013c 18       		.sleb128 24
 660 013d 06000000 		.4byte	.LCFI16
 661 0141 64000000 		.4byte	.LFE6
 662 0145 0200     		.2byte	0x2
 663 0147 77       		.byte	0x77
 664 0148 18       		.sleb128 24
 665 0149 00000000 		.4byte	0x0
 666 014d 00000000 		.4byte	0x0
 667              	.LLST7:
 668 0151 00000000 		.4byte	.LFB7
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 20


 669 0155 02000000 		.4byte	.LCFI17
 670 0159 0100     		.2byte	0x1
 671 015b 5D       		.byte	0x5d
 672 015c 02000000 		.4byte	.LCFI17
 673 0160 04000000 		.4byte	.LCFI18
 674 0164 0200     		.2byte	0x2
 675 0166 7D       		.byte	0x7d
 676 0167 04       		.sleb128 4
 677 0168 04000000 		.4byte	.LCFI18
 678 016c 06000000 		.4byte	.LCFI19
 679 0170 0200     		.2byte	0x2
 680 0172 7D       		.byte	0x7d
 681 0173 10       		.sleb128 16
 682 0174 06000000 		.4byte	.LCFI19
 683 0178 3C000000 		.4byte	.LFE7
 684 017c 0200     		.2byte	0x2
 685 017e 77       		.byte	0x77
 686 017f 10       		.sleb128 16
 687 0180 00000000 		.4byte	0x0
 688 0184 00000000 		.4byte	0x0
 689              	.LLST8:
 690 0188 00000000 		.4byte	.LFB8
 691 018c 02000000 		.4byte	.LCFI20
 692 0190 0100     		.2byte	0x1
 693 0192 5D       		.byte	0x5d
 694 0193 02000000 		.4byte	.LCFI20
 695 0197 04000000 		.4byte	.LCFI21
 696 019b 0200     		.2byte	0x2
 697 019d 7D       		.byte	0x7d
 698 019e 04       		.sleb128 4
 699 019f 04000000 		.4byte	.LCFI21
 700 01a3 1C000000 		.4byte	.LFE8
 701 01a7 0200     		.2byte	0x2
 702 01a9 77       		.byte	0x77
 703 01aa 04       		.sleb128 4
 704 01ab 00000000 		.4byte	0x0
 705 01af 00000000 		.4byte	0x0
 706              	.LLST9:
 707 01b3 00000000 		.4byte	.LFB9
 708 01b7 02000000 		.4byte	.LCFI22
 709 01bb 0100     		.2byte	0x1
 710 01bd 5D       		.byte	0x5d
 711 01be 02000000 		.4byte	.LCFI22
 712 01c2 04000000 		.4byte	.LCFI23
 713 01c6 0200     		.2byte	0x2
 714 01c8 7D       		.byte	0x7d
 715 01c9 04       		.sleb128 4
 716 01ca 04000000 		.4byte	.LCFI23
 717 01ce 06000000 		.4byte	.LCFI24
 718 01d2 0200     		.2byte	0x2
 719 01d4 7D       		.byte	0x7d
 720 01d5 10       		.sleb128 16
 721 01d6 06000000 		.4byte	.LCFI24
 722 01da 20000000 		.4byte	.LFE9
 723 01de 0200     		.2byte	0x2
 724 01e0 77       		.byte	0x77
 725 01e1 10       		.sleb128 16
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 21


 726 01e2 00000000 		.4byte	0x0
 727 01e6 00000000 		.4byte	0x0
 728              	.LLST10:
 729 01ea 00000000 		.4byte	.LFB10
 730 01ee 02000000 		.4byte	.LCFI25
 731 01f2 0100     		.2byte	0x1
 732 01f4 5D       		.byte	0x5d
 733 01f5 02000000 		.4byte	.LCFI25
 734 01f9 04000000 		.4byte	.LCFI26
 735 01fd 0200     		.2byte	0x2
 736 01ff 7D       		.byte	0x7d
 737 0200 08       		.sleb128 8
 738 0201 04000000 		.4byte	.LCFI26
 739 0205 06000000 		.4byte	.LCFI27
 740 0209 0200     		.2byte	0x2
 741 020b 7D       		.byte	0x7d
 742 020c 10       		.sleb128 16
 743 020d 06000000 		.4byte	.LCFI27
 744 0211 4E000000 		.4byte	.LFE10
 745 0215 0200     		.2byte	0x2
 746 0217 77       		.byte	0x77
 747 0218 10       		.sleb128 16
 748 0219 00000000 		.4byte	0x0
 749 021d 00000000 		.4byte	0x0
 750              		.file 2 ".\\Generated_Source\\PSoC5\\/cytypes.h"
 751              		.section	.debug_info
 752 0000 0B020000 		.4byte	0x20b
 753 0004 0200     		.2byte	0x2
 754 0006 00000000 		.4byte	.Ldebug_abbrev0
 755 000a 04       		.byte	0x4
 756 000b 01       		.uleb128 0x1
 757 000c 6D010000 		.4byte	.LASF25
 758 0010 01       		.byte	0x1
 759 0011 29010000 		.4byte	.LASF26
 760 0015 F1010000 		.4byte	.LASF27
 761 0019 00000000 		.4byte	0x0
 762 001d 00000000 		.4byte	0x0
 763 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 764 0025 00000000 		.4byte	.Ldebug_line0
 765 0029 02       		.uleb128 0x2
 766 002a 01       		.byte	0x1
 767 002b 06       		.byte	0x6
 768 002c CC010000 		.4byte	.LASF0
 769 0030 02       		.uleb128 0x2
 770 0031 01       		.byte	0x1
 771 0032 08       		.byte	0x8
 772 0033 70000000 		.4byte	.LASF1
 773 0037 02       		.uleb128 0x2
 774 0038 02       		.byte	0x2
 775 0039 05       		.byte	0x5
 776 003a 7E010000 		.4byte	.LASF2
 777 003e 02       		.uleb128 0x2
 778 003f 02       		.byte	0x2
 779 0040 07       		.byte	0x7
 780 0041 44000000 		.4byte	.LASF3
 781 0045 02       		.uleb128 0x2
 782 0046 04       		.byte	0x4
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 22


 783 0047 05       		.byte	0x5
 784 0048 B3010000 		.4byte	.LASF4
 785 004c 02       		.uleb128 0x2
 786 004d 04       		.byte	0x4
 787 004e 07       		.byte	0x7
 788 004f E0000000 		.4byte	.LASF5
 789 0053 02       		.uleb128 0x2
 790 0054 08       		.byte	0x8
 791 0055 05       		.byte	0x5
 792 0056 00000000 		.4byte	.LASF6
 793 005a 02       		.uleb128 0x2
 794 005b 08       		.byte	0x8
 795 005c 07       		.byte	0x7
 796 005d 4F010000 		.4byte	.LASF7
 797 0061 03       		.uleb128 0x3
 798 0062 04       		.byte	0x4
 799 0063 05       		.byte	0x5
 800 0064 696E7400 		.ascii	"int\000"
 801 0068 02       		.uleb128 0x2
 802 0069 04       		.byte	0x4
 803 006a 07       		.byte	0x7
 804 006b 1C010000 		.4byte	.LASF8
 805 006f 02       		.uleb128 0x2
 806 0070 01       		.byte	0x1
 807 0071 08       		.byte	0x8
 808 0072 79010000 		.4byte	.LASF9
 809 0076 04       		.uleb128 0x4
 810 0077 A3000000 		.4byte	.LASF28
 811 007b 02       		.byte	0x2
 812 007c 60       		.byte	0x60
 813 007d 30000000 		.4byte	0x30
 814 0081 05       		.uleb128 0x5
 815 0082 04       		.byte	0x4
 816 0083 07       		.byte	0x7
 817 0084 06       		.uleb128 0x6
 818 0085 01       		.byte	0x1
 819 0086 33000000 		.4byte	.LASF10
 820 008a 01       		.byte	0x1
 821 008b 2E       		.byte	0x2e
 822 008c 01       		.byte	0x1
 823 008d 00000000 		.4byte	.LFB0
 824 0091 2A000000 		.4byte	.LFE0
 825 0095 00000000 		.4byte	.LLST0
 826 0099 06       		.uleb128 0x6
 827 009a 01       		.byte	0x1
 828 009b 0E000000 		.4byte	.LASF11
 829 009f 01       		.byte	0x1
 830 00a0 49       		.byte	0x49
 831 00a1 01       		.byte	0x1
 832 00a2 00000000 		.4byte	.LFB1
 833 00a6 26000000 		.4byte	.LFE1
 834 00aa 2B000000 		.4byte	.LLST1
 835 00ae 06       		.uleb128 0x6
 836 00af 01       		.byte	0x1
 837 00b0 0C010000 		.4byte	.LASF12
 838 00b4 01       		.byte	0x1
 839 00b5 61       		.byte	0x61
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 23


 840 00b6 01       		.byte	0x1
 841 00b7 00000000 		.4byte	.LFB2
 842 00bb 0E000000 		.4byte	.LFE2
 843 00bf 56000000 		.4byte	.LLST2
 844 00c3 06       		.uleb128 0x6
 845 00c4 01       		.byte	0x1
 846 00c5 BC010000 		.4byte	.LASF13
 847 00c9 01       		.byte	0x1
 848 00ca 75       		.byte	0x75
 849 00cb 01       		.byte	0x1
 850 00cc 00000000 		.4byte	.LFB3
 851 00d0 24000000 		.4byte	.LFE3
 852 00d4 81000000 		.4byte	.LLST3
 853 00d8 07       		.uleb128 0x7
 854 00d9 01       		.byte	0x1
 855 00da 88010000 		.4byte	.LASF14
 856 00de 01       		.byte	0x1
 857 00df 8B       		.byte	0x8b
 858 00e0 01       		.byte	0x1
 859 00e1 00000000 		.4byte	.LFB4
 860 00e5 3A000000 		.4byte	.LFE4
 861 00e9 AC000000 		.4byte	.LLST4
 862 00ed 00010000 		.4byte	0x100
 863 00f1 08       		.uleb128 0x8
 864 00f2 7E000000 		.4byte	.LASF16
 865 00f6 01       		.byte	0x1
 866 00f7 8D       		.byte	0x8d
 867 00f8 76000000 		.4byte	0x76
 868 00fc 02       		.byte	0x2
 869 00fd 91       		.byte	0x91
 870 00fe 77       		.sleb128 -9
 871 00ff 00       		.byte	0x0
 872 0100 07       		.uleb128 0x7
 873 0101 01       		.byte	0x1
 874 0102 9D010000 		.4byte	.LASF15
 875 0106 01       		.byte	0x1
 876 0107 A1       		.byte	0xa1
 877 0108 01       		.byte	0x1
 878 0109 00000000 		.4byte	.LFB5
 879 010d 38000000 		.4byte	.LFE5
 880 0111 E3000000 		.4byte	.LLST5
 881 0115 28010000 		.4byte	0x128
 882 0119 08       		.uleb128 0x8
 883 011a 7E000000 		.4byte	.LASF16
 884 011e 01       		.byte	0x1
 885 011f A3       		.byte	0xa3
 886 0120 76000000 		.4byte	0x76
 887 0124 02       		.byte	0x2
 888 0125 91       		.byte	0x91
 889 0126 77       		.sleb128 -9
 890 0127 00       		.byte	0x0
 891 0128 09       		.uleb128 0x9
 892 0129 01       		.byte	0x1
 893 012a 57000000 		.4byte	.LASF23
 894 012e 01       		.byte	0x1
 895 012f B7       		.byte	0xb7
 896 0130 01       		.byte	0x1
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 24


 897 0131 76000000 		.4byte	0x76
 898 0135 00000000 		.4byte	.LFB6
 899 0139 64000000 		.4byte	.LFE6
 900 013d 1A010000 		.4byte	.LLST6
 901 0141 62010000 		.4byte	0x162
 902 0145 0A       		.uleb128 0xa
 903 0146 C1000000 		.4byte	.LASF19
 904 014a 01       		.byte	0x1
 905 014b B7       		.byte	0xb7
 906 014c 76000000 		.4byte	0x76
 907 0150 02       		.byte	0x2
 908 0151 91       		.byte	0x91
 909 0152 6F       		.sleb128 -17
 910 0153 08       		.uleb128 0x8
 911 0154 66010000 		.4byte	.LASF17
 912 0158 01       		.byte	0x1
 913 0159 B9       		.byte	0xb9
 914 015a 76000000 		.4byte	0x76
 915 015e 02       		.byte	0x2
 916 015f 91       		.byte	0x91
 917 0160 77       		.sleb128 -9
 918 0161 00       		.byte	0x0
 919 0162 07       		.uleb128 0x7
 920 0163 01       		.byte	0x1
 921 0164 8D000000 		.4byte	.LASF18
 922 0168 01       		.byte	0x1
 923 0169 FF       		.byte	0xff
 924 016a 01       		.byte	0x1
 925 016b 00000000 		.4byte	.LFB7
 926 016f 3C000000 		.4byte	.LFE7
 927 0173 51010000 		.4byte	.LLST7
 928 0177 8A010000 		.4byte	0x18a
 929 017b 0A       		.uleb128 0xa
 930 017c F2000000 		.4byte	.LASF20
 931 0180 01       		.byte	0x1
 932 0181 FF       		.byte	0xff
 933 0182 76000000 		.4byte	0x76
 934 0186 02       		.byte	0x2
 935 0187 91       		.byte	0x91
 936 0188 77       		.sleb128 -9
 937 0189 00       		.byte	0x0
 938 018a 0B       		.uleb128 0xb
 939 018b 01       		.byte	0x1
 940 018c A9000000 		.4byte	.LASF29
 941 0190 01       		.byte	0x1
 942 0191 1401     		.2byte	0x114
 943 0193 01       		.byte	0x1
 944 0194 76000000 		.4byte	0x76
 945 0198 00000000 		.4byte	.LFB8
 946 019c 1C000000 		.4byte	.LFE8
 947 01a0 88010000 		.4byte	.LLST8
 948 01a4 0C       		.uleb128 0xc
 949 01a5 01       		.byte	0x1
 950 01a6 D8010000 		.4byte	.LASF21
 951 01aa 01       		.byte	0x1
 952 01ab 2801     		.2byte	0x128
 953 01ad 01       		.byte	0x1
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 25


 954 01ae 00000000 		.4byte	.LFB9
 955 01b2 20000000 		.4byte	.LFE9
 956 01b6 B3010000 		.4byte	.LLST9
 957 01ba CE010000 		.4byte	0x1ce
 958 01be 0D       		.uleb128 0xd
 959 01bf 02010000 		.4byte	.LASF22
 960 01c3 01       		.byte	0x1
 961 01c4 2801     		.2byte	0x128
 962 01c6 76000000 		.4byte	0x76
 963 01ca 02       		.byte	0x2
 964 01cb 91       		.byte	0x91
 965 01cc 77       		.sleb128 -9
 966 01cd 00       		.byte	0x0
 967 01ce 0E       		.uleb128 0xe
 968 01cf 01       		.byte	0x1
 969 01d0 C8000000 		.4byte	.LASF24
 970 01d4 01       		.byte	0x1
 971 01d5 8801     		.2byte	0x188
 972 01d7 01       		.byte	0x1
 973 01d8 76000000 		.4byte	0x76
 974 01dc 00000000 		.4byte	.LFB10
 975 01e0 4E000000 		.4byte	.LFE10
 976 01e4 EA010000 		.4byte	.LLST10
 977 01e8 FC010000 		.4byte	0x1fc
 978 01ec 0F       		.uleb128 0xf
 979 01ed 66010000 		.4byte	.LASF17
 980 01f1 01       		.byte	0x1
 981 01f2 8A01     		.2byte	0x18a
 982 01f4 76000000 		.4byte	0x76
 983 01f8 02       		.byte	0x2
 984 01f9 91       		.byte	0x91
 985 01fa 77       		.sleb128 -9
 986 01fb 00       		.byte	0x0
 987 01fc 10       		.uleb128 0x10
 988 01fd 20000000 		.4byte	.LASF30
 989 0201 01       		.byte	0x1
 990 0202 16       		.byte	0x16
 991 0203 76000000 		.4byte	0x76
 992 0207 01       		.byte	0x1
 993 0208 05       		.byte	0x5
 994 0209 03       		.byte	0x3
 995 020a 00000000 		.4byte	ShiftReg_1_initVar
 996 020e 00       		.byte	0x0
 997              		.section	.debug_abbrev
 998 0000 01       		.uleb128 0x1
 999 0001 11       		.uleb128 0x11
 1000 0002 01       		.byte	0x1
 1001 0003 25       		.uleb128 0x25
 1002 0004 0E       		.uleb128 0xe
 1003 0005 13       		.uleb128 0x13
 1004 0006 0B       		.uleb128 0xb
 1005 0007 03       		.uleb128 0x3
 1006 0008 0E       		.uleb128 0xe
 1007 0009 1B       		.uleb128 0x1b
 1008 000a 0E       		.uleb128 0xe
 1009 000b 11       		.uleb128 0x11
 1010 000c 01       		.uleb128 0x1
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 26


 1011 000d 52       		.uleb128 0x52
 1012 000e 01       		.uleb128 0x1
 1013 000f 55       		.uleb128 0x55
 1014 0010 06       		.uleb128 0x6
 1015 0011 10       		.uleb128 0x10
 1016 0012 06       		.uleb128 0x6
 1017 0013 00       		.byte	0x0
 1018 0014 00       		.byte	0x0
 1019 0015 02       		.uleb128 0x2
 1020 0016 24       		.uleb128 0x24
 1021 0017 00       		.byte	0x0
 1022 0018 0B       		.uleb128 0xb
 1023 0019 0B       		.uleb128 0xb
 1024 001a 3E       		.uleb128 0x3e
 1025 001b 0B       		.uleb128 0xb
 1026 001c 03       		.uleb128 0x3
 1027 001d 0E       		.uleb128 0xe
 1028 001e 00       		.byte	0x0
 1029 001f 00       		.byte	0x0
 1030 0020 03       		.uleb128 0x3
 1031 0021 24       		.uleb128 0x24
 1032 0022 00       		.byte	0x0
 1033 0023 0B       		.uleb128 0xb
 1034 0024 0B       		.uleb128 0xb
 1035 0025 3E       		.uleb128 0x3e
 1036 0026 0B       		.uleb128 0xb
 1037 0027 03       		.uleb128 0x3
 1038 0028 08       		.uleb128 0x8
 1039 0029 00       		.byte	0x0
 1040 002a 00       		.byte	0x0
 1041 002b 04       		.uleb128 0x4
 1042 002c 16       		.uleb128 0x16
 1043 002d 00       		.byte	0x0
 1044 002e 03       		.uleb128 0x3
 1045 002f 0E       		.uleb128 0xe
 1046 0030 3A       		.uleb128 0x3a
 1047 0031 0B       		.uleb128 0xb
 1048 0032 3B       		.uleb128 0x3b
 1049 0033 0B       		.uleb128 0xb
 1050 0034 49       		.uleb128 0x49
 1051 0035 13       		.uleb128 0x13
 1052 0036 00       		.byte	0x0
 1053 0037 00       		.byte	0x0
 1054 0038 05       		.uleb128 0x5
 1055 0039 24       		.uleb128 0x24
 1056 003a 00       		.byte	0x0
 1057 003b 0B       		.uleb128 0xb
 1058 003c 0B       		.uleb128 0xb
 1059 003d 3E       		.uleb128 0x3e
 1060 003e 0B       		.uleb128 0xb
 1061 003f 00       		.byte	0x0
 1062 0040 00       		.byte	0x0
 1063 0041 06       		.uleb128 0x6
 1064 0042 2E       		.uleb128 0x2e
 1065 0043 00       		.byte	0x0
 1066 0044 3F       		.uleb128 0x3f
 1067 0045 0C       		.uleb128 0xc
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 27


 1068 0046 03       		.uleb128 0x3
 1069 0047 0E       		.uleb128 0xe
 1070 0048 3A       		.uleb128 0x3a
 1071 0049 0B       		.uleb128 0xb
 1072 004a 3B       		.uleb128 0x3b
 1073 004b 0B       		.uleb128 0xb
 1074 004c 27       		.uleb128 0x27
 1075 004d 0C       		.uleb128 0xc
 1076 004e 11       		.uleb128 0x11
 1077 004f 01       		.uleb128 0x1
 1078 0050 12       		.uleb128 0x12
 1079 0051 01       		.uleb128 0x1
 1080 0052 40       		.uleb128 0x40
 1081 0053 06       		.uleb128 0x6
 1082 0054 00       		.byte	0x0
 1083 0055 00       		.byte	0x0
 1084 0056 07       		.uleb128 0x7
 1085 0057 2E       		.uleb128 0x2e
 1086 0058 01       		.byte	0x1
 1087 0059 3F       		.uleb128 0x3f
 1088 005a 0C       		.uleb128 0xc
 1089 005b 03       		.uleb128 0x3
 1090 005c 0E       		.uleb128 0xe
 1091 005d 3A       		.uleb128 0x3a
 1092 005e 0B       		.uleb128 0xb
 1093 005f 3B       		.uleb128 0x3b
 1094 0060 0B       		.uleb128 0xb
 1095 0061 27       		.uleb128 0x27
 1096 0062 0C       		.uleb128 0xc
 1097 0063 11       		.uleb128 0x11
 1098 0064 01       		.uleb128 0x1
 1099 0065 12       		.uleb128 0x12
 1100 0066 01       		.uleb128 0x1
 1101 0067 40       		.uleb128 0x40
 1102 0068 06       		.uleb128 0x6
 1103 0069 01       		.uleb128 0x1
 1104 006a 13       		.uleb128 0x13
 1105 006b 00       		.byte	0x0
 1106 006c 00       		.byte	0x0
 1107 006d 08       		.uleb128 0x8
 1108 006e 34       		.uleb128 0x34
 1109 006f 00       		.byte	0x0
 1110 0070 03       		.uleb128 0x3
 1111 0071 0E       		.uleb128 0xe
 1112 0072 3A       		.uleb128 0x3a
 1113 0073 0B       		.uleb128 0xb
 1114 0074 3B       		.uleb128 0x3b
 1115 0075 0B       		.uleb128 0xb
 1116 0076 49       		.uleb128 0x49
 1117 0077 13       		.uleb128 0x13
 1118 0078 02       		.uleb128 0x2
 1119 0079 0A       		.uleb128 0xa
 1120 007a 00       		.byte	0x0
 1121 007b 00       		.byte	0x0
 1122 007c 09       		.uleb128 0x9
 1123 007d 2E       		.uleb128 0x2e
 1124 007e 01       		.byte	0x1
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 28


 1125 007f 3F       		.uleb128 0x3f
 1126 0080 0C       		.uleb128 0xc
 1127 0081 03       		.uleb128 0x3
 1128 0082 0E       		.uleb128 0xe
 1129 0083 3A       		.uleb128 0x3a
 1130 0084 0B       		.uleb128 0xb
 1131 0085 3B       		.uleb128 0x3b
 1132 0086 0B       		.uleb128 0xb
 1133 0087 27       		.uleb128 0x27
 1134 0088 0C       		.uleb128 0xc
 1135 0089 49       		.uleb128 0x49
 1136 008a 13       		.uleb128 0x13
 1137 008b 11       		.uleb128 0x11
 1138 008c 01       		.uleb128 0x1
 1139 008d 12       		.uleb128 0x12
 1140 008e 01       		.uleb128 0x1
 1141 008f 40       		.uleb128 0x40
 1142 0090 06       		.uleb128 0x6
 1143 0091 01       		.uleb128 0x1
 1144 0092 13       		.uleb128 0x13
 1145 0093 00       		.byte	0x0
 1146 0094 00       		.byte	0x0
 1147 0095 0A       		.uleb128 0xa
 1148 0096 05       		.uleb128 0x5
 1149 0097 00       		.byte	0x0
 1150 0098 03       		.uleb128 0x3
 1151 0099 0E       		.uleb128 0xe
 1152 009a 3A       		.uleb128 0x3a
 1153 009b 0B       		.uleb128 0xb
 1154 009c 3B       		.uleb128 0x3b
 1155 009d 0B       		.uleb128 0xb
 1156 009e 49       		.uleb128 0x49
 1157 009f 13       		.uleb128 0x13
 1158 00a0 02       		.uleb128 0x2
 1159 00a1 0A       		.uleb128 0xa
 1160 00a2 00       		.byte	0x0
 1161 00a3 00       		.byte	0x0
 1162 00a4 0B       		.uleb128 0xb
 1163 00a5 2E       		.uleb128 0x2e
 1164 00a6 00       		.byte	0x0
 1165 00a7 3F       		.uleb128 0x3f
 1166 00a8 0C       		.uleb128 0xc
 1167 00a9 03       		.uleb128 0x3
 1168 00aa 0E       		.uleb128 0xe
 1169 00ab 3A       		.uleb128 0x3a
 1170 00ac 0B       		.uleb128 0xb
 1171 00ad 3B       		.uleb128 0x3b
 1172 00ae 05       		.uleb128 0x5
 1173 00af 27       		.uleb128 0x27
 1174 00b0 0C       		.uleb128 0xc
 1175 00b1 49       		.uleb128 0x49
 1176 00b2 13       		.uleb128 0x13
 1177 00b3 11       		.uleb128 0x11
 1178 00b4 01       		.uleb128 0x1
 1179 00b5 12       		.uleb128 0x12
 1180 00b6 01       		.uleb128 0x1
 1181 00b7 40       		.uleb128 0x40
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 29


 1182 00b8 06       		.uleb128 0x6
 1183 00b9 00       		.byte	0x0
 1184 00ba 00       		.byte	0x0
 1185 00bb 0C       		.uleb128 0xc
 1186 00bc 2E       		.uleb128 0x2e
 1187 00bd 01       		.byte	0x1
 1188 00be 3F       		.uleb128 0x3f
 1189 00bf 0C       		.uleb128 0xc
 1190 00c0 03       		.uleb128 0x3
 1191 00c1 0E       		.uleb128 0xe
 1192 00c2 3A       		.uleb128 0x3a
 1193 00c3 0B       		.uleb128 0xb
 1194 00c4 3B       		.uleb128 0x3b
 1195 00c5 05       		.uleb128 0x5
 1196 00c6 27       		.uleb128 0x27
 1197 00c7 0C       		.uleb128 0xc
 1198 00c8 11       		.uleb128 0x11
 1199 00c9 01       		.uleb128 0x1
 1200 00ca 12       		.uleb128 0x12
 1201 00cb 01       		.uleb128 0x1
 1202 00cc 40       		.uleb128 0x40
 1203 00cd 06       		.uleb128 0x6
 1204 00ce 01       		.uleb128 0x1
 1205 00cf 13       		.uleb128 0x13
 1206 00d0 00       		.byte	0x0
 1207 00d1 00       		.byte	0x0
 1208 00d2 0D       		.uleb128 0xd
 1209 00d3 05       		.uleb128 0x5
 1210 00d4 00       		.byte	0x0
 1211 00d5 03       		.uleb128 0x3
 1212 00d6 0E       		.uleb128 0xe
 1213 00d7 3A       		.uleb128 0x3a
 1214 00d8 0B       		.uleb128 0xb
 1215 00d9 3B       		.uleb128 0x3b
 1216 00da 05       		.uleb128 0x5
 1217 00db 49       		.uleb128 0x49
 1218 00dc 13       		.uleb128 0x13
 1219 00dd 02       		.uleb128 0x2
 1220 00de 0A       		.uleb128 0xa
 1221 00df 00       		.byte	0x0
 1222 00e0 00       		.byte	0x0
 1223 00e1 0E       		.uleb128 0xe
 1224 00e2 2E       		.uleb128 0x2e
 1225 00e3 01       		.byte	0x1
 1226 00e4 3F       		.uleb128 0x3f
 1227 00e5 0C       		.uleb128 0xc
 1228 00e6 03       		.uleb128 0x3
 1229 00e7 0E       		.uleb128 0xe
 1230 00e8 3A       		.uleb128 0x3a
 1231 00e9 0B       		.uleb128 0xb
 1232 00ea 3B       		.uleb128 0x3b
 1233 00eb 05       		.uleb128 0x5
 1234 00ec 27       		.uleb128 0x27
 1235 00ed 0C       		.uleb128 0xc
 1236 00ee 49       		.uleb128 0x49
 1237 00ef 13       		.uleb128 0x13
 1238 00f0 11       		.uleb128 0x11
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 30


 1239 00f1 01       		.uleb128 0x1
 1240 00f2 12       		.uleb128 0x12
 1241 00f3 01       		.uleb128 0x1
 1242 00f4 40       		.uleb128 0x40
 1243 00f5 06       		.uleb128 0x6
 1244 00f6 01       		.uleb128 0x1
 1245 00f7 13       		.uleb128 0x13
 1246 00f8 00       		.byte	0x0
 1247 00f9 00       		.byte	0x0
 1248 00fa 0F       		.uleb128 0xf
 1249 00fb 34       		.uleb128 0x34
 1250 00fc 00       		.byte	0x0
 1251 00fd 03       		.uleb128 0x3
 1252 00fe 0E       		.uleb128 0xe
 1253 00ff 3A       		.uleb128 0x3a
 1254 0100 0B       		.uleb128 0xb
 1255 0101 3B       		.uleb128 0x3b
 1256 0102 05       		.uleb128 0x5
 1257 0103 49       		.uleb128 0x49
 1258 0104 13       		.uleb128 0x13
 1259 0105 02       		.uleb128 0x2
 1260 0106 0A       		.uleb128 0xa
 1261 0107 00       		.byte	0x0
 1262 0108 00       		.byte	0x0
 1263 0109 10       		.uleb128 0x10
 1264 010a 34       		.uleb128 0x34
 1265 010b 00       		.byte	0x0
 1266 010c 03       		.uleb128 0x3
 1267 010d 0E       		.uleb128 0xe
 1268 010e 3A       		.uleb128 0x3a
 1269 010f 0B       		.uleb128 0xb
 1270 0110 3B       		.uleb128 0x3b
 1271 0111 0B       		.uleb128 0xb
 1272 0112 49       		.uleb128 0x49
 1273 0113 13       		.uleb128 0x13
 1274 0114 3F       		.uleb128 0x3f
 1275 0115 0C       		.uleb128 0xc
 1276 0116 02       		.uleb128 0x2
 1277 0117 0A       		.uleb128 0xa
 1278 0118 00       		.byte	0x0
 1279 0119 00       		.byte	0x0
 1280 011a 00       		.byte	0x0
 1281              		.section	.debug_pubnames,"",%progbits
 1282 0000 37010000 		.4byte	0x137
 1283 0004 0200     		.2byte	0x2
 1284 0006 00000000 		.4byte	.Ldebug_info0
 1285 000a 0F020000 		.4byte	0x20f
 1286 000e 84000000 		.4byte	0x84
 1287 0012 53686966 		.ascii	"ShiftReg_1_Start\000"
 1287      74526567 
 1287      5F315F53 
 1287      74617274 
 1287      00
 1288 0023 99000000 		.4byte	0x99
 1289 0027 53686966 		.ascii	"ShiftReg_1_Enable\000"
 1289      74526567 
 1289      5F315F45 
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 31


 1289      6E61626C 
 1289      6500
 1290 0039 AE000000 		.4byte	0xae
 1291 003d 53686966 		.ascii	"ShiftReg_1_Init\000"
 1291      74526567 
 1291      5F315F49 
 1291      6E697400 
 1292 004d C3000000 		.4byte	0xc3
 1293 0051 53686966 		.ascii	"ShiftReg_1_Stop\000"
 1293      74526567 
 1293      5F315F53 
 1293      746F7000 
 1294 0061 D8000000 		.4byte	0xd8
 1295 0065 53686966 		.ascii	"ShiftReg_1_EnableInt\000"
 1295      74526567 
 1295      5F315F45 
 1295      6E61626C 
 1295      65496E74 
 1296 007a 00010000 		.4byte	0x100
 1297 007e 53686966 		.ascii	"ShiftReg_1_DisableInt\000"
 1297      74526567 
 1297      5F315F44 
 1297      69736162 
 1297      6C65496E 
 1298 0094 28010000 		.4byte	0x128
 1299 0098 53686966 		.ascii	"ShiftReg_1_GetFIFOStatus\000"
 1299      74526567 
 1299      5F315F47 
 1299      65744649 
 1299      464F5374 
 1300 00b1 62010000 		.4byte	0x162
 1301 00b5 53686966 		.ascii	"ShiftReg_1_SetIntMode\000"
 1301      74526567 
 1301      5F315F53 
 1301      6574496E 
 1301      744D6F64 
 1302 00cb 8A010000 		.4byte	0x18a
 1303 00cf 53686966 		.ascii	"ShiftReg_1_GetIntStatus\000"
 1303      74526567 
 1303      5F315F47 
 1303      6574496E 
 1303      74537461 
 1304 00e7 A4010000 		.4byte	0x1a4
 1305 00eb 53686966 		.ascii	"ShiftReg_1_WriteRegValue\000"
 1305      74526567 
 1305      5F315F57 
 1305      72697465 
 1305      52656756 
 1306 0104 CE010000 		.4byte	0x1ce
 1307 0108 53686966 		.ascii	"ShiftReg_1_ReadRegValue\000"
 1307      74526567 
 1307      5F315F52 
 1307      65616452 
 1307      65675661 
 1308 0120 FC010000 		.4byte	0x1fc
 1309 0124 53686966 		.ascii	"ShiftReg_1_initVar\000"
 1309      74526567 
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 32


 1309      5F315F69 
 1309      6E697456 
 1309      617200
 1310 0137 00000000 		.4byte	0x0
 1311              		.section	.debug_aranges,"",%progbits
 1312 0000 6C000000 		.4byte	0x6c
 1313 0004 0200     		.2byte	0x2
 1314 0006 00000000 		.4byte	.Ldebug_info0
 1315 000a 04       		.byte	0x4
 1316 000b 00       		.byte	0x0
 1317 000c 0000     		.2byte	0x0
 1318 000e 0000     		.2byte	0x0
 1319 0010 00000000 		.4byte	.LFB0
 1320 0014 2A000000 		.4byte	.LFE0-.LFB0
 1321 0018 00000000 		.4byte	.LFB1
 1322 001c 26000000 		.4byte	.LFE1-.LFB1
 1323 0020 00000000 		.4byte	.LFB2
 1324 0024 0E000000 		.4byte	.LFE2-.LFB2
 1325 0028 00000000 		.4byte	.LFB3
 1326 002c 24000000 		.4byte	.LFE3-.LFB3
 1327 0030 00000000 		.4byte	.LFB4
 1328 0034 3A000000 		.4byte	.LFE4-.LFB4
 1329 0038 00000000 		.4byte	.LFB5
 1330 003c 38000000 		.4byte	.LFE5-.LFB5
 1331 0040 00000000 		.4byte	.LFB6
 1332 0044 64000000 		.4byte	.LFE6-.LFB6
 1333 0048 00000000 		.4byte	.LFB7
 1334 004c 3C000000 		.4byte	.LFE7-.LFB7
 1335 0050 00000000 		.4byte	.LFB8
 1336 0054 1C000000 		.4byte	.LFE8-.LFB8
 1337 0058 00000000 		.4byte	.LFB9
 1338 005c 20000000 		.4byte	.LFE9-.LFB9
 1339 0060 00000000 		.4byte	.LFB10
 1340 0064 4E000000 		.4byte	.LFE10-.LFB10
 1341 0068 00000000 		.4byte	0x0
 1342 006c 00000000 		.4byte	0x0
 1343              		.section	.debug_ranges,"",%progbits
 1344              	.Ldebug_ranges0:
 1345 0000 00000000 		.4byte	.Ltext0
 1346 0004 00000000 		.4byte	.Letext0
 1347 0008 00000000 		.4byte	.LFB0
 1348 000c 2A000000 		.4byte	.LFE0
 1349 0010 00000000 		.4byte	.LFB1
 1350 0014 26000000 		.4byte	.LFE1
 1351 0018 00000000 		.4byte	.LFB2
 1352 001c 0E000000 		.4byte	.LFE2
 1353 0020 00000000 		.4byte	.LFB3
 1354 0024 24000000 		.4byte	.LFE3
 1355 0028 00000000 		.4byte	.LFB4
 1356 002c 3A000000 		.4byte	.LFE4
 1357 0030 00000000 		.4byte	.LFB5
 1358 0034 38000000 		.4byte	.LFE5
 1359 0038 00000000 		.4byte	.LFB6
 1360 003c 64000000 		.4byte	.LFE6
 1361 0040 00000000 		.4byte	.LFB7
 1362 0044 3C000000 		.4byte	.LFE7
 1363 0048 00000000 		.4byte	.LFB8
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 33


 1364 004c 1C000000 		.4byte	.LFE8
 1365 0050 00000000 		.4byte	.LFB9
 1366 0054 20000000 		.4byte	.LFE9
 1367 0058 00000000 		.4byte	.LFB10
 1368 005c 4E000000 		.4byte	.LFE10
 1369 0060 00000000 		.4byte	0x0
 1370 0064 00000000 		.4byte	0x0
 1371              		.section	.debug_str,"MS",%progbits,1
 1372              	.LASF6:
 1373 0000 6C6F6E67 		.ascii	"long long int\000"
 1373      206C6F6E 
 1373      6720696E 
 1373      7400
 1374              	.LASF11:
 1375 000e 53686966 		.ascii	"ShiftReg_1_Enable\000"
 1375      74526567 
 1375      5F315F45 
 1375      6E61626C 
 1375      6500
 1376              	.LASF30:
 1377 0020 53686966 		.ascii	"ShiftReg_1_initVar\000"
 1377      74526567 
 1377      5F315F69 
 1377      6E697456 
 1377      617200
 1378              	.LASF10:
 1379 0033 53686966 		.ascii	"ShiftReg_1_Start\000"
 1379      74526567 
 1379      5F315F53 
 1379      74617274 
 1379      00
 1380              	.LASF3:
 1381 0044 73686F72 		.ascii	"short unsigned int\000"
 1381      7420756E 
 1381      7369676E 
 1381      65642069 
 1381      6E7400
 1382              	.LASF23:
 1383 0057 53686966 		.ascii	"ShiftReg_1_GetFIFOStatus\000"
 1383      74526567 
 1383      5F315F47 
 1383      65744649 
 1383      464F5374 
 1384              	.LASF1:
 1385 0070 756E7369 		.ascii	"unsigned char\000"
 1385      676E6564 
 1385      20636861 
 1385      7200
 1386              	.LASF16:
 1387 007e 696E7465 		.ascii	"interruptState\000"
 1387      72727570 
 1387      74537461 
 1387      746500
 1388              	.LASF18:
 1389 008d 53686966 		.ascii	"ShiftReg_1_SetIntMode\000"
 1389      74526567 
 1389      5F315F53 
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 34


 1389      6574496E 
 1389      744D6F64 
 1390              	.LASF28:
 1391 00a3 75696E74 		.ascii	"uint8\000"
 1391      3800
 1392              	.LASF29:
 1393 00a9 53686966 		.ascii	"ShiftReg_1_GetIntStatus\000"
 1393      74526567 
 1393      5F315F47 
 1393      6574496E 
 1393      74537461 
 1394              	.LASF19:
 1395 00c1 6669666F 		.ascii	"fifoId\000"
 1395      496400
 1396              	.LASF24:
 1397 00c8 53686966 		.ascii	"ShiftReg_1_ReadRegValue\000"
 1397      74526567 
 1397      5F315F52 
 1397      65616452 
 1397      65675661 
 1398              	.LASF5:
 1399 00e0 6C6F6E67 		.ascii	"long unsigned int\000"
 1399      20756E73 
 1399      69676E65 
 1399      6420696E 
 1399      7400
 1400              	.LASF20:
 1401 00f2 696E7465 		.ascii	"interruptSource\000"
 1401      72727570 
 1401      74536F75 
 1401      72636500 
 1402              	.LASF22:
 1403 0102 73686966 		.ascii	"shiftData\000"
 1403      74446174 
 1403      6100
 1404              	.LASF12:
 1405 010c 53686966 		.ascii	"ShiftReg_1_Init\000"
 1405      74526567 
 1405      5F315F49 
 1405      6E697400 
 1406              	.LASF8:
 1407 011c 756E7369 		.ascii	"unsigned int\000"
 1407      676E6564 
 1407      20696E74 
 1407      00
 1408              	.LASF26:
 1409 0129 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ShiftReg_1.c\000"
 1409      6E657261 
 1409      7465645F 
 1409      536F7572 
 1409      63655C50 
 1410              	.LASF7:
 1411 014f 6C6F6E67 		.ascii	"long long unsigned int\000"
 1411      206C6F6E 
 1411      6720756E 
 1411      7369676E 
 1411      65642069 
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 35


 1412              	.LASF17:
 1413 0166 72657375 		.ascii	"result\000"
 1413      6C7400
 1414              	.LASF25:
 1415 016d 474E5520 		.ascii	"GNU C 4.4.1\000"
 1415      4320342E 
 1415      342E3100 
 1416              	.LASF9:
 1417 0179 63686172 		.ascii	"char\000"
 1417      00
 1418              	.LASF2:
 1419 017e 73686F72 		.ascii	"short int\000"
 1419      7420696E 
 1419      7400
 1420              	.LASF14:
 1421 0188 53686966 		.ascii	"ShiftReg_1_EnableInt\000"
 1421      74526567 
 1421      5F315F45 
 1421      6E61626C 
 1421      65496E74 
 1422              	.LASF15:
 1423 019d 53686966 		.ascii	"ShiftReg_1_DisableInt\000"
 1423      74526567 
 1423      5F315F44 
 1423      69736162 
 1423      6C65496E 
 1424              	.LASF4:
 1425 01b3 6C6F6E67 		.ascii	"long int\000"
 1425      20696E74 
 1425      00
 1426              	.LASF13:
 1427 01bc 53686966 		.ascii	"ShiftReg_1_Stop\000"
 1427      74526567 
 1427      5F315F53 
 1427      746F7000 
 1428              	.LASF0:
 1429 01cc 7369676E 		.ascii	"signed char\000"
 1429      65642063 
 1429      68617200 
 1430              	.LASF21:
 1431 01d8 53686966 		.ascii	"ShiftReg_1_WriteRegValue\000"
 1431      74526567 
 1431      5F315F57 
 1431      72697465 
 1431      52656756 
 1432              	.LASF27:
 1433 01f1 433A5C55 		.ascii	"C:\\Users\\Public\\Documents\\Carlab\\BC and TJ\\Pr"
 1433      73657273 
 1433      5C507562 
 1433      6C69635C 
 1433      446F6375 
 1434 021e 6F6A6563 		.ascii	"oject 2\\SpeedControl01\\SpeedControl01.cydsn\000"
 1434      7420325C 
 1434      53706565 
 1434      64436F6E 
 1434      74726F6C 
 1435              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
ARM GAS  C:\Users\bccho\AppData\Local\Temp\ccb8V9GO.s 			page 36


