Drill report for output/routed_pcbs/board.kicad_pcb
Created on Sat Oct  1 08:21:12 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'board.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (61 holes)
    T2  1.09mm  0.043"  (3 holes)
    T3  1.10mm  0.043"  (26 holes)
    T4  1.27mm  0.050"  (72 holes)
    T5  1.30mm  0.051"  (2 holes)

    Total plated holes count 164


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  0.90mm  0.035"  (4 holes)
    T7  1.70mm  0.067"  (72 holes)
    T8  3.00mm  0.118"  (72 holes)
    T9  3.43mm  0.135"  (36 holes)

    Total unplated holes count 184
