<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<import file="gen_copyright.xml"/>
<import file="gen_chipsets.xml"/>

<bitset name="gen_reg_with_writemask" bare="yes" prefix="gen">
	<brief>used by registers whose upper 16 bits are a writemask</brief>
	<bitfield high="31" low="16" name="REG_MASK"/>
</bitset>

<domain name="REG" size="0x400000" prefix="gen">
	<reg64 name="HS_INVOCATION_COUNT" offset="0x2300" variants="GEN7-"/>
	<reg64 name="DS_INVOCATION_COUNT" offset="0x2308" variants="GEN7-"/>
	<reg64 name="IA_VERTICES_COUNT" offset="0x2310"/>
	<reg64 name="IA_PRIMITIVES_COUNT" offset="0x2318"/>
	<reg64 name="VS_INVOCATION_COUNT" offset="0x2320"/>
	<reg64 name="GS_INVOCATION_COUNT" offset="0x2328"/>
	<reg64 name="GS_PRIMITIVES_COUNT" offset="0x2330"/>
	<reg64 name="CL_INVOCATION_COUNT" offset="0x2338"/>
	<reg64 name="CL_PRIMITIVES_COUNT" offset="0x2340"/>
	<reg64 name="PS_INVOCATION_COUNT" offset="0x2348"/>
	<reg64 name="PS_DEPTH_COUNT" offset="0x2350"/>
	<reg64 name="TIMESTAMP" offset="0x2358"/>

	<stripe variants="GEN7-">
		<reg32 name="3DPRIM_END_OFFSET" offset="0x2420"/>
		<reg32 name="3DPRIM_START_VERTEX" offset="0x2430"/>
		<reg32 name="3DPRIM_VERTEX_COUNT" offset="0x2434"/>
		<reg32 name="3DPRIM_INSTANCE_COUNT" offset="0x2438"/>
		<reg32 name="3DPRIM_START_INSTANCE" offset="0x243c"/>
		<reg32 name="3DPRIM_BASE_VERTEX" offset="0x2440"/>
	</stripe>

	<reg32 name="OACONTROL" offset="0x2360">
		<bitfield high="4" low="2" name="COUNTER_SELECT"/>
		<bitfield pos="0" name="PERFORMANCE_COUNTER_ENABLE"/>
	</reg32>

	<stripe variants="GEN6">
		<reg64 name="SO_PRIM_STORAGE_NEEDED" offset="0x2280"/>
		<reg64 name="SO_NUM_PRIMS_WRITTEN" offset="0x2288"/>
	</stripe>
	<stripe variants="GEN7-">
		<reg64 name="SO_NUM_PRIMS_WRITTEN" offset="0x5200" length="4"/>
		<reg64 name="SO_PRIM_STORAGE_NEEDED" offset="0x5240" length="4"/>
		<reg64 name="SO_WRITE_OFFSET" offset="0x5280" length="4"/>
	</stripe>

	<stripe variants="GEN7-">
		<reg32 name="L3SQCREG1" offset="0xb010">
			<bitfield pos="24" name="CON4DCUNC"/>

			<bitfield high="23" low="16" name="SQGHPCI" variants="GEN7"/>
			<bitfield high="23" low="19" name="SQGPCI" variants="GEN75-"/>
			<bitfield high="18" low="14" name="SQHPCI" variants="GEN75-"/>
		</reg32>
		<reg32 name="L3SQCREG2" offset="0xb014"/>
		<reg32 name="L3SQCREG3" offset="0xb018"/>
		<reg32 name="L3CNTLREG1" offset="0xb01c"/>
		<reg32 name="L3CNTLREG2" offset="0xb020">
			<bitfield pos="27" name="DCWASLMB"/>
			<bitfield high="26" low="21" name="DCWASS"/>
			<bitfield pos="20" name="ROCPSLMB"/>
			<bitfield high="19" low="14" name="RDOCPL"/>
			<bitfield pos="7" name="URBSLMB"/>
			<bitfield high="6" low="1" name="URBALL"/>
			<bitfield pos="0" name="SLMMENB"/>
		</reg32>
		<reg32 name="L3CNTLREG3" offset="0xb024">
			<bitfield pos="21" name="TWALSLMB"/>
			<bitfield high="20" low="15" name="TXWYALL"/>
			<bitfield pos="14" name="CWASLMB"/>
			<bitfield high="13" low="8" name="CTWYALL"/>
			<bitfield pos="7" name="ISWYSLMB"/>
			<bitfield high="6" low="1" name="ISWYALL"/>
		</reg32>
	</stripe>

	<reg32 name="BCS_SWCTRL" offset="0x22200" type="gen_reg_with_writemask">
		<bitfield pos="1" name="DST_TILING_Y"/>
		<bitfield pos="0" name="SRC_TILING_Y"/>
	</reg32>
</domain>

</database>
