EASIROC1: #ue
        Capacitor HG PA Fdbck: 1.5pF
        Capacitor LG PA Fdbck: 1.5pF
        Time Constant HG Shaper: 150ns #25~180ns
        Time Constant LG Shaper: 150ns
        DAC code: 750
        Discriminator Mask:
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1
        - 1

EASIROC2: #shita
        Capacitor HG PA Fdbck: same
        Capacitor LG PA Fdbck: same
        Time Constant HG Shaper: same
        Time Constant LG Shaper: same
        DAC code: same
        DisablePA & In_calib_EN:
        - 0 
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0 
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        Discriminator Mask:
        - 0
        - 0
        - 0
        - 0 
        - 0
        - 0
        - 0
        - 0 
        - 0
        - 0
        - 0 #MPPC1     #5
        - 0 #MPPC2     #6
        - 0 #MPPC3#0   #7
        - 0 #MPPC4#0   #8
        - 0            
        - 0 #	       #9
        - 0 #
        - 0 #
        - 0 
        - 0 #
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0
        - 0

High Gain Channel 1: -1
High Gain Channel 2: -1  
Probe Channel 1: -1
Probe Channel 2: -1 
Probe 1: Out_fs
Probe 2: Out_ssh_HG #Out_PA_HG,Out_PA_LG,Out_ssh_HG,Out_ssh_LG,Out_fs
SelectableLogic: 
        Pattern: Or64 #Or64 #OneCh_#,Or32u,Or32d,Or64,Or32And,Or16And,And32u,And32d,And64,And32Or
        HitNum Threshold: 0 # Threshold for each OR logic. 0~64. Default: 0
        And Channels: -1  # Cannels used in And Logic. 0~63. Default: -1
TimeWindow: 4095ns #4095ns
UsrClkOut:  "OFF" #"OFF","ON",1Hz,10Hz,100Hz,1kHz.10kHz,100kHz,3MHz,25MHz
Trigger:  ## This "Trigger" values are not used for this version.
        Mode: 0  #0-7
        DelayTrigger: -1  #500MHz #default:-1, 0-253 #trig -> hold -> l1 -> l2
        DelayHold: -1     #25MHz
        DelayL1Trig: -1   #6MHz
        Width: raw          


