Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 29 23:10:48 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/hls_base_timing.rpt
| Design            : myproject
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 259 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.520     -355.192                   2272                95682        0.013        0.000                      0                95682        2.005        0.000                       0                 10307  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.520     -355.192                   2272                95682        0.013        0.000                      0                95682        2.005        0.000                       0                 10307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         2272  Failing Endpoints,  Worst Slack       -0.520ns,  Total Violation     -355.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.520ns  (required time - arrival time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 2.420ns (43.541%)  route 3.138ns (56.459%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=4 LUT4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 8.739 - 5.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.272ns (routing 2.184ns, distribution 1.088ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.979ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    R32                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.837    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.865 r  ap_clk_IBUF_BUFG_inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=25758, routed)       3.272     4.137    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/CLK
    SLR Crossing[2->0]   
    DSP48E2_X23Y11       DSP_A_B_DATA                                 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X23Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[9])
                                                      0.191     4.328 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     4.328    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X23Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.060     4.388 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     4.388    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X23Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[10])
                                                      0.403     4.791 f  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.791    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_MULTIPLIER.U<10>
    DSP48E2_X23Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.035     4.826 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.826    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_M_DATA.U_DATA<10>
    DSP48E2_X23Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.451     5.277 f  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.277    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X23Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.089     5.366 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/mul_ln1118_73_fu_3482_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.561     5.927    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/sext_ln203_329_fu_8639450_p1[0]
    SLICE_X154Y37        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.064     5.991 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_395/O
                         net (fo=2, routed)           0.181     6.172    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_395_n_0
    SLICE_X154Y37        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.081     6.253 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_402/O
                         net (fo=1, routed)           0.020     6.273    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_402_n_0
    SLICE_X154Y37        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.211     6.484 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_355/O[5]
                         net (fo=2, routed)           0.477     6.961    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/sext_ln703_415_fu_8678133_p1[5]
    SLICE_X147Y49        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.095     7.056 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_240/O
                         net (fo=2, routed)           0.183     7.239    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_240_n_0
    SLICE_X147Y49        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.353 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_247/O
                         net (fo=1, routed)           0.012     7.365    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_247_n_0
    SLICE_X147Y49        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.099     7.464 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_121/CO[7]
                         net (fo=1, routed)           0.023     7.487    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_121_n_0
    SLICE_X147Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.061     7.548 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_119/O[2]
                         net (fo=2, routed)           0.656     8.204    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_119_n_13
    SLICE_X128Y62        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.098     8.302 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_41/O
                         net (fo=2, routed)           0.094     8.396    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_41_n_0
    SLICE_X128Y62        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     8.484 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_49/O
                         net (fo=1, routed)           0.029     8.513    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_49_n_0
    SLICE_X128Y62        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.053     8.566 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_18/O[3]
                         net (fo=2, routed)           0.636     9.202    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_18_n_12
    SLICE_X120Y92        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.061     9.263 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_4/O
                         net (fo=2, routed)           0.231     9.494    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_4_n_0
    SLICE_X120Y92        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.047     9.541 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_12/O
                         net (fo=1, routed)           0.010     9.551    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670[15]_i_12_n_0
    SLICE_X120Y92        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[7])
                                                      0.119     9.670 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.025     9.695    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_fu_8678309_p2[15]
    SLICE_X120Y92        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    R32                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.598    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.622 r  ap_clk_IBUF_BUFG_inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=25758, routed)       3.117     8.739    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/ap_clk_IBUF_BUFG
    SLR Crossing[2->0]   
    SLICE_X120Y92        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]/C
                         clock pessimism              0.448     9.187    
                         clock uncertainty           -0.035     9.152    
    SLICE_X120Y92        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023     9.175    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97/add_ln703_1197_reg_8683670_reg[15]
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                 -0.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165/ap_return_21_int_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            layer2_out_21_V_reg_1639_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.098ns (55.056%)  route 0.080ns (44.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      2.087ns (routing 1.335ns, distribution 0.752ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.494ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    R32                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  ap_clk_IBUF_BUFG_inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=25758, routed)       2.087     2.471    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165/ap_clk_IBUF_BUFG
    SLR Crossing[2->0]   
    SLICE_X181Y177       FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165/ap_return_21_int_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y177       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.510 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165/ap_return_21_int_reg_reg[21]/Q
                         net (fo=1, routed)           0.054     2.564    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165/ap_return_21_int_reg_reg_n_0_[21]
    SLICE_X182Y177       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.059     2.623 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165/layer2_out_21_V_reg_1639[21]_i_1/O
                         net (fo=1, routed)           0.026     2.649    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165_ap_return_21[21]
    SLICE_X182Y177       FDRE                                         r  layer2_out_21_V_reg_1639_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    R32                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  ap_clk_IBUF_BUFG_inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=25758, routed)       2.417     3.026    ap_clk_IBUF_BUFG
    SLR Crossing[2->0]   
    SLICE_X182Y177       FDRE                                         r  layer2_out_21_V_reg_1639_reg[21]/C
                         clock pessimism             -0.435     2.591    
    SLICE_X182Y177       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.637    layer2_out_21_V_reg_1639_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.212         5.000       3.788      RAMB18_X6Y90  q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X6Y88  q4_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         2.500       2.005      RAMB18_X6Y90  q0_reg/CLKBWRCLK



