Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May 13 00:48:38 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: U_ClkDiv_min/r_tick_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U_ClkDiv_sec/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FNDController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.858        0.000                      0                   43        0.263        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.858        0.000                      0                   43        0.263        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 2.117ns (50.965%)  route 2.037ns (49.035%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  U_ClkDiv_sec/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.650    U_ClkDiv_sec/counter0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  U_ClkDiv_sec/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.764    U_ClkDiv_sec/counter0_carry__3_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.986 r  U_ClkDiv_sec/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.988     8.974    U_ClkDiv_sec/data0[21]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.327     9.301 r  U_ClkDiv_sec/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.301    U_ClkDiv_sec/counter_0[21]
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    U_ClkDiv_sec/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 2.205ns (54.365%)  route 1.851ns (45.635%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  U_ClkDiv_sec/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.650    U_ClkDiv_sec/counter0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  U_ClkDiv_sec/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.764    U_ClkDiv_sec/counter0_carry__3_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.098 r  U_ClkDiv_sec/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.802     8.900    U_ClkDiv_sec/data0[22]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.303     9.203 r  U_ClkDiv_sec/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.203    U_ClkDiv_sec/counter_0[22]
    SLICE_X62Y24         FDCE                                         r  U_ClkDiv_sec/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y24         FDCE                                         r  U_ClkDiv_sec/counter_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.111    U_ClkDiv_sec/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 2.091ns (52.423%)  route 1.898ns (47.577%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  U_ClkDiv_sec/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.650    U_ClkDiv_sec/counter0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.984 r  U_ClkDiv_sec/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.849     8.833    U_ClkDiv_sec/data0[18]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.303     9.136 r  U_ClkDiv_sec/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.136    U_ClkDiv_sec/counter_0[18]
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.029    15.113    U_ClkDiv_sec/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.977ns (51.382%)  route 1.871ns (48.618%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  U_ClkDiv_sec/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.822     8.692    U_ClkDiv_sec/data0[14]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.303     8.995 r  U_ClkDiv_sec/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.995    U_ClkDiv_sec/counter_0[14]
    SLICE_X62Y22         FDCE                                         r  U_ClkDiv_sec/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.846    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y22         FDCE                                         r  U_ClkDiv_sec/counter_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.029    15.114    U_ClkDiv_sec/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.003ns (51.624%)  route 1.877ns (48.376%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  U_ClkDiv_sec/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.650    U_ClkDiv_sec/counter0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.872 r  U_ClkDiv_sec/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.828     8.700    U_ClkDiv_sec/data0[17]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.327     9.027 r  U_ClkDiv_sec/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.027    U_ClkDiv_sec/counter_0[17]
    SLICE_X62Y22         FDCE                                         r  U_ClkDiv_sec/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.846    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y22         FDCE                                         r  U_ClkDiv_sec/counter_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    U_ClkDiv_sec/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 2.101ns (55.117%)  route 1.711ns (44.883%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  U_ClkDiv_sec/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.650    U_ClkDiv_sec/counter0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.963 r  U_ClkDiv_sec/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.662     8.625    U_ClkDiv_sec/data0[20]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.334     8.959 r  U_ClkDiv_sec/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.959    U_ClkDiv_sec/counter_0[20]
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    U_ClkDiv_sec/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.863ns (49.538%)  route 1.898ns (50.462%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.756 r  U_ClkDiv_sec/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.849     8.605    U_ClkDiv_sec/data0[10]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.303     8.908 r  U_ClkDiv_sec/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.908    U_ClkDiv_sec/counter_0[10]
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    U_ClkDiv_sec/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.889ns (50.159%)  route 1.877ns (49.841%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.758 r  U_ClkDiv_sec/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.586    U_ClkDiv_sec/data0[13]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.327     8.913 r  U_ClkDiv_sec/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.913    U_ClkDiv_sec/counter_0[13]
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    U_ClkDiv_sec/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.989ns (26.550%)  route 2.736ns (73.450%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y23         FDCE                                         r  U_ClkDiv_sec/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_ClkDiv_sec/counter_reg[20]/Q
                         net (fo=2, routed)           1.020     6.580    U_ClkDiv_sec/counter[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  U_ClkDiv_sec/counter[23]_i_4/O
                         net (fo=1, routed)           0.784     7.660    U_ClkDiv_sec/counter[23]_i_4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.784 r  U_ClkDiv_sec/counter[23]_i_2/O
                         net (fo=24, routed)          0.932     8.716    U_ClkDiv_sec/counter[23]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.866 r  U_ClkDiv_sec/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.866    U_ClkDiv_sec/counter_0[23]
    SLICE_X62Y24         FDCE                                         r  U_ClkDiv_sec/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y24         FDCE                                         r  U_ClkDiv_sec/counter_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.157    U_ClkDiv_sec/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 U_ClkDiv_sec/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.987ns (53.734%)  route 1.711ns (46.266%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_ClkDiv_sec/counter_reg[1]/Q
                         net (fo=2, routed)           1.049     6.652    U_ClkDiv_sec/counter[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  U_ClkDiv_sec/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_ClkDiv_sec/counter0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  U_ClkDiv_sec/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    U_ClkDiv_sec/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  U_ClkDiv_sec/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    U_ClkDiv_sec/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.849 r  U_ClkDiv_sec/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.662     8.511    U_ClkDiv_sec/data0[16]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.334     8.845 r  U_ClkDiv_sec/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.845    U_ClkDiv_sec/counter_0[16]
    SLICE_X62Y22         FDCE                                         r  U_ClkDiv_sec/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.846    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y22         FDCE                                         r  U_ClkDiv_sec/counter_reg[16]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    U_ClkDiv_sec/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_ClkDiv_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_ClkDiv_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.796    U_ClkDiv_sec/counter[0]
    SLICE_X62Y19         LUT1 (Prop_lut1_I0_O)        0.042     1.838 r  U_ClkDiv_sec/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.838    U_ClkDiv_sec/counter_0[0]
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y19         FDCE                                         r  U_ClkDiv_sec/counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    U_ClkDiv_sec/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y26         FDRE                                         r  U_FNDController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U_FNDController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.175     1.804    U_FNDController/U_ClkDiv/CLK
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  U_FNDController/U_ClkDiv/r_tick_i_1__1/O
                         net (fo=1, routed)           0.000     1.849    U_FNDController/U_ClkDiv/r_tick_i_1__1_n_0
    SLICE_X60Y26         FDRE                                         r  U_FNDController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.849     1.976    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y26         FDRE                                         r  U_FNDController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.120     1.585    U_FNDController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_ClkDiv_sec/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X61Y23         FDRE                                         r  U_ClkDiv_sec/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_ClkDiv_sec/r_tick_reg/Q
                         net (fo=14, routed)          0.195     1.801    U_ClkDiv_sec/CLK
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  U_ClkDiv_sec/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_ClkDiv_sec/r_tick_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  U_ClkDiv_sec/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.849     1.976    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X61Y23         FDRE                                         r  U_ClkDiv_sec/r_tick_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.091     1.556    U_ClkDiv_sec/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.254ns (51.488%)  route 0.239ns (48.512%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  U_FNDController/U_ClkDiv/counter_reg[9]/Q
                         net (fo=2, routed)           0.150     1.778    U_FNDController/U_ClkDiv/counter_reg_n_0_[9]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  U_FNDController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.090     1.912    U_FNDController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.957 r  U_FNDController/U_ClkDiv/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    U_FNDController/U_ClkDiv/counter[8]
    SLICE_X60Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[8]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.121     1.618    U_FNDController/U_ClkDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.231ns (46.956%)  route 0.261ns (53.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_FNDController/U_ClkDiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.128     1.734    U_FNDController/U_ClkDiv/counter_reg_n_0_[14]
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_FNDController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=17, routed)          0.133     1.912    U_FNDController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.957 r  U_FNDController/U_ClkDiv/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    U_FNDController/U_ClkDiv/counter[10]
    SLICE_X58Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[10]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.092     1.569    U_FNDController/U_ClkDiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.575%)  route 0.287ns (55.425%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y23         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_FNDController/U_ClkDiv/counter_reg[1]/Q
                         net (fo=2, routed)           0.168     1.774    U_FNDController/U_ClkDiv/counter_reg_n_0_[1]
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  U_FNDController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=17, routed)          0.120     1.938    U_FNDController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.983 r  U_FNDController/U_ClkDiv/counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.983    U_FNDController/U_ClkDiv/counter[5]
    SLICE_X58Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[5]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.092     1.569    U_FNDController/U_ClkDiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.561%)  route 0.312ns (57.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_FNDController/U_ClkDiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.128     1.734    U_FNDController/U_ClkDiv/counter_reg_n_0_[14]
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_FNDController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=17, routed)          0.184     1.963    U_FNDController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.045     2.008 r  U_FNDController/U_ClkDiv/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    U_FNDController/U_ClkDiv/counter[16]
    SLICE_X58Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.849     1.976    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[16]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.092     1.557    U_FNDController/U_ClkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.254ns (40.560%)  route 0.372ns (59.440%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  U_FNDController/U_ClkDiv/counter_reg[9]/Q
                         net (fo=2, routed)           0.150     1.778    U_FNDController/U_ClkDiv/counter_reg_n_0_[9]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  U_FNDController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.223     2.045    U_FNDController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     2.090 r  U_FNDController/U_ClkDiv/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.090    U_FNDController/U_ClkDiv/counter[7]
    SLICE_X60Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[7]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.120     1.617    U_FNDController/U_ClkDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.654%)  route 0.352ns (60.346%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y23         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_FNDController/U_ClkDiv/counter_reg[4]/Q
                         net (fo=2, routed)           0.206     1.812    U_FNDController/U_ClkDiv/counter_reg_n_0_[4]
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.857 r  U_FNDController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.145     2.003    U_FNDController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.048 r  U_FNDController/U_ClkDiv/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.048    U_FNDController/U_ClkDiv/counter[6]
    SLICE_X58Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y24         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[6]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.092     1.569    U_FNDController/U_ClkDiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_ClkDiv_sec/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_sec/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_ClkDiv_sec/counter_reg[11]/Q
                         net (fo=2, routed)           0.063     1.672    U_ClkDiv_sec/counter[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.783 r  U_ClkDiv_sec/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.944    U_ClkDiv_sec/data0[11]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.108     2.052 r  U_ClkDiv_sec/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.052    U_ClkDiv_sec/counter_0[11]
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    U_ClkDiv_sec/r_tick_reg_0
    SLICE_X62Y21         FDCE                                         r  U_ClkDiv_sec/counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    U_ClkDiv_sec/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   U_ClkDiv_sec/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   U_ClkDiv_sec/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_ClkDiv_sec/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_ClkDiv_sec/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_ClkDiv_sec/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_ClkDiv_sec/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_ClkDiv_sec/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_ClkDiv_sec/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_ClkDiv_sec/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_ClkDiv_sec/counter_reg[23]/C



