#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000203daf12010 .scope module, "ALU" "ALU" 2 118;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 1 "ALUimm";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 32 "value1";
    .port_info 5 /INPUT 32 "value2";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /OUTPUT 32 "ALUresult";
L_00000203daf15eb0 .functor BUFZ 32, v00000203daf29600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000203daf36888 .functor BUFZ 1, C4<z>; HiZ drive
v00000203daf282a0_0 .net "ALU", 0 0, o00000203daf36888;  0 drivers
o00000203daf368b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203daf28520_0 .net "ALUimm", 0 0, o00000203daf368b8;  0 drivers
v00000203daf29100_0 .net "ALUresult", 31 0, L_00000203daf15eb0;  1 drivers
o00000203daf36918 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000203daf280c0_0 .net "funct3", 2 0, o00000203daf36918;  0 drivers
o00000203daf36948 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203daf28840_0 .net "funct7", 6 0, o00000203daf36948;  0 drivers
v00000203daf29600_0 .var "result", 31 0;
o00000203daf369a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000203daf29060_0 .net "rs1", 4 0, o00000203daf369a8;  0 drivers
o00000203daf369d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000203daf28700_0 .net "rs2", 4 0, o00000203daf369d8;  0 drivers
o00000203daf36a08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203daf28160_0 .net "value1", 31 0, o00000203daf36a08;  0 drivers
o00000203daf36a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203daf287a0_0 .net "value2", 31 0, o00000203daf36a38;  0 drivers
E_00000203daf34620/0 .event anyedge, v00000203daf280c0_0, v00000203daf282a0_0, v00000203daf28840_0, v00000203daf28160_0;
E_00000203daf34620/1 .event anyedge, v00000203daf287a0_0, v00000203daf29060_0, v00000203daf28700_0;
E_00000203daf34620 .event/or E_00000203daf34620/0, E_00000203daf34620/1;
S_00000203daf121a0 .scope module, "bench" "bench" 3 3;
 .timescale 0 0;
v00000203daf93e90_0 .var "CLK", 0 0;
v00000203daf92db0_0 .net "LEDS", 31 0, L_00000203dafa4650;  1 drivers
L_00000203dafb0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203daf921d0_0 .net "RESET", 0 0, L_00000203dafb0088;  1 drivers
v00000203daf93990_0 .net "clk", 0 0, L_00000203daf929f0;  1 drivers
v00000203daf92270_0 .var "prev_LEDS", 31 0;
S_00000203daf19de0 .scope module, "divide" "clock_divider" 3 10, 2 147 0, S_00000203daf121a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_00000203daf340e0 .param/l "DIV" 0 2 152, +C4<00000000000000000000000000010100>;
v00000203daf29740_0 .net "CLK", 0 0, v00000203daf93e90_0;  1 drivers
v00000203daf29d80_0 .net "RESET", 0 0, L_00000203dafb0088;  alias, 1 drivers
v00000203daf294c0_0 .net "dCLK", 0 0, L_00000203daf929f0;  alias, 1 drivers
v00000203daf29880_0 .var "divided_clk", 20 0;
E_00000203daf34160 .event posedge, v00000203daf29740_0;
L_00000203daf929f0 .part v00000203daf29880_0, 20, 1;
S_00000203daf19f70 .scope module, "test" "SOC" 3 16, 2 1 0, S_00000203daf121a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
P_00000203daf31320 .param/l "decode" 1 2 15, +C4<00000000000000000000000000000001>;
P_00000203daf31358 .param/l "execute" 1 2 16, +C4<00000000000000000000000000000010>;
P_00000203daf31390 .param/l "fetch" 1 2 14, +C4<00000000000000000000000000000000>;
P_00000203daf313c8 .param/l "memory" 1 2 17, +C4<00000000000000000000000000000011>;
P_00000203daf31400 .param/l "writeback" 1 2 18, +C4<00000000000000000000000000000100>;
v00000203daf29420_0 .net "ALU", 0 0, L_00000203daf935d0;  1 drivers
v00000203daf29560_0 .net "ALUimm", 0 0, L_00000203daf93490;  1 drivers
v00000203daf296a0_0 .net "AUIPC", 0 0, L_00000203daf93710;  1 drivers
v00000203daf29ba0_0 .net "CLK", 0 0, L_00000203daf929f0;  alias, 1 drivers
v00000203daf29ce0_0 .net "JAL", 0 0, L_00000203daf92f90;  1 drivers
v00000203daf91480_0 .net "JALR", 0 0, L_00000203daf932b0;  1 drivers
v00000203daf91200_0 .net "LEDS", 31 0, L_00000203dafa4650;  alias, 1 drivers
v00000203daf90260_0 .net "LUI", 0 0, L_00000203daf93c10;  1 drivers
v00000203daf909e0 .array "MEM", 255 0, 31 0;
v00000203daf90c60_0 .var "PC", 31 0;
v00000203daf90bc0_0 .net "RESET", 0 0, L_00000203dafb0088;  alias, 1 drivers
v00000203daf90a80_0 .net *"_ivl_103", 0 0, L_00000203dafa54b0;  1 drivers
v00000203daf90f80_0 .net *"_ivl_104", 19 0, L_00000203dafa45b0;  1 drivers
v00000203daf915c0_0 .net *"_ivl_107", 6 0, L_00000203dafa5550;  1 drivers
v00000203daf90620_0 .net *"_ivl_109", 4 0, L_00000203dafa5f50;  1 drivers
v00000203daf906c0_0 .net *"_ivl_113", 0 0, L_00000203dafa55f0;  1 drivers
v00000203daf90ee0_0 .net *"_ivl_114", 19 0, L_00000203dafa59b0;  1 drivers
v00000203daf90800_0 .net *"_ivl_117", 0 0, L_00000203dafa5050;  1 drivers
v00000203daf90b20_0 .net *"_ivl_119", 5 0, L_00000203dafa40b0;  1 drivers
v00000203daf91980_0 .net *"_ivl_121", 3 0, L_00000203dafa5910;  1 drivers
L_00000203dafb0598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203daf91a20_0 .net/2u *"_ivl_122", 0 0, L_00000203dafb0598;  1 drivers
v00000203daf91520_0 .net *"_ivl_127", 0 0, L_00000203dafa4290;  1 drivers
v00000203daf91020_0 .net *"_ivl_128", 11 0, L_00000203dafa5b90;  1 drivers
v00000203daf91ac0_0 .net *"_ivl_13", 6 0, L_00000203daf93f30;  1 drivers
v00000203daf91b60_0 .net *"_ivl_131", 7 0, L_00000203dafa4ab0;  1 drivers
v00000203daf91660_0 .net *"_ivl_133", 0 0, L_00000203dafa57d0;  1 drivers
v00000203daf91c00_0 .net *"_ivl_135", 9 0, L_00000203dafa4330;  1 drivers
L_00000203dafb05e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203daf901c0_0 .net/2u *"_ivl_136", 0 0, L_00000203dafb05e0;  1 drivers
L_00000203dafb0238 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v00000203daf91f20_0 .net/2u *"_ivl_14", 6 0, L_00000203dafb0238;  1 drivers
L_00000203dafb0628 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203daf91ca0_0 .net/2u *"_ivl_140", 19 0, L_00000203dafb0628;  1 drivers
v00000203daf90d00_0 .net *"_ivl_142", 30 0, L_00000203dafa52d0;  1 drivers
L_00000203dafb0670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203daf91d40_0 .net *"_ivl_147", 0 0, L_00000203dafb0670;  1 drivers
v00000203daf903a0_0 .net *"_ivl_19", 6 0, L_00000203daf93b70;  1 drivers
L_00000203dafb0280 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v00000203daf917a0_0 .net/2u *"_ivl_20", 6 0, L_00000203dafb0280;  1 drivers
v00000203daf91de0_0 .net *"_ivl_25", 6 0, L_00000203daf92090;  1 drivers
L_00000203dafb02c8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000203daf90440_0 .net/2u *"_ivl_26", 6 0, L_00000203dafb02c8;  1 drivers
v00000203daf91700_0 .net *"_ivl_31", 6 0, L_00000203daf92a90;  1 drivers
L_00000203dafb0310 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000203daf910c0_0 .net/2u *"_ivl_32", 6 0, L_00000203dafb0310;  1 drivers
v00000203daf90760_0 .net *"_ivl_37", 6 0, L_00000203daf92310;  1 drivers
L_00000203dafb0358 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000203daf90940_0 .net/2u *"_ivl_38", 6 0, L_00000203dafb0358;  1 drivers
v00000203daf91160_0 .net *"_ivl_43", 6 0, L_00000203daf93350;  1 drivers
L_00000203dafb03a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v00000203daf904e0_0 .net/2u *"_ivl_44", 6 0, L_00000203dafb03a0;  1 drivers
v00000203daf91e80_0 .net *"_ivl_49", 6 0, L_00000203daf93a30;  1 drivers
L_00000203dafb03e8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000203daf91840_0 .net/2u *"_ivl_50", 6 0, L_00000203dafb03e8;  1 drivers
v00000203daf90080_0 .net *"_ivl_55", 6 0, L_00000203daf924f0;  1 drivers
L_00000203dafb0430 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000203daf90580_0 .net/2u *"_ivl_56", 6 0, L_00000203dafb0430;  1 drivers
v00000203daf91340_0 .net *"_ivl_61", 6 0, L_00000203daf92630;  1 drivers
L_00000203dafb0478 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000203daf90da0_0 .net/2u *"_ivl_62", 6 0, L_00000203dafb0478;  1 drivers
v00000203daf90300_0 .net *"_ivl_67", 6 0, L_00000203dafa4c90;  1 drivers
L_00000203dafb04c0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v00000203daf90e40_0 .net/2u *"_ivl_68", 6 0, L_00000203dafb04c0;  1 drivers
v00000203daf908a0_0 .net *"_ivl_73", 6 0, L_00000203dafa5730;  1 drivers
L_00000203dafb0508 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v00000203daf912a0_0 .net/2u *"_ivl_74", 6 0, L_00000203dafb0508;  1 drivers
v00000203daf90120_0 .net *"_ivl_89", 0 0, L_00000203dafa43d0;  1 drivers
v00000203daf913e0_0 .net *"_ivl_90", 19 0, L_00000203dafa5230;  1 drivers
v00000203daf918e0_0 .net *"_ivl_93", 11 0, L_00000203dafa5370;  1 drivers
v00000203daf93670_0 .net *"_ivl_97", 19 0, L_00000203dafa5eb0;  1 drivers
L_00000203dafb0550 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000203daf93030_0 .net/2u *"_ivl_98", 11 0, L_00000203dafb0550;  1 drivers
v00000203daf92810_0 .net "branch", 0 0, L_00000203daf933f0;  1 drivers
v00000203daf930d0_0 .net "branchImmediate", 31 0, L_00000203dafa41f0;  1 drivers
v00000203daf93850_0 .net "fence", 0 0, L_00000203dafa5d70;  1 drivers
v00000203daf928b0_0 .net "funct3", 2 0, L_00000203dafa4fb0;  1 drivers
v00000203daf937b0_0 .net "funct7", 6 0, L_00000203dafa4790;  1 drivers
v00000203daf92770_0 .net "immediateImmediate", 31 0, L_00000203dafa5410;  1 drivers
v00000203daf93df0_0 .var "instruction", 31 0;
v00000203daf93ad0_0 .net "jumpImmediate", 31 0, L_00000203dafa5c30;  1 drivers
v00000203daf93530_0 .net "load", 0 0, L_00000203daf92590;  1 drivers
v00000203daf93cb0_0 .net "rd", 4 0, L_00000203dafa50f0;  1 drivers
v00000203daf92c70_0 .net "rs1", 4 0, L_00000203dafa5a50;  1 drivers
v00000203daf92bd0_0 .var "rs1Register", 31 0;
L_00000203dafb00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_00000203daf36df8 .resolv tri, L_00000203dafb00d0, v00000203daf29e20_0;
v00000203daf923b0_0 .net8 "rs1Value", 31 0, RS_00000203daf36df8;  2 drivers
v00000203daf92d10_0 .net "rs2", 4 0, L_00000203dafa4150;  1 drivers
v00000203daf93d50_0 .var "rs2Register", 31 0;
L_00000203dafb0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_00000203daf36e88 .resolv tri, L_00000203dafb0118, v00000203daf291a0_0;
v00000203daf93170_0 .net8 "rs2Value", 31 0, RS_00000203daf36e88;  2 drivers
v00000203daf938f0_0 .var "state", 2 0;
v00000203daf92450_0 .net "store", 0 0, L_00000203daf926d0;  1 drivers
v00000203daf92130_0 .net "storeImmediate", 31 0, L_00000203dafa5690;  1 drivers
v00000203daf92ef0_0 .net "system", 0 0, L_00000203dafa5190;  1 drivers
v00000203daf92950_0 .net "upperImmediate", 31 0, L_00000203dafa5e10;  1 drivers
L_00000203dafb0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_00000203daf36ee8 .resolv tri, v00000203daf92b30_0, L_00000203dafb0160;
v00000203daf93210_0 .net8 "writeData", 31 0, RS_00000203daf36ee8;  2 drivers
v00000203daf92b30_0 .var "writeDataRegister", 31 0;
L_00000203dafb01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203daf92e50_0 .net "writeEnable", 0 0, L_00000203dafb01a8;  1 drivers
L_00000203daf93f30 .part v00000203daf93df0_0, 0, 7;
L_00000203daf93c10 .cmp/eq 7, L_00000203daf93f30, L_00000203dafb0238;
L_00000203daf93b70 .part v00000203daf93df0_0, 0, 7;
L_00000203daf93710 .cmp/eq 7, L_00000203daf93b70, L_00000203dafb0280;
L_00000203daf92090 .part v00000203daf93df0_0, 0, 7;
L_00000203daf92f90 .cmp/eq 7, L_00000203daf92090, L_00000203dafb02c8;
L_00000203daf92a90 .part v00000203daf93df0_0, 0, 7;
L_00000203daf932b0 .cmp/eq 7, L_00000203daf92a90, L_00000203dafb0310;
L_00000203daf92310 .part v00000203daf93df0_0, 0, 7;
L_00000203daf93490 .cmp/eq 7, L_00000203daf92310, L_00000203dafb0358;
L_00000203daf93350 .part v00000203daf93df0_0, 0, 7;
L_00000203daf935d0 .cmp/eq 7, L_00000203daf93350, L_00000203dafb03a0;
L_00000203daf93a30 .part v00000203daf93df0_0, 0, 7;
L_00000203daf933f0 .cmp/eq 7, L_00000203daf93a30, L_00000203dafb03e8;
L_00000203daf924f0 .part v00000203daf93df0_0, 0, 7;
L_00000203daf92590 .cmp/eq 7, L_00000203daf924f0, L_00000203dafb0430;
L_00000203daf92630 .part v00000203daf93df0_0, 0, 7;
L_00000203daf926d0 .cmp/eq 7, L_00000203daf92630, L_00000203dafb0478;
L_00000203dafa4c90 .part v00000203daf93df0_0, 0, 7;
L_00000203dafa5d70 .cmp/eq 7, L_00000203dafa4c90, L_00000203dafb04c0;
L_00000203dafa5730 .part v00000203daf93df0_0, 0, 7;
L_00000203dafa5190 .cmp/eq 7, L_00000203dafa5730, L_00000203dafb0508;
L_00000203dafa5a50 .part v00000203daf93df0_0, 15, 5;
L_00000203dafa4150 .part v00000203daf93df0_0, 20, 5;
L_00000203dafa50f0 .part v00000203daf93df0_0, 7, 5;
L_00000203dafa4fb0 .part v00000203daf93df0_0, 12, 3;
L_00000203dafa4790 .part v00000203daf93df0_0, 25, 7;
L_00000203dafa43d0 .part v00000203daf93df0_0, 31, 1;
LS_00000203dafa5230_0_0 .concat [ 1 1 1 1], L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0;
LS_00000203dafa5230_0_4 .concat [ 1 1 1 1], L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0;
LS_00000203dafa5230_0_8 .concat [ 1 1 1 1], L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0;
LS_00000203dafa5230_0_12 .concat [ 1 1 1 1], L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0;
LS_00000203dafa5230_0_16 .concat [ 1 1 1 1], L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0, L_00000203dafa43d0;
LS_00000203dafa5230_1_0 .concat [ 4 4 4 4], LS_00000203dafa5230_0_0, LS_00000203dafa5230_0_4, LS_00000203dafa5230_0_8, LS_00000203dafa5230_0_12;
LS_00000203dafa5230_1_4 .concat [ 4 0 0 0], LS_00000203dafa5230_0_16;
L_00000203dafa5230 .concat [ 16 4 0 0], LS_00000203dafa5230_1_0, LS_00000203dafa5230_1_4;
L_00000203dafa5370 .part v00000203daf93df0_0, 20, 12;
L_00000203dafa5410 .concat [ 12 20 0 0], L_00000203dafa5370, L_00000203dafa5230;
L_00000203dafa5eb0 .part v00000203daf93df0_0, 12, 20;
L_00000203dafa5e10 .concat [ 12 20 0 0], L_00000203dafb0550, L_00000203dafa5eb0;
L_00000203dafa54b0 .part v00000203daf93df0_0, 31, 1;
LS_00000203dafa45b0_0_0 .concat [ 1 1 1 1], L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0;
LS_00000203dafa45b0_0_4 .concat [ 1 1 1 1], L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0;
LS_00000203dafa45b0_0_8 .concat [ 1 1 1 1], L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0;
LS_00000203dafa45b0_0_12 .concat [ 1 1 1 1], L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0;
LS_00000203dafa45b0_0_16 .concat [ 1 1 1 1], L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0, L_00000203dafa54b0;
LS_00000203dafa45b0_1_0 .concat [ 4 4 4 4], LS_00000203dafa45b0_0_0, LS_00000203dafa45b0_0_4, LS_00000203dafa45b0_0_8, LS_00000203dafa45b0_0_12;
LS_00000203dafa45b0_1_4 .concat [ 4 0 0 0], LS_00000203dafa45b0_0_16;
L_00000203dafa45b0 .concat [ 16 4 0 0], LS_00000203dafa45b0_1_0, LS_00000203dafa45b0_1_4;
L_00000203dafa5550 .part v00000203daf93df0_0, 25, 7;
L_00000203dafa5f50 .part v00000203daf93df0_0, 7, 5;
L_00000203dafa5690 .concat [ 5 7 20 0], L_00000203dafa5f50, L_00000203dafa5550, L_00000203dafa45b0;
L_00000203dafa55f0 .part v00000203daf93df0_0, 31, 1;
LS_00000203dafa59b0_0_0 .concat [ 1 1 1 1], L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0;
LS_00000203dafa59b0_0_4 .concat [ 1 1 1 1], L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0;
LS_00000203dafa59b0_0_8 .concat [ 1 1 1 1], L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0;
LS_00000203dafa59b0_0_12 .concat [ 1 1 1 1], L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0;
LS_00000203dafa59b0_0_16 .concat [ 1 1 1 1], L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0, L_00000203dafa55f0;
LS_00000203dafa59b0_1_0 .concat [ 4 4 4 4], LS_00000203dafa59b0_0_0, LS_00000203dafa59b0_0_4, LS_00000203dafa59b0_0_8, LS_00000203dafa59b0_0_12;
LS_00000203dafa59b0_1_4 .concat [ 4 0 0 0], LS_00000203dafa59b0_0_16;
L_00000203dafa59b0 .concat [ 16 4 0 0], LS_00000203dafa59b0_1_0, LS_00000203dafa59b0_1_4;
L_00000203dafa5050 .part v00000203daf93df0_0, 7, 1;
L_00000203dafa40b0 .part v00000203daf93df0_0, 25, 6;
L_00000203dafa5910 .part v00000203daf93df0_0, 8, 4;
LS_00000203dafa41f0_0_0 .concat [ 1 4 6 1], L_00000203dafb0598, L_00000203dafa5910, L_00000203dafa40b0, L_00000203dafa5050;
LS_00000203dafa41f0_0_4 .concat [ 20 0 0 0], L_00000203dafa59b0;
L_00000203dafa41f0 .concat [ 12 20 0 0], LS_00000203dafa41f0_0_0, LS_00000203dafa41f0_0_4;
L_00000203dafa4290 .part v00000203daf93df0_0, 31, 1;
LS_00000203dafa5b90_0_0 .concat [ 1 1 1 1], L_00000203dafa4290, L_00000203dafa4290, L_00000203dafa4290, L_00000203dafa4290;
LS_00000203dafa5b90_0_4 .concat [ 1 1 1 1], L_00000203dafa4290, L_00000203dafa4290, L_00000203dafa4290, L_00000203dafa4290;
LS_00000203dafa5b90_0_8 .concat [ 1 1 1 1], L_00000203dafa4290, L_00000203dafa4290, L_00000203dafa4290, L_00000203dafa4290;
L_00000203dafa5b90 .concat [ 4 4 4 0], LS_00000203dafa5b90_0_0, LS_00000203dafa5b90_0_4, LS_00000203dafa5b90_0_8;
L_00000203dafa4ab0 .part v00000203daf93df0_0, 12, 8;
L_00000203dafa57d0 .part v00000203daf93df0_0, 20, 1;
L_00000203dafa4330 .part v00000203daf93df0_0, 21, 10;
LS_00000203dafa5c30_0_0 .concat [ 1 10 1 8], L_00000203dafb05e0, L_00000203dafa4330, L_00000203dafa57d0, L_00000203dafa4ab0;
LS_00000203dafa5c30_0_4 .concat [ 12 0 0 0], L_00000203dafa5b90;
L_00000203dafa5c30 .concat [ 20 12 0 0], LS_00000203dafa5c30_0_0, LS_00000203dafa5c30_0_4;
LS_00000203dafa52d0_0_0 .concat [ 1 1 1 1], L_00000203dafa5190, L_00000203dafa5d70, L_00000203daf926d0, L_00000203daf92590;
LS_00000203dafa52d0_0_4 .concat [ 1 1 1 1], L_00000203daf933f0, L_00000203daf935d0, L_00000203daf93490, L_00000203daf932b0;
LS_00000203dafa52d0_0_8 .concat [ 1 1 1 20], L_00000203daf92f90, L_00000203daf93710, L_00000203daf93c10, L_00000203dafb0628;
L_00000203dafa52d0 .concat [ 4 4 23 0], LS_00000203dafa52d0_0_0, LS_00000203dafa52d0_0_4, LS_00000203dafa52d0_0_8;
L_00000203dafa4650 .concat [ 31 1 0 0], L_00000203dafa52d0, L_00000203dafb0670;
S_00000203daf0cc10 .scope module, "bank" "registerBanks" 2 59, 2 165 0, S_00000203daf19f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v00000203daf297e0_0 .net "CLK", 0 0, L_00000203daf929f0;  alias, 1 drivers
v00000203daf288e0 .array "integerRegisters", 31 0, 31 0;
v00000203daf29c40_0 .net "rd", 4 0, L_00000203dafa50f0;  alias, 1 drivers
L_00000203dafb01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203daf292e0_0 .net "registerType", 0 0, L_00000203dafb01f0;  1 drivers
v00000203daf28fc0_0 .net "rs1", 4 0, L_00000203dafa5a50;  alias, 1 drivers
v00000203daf28de0_0 .net8 "rs1Data", 31 0, RS_00000203daf36df8;  alias, 2 drivers
v00000203daf29e20_0 .var "rs1Out", 31 0;
v00000203daf28c00_0 .net "rs2", 4 0, L_00000203dafa4150;  alias, 1 drivers
v00000203daf28d40_0 .net8 "rs2Data", 31 0, RS_00000203daf36e88;  alias, 2 drivers
v00000203daf291a0_0 .var "rs2Out", 31 0;
v00000203daf29240_0 .net8 "writeData", 31 0, RS_00000203daf36ee8;  alias, 2 drivers
v00000203daf29380_0 .net "writeEnable", 0 0, L_00000203dafb01a8;  alias, 1 drivers
E_00000203daf33b60 .event posedge, v00000203daf294c0_0;
    .scope S_00000203daf12010;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000203daf12010;
T_1 ;
    %wait E_00000203daf34620;
    %load/vec4 v00000203daf280c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v00000203daf282a0_0;
    %load/vec4 v00000203daf28840_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %sub;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %add;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v00000203daf28160_0;
    %ix/getv 4, v00000203daf29060_0;
    %shiftl 4;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %xor;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000203daf28840_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %load/vec4 v00000203daf28160_0;
    %ix/getv 4, v00000203daf28700_0;
    %shiftr 4;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v00000203daf28160_0;
    %ix/getv 4, v00000203daf28700_0;
    %shiftr 4;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %or;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000203daf28160_0;
    %load/vec4 v00000203daf287a0_0;
    %and;
    %store/vec4 v00000203daf29600_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000203daf19de0;
T_2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000203daf29880_0, 0, 21;
    %end;
    .thread T_2;
    .scope S_00000203daf19de0;
T_3 ;
    %wait E_00000203daf34160;
    %load/vec4 v00000203daf29880_0;
    %addi 1, 0, 21;
    %assign/vec4 v00000203daf29880_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000203daf0cc10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf29e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf291a0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000203daf0cc10;
T_5 ;
    %wait E_00000203daf33b60;
    %load/vec4 v00000203daf292e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000203daf29380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v00000203daf29c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000203daf29240_0;
    %load/vec4 v00000203daf29c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203daf288e0, 0, 4;
T_5.2 ;
    %load/vec4 v00000203daf28fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000203daf288e0, 4;
    %assign/vec4 v00000203daf29e20_0, 0;
    %load/vec4 v00000203daf28c00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000203daf288e0, 4;
    %assign/vec4 v00000203daf291a0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000203daf19f70;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf90c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf92bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf93d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf92b30_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203daf938f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf93df0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000203daf19f70;
T_7 ;
    %wait E_00000203daf33b60;
    %load/vec4 v00000203daf938f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/getv 4, v00000203daf90c60_0;
    %load/vec4a v00000203daf909e0, 4;
    %assign/vec4 v00000203daf93df0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000203daf938f0_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000203daf923b0_0;
    %assign/vec4 v00000203daf92bd0_0, 0;
    %load/vec4 v00000203daf93170_0;
    %assign/vec4 v00000203daf93d50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000203daf938f0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000203daf938f0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000203daf938f0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000203daf92e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v00000203daf93cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203daf92b30_0, 0;
T_7.6 ;
    %load/vec4 v00000203daf90c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000203daf90c60_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000203daf19f70;
T_8 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %pushi/vec4 1122339, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %pushi/vec4 1048691, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203daf909e0, 4, 0;
    %end;
    .thread T_8;
    .scope S_00000203daf121a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203daf92270_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000203daf121a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203daf93e90_0, 0, 1;
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v00000203daf93e90_0;
    %inv;
    %store/vec4 v00000203daf93e90_0, 0, 1;
    %load/vec4 v00000203daf92db0_0;
    %load/vec4 v00000203daf92270_0;
    %cmp/ne;
    %jmp/0xz  T_10.1, 4;
    %vpi_call 3 33 "$display", "LEDS = %b", v00000203daf92db0_0 {0 0 0};
T_10.1 ;
    %load/vec4 v00000203daf92db0_0;
    %assign/vec4 v00000203daf92270_0, 0;
    %jmp T_10.0;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "././processor.v";
    "testbench.v";
