INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:15:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 1.127ns (19.968%)  route 4.517ns (80.032%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1073, unset)         0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/x_loadEn_INST_0_i_94/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/x_loadEn_INST_0_i_66/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/x_loadEn_INST_0_i_66_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/x_loadEn_INST_0_i_38/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/x_loadEn_INST_0_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 f  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=38, unplaced)        0.663     3.224    buffer13/control/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     3.267 r  buffer13/control/minusOp_carry_i_7/O
                         net (fo=9, unplaced)         0.285     3.552    control_merge2/tehb/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.595 f  control_merge2/tehb/control/i___4_i_4/O
                         net (fo=13, unplaced)        0.427     4.022    buffer19/fifo/control_merge2_index
                         LUT6 (Prop_lut6_I1_O)        0.043     4.065 f  buffer19/fifo/i___4_i_2/O
                         net (fo=40, unplaced)        0.321     4.386    buffer12/control/p_2_in
                         LUT6 (Prop_lut6_I3_O)        0.043     4.429 f  buffer12/control/fullReg_i_10__0/O
                         net (fo=1, unplaced)         0.244     4.673    fork16/control/generateBlocks[2].regblock/fullReg_i_6__0_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.716 f  fork16/control/generateBlocks[2].regblock/fullReg_i_8__0/O
                         net (fo=1, unplaced)         0.377     5.093    fork12/control/generateBlocks[2].regblock/fullReg_i_3__6_1
                         LUT6 (Prop_lut6_I2_O)        0.043     5.136 r  fork12/control/generateBlocks[2].regblock/fullReg_i_6__0/O
                         net (fo=1, unplaced)         0.334     5.470    fork12/control/generateBlocks[2].regblock/fullReg_i_6__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.513 f  fork12/control/generateBlocks[2].regblock/fullReg_i_3__6/O
                         net (fo=7, unplaced)         0.279     5.792    buffer22/control/transmitValue_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     5.835 r  buffer22/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     6.152    buffer23/E[0]
                         FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1073, unset)         0.483     6.183    buffer23/clk
                         FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.955    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                 -0.197    




