
---------- Begin Simulation Statistics ----------
simSeconds                                   0.052641                       # Number of seconds simulated (Second)
simTicks                                  52641110000                       # Number of ticks simulated (Tick)
finalTick                                 52641110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.14                       # Real time elapsed on the host (Second)
hostTickRate                               8579914004                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  406739792                       # Number of bytes of host memory used (Byte)
simInsts                                      7321603                       # Number of instructions simulated (Count)
simOps                                        9483125                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1193336                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1545638                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         52641110                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.189813                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.139086                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.issuedInstType_0::No_OpClass             0      0.00%      0.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntAlu           5248378     55.34%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntMult               82      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntDiv                 0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd                0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu                0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp                0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt                0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShift              0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            1      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     55.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp        30002      0.32%     55.65% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt          204      0.00%     55.66% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     55.66% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc        30207      0.32%     55.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult          100      0.00%     55.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc      1000002     10.54%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     66.52% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemRead          3072400     32.39%     98.91% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemWrite          103123      1.09%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::System                 0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::total            9484499                       # Number of insts issued per FU, per thread (Count)
system.cpu.commitStats0.numInsts              7321624                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                9484499                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        7321624                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          9484499                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts          7321624                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps            9484499                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  7.189813                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.139086                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3175523                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           7356955                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3072400                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          103123                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5248378     55.34%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           82      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        30002      0.32%     55.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          204      0.00%     55.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc        30207      0.32%     55.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          100      0.00%     55.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc      1000002     10.54%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3072400     32.39%     98.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       103123      1.09%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      9484499                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1067859                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1067473                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          386                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1066992                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          867                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          300                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          302                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls             300                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns           602                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        2533758                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2533758                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2533774                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2533774                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       640400                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          640400                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       640410                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         640410                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  30769932000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  30769932000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  30769932000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  30769932000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3174158                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3174158                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3174184                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3174184                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.201754                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.201754                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.201756                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.201756                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48047.988757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48047.988757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48047.238488                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48047.238488                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        19628                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             19628                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       640399                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       640399                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       640409                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       640409                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  29489055000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  29489055000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  29489860000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  29489860000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.201754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.201754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.201755                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.201755                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46047.940425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46047.940425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46048.478394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46048.478394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 640283                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           16                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           16                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       178000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       178000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.111111                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.111111                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        89000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        89000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       174000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       174000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        87000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        87000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      2451518                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2451518                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       620854                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        620854                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  29672220000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  29672220000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3072372                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3072372                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.202076                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.202076                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 47792.588918                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 47792.588918                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       620853                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       620853                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  28430435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  28430435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.202076                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.202076                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 45792.538652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 45792.538652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           16                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            16                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           10                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           10                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           26                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           26                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.384615                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.384615                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       805000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       805000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.384615                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.384615                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        80500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        80500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           18                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           18                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           18                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           18                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data        82240                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          82240                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        19546                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        19546                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1097712000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1097712000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       101786                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       101786                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.192030                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.192030                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56160.442034                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56160.442034                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        19546                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        19546                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1058620000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1058620000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.192030                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.192030                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 54160.442034                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 54160.442034                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           127.954198                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3173273                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             640283                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.956048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              254000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   127.954198                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3814631                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3814631                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 52641109.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts             7321624                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1067859                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3072400                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         103123                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.139086                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       37700270                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3338402                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      7356955                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       8410241                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3150085                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           3175523                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     20908244                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      1030346                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads       6180706                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      6080884                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               7321643                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                 9484520                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.139086                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1067859                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.020286                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        8373310                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8373310                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8373310                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8373310                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          810                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             810                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          810                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            810                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     56942000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     56942000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     56942000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     56942000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8374120                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8374120                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8374120                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8374120                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000097                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000097                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000097                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000097                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70298.765432                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 70298.765432                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70298.765432                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 70298.765432                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          810                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          810                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          810                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          810                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     55322000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     55322000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     55322000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     55322000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68298.765432                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68298.765432                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68298.765432                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68298.765432                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    683                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8373310                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8373310                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          810                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           810                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     56942000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     56942000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8374120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8374120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70298.765432                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70298.765432                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          810                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          810                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     55322000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     55322000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68298.765432                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68298.765432                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           124.942760                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8372610                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                683                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           12258.579795                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   124.942760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.976115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.976115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8374930                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8374930                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.walker.instructionWalksS1            0                       # Table walker stage 1 instruction walks requested (Count)
system.cpu.mmu.walker.instructionWalksS2            0                       # Table walker stage 2 instruction walks requested (Count)
system.cpu.mmu.walker.dataWalksS1                   0                       # Table walker stage 1 data walks requested (Count)
system.cpu.mmu.walker.dataWalksS2                   0                       # Table walker stage 2 data walks requested (Count)
system.cpu.mmu.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.walks                         0                       # Table walker walks requested (Count)
system.cpu.mmu.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_unit_func_s1.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_unit_func_s2.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units0.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units1.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units2.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units3.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units4.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units5.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units6.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units7.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  7321624                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9484499                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                3175523                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    18                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               621675                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          32150                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             925444                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               19546                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              19546                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              810                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          620865                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2303                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1921105                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1923408                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        25920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     21121248                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  21147168                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            316628                       # Total snoops (Count)
system.l2bus.snoopTraffic                      400704                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              957849                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.193693                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.397486                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    773191     80.72%     80.72% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    183787     19.19%     99.91% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                       871      0.09%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                957849                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1301815000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1620000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          1280822000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1282187                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       640967                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests         8219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops            176438                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops       175567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops          871                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               139                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            323831                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               323970                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              139                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           323831                       # number of overall hits (Count)
system.l2cache.overallHits::total              323970                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             671                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          316580                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             317251                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            671                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         316580                       # number of overall misses (Count)
system.l2cache.overallMisses::total            317251                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     51305000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  23992613000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   24043918000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     51305000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  23992613000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  24043918000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           810                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        640411                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           641221                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          810                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       640411                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          641221                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.828395                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.494339                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.494761                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.828395                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.494339                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.494761                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76460.506706                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 75786.887990                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 75788.312724                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76460.506706                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 75786.887990                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 75788.312724                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           12522                       # number of writebacks (Count)
system.l2cache.writebacks::total                12522                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          671                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       316580                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         317251                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          671                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       316580                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        317251                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     44595000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  20826813000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  20871408000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     44595000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  20826813000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  20871408000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.828395                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.494339                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.494761                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.828395                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.494339                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.494761                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66460.506706                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 65786.887990                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 65788.312724                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66460.506706                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 65786.887990                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 65788.312724                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    316628                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks       174765                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total       174765                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.inst          139                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           139                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          671                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          671                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     51305000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     51305000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          810                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          810                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.828395                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.828395                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 76460.506706                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 76460.506706                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          671                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          671                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     44595000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     44595000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.828395                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.828395                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 66460.506706                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 66460.506706                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          7036                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             7036                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        12510                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          12510                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    922553000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    922553000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        19546                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        19546                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.640029                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.640029                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 73745.243805                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 73745.243805                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        12510                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        12510                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    797453000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    797453000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.640029                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.640029                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 63745.243805                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 63745.243805                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       316795                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       316795                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       304070                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       304070                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data  23070060000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  23070060000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data       620865                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       620865                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.489752                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.489752                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 75870.884994                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 75870.884994                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       304070                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       304070                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  20029360000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  20029360000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.489752                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.489752                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65870.884994                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 65870.884994                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        19628                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        19628                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        19628                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        19628                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1022.267689                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1097303                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                316628                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.465591                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.996560                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.846227                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1020.424902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.996509                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.998308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              91                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             504                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             429                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1591620                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1591620                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      5547.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    315359.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003845166250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           337                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           337                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               657805                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5190                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       317251                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       12522                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     317251                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     12522                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1221                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   6975                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 317251                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                 12522                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   316025                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      62                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      918.471810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     107.049248                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1589.711680                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            255     75.67%     75.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            1      0.30%     75.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.30%     76.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            2      0.59%     76.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            2      0.59%     77.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071            2      0.59%     78.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            8      2.37%     80.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839           27      8.01%     88.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095           33      9.79%     98.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            6      1.78%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.376855                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.359169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.781367                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               272     80.71%     80.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      1.19%     81.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                60     17.80%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    78144                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 10152032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                400704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               192853684.12634158                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               7611997.54336487                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    52641003000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      159628.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        21472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     10091488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       176608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 407894.134451192222                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 191703556.402970999479                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 3354944.453108986840                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          671                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       316580                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        12522                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     16869500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   7763477250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1263787261000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25140.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24522.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 100925352.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        21472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     10130560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        10152032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        21472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        21472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       400704                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       400704                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           671                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        316580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           317251                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        12522                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           12522                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          407894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       192445790                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          192853684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       407894                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         407894                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      7611998                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           7611998                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      7611998                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         407894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      192445790                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         200465682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                316030                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5519                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         30594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         29483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         28653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         28664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        19707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        31323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        31890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        31419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        28018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        28136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           463                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1854784250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1580150000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          7780346750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  5869.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24619.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               262765                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5019                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        53756                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   382.778481                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   269.024928                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   270.226086                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         9456     17.59%     17.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        13945     25.94%     43.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3345      6.22%     49.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4025      7.49%     57.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1620      3.01%     60.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        19703     36.65%     96.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          380      0.71%     97.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           59      0.11%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1223      2.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        53756                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           20225920                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          353216                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               384.222901                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 6.709889                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        167982780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         89269785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       987968940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       17152920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4154966400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19808886240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3533018880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28759245945                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    546.326739                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9005863000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1757600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  41877647000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        215899320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        114734235                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1268485260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       11656260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4154966400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  21182902020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2375952960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    29324596455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    557.066453                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   5968005500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1757600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  44915504500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              304741                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12522                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            302433                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12510                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12510                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         304741                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       949457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  949457                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     10552736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10552736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             317251                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   317251    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               317251                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52641110000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           657250000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1045363250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         632206                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       316140                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
