
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/zdw7287/Downloads/custom/axi_test/ip/my_pwm_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/custom/axi_test/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_my_pwm_0_1/design_1_my_pwm_0_1.dcp' for cell 'design_1_i/my_pwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/src/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/zdw7287/Downloads/custom/axi_test/src/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zdw7287/Downloads/custom/axi_test/src/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/zdw7287/Downloads/custom/axi_test/src/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zdw7287/Downloads/custom/axi_test/src/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/src/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 572.043 ; gain = 291.309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 582.688 ; gain = 10.645
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d71a84a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11db0d94c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1056bf94e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 390 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1056bf94e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.833 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1056bf94e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1009.203 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1056bf94e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1009.203 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b7d9d15a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1009.203 ; gain = 0.000
28 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1009.203 ; gain = 437.160
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1009.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d02a5ab9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1014.063 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11629e01d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1016.250 ; gain = 7.047

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10254df73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10254df73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.910 ; gain = 18.707
Phase 1 Placer Initialization | Checksum: 10254df73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c664ab06

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c664ab06

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1651b135c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 98076549

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 98076549

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11301a3c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 8aaa33d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14af8d4f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b7305c4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b7305c4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b7305c4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.910 ; gain = 18.707
Phase 3 Detail Placement | Checksum: b7305c4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.910 ; gain = 18.707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14de7953f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14de7953f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1036.492 ; gain = 27.289
INFO: [Place 30-746] Post Placement Timing Summary WNS=-67.382. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c51c708b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539
Phase 4.1 Post Commit Optimization | Checksum: 1c51c708b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c51c708b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c51c708b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 177211844

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 177211844

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539
Ending Placer Task | Checksum: fb6286da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.742 ; gain = 27.539
47 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1036.742 ; gain = 27.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1037.551 ; gain = 0.809
INFO: [Common 17-1381] The checkpoint 'C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1044.195 ; gain = 2.574
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1044.195 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1044.195 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 90fcbd08 ConstDB: 0 ShapeSum: 6a65c9d2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12ac829c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.172 ; gain = 79.324

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12ac829c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.172 ; gain = 79.324

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12ac829c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1128.582 ; gain = 81.734

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12ac829c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1128.582 ; gain = 81.734
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dace24d6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.406 ; gain = 89.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-65.280| TNS=-1575.703| WHS=-0.174 | THS=-10.938|

Phase 2 Router Initialization | Checksum: 17c06a79f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1147.273 ; gain = 100.426

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ec40bf46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1147.273 ; gain = 100.426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.456| TNS=-1729.526| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b2d1aa34

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.273 ; gain = 100.426

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.784| TNS=-1727.625| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16f292dcf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.273 ; gain = 100.426
Phase 4 Rip-up And Reroute | Checksum: 16f292dcf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.273 ; gain = 100.426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: dfeee2bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.273 ; gain = 100.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.456| TNS=-1729.066| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11d19b549

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11d19b549

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109
Phase 5 Delay and Skew Optimization | Checksum: 11d19b549

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 194446fe0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.456| TNS=-1723.018| WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 194446fe0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109
Phase 6 Post Hold Fix | Checksum: 194446fe0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.92891 %
  Global Horizontal Routing Utilization  = 2.42188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1374063fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1374063fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.957 ; gain = 101.109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cf935395

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.957 ; gain = 101.109

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-70.456| TNS=-1723.018| WHS=0.063  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cf935395

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.957 ; gain = 101.109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.957 ; gain = 101.109

Routing Is Done.
60 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1147.957 ; gain = 103.762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.414 . Memory (MB): peak = 1147.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force design_1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1 input design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1 input design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0 input design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0 input design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1 input design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1 input design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1 output design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0 output design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1 output design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1 multiplier stage design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0 multiplier stage design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1 multiplier stage design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2/O, cell design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
76 Infos, 18 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.707 ; gain = 353.289
INFO: [Common 17-206] Exiting Vivado at Sat Mar 10 18:40:24 2018...
