Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May  4 16:44:44 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mrb3973_test_control_sets_placed.rpt
| Design       : mrb3973_test
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |              23 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------+--------------------+------------------+----------------+--------------+
|        Clock Signal        |         Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------+--------------------+------------------+----------------+--------------+
|  lcd_clk_pll/inst/clk_out1 |                              | LCD_RS_reg_i_1_n_0 |                1 |              1 |         1.00 |
|  lcd_clk_pll/inst/clk_out1 | led_1_reg_i_1_n_0            |                    |                1 |              1 |         1.00 |
|  lcd_clk_pll/inst/clk_out1 | LCD_RESET_reg_i_1_n_0        | LCD_RS_reg_i_1_n_0 |                1 |              1 |         1.00 |
|  lcd_clk_pll/inst/clk_out1 | state[2]_i_1_n_0             | LCD_RS_reg_i_1_n_0 |                1 |              3 |         3.00 |
|  lcd_clk_pll/inst/clk_out1 | init_rom_addr_rep[7]_i_1_n_0 |                    |                2 |             10 |         5.00 |
|  lcd_clk_pll/inst/clk_out1 | pixel_cnt[18]_i_1_n_0        | LCD_RS_reg_i_1_n_0 |                4 |             19 |         4.75 |
+----------------------------+------------------------------+--------------------+------------------+----------------+--------------+


