{
    "code": "module TopModule (\n    input logic clk,\n    input logic aresetn,\n    input logic x,\n    output logic z\n);\n\n    typedef enum logic [1:0] {\n        S0 = 2'b00, // Initial state\n        S1 = 2'b01, // State after '1'\n        S2 = 2'b10  // State after '10'\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // Asynchronous reset and state transition\n    always @(posedge clk or negedge aresetn) begin\n        if (!aresetn) begin\n            current_state <= S0;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic\n    always @(*) begin\n        case (current_state)\n            S0: begin\n                if (x) begin\n                    next_state = S1;\n                end else begin\n                    next_state = S0;\n                end\n            end\n            S1: begin\n                if (x) begin\n                    next_state = S1; // Stay in S1 if x is 1\n                end else begin\n                    next_state = S2; // Move to S2 if x is 0\n                end\n            end\n            S2: begin\n                if (x) begin\n                    next_state = S1; // Move back to S1 if x is 1\n                end else begin\n                    next_state = S0; // Move back to S0 if x is 0\n                end\n            end\n            default: next_state = S0; // Default case\n        endcase\n    end\n\n    // Output logic for Mealy FSM\n    always @(*) begin\n        z = (current_state == S2 && x); // Assert z when in S2 and x is 1\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}