{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SignalLiteral","kind":"identifier"}]}],"kind":"declarations"}],"topicSections":[{"title":"Operators","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/==(_:_:)"]},{"title":"Enumeration Cases","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/bit(value:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/boolean(value:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/decimal(value:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/integer(value:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/logic(value:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/vector(value:)"]},{"title":"Initializers","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/init(rawValue:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/rawValue-swift.property"]},{"title":"Instance Methods","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/isValid(for:)"]},{"title":"Type Aliases","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/RawValue-swift.typealias"]},{"title":"Type Methods","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/default(for:)"]},{"title":"Default Implementations","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/CustomStringConvertible-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/RawRepresentable-Implementations"],"generated":true}],"seeAlsoSections":[{"title":"Definitions and Primitive Values","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Argument","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArgumentDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConstantSignal","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Definition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/EnumerationDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ExternalType","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionImplementation","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LocalSignal","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBodyBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Record","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RecordTypeDeclaration","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"],"generated":true}],"metadata":{"modules":[{"name":"VHDLParsing"}],"title":"SignalLiteral","externalID":"s:11VHDLParsing13SignalLiteralO","roleHeading":"Enumeration","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"symbolKind":"enum","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/signalliteral"]}],"sections":[],"relationshipsSections":[{"title":"Conforms To","identifiers":["doc:\/\/VHDLParsing\/s23CustomStringConvertibleP","doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"type":"conformsTo","kind":"relationships"}],"schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"},"kind":"symbol","abstract":[{"text":"A type for representing all signal literals.","type":"text"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/HexVector":{"url":"\/documentation\/vhdlparsing\/hexvector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"HexVector"}],"type":"topic","title":"HexVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"HexVector"}],"abstract":[{"text":"A literal string that represents hexadecimal values for assignment into a vector in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/==(_:_:)":{"title":"==(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"==","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/==(_:_:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/==(_:_:)","abstract":[{"text":"Equality operation.","type":"text"}],"kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/init(rawValue:)":{"kind":"symbol","url":"\/documentation\/vhdlparsing\/signalliteral\/init(rawvalue:)","abstract":[{"type":"text","text":"Creates a signal literal from a VHDL representation."}],"role":"symbol","title":"init(rawValue:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/init(rawValue:)","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/decimal(value:)":{"title":"SignalLiteral.decimal(value:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"decimal","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Double","preciseIdentifier":"s:Sd","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/decimal(value:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/decimal(value:)","abstract":[{"text":"A decimal literal.","type":"text"}],"kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"HeadStatement","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"HeadStatement","kind":"identifier"}],"type":"topic","title":"HeadStatement","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","abstract":[{"text":"A statement that appears in an ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","type":"reference"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/headstatement"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/default(for:)":{"role":"symbol","url":"\/documentation\/vhdlparsing\/signalliteral\/default(for:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"`default`","kind":"identifier"},{"text":"(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"}],"abstract":[{"text":"Creates the default signal literal for a given signal type.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/default(for:)","title":"default(for:)","type":"topic","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","abstract":[{"text":"A definition of a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" component that can be instantiated in the architecture body.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentDefinition"}],"type":"topic","title":"ComponentDefinition","navigatorTitle":[{"kind":"identifier","text":"ComponentDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/logic(value:)":{"title":"SignalLiteral.logic(value:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logic","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"LogicLiteral","preciseIdentifier":"s:11VHDLParsing12LogicLiteralO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/logic(value:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/logic(value:)","abstract":[{"text":"A single-bit logic literal.","type":"text"}],"kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/FunctionDefinition":{"url":"\/documentation\/vhdlparsing\/functiondefinition","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"FunctionDefinition"}],"type":"topic","title":"FunctionDefinition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"FunctionDefinition"}],"abstract":[{"text":"A type representing a function definition.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionDefinition","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"},"doc://VHDLParsing/documentation/VHDLParsing/TypeDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/typedefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition","abstract":[{"type":"text","text":"A definition of a custom type."}],"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TypeDefinition"}],"type":"topic","title":"TypeDefinition","navigatorTitle":[{"kind":"identifier","text":"TypeDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Comment":{"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Comment","kind":"identifier"}],"title":"Comment","kind":"symbol","navigatorTitle":[{"text":"Comment","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","role":"symbol","type":"topic","abstract":[{"text":"A single-lined VHDL comment.","type":"text"}],"url":"\/documentation\/vhdlparsing\/comment"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/RawRepresentable-Implementations":{"kind":"article","abstract":[],"role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/RawRepresentable-Implementations","type":"topic","title":"RawRepresentable Implementations","url":"\/documentation\/vhdlparsing\/signalliteral\/rawrepresentable-implementations"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/SQ":{"title":"Swift.Equatable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SQ"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/rawValue-swift.property":{"kind":"symbol","type":"topic","url":"\/documentation\/vhdlparsing\/signalliteral\/rawvalue-swift.property","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/rawValue-swift.property","title":"rawValue","abstract":[{"type":"text","text":"The VHDL equivalent code."}]},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]},"doc://VHDLParsing/documentation/VHDLParsing/PackageBodyBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/packagebodyblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBodyBlock","abstract":[{"text":"A type for representing statements inside a package body.","type":"text"}],"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"PackageBodyBlock","kind":"identifier"}],"type":"topic","title":"PackageBodyBlock","navigatorTitle":[{"text":"PackageBodyBlock","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/RecordTypeDeclaration":{"navigatorTitle":[{"kind":"identifier","text":"RecordTypeDeclaration"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/recordtypedeclaration","abstract":[{"text":"A struct for representing variables defined within a record.","type":"text"}],"role":"symbol","title":"RecordTypeDeclaration","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"RecordTypeDeclaration"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RecordTypeDeclaration","type":"topic"},"doc://VHDLParsing/s23CustomStringConvertibleP":{"title":"Swift.CustomStringConvertible","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/s23CustomStringConvertibleP"},"doc://VHDLParsing/documentation/VHDLParsing/ExternalType":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/externaltype","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ExternalType","abstract":[{"type":"text","text":"An external type is a type that exists outside of the scope of a VHDL entity."}],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"ExternalType"}],"type":"topic","title":"ExternalType","navigatorTitle":[{"kind":"identifier","text":"ExternalType"}]},"doc://VHDLParsing/documentation/VHDLParsing/Definition":{"title":"Definition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Definition","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Definition"}],"abstract":[{"text":"A definition of a new variable in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Definition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/definition","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/vector(value:)":{"type":"topic","title":"SignalLiteral.vector(value:)","kind":"symbol","url":"\/documentation\/vhdlparsing\/signalliteral\/vector(value:)","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"vector"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"text":"VectorLiteral","preciseIdentifier":"s:11VHDLParsing13VectorLiteralO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/vector(value:)","abstract":[{"type":"text","text":"A vector of logic literals."}],"role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ArrayDefinition":{"navigatorTitle":[{"kind":"identifier","text":"ArrayDefinition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/arraydefinition","abstract":[{"text":"Definition of a new array type.","type":"text"}],"role":"symbol","title":"ArrayDefinition","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrayDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/OctalVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"OctalVector"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"OctalVector"}],"type":"topic","title":"OctalVector","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector","abstract":[{"type":"text","text":"A type for representing a "},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"type":"text","text":" of octal values."}],"url":"\/documentation\/vhdlparsing\/octalvector"},"doc://VHDLParsing/documentation/VHDLParsing/UseStatement":{"url":"\/documentation\/vhdlparsing\/usestatement","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"UseStatement","kind":"identifier"}],"type":"topic","title":"UseStatement","kind":"symbol","navigatorTitle":[{"text":"UseStatement","kind":"identifier"}],"abstract":[{"text":"An include statement that imports module from a library.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","role":"symbol"},"doc://VHDLParsing/s8SendableP":{"title":"Swift.Sendable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/s8SendableP"},"doc://VHDLParsing/documentation/VHDLParsing/Type":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Type"}],"title":"Type","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Type"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/type"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/Argument":{"title":"Argument","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Argument","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Argument"}],"abstract":[{"text":"An argument into a function call.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Argument"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/argument","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericTypeDeclaration":{"url":"\/documentation\/vhdlparsing\/generictypedeclaration","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"GenericTypeDeclaration","kind":"identifier"}],"type":"topic","title":"GenericTypeDeclaration","kind":"symbol","navigatorTitle":[{"text":"GenericTypeDeclaration","kind":"identifier"}],"abstract":[{"text":"A type representing a generic type declaration inside a generic block in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ConstantSignal":{"navigatorTitle":[{"kind":"identifier","text":"ConstantSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/constantsignal","abstract":[{"type":"text","text":"A type representing a valid constant declaration in "},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","title":"ConstantSignal","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ConstantSignal"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConstantSignal","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArgumentDefinition":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArgumentDefinition"}],"title":"ArgumentDefinition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArgumentDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArgumentDefinition","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type for definining argument definitions within a parameter list of a function."}],"url":"\/documentation\/vhdlparsing\/argumentdefinition"},"doc://VHDLParsing/documentation/VHDLParsing/OctalLiteral":{"url":"\/documentation\/vhdlparsing\/octalliteral","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"OctalLiteral"}],"type":"topic","title":"OctalLiteral","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"OctalLiteral"}],"abstract":[{"text":"Possible octal values for a single octal digit (3 bits).","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericBlock":{"url":"\/documentation\/vhdlparsing\/genericblock","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericBlock"}],"type":"topic","title":"GenericBlock","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericBlock"}],"abstract":[{"text":"A struct for representing generic declarations in an entity\/component block.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/Equatable-Implementations":{"title":"Equatable Implementations","url":"\/documentation\/vhdlparsing\/signalliteral\/equatable-implementations","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/Equatable-Implementations","abstract":[],"kind":"article","role":"collectionGroup"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/boolean(value:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/boolean(value:)","type":"topic","kind":"symbol","title":"SignalLiteral.boolean(value:)","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"boolean"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"},{"kind":"text","text":")"}],"role":"symbol","url":"\/documentation\/vhdlparsing\/signalliteral\/boolean(value:)","abstract":[{"type":"text","text":"A boolean literal."}]},"doc://VHDLParsing/documentation/VHDLParsing/LocalSignal":{"url":"\/documentation\/vhdlparsing\/localsignal","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"LocalSignal","kind":"identifier"}],"type":"topic","title":"LocalSignal","kind":"symbol","navigatorTitle":[{"text":"LocalSignal","kind":"identifier"}],"abstract":[{"text":"A local signal is a signal that exists within the scope of a VHDL entity.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LocalSignal","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector":{"title":"LogicVector","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"LogicVector"}],"abstract":[{"text":"A type for representing a ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"code":"std_logic","type":"codeVoice"},{"text":" values (","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","type":"reference"},{"text":").","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"LogicVector"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicvector","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/CustomStringConvertible-Implementations":{"url":"\/documentation\/vhdlparsing\/signalliteral\/customstringconvertible-implementations","type":"topic","kind":"article","role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/CustomStringConvertible-Implementations","title":"CustomStringConvertible Implementations","abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/isValid(for:)":{"type":"topic","title":"isValid(for:)","role":"symbol","fragments":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"isValid","kind":"identifier"},{"text":"(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/isValid(for:)","abstract":[{"text":"Checks whether this literal is valid for a given signal type.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/isvalid(for:)"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent":{"url":"\/documentation\/vhdlparsing\/includecomponent","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IncludeComponent","kind":"identifier"}],"type":"topic","title":"IncludeComponent","kind":"symbol","navigatorTitle":[{"text":"IncludeComponent","kind":"identifier"}],"abstract":[{"text":"A type for describing individual components in a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" use-statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/integer(value:)":{"title":"SignalLiteral.integer(value:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"integer","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Int","preciseIdentifier":"s:Si","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/integer(value:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/integer(value:)","abstract":[{"text":"An integer literal.","type":"text"}],"kind":"symbol","role":"symbol"},"doc://VHDLParsing/SH":{"title":"Swift.Hashable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SH"},"doc://VHDLParsing/documentation/VHDLParsing/EnumerationDefinition":{"navigatorTitle":[{"kind":"identifier","text":"EnumerationDefinition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/enumerationdefinition","abstract":[{"type":"text","text":"A type defined as an enumeration of values."}],"role":"symbol","title":"EnumerationDefinition","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"EnumerationDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/EnumerationDefinition","type":"topic"},"doc://VHDLParsing/SY":{"title":"Swift.RawRepresentable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SY"},"doc://VHDLParsing/SE":{"title":"Swift.Encodable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SE"},"doc://VHDLParsing/Se":{"title":"Swift.Decodable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/Se"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/RawValue-swift.typealias":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/RawValue-swift.typealias","kind":"symbol","fragments":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"RawValue"}],"role":"symbol","abstract":[{"type":"text","text":"The raw value of the signal literal is a string."}],"type":"topic","title":"SignalLiteral.RawValue","url":"\/documentation\/vhdlparsing\/signalliteral\/rawvalue-swift.typealias","navigatorTitle":[{"kind":"identifier","text":"RawValue"}]},"doc://VHDLParsing/documentation/VHDLParsing/HexLiteral":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/hexliteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral","abstract":[{"text":"All of the possible values for a single hexadecimal digit (4 bits).","type":"text"}],"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"HexLiteral"}],"type":"topic","title":"HexLiteral","navigatorTitle":[{"kind":"identifier","text":"HexLiteral"}]},"doc://VHDLParsing/documentation/VHDLParsing/Record":{"navigatorTitle":[{"kind":"identifier","text":"Record"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/record","abstract":[{"text":"A record type definition.","type":"text"}],"role":"symbol","title":"Record","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Record"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Record","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/FunctionImplementation":{"title":"FunctionImplementation","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionImplementation","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"FunctionImplementation","kind":"identifier"}],"abstract":[{"text":"A type that represents a function definition with a body.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"FunctionImplementation","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/functionimplementation","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/bit(value:)":{"title":"SignalLiteral.bit(value:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bit","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"BitLiteral","preciseIdentifier":"s:11VHDLParsing10BitLiteralO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/bit(value:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/bit(value:)","abstract":[{"text":"A literal for single bit; either ","type":"text"},{"code":"high","type":"codeVoice"},{"text":" or ","type":"text"},{"code":"low","type":"codeVoice"},{"text":".","type":"text"}],"kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/BitVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"BitVector"}],"title":"BitVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"BitVector"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector","role":"symbol","type":"topic","abstract":[{"text":"A ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","type":"reference"},{"text":" values.","type":"text"}],"url":"\/documentation\/vhdlparsing\/bitvector"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"}}}