// Seed: 3573765430
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3
    , id_7,
    input tri id_4,
    input tri0 id_5
);
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
);
  logic [7:0] id_3 = id_3[-1];
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_4;
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    output wor id_12,
    output tri1 id_13,
    output uwire id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wor id_17
    , id_33,
    input uwire id_18,
    input uwire id_19,
    output supply1 id_20,
    input supply0 id_21,
    input supply0 id_22,
    output wor id_23,
    input tri0 id_24,
    input uwire id_25,
    input supply1 id_26,
    output supply0 id_27,
    output uwire id_28,
    output tri1 id_29,
    input supply1 id_30,
    input wand id_31
);
  wire id_34;
  module_0 modCall_1 (
      id_4,
      id_19,
      id_26,
      id_21,
      id_22,
      id_3
  );
endmodule
