Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jul 27 15:56:21 2016
| Host         : AUSLAB-749807 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.382        0.000                      0                27180        0.028        0.000                      0                27180        4.020        0.000                       0                  9314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.382        0.000                      0                27179        0.028        0.000                      0                27179        4.020        0.000                       0                  9314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.112        0.000                      0                    1        1.821        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[43].nameMem_reg[43][19]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 0.642ns (6.876%)  route 8.695ns (93.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.701     3.009    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X0Y68          FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.518     3.527 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/Q
                         net (fo=1032, routed)        8.695    12.222    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/valid
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124    12.346 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[43].nameMem[43][19]_i_1/O
                         net (fo=1, routed)           0.000    12.346    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[43].nameMem[43][19]_i_1_n_0
    SLICE_X3Y15          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[43].nameMem_reg[43][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.545    12.737    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X3Y15          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[43].nameMem_reg[43][19]/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X3Y15          FDSE (Setup_fdse_C_D)        0.029    12.728    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[43].nameMem_reg[43][19]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 0.642ns (6.935%)  route 8.616ns (93.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.701     3.009    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X0Y68          FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.518     3.527 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/Q
                         net (fo=1032, routed)        8.616    12.143    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/valid
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.267 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem[36][8]_i_1/O
                         net (fo=1, routed)           0.000    12.267    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem[36][8]_i_1_n_0
    SLICE_X7Y17          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.498    12.690    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X7Y17          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][8]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X7Y17          FDSE (Setup_fdse_C_D)        0.031    12.683    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][8]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[56].nameMem_reg[56][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.642ns (6.891%)  route 8.675ns (93.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.701     3.009    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X0Y68          FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.518     3.527 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/Q
                         net (fo=1032, routed)        8.675    12.202    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/valid
    SLICE_X42Y0          LUT5 (Prop_lut5_I1_O)        0.124    12.326 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[56].nameMem[56][7]_i_1/O
                         net (fo=1, routed)           0.000    12.326    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[56].nameMem[56][7]_i_1_n_0
    SLICE_X42Y0          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[56].nameMem_reg[56][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.577    12.769    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X42Y0          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[56].nameMem_reg[56][7]/C
                         clock pessimism              0.116    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X42Y0          FDSE (Setup_fdse_C_D)        0.077    12.808    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[56].nameMem_reg[56][7]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[57].nameMem_reg[57][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.642ns (6.932%)  route 8.619ns (93.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.701     3.009    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X0Y68          FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.518     3.527 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg/Q
                         net (fo=1032, routed)        8.619    12.146    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/valid
    SLICE_X43Y1          LUT5 (Prop_lut5_I1_O)        0.124    12.270 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[57].nameMem[57][7]_i_1/O
                         net (fo=1, routed)           0.000    12.270    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[57].nameMem[57][7]_i_1_n_0
    SLICE_X43Y1          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[57].nameMem_reg[57][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.577    12.769    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X43Y1          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[57].nameMem_reg[57][7]/C
                         clock pessimism              0.116    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X43Y1          FDSE (Setup_fdse_C_D)        0.029    12.760    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[57].nameMem_reg[57][7]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][18]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 0.642ns (6.938%)  route 8.611ns (93.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.669     2.977    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/Q
                         net (fo=1032, routed)        8.611    12.106    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/distanceValid_reg_rep__2
    SLICE_X39Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.230 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem[8][18]_i_1/O
                         net (fo=1, routed)           0.000    12.230    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem[8][18]_i_1_n_0
    SLICE_X39Y69         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.554    12.746    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X39Y69         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][18]/C
                         clock pessimism              0.130    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X39Y69         FDSE (Setup_fdse_C_D)        0.031    12.753    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][18]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[10].valueMem_reg[10][21]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 0.642ns (6.925%)  route 8.629ns (93.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.669     2.977    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/Q
                         net (fo=1032, routed)        8.629    12.124    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/distanceValid_reg_rep__2
    SLICE_X38Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.248 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[10].valueMem[10][21]_i_1/O
                         net (fo=1, routed)           0.000    12.248    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[10].valueMem[10][21]_i_1_n_0
    SLICE_X38Y69         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[10].valueMem_reg[10][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.554    12.746    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X38Y69         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[10].valueMem_reg[10][21]/C
                         clock pessimism              0.130    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X38Y69         FDSE (Setup_fdse_C_D)        0.081    12.803    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[10].valueMem_reg[10][21]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[7].valueMem_reg[7][16]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.642ns (6.930%)  route 8.622ns (93.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.669     2.977    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/Q
                         net (fo=1032, routed)        8.622    12.117    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/distanceValid_reg_rep__2
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.241 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[7].valueMem[7][16]_i_1/O
                         net (fo=1, routed)           0.000    12.241    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[7].valueMem[7][16]_i_1_n_0
    SLICE_X42Y70         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[7].valueMem_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.555    12.747    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X42Y70         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[7].valueMem_reg[7][16]/C
                         clock pessimism              0.130    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X42Y70         FDSE (Setup_fdse_C_D)        0.077    12.800    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[7].valueMem_reg[7][16]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][19]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 0.642ns (6.991%)  route 8.541ns (93.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.669     2.977    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/Q
                         net (fo=1032, routed)        8.541    12.036    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/distanceValid_reg_rep__2
    SLICE_X34Y73         LUT5 (Prop_lut5_I3_O)        0.124    12.160 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem[8][19]_i_1/O
                         net (fo=1, routed)           0.000    12.160    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem[8][19]_i_1_n_0
    SLICE_X34Y73         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.475    12.667    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X34Y73         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][19]/C
                         clock pessimism              0.130    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X34Y73         FDSE (Setup_fdse_C_D)        0.077    12.720    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][19]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[9].valueMem_reg[9][15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 0.642ns (6.933%)  route 8.617ns (93.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.669     2.977    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/Q
                         net (fo=1032, routed)        8.617    12.112    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/distanceValid_reg_rep__2
    SLICE_X38Y68         LUT5 (Prop_lut5_I3_O)        0.124    12.236 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[9].valueMem[9][15]_i_1/O
                         net (fo=1, routed)           0.000    12.236    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[9].valueMem[9][15]_i_1_n_0
    SLICE_X38Y68         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[9].valueMem_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.555    12.747    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X38Y68         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[9].valueMem_reg[9][15]/C
                         clock pessimism              0.130    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y68         FDSE (Setup_fdse_C_D)        0.077    12.800    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[9].valueMem_reg[9][15]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][27]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 0.642ns (6.993%)  route 8.538ns (93.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.669     2.977    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/s00_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/distanceValid_reg_rep__2/Q
                         net (fo=1032, routed)        8.538    12.033    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/distanceValid_reg_rep__2
    SLICE_X34Y73         LUT5 (Prop_lut5_I3_O)        0.124    12.157 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem[8][27]_i_1/O
                         net (fo=1, routed)           0.000    12.157    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem[8][27]_i_1_n_0
    SLICE_X34Y73         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.475    12.667    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X34Y73         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][27]/C
                         clock pessimism              0.130    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X34Y73         FDSE (Setup_fdse_C_D)        0.079    12.722    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[8].valueMem_reg[8][27]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[62].nameMem_reg[62][15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[63].nameMem_reg[63][15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.740%)  route 0.196ns (51.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.555     0.896    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X22Y16         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[62].nameMem_reg[62][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDSE (Prop_fdse_C_Q)         0.141     1.037 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[62].nameMem_reg[62][15]/Q
                         net (fo=2, routed)           0.196     1.232    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[62].nameMem_reg[62]__0[15]
    SLICE_X21Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.277 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[63].nameMem[63][15]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[63].nameMem[63][15]_i_1_n_0
    SLICE_X21Y17         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[63].nameMem_reg[63][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.822     1.192    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X21Y17         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[63].nameMem_reg[63][15]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y17         FDSE (Hold_fdse_C_D)         0.091     1.249    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[63].nameMem_reg[63][15]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[84].valueMem_reg[84][30]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[85].valueMem_reg[85][30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.619%)  route 0.230ns (52.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.565     0.906    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X6Y52          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[84].valueMem_reg[84][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.164     1.070 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[84].valueMem_reg[84][30]/Q
                         net (fo=4, routed)           0.230     1.300    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[84].valueMem_reg[84]__0[30]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.345 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[85].valueMem[85][30]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[85].valueMem[85][30]_i_1_n_0
    SLICE_X6Y48          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[85].valueMem_reg[85][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.835     1.205    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X6Y48          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[85].valueMem_reg[85][30]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDSE (Hold_fdse_C_D)         0.121     1.297    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[85].valueMem_reg[85][30]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[64].valueMem_reg[64][29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[65].valueMem_reg[65][29]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.100%)  route 0.226ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.562     0.903    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X19Y50         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[64].valueMem_reg[64][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[64].valueMem_reg[64][29]/Q
                         net (fo=4, routed)           0.226     1.270    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[64].valueMem_reg[64]__0[29]
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.315 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[65].valueMem[65][29]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[65].valueMem[65][29]_i_1_n_0
    SLICE_X14Y49         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[65].valueMem_reg[65][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.832     1.202    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X14Y49         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[65].valueMem_reg[65][29]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDSE (Hold_fdse_C_D)         0.092     1.265    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[65].valueMem_reg[65][29]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[29]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.223     1.286    design_1_i/processing_system7_0/inst/M_AXI_GP0_RDATA[29]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[29])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[92].valueMem_reg[92][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[93].valueMem_reg[93][26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.801%)  route 0.229ns (55.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.584     0.925    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X1Y49          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[92].valueMem_reg[92][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDSE (Prop_fdse_C_Q)         0.141     1.066 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[92].valueMem_reg[92][26]/Q
                         net (fo=4, routed)           0.229     1.295    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[92].valueMem_reg[92]__0[26]
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.045     1.340 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[93].valueMem[93][26]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[93].valueMem[93][26]_i_1_n_0
    SLICE_X3Y52          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[93].valueMem_reg[93][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.853     1.223    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X3Y52          FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[93].valueMem_reg[93][26]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDSE (Hold_fdse_C_D)         0.092     1.286    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[93].valueMem_reg[93][26]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[59].valueMem_reg[59][14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[60].valueMem_reg[60][14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.927%)  route 0.228ns (55.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.593     0.934    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X43Y47         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[59].valueMem_reg[59][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDSE (Prop_fdse_C_Q)         0.141     1.075 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[59].valueMem_reg[59][14]/Q
                         net (fo=4, routed)           0.228     1.303    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[59].valueMem_reg[59]__0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.348 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[60].valueMem[60][14]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[60].valueMem[60][14]_i_1_n_0
    SLICE_X37Y52         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[60].valueMem_reg[60][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.859     1.229    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X37Y52         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[60].valueMem_reg[60][14]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y52         FDSE (Hold_fdse_C_D)         0.092     1.292    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[60].valueMem_reg[60][14]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]/Q
                         net (fo=1, routed)           0.186     1.237    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[26].valueMem_reg[26][21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[27].valueMem_reg[27][21]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.931%)  route 0.228ns (55.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.548     0.889    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X22Y71         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[26].valueMem_reg[26][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDSE (Prop_fdse_C_Q)         0.141     1.030 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[26].valueMem_reg[26][21]/Q
                         net (fo=4, routed)           0.228     1.258    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[26].valueMem_reg[26]__0[21]
    SLICE_X19Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.303 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[27].valueMem[27][21]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[27].valueMem[27][21]_i_1_n_0
    SLICE_X19Y70         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[27].valueMem_reg[27][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.819     1.189    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X19Y70         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[27].valueMem_reg[27][21]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y70         FDSE (Hold_fdse_C_D)         0.091     1.246    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[27].valueMem_reg[27][21]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[37].nameMem_reg[37][17]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.493%)  route 0.205ns (49.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.554     0.895    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X20Y86         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDSE (Prop_fdse_C_Q)         0.164     1.059 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36][17]/Q
                         net (fo=2, routed)           0.205     1.264    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[36].nameMem_reg[36]__0[17]
    SLICE_X25Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.309 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[37].nameMem[37][17]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[37].nameMem[37][17]_i_1_n_0
    SLICE_X25Y85         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[37].nameMem_reg[37][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.822     1.192    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X25Y85         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[37].nameMem_reg[37][17]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X25Y85         FDSE (Hold_fdse_C_D)         0.091     1.249    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[37].nameMem_reg[37][17]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[51].valueMem_reg[51][20]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[52].valueMem_reg[52][20]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.760%)  route 0.239ns (56.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.564     0.905    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X31Y48         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[51].valueMem_reg[51][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[51].valueMem_reg[51][20]/Q
                         net (fo=4, routed)           0.239     1.285    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[51].valueMem_reg[51]__0[20]
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.330 r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[52].valueMem[52][20]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[52].valueMem[52][20]_i_1_n_0
    SLICE_X29Y52         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[52].valueMem_reg[52][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.831     1.201    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aclk
    SLICE_X29Y52         FDSE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[52].valueMem_reg[52][20]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y52         FDSE (Hold_fdse_C_D)         0.092     1.264    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[52].valueMem_reg[52][20]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK     n/a            3.884         10.000      6.116      DSP48_X0Y3      design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/squared_reg__1/CLK
Min Period        n/a     DSP48E1/CLK     n/a            3.884         10.000      6.116      DSP48_X0Y0      design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/dist/squared0/CLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X7Y25     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X7Y25     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X7Y25     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X7Y25     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X6Y72     design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y23     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y23     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y23     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y23     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y23     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y23     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y23    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y23    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y23    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y23    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y25    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X6Y28     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X6Y28     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X6Y28     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X6Y28     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y28     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X8Y28     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y25    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X12Y25    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X4Y27     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.580ns (13.471%)  route 3.726ns (86.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.724     3.032    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           2.159     5.647    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/s00_axi_aresetn
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.771 f  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[0].valueMem[0][31]_i_1/O
                         net (fo=8336, routed)        1.566     7.338    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/slv_reg0_reg[0]
    RAMB36_X0Y0          FIFO36E1                                     f  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        1.549    12.741    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y0          FIFO36E1                                     r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    RAMB36_X0Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.449    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.026%)  route 1.140ns (85.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.550     0.891    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y25         FDRE                                         r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.425     1.456    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/slv_reg0_reg[1][0]
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.501 f  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/sort/memory[0].valueMem[0][31]_i_1/O
                         net (fo=8336, routed)        0.715     2.217    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/slv_reg0_reg[0]
    RAMB36_X0Y0          FIFO36E1                                     f  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9315, routed)        0.877     1.247    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y0          FIFO36E1                                     r  design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.262     0.985    
    RAMB36_X0Y0          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     0.396    design_1_i/KNN_accelerator_0/inst/KNN_accelerator_v1_0_S00_AXI_inst/knnTop/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  1.821    





