VERILOG_SOURCES     = $(PWD)/../../rtl/poly_ram.v
TOPLEVEL            = poly_ram
COCOTB_TEST_MODULES = test_poly_ram

include ../common.mk
