0-prep 0h0m0s807ms
1-yosys 0h0m11s535ms
2-opensta 0h0m1s951ms
3-verilog2def_openroad 0h0m2s218ms
4-tapcell 0h0m1s788ms
5-klayout_scrot 0h0m4s929ms
6-pdn 0h0m2s400ms
7-replace 0h0m8s823ms
7-resizer 0h0m9s92ms
8-write_verilog 0h0m1s828ms
9-opensta_post_resizer 0h0m1s808ms
10-opendp 0h0m1s851ms
11-klayout_scrot 0h0m5s315ms
12-cts 0h1m40s786ms
13-write_verilog 0h0m1s873ms
14-klayout_scrot 0h0m4s932ms
14-resizer_timing 0h0m7s427ms
15-write_verilog 0h0m1s915ms
16-opensta_post_resizer_timing 0h0m1s755ms
17-fastroute 0h0m10s37ms
18-addspacers 0h0m1s858ms
19-write_verilog 0h0m1s613ms
20-tritonRoute 0h6m50s715ms
21-klayout_scrot 0h0m5s717ms
22-spef_extraction 0h0m4s53ms
23-opensta_spef 0h0m2s385ms
25-write_verilog 0h0m2s123ms
27-klayout_scrot 0h0m5s252ms
30-magic_gen 0h0m11s247ms
31-klayout 0h0m5s1ms
32-klayout_scrot 0h0m5s540ms
34-klayout_scrot 0h0m5s589ms
35-klayout_xor 0h0m35s223ms
36-magic_ext_spice 0h0m9s51ms
37-lvs 0h0m0s660ms
38-magic_drc 0h0m22s973ms
40-or_antenna 0h0m2s514ms
41-cvc 0h0m0s677ms