Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 10 17:38:29 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_SEND_control_sets_placed.rpt
| Design       : TOP_SEND
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+----------------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------+----------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                           | BTN/delay_timer[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | BTN/E[0]                  | clear                      |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | TX/tx_data_reg[7]_i_1_n_0 |                            |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG |                           |                            |                6 |             13 |         2.17 |
|  CLK100MHZ_IBUF_BUFG |                           | TX/SR[0]                   |                5 |             19 |         3.80 |
+----------------------+---------------------------+----------------------------+------------------+----------------+--------------+


