--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf
top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! buffer_ent/ack_db_state_OR_69_o   SLICE_X12Y5.A     SLICE_X12Y5.A1   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314144 paths analyzed, 3600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.924ns.
--------------------------------------------------------------------------------

Paths for end point buffer_ent/src_frame_ent/Mram_ram2 (RAMB16_X1Y0.ADDRB1), 274 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/y_0 (FF)
  Destination:          buffer_ent/src_frame_ent/Mram_ram2 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.904ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.664 - 0.649)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/y_0 to buffer_ent/src_frame_ent/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AQ       Tcko                  0.430   buffer_ent/sobel_fltr_ent/y<3>
                                                       buffer_ent/sobel_fltr_ent/y_0
    SLICE_X12Y21.A6      net (fanout=17)       0.938   buffer_ent/sobel_fltr_ent/y<0>
    SLICE_X12Y21.AMUX    Topaa                 0.456   buffer_ent/sobel_fltr_ent/n0233<0>
                                                       buffer_ent/sobel_fltr_ent/y<0>_rt
                                                       buffer_ent/sobel_fltr_ent/Madd_n0233_xor<0>
    SLICE_X6Y20.A4       net (fanout=10)       0.988   buffer_ent/sobel_fltr_ent/n0233<0>
    SLICE_X6Y20.CMUX     Topac                 0.636   buffer_ent/sobel_fltr_ent/Madd_current_line[13]_GND_29_o_add_75_OUT_cy<3>
                                                       buffer_ent/sobel_fltr_ent/Madd_current_line[13]_GND_29_o_add_75_OUT_lut<0>_INV_0
                                                       buffer_ent/sobel_fltr_ent/Madd_current_line[13]_GND_29_o_add_75_OUT_cy<3>
    SLICE_X2Y17.B6       net (fanout=1)        0.973   buffer_ent/sobel_fltr_ent/current_line[13]_GND_29_o_add_75_OUT<2>
    SLICE_X2Y17.B        Tilo                  0.235   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_reg[13]_current_line[13]_mux_76_OUT71
    SLICE_X2Y17.D1       net (fanout=1)        0.548   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
    SLICE_X2Y17.CMUX     Topdc                 0.402   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66_F
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66
    SLICE_X5Y16.B6       net (fanout=1)        0.799   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66
    SLICE_X5Y16.B        Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<3>
                                                       buffer_ent/sobel_fltr_ent/state<3>_inv_inv61
    RAMB16_X1Y0.ADDRB1   net (fanout=16)       2.840   buffer_ent/src_addr_next<2>
    RAMB16_X1Y0.CLKB     Trcck_ADDRB           0.400   buffer_ent/src_frame_ent/Mram_ram2
                                                       buffer_ent/src_frame_ent/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.904ns (2.818ns logic, 7.086ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/y_0 (FF)
  Destination:          buffer_ent/src_frame_ent/Mram_ram2 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.814ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.664 - 0.649)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/y_0 to buffer_ent/src_frame_ent/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AQ       Tcko                  0.430   buffer_ent/sobel_fltr_ent/y<3>
                                                       buffer_ent/sobel_fltr_ent/y_0
    SLICE_X12Y21.A6      net (fanout=17)       0.938   buffer_ent/sobel_fltr_ent/y<0>
    SLICE_X12Y21.AMUX    Topaa                 0.456   buffer_ent/sobel_fltr_ent/n0233<0>
                                                       buffer_ent/sobel_fltr_ent/y<0>_rt
                                                       buffer_ent/sobel_fltr_ent/Madd_n0233_xor<0>
    SLICE_X8Y19.A4       net (fanout=10)       1.066   buffer_ent/sobel_fltr_ent/n0233<0>
    SLICE_X8Y19.CMUX     Topac                 0.633   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_70_OUT<13:0>_cy<3>
                                                       buffer_ent/sobel_fltr_ent/n0233<0>_rt
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_70_OUT<13:0>_cy<3>
    SLICE_X2Y17.A3       net (fanout=1)        1.014   buffer_ent/sobel_fltr_ent/GND_29_o_GND_29_o_sub_70_OUT<2>
    SLICE_X2Y17.A        Tilo                  0.235   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_reg[13]_GND_29_o_mux_70_OUT71
    SLICE_X2Y17.D3       net (fanout=1)        0.342   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_GND_29_o_mux_70_OUT<2>
    SLICE_X2Y17.CMUX     Topdc                 0.402   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66_F
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66
    SLICE_X5Y16.B6       net (fanout=1)        0.799   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66
    SLICE_X5Y16.B        Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<3>
                                                       buffer_ent/sobel_fltr_ent/state<3>_inv_inv61
    RAMB16_X1Y0.ADDRB1   net (fanout=16)       2.840   buffer_ent/src_addr_next<2>
    RAMB16_X1Y0.CLKB     Trcck_ADDRB           0.400   buffer_ent/src_frame_ent/Mram_ram2
                                                       buffer_ent/src_frame_ent/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (2.815ns logic, 6.999ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/y_5 (FF)
  Destination:          buffer_ent/src_frame_ent/Mram_ram2 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.546ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.664 - 0.659)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/y_5 to buffer_ent/src_frame_ent/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.BQ       Tcko                  0.430   buffer_ent/sobel_fltr_ent/y<6>
                                                       buffer_ent/sobel_fltr_ent/y_5
    SLICE_X7Y24.B1       net (fanout=6)        1.746   buffer_ent/sobel_fltr_ent/y<5>
    SLICE_X7Y24.B        Tilo                  0.259   buffer_ent/sobel_fltr_ent/y[13]_GND_29_o_equal_53_o<13>
                                                       buffer_ent/sobel_fltr_ent/y[13]_GND_29_o_equal_53_o<13>1
    SLICE_X2Y17.B2       net (fanout=41)       1.628   buffer_ent/sobel_fltr_ent/y[13]_GND_29_o_equal_53_o<13>
    SLICE_X2Y17.B        Tilo                  0.235   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_reg[13]_current_line[13]_mux_76_OUT71
    SLICE_X2Y17.D1       net (fanout=1)        0.548   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
    SLICE_X2Y17.CMUX     Topdc                 0.402   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66_F
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66
    SLICE_X5Y16.B6       net (fanout=1)        0.799   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_66
    SLICE_X5Y16.B        Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<3>
                                                       buffer_ent/sobel_fltr_ent/state<3>_inv_inv61
    RAMB16_X1Y0.ADDRB1   net (fanout=16)       2.840   buffer_ent/src_addr_next<2>
    RAMB16_X1Y0.CLKB     Trcck_ADDRB           0.400   buffer_ent/src_frame_ent/Mram_ram2
                                                       buffer_ent/src_frame_ent/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.546ns (1.985ns logic, 7.561ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/dst_ent/Mram_ram16 (RAMB16_X0Y16.DIA0), 7234 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_1 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram16 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.873ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.732 - 0.711)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_1 to buffer_ent/dst_ent/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_1
    SLICE_X20Y22.B3      net (fanout=1)        1.214   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<1>
    SLICE_X20Y22.BMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT1
    SLICE_X20Y22.C5      net (fanout=2)        0.442   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT1
    SLICE_X20Y22.DQ      Tad_logic             1.014   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_lut<0>2
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_2
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>_rt
    SLICE_X23Y27.A3      net (fanout=2)        1.080   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
    SLICE_X23Y27.A       Tilo                  0.259   N267
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output31
    SLICE_X21Y29.C3      net (fanout=5)        1.596   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output3
    SLICE_X21Y29.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>4
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>62_SW2
    SLICE_X18Y29.B2      net (fanout=4)        1.185   N80
    SLICE_X18Y29.B       Tilo                  0.235   buffer_ent/dst_din<15>
                                                       buffer_ent/mux611
    RAMB16_X0Y16.DIA0    net (fanout=1)        1.438   buffer_ent/dst_din_next<15>
    RAMB16_X0Y16.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram16
                                                       buffer_ent/dst_ent/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (2.918ns logic, 6.955ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_6 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram16 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.787ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (0.732 - 0.708)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_6 to buffer_ent/dst_ent/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<7>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_6
    SLICE_X20Y23.C3      net (fanout=1)        1.184   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<6>
    SLICE_X20Y23.CMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT6
    SLICE_X20Y23.DX      net (fanout=2)        1.008   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT6
    SLICE_X20Y23.COUT    Tdxcy                 0.109   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_6
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>7
    SLICE_X20Y24.AMUX    Tcina                 0.220   buffer_ent/sobel_fltr_ent/sobel_ent/gy<1>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_xor<0>_7
    SLICE_X23Y27.A2      net (fanout=11)       1.061   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<8>
    SLICE_X23Y27.A       Tilo                  0.259   N267
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output31
    SLICE_X21Y29.C3      net (fanout=5)        1.596   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output3
    SLICE_X21Y29.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>4
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>62_SW2
    SLICE_X18Y29.B2      net (fanout=4)        1.185   N80
    SLICE_X18Y29.B       Tilo                  0.235   buffer_ent/dst_din<15>
                                                       buffer_ent/mux611
    RAMB16_X0Y16.DIA0    net (fanout=1)        1.438   buffer_ent/dst_din_next<15>
    RAMB16_X0Y16.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram16
                                                       buffer_ent/dst_ent/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (2.233ns logic, 7.554ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_1 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram16 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.757ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.732 - 0.711)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_1 to buffer_ent/dst_ent/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_1
    SLICE_X20Y22.B3      net (fanout=1)        1.214   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<1>
    SLICE_X20Y22.BMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT1
    SLICE_X20Y22.CX      net (fanout=2)        0.529   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT1
    SLICE_X20Y22.DQ      Tito_logic            0.811   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_2
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>_rt
    SLICE_X23Y27.A3      net (fanout=2)        1.080   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
    SLICE_X23Y27.A       Tilo                  0.259   N267
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output31
    SLICE_X21Y29.C3      net (fanout=5)        1.596   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output3
    SLICE_X21Y29.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>4
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>62_SW2
    SLICE_X18Y29.B2      net (fanout=4)        1.185   N80
    SLICE_X18Y29.B       Tilo                  0.235   buffer_ent/dst_din<15>
                                                       buffer_ent/mux611
    RAMB16_X0Y16.DIA0    net (fanout=1)        1.438   buffer_ent/dst_din_next<15>
    RAMB16_X0Y16.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram16
                                                       buffer_ent/dst_ent/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      9.757ns (2.715ns logic, 7.042ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/dst_ent/Mram_ram12 (RAMB16_X0Y22.DIA0), 974 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_6 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram12 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.861ns (Levels of Logic = 7)
  Clock Path Skew:      0.022ns (0.730 - 0.708)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_6 to buffer_ent/dst_ent/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<7>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_6
    SLICE_X20Y23.C3      net (fanout=1)        1.184   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<6>
    SLICE_X20Y23.CMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT6
    SLICE_X20Y23.DX      net (fanout=2)        1.008   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT6
    SLICE_X20Y23.COUT    Tdxcy                 0.109   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_6
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>7
    SLICE_X20Y24.AMUX    Tcina                 0.220   buffer_ent/sobel_fltr_ent/sobel_ent/gy<1>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_xor<0>_7
    SLICE_X21Y25.A5      net (fanout=11)       0.459   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<8>
    SLICE_X21Y25.A       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Mmux_gx_next91
    SLICE_X21Y25.B4      net (fanout=8)        0.826   buffer_ent/sobel_fltr_ent/sobel_ent/gx_next<8>
    SLICE_X21Y25.B       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>21
    SLICE_X20Y31.B5      net (fanout=2)        0.668   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>2
    SLICE_X20Y31.B       Tilo                  0.254   buffer_ent/dst_din<5>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>33
    SLICE_X23Y30.D4      net (fanout=10)       0.564   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>2
    SLICE_X23Y30.D       Tilo                  0.259   buffer_ent/dst_din<11>
                                                       buffer_ent/mux211
    RAMB16_X0Y22.DIA0    net (fanout=1)        2.559   buffer_ent/dst_din_next<11>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram12
                                                       buffer_ent/dst_ent/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                      9.861ns (2.511ns logic, 7.350ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_4 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram12 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.759ns (Levels of Logic = 7)
  Clock Path Skew:      0.022ns (0.730 - 0.708)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_4 to buffer_ent/dst_ent/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<7>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_4
    SLICE_X20Y23.A2      net (fanout=1)        1.318   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<4>
    SLICE_X20Y23.AMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT4
    SLICE_X20Y23.BX      net (fanout=2)        0.725   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT4
    SLICE_X20Y23.COUT    Tbxcy                 0.156   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_6
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>7
    SLICE_X20Y24.AMUX    Tcina                 0.220   buffer_ent/sobel_fltr_ent/sobel_ent/gy<1>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_xor<0>_7
    SLICE_X21Y25.A5      net (fanout=11)       0.459   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<8>
    SLICE_X21Y25.A       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Mmux_gx_next91
    SLICE_X21Y25.B4      net (fanout=8)        0.826   buffer_ent/sobel_fltr_ent/sobel_ent/gx_next<8>
    SLICE_X21Y25.B       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>21
    SLICE_X20Y31.B5      net (fanout=2)        0.668   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>2
    SLICE_X20Y31.B       Tilo                  0.254   buffer_ent/dst_din<5>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>33
    SLICE_X23Y30.D4      net (fanout=10)       0.564   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>2
    SLICE_X23Y30.D       Tilo                  0.259   buffer_ent/dst_din<11>
                                                       buffer_ent/mux211
    RAMB16_X0Y22.DIA0    net (fanout=1)        2.559   buffer_ent/dst_din_next<11>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram12
                                                       buffer_ent/dst_ent/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                      9.759ns (2.558ns logic, 7.201ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/tbm_y_3 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram12 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.728ns (Levels of Logic = 7)
  Clock Path Skew:      0.016ns (0.730 - 0.714)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/tbm_y_3 to buffer_ent/dst_ent/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.476   buffer_ent/sobel_fltr_ent/sobel_ent/tbm_y<4>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tbm_y_3
    SLICE_X22Y22.D4      net (fanout=1)        1.245   buffer_ent/sobel_fltr_ent/sobel_ent/tbm_y<3>
    SLICE_X22Y22.DMUX    Tilo                  0.298   buffer_ent/sobel_fltr_ent/sobel_ent/tbl_y[8]_tbr_y[8]_add_17_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT3
    SLICE_X22Y23.AX      net (fanout=2)        0.677   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT3
    SLICE_X22Y23.COUT    Taxcy                 0.281   buffer_ent/sobel_fltr_ent/sobel_ent/tbl_y[8]_tbr_y[8]_add_17_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_cy<0>_6
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_cy<0>7
    SLICE_X22Y24.AMUX    Tcina                 0.210   N409
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_xor<0>_7
    SLICE_X20Y27.D5      net (fanout=7)        0.741   buffer_ent/sobel_fltr_ent/sobel_ent/tbl_y[8]_tbr_y[8]_add_17_OUT<8>
    SLICE_X20Y27.D       Tilo                  0.254   buffer_ent/sobel_fltr_ent/sobel_ent/gy<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Mmux_gy_next91
    SLICE_X21Y25.B5      net (fanout=9)        0.601   buffer_ent/sobel_fltr_ent/sobel_ent/gy_next<8>
    SLICE_X21Y25.B       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>21
    SLICE_X20Y31.B5      net (fanout=2)        0.668   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>2
    SLICE_X20Y31.B       Tilo                  0.254   buffer_ent/dst_din<5>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>33
    SLICE_X23Y30.D4      net (fanout=10)       0.564   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>2
    SLICE_X23Y30.D       Tilo                  0.259   buffer_ent/dst_din<11>
                                                       buffer_ent/mux211
    RAMB16_X0Y22.DIA0    net (fanout=1)        2.559   buffer_ent/dst_din_next<11>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram12
                                                       buffer_ent/dst_ent/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (2.591ns logic, 7.137ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point buffer_ent/sobel_fltr_ent/tr_px_2 (SLICE_X18Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/sobel_fltr_ent/tr_px_2 (FF)
  Destination:          buffer_ent/sobel_fltr_ent/tr_px_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/sobel_fltr_ent/tr_px_2 to buffer_ent/sobel_fltr_ent/tr_px_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.200   buffer_ent/sobel_fltr_ent/tr_px<2>
                                                       buffer_ent/sobel_fltr_ent/tr_px_2
    SLICE_X18Y19.D6      net (fanout=1)        0.018   buffer_ent/sobel_fltr_ent/tr_px<2>
    SLICE_X18Y19.CLK     Tah         (-Th)    -0.190   buffer_ent/sobel_fltr_ent/tr_px<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_tr_px_next31
                                                       buffer_ent/sobel_fltr_ent/tr_px_2
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/sobel_fltr_ent/tr_px_3 (SLICE_X18Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/sobel_fltr_ent/tr_px_3 (FF)
  Destination:          buffer_ent/sobel_fltr_ent/tr_px_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/sobel_fltr_ent/tr_px_3 to buffer_ent/sobel_fltr_ent/tr_px_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.200   buffer_ent/sobel_fltr_ent/tr_px<6>
                                                       buffer_ent/sobel_fltr_ent/tr_px_3
    SLICE_X18Y20.A6      net (fanout=1)        0.018   buffer_ent/sobel_fltr_ent/tr_px<3>
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.190   buffer_ent/sobel_fltr_ent/tr_px<6>
                                                       buffer_ent/sobel_fltr_ent/Mmux_tr_px_next41
                                                       buffer_ent/sobel_fltr_ent/tr_px_3
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/sobel_fltr_ent/tr_px_6 (SLICE_X18Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/sobel_fltr_ent/tr_px_6 (FF)
  Destination:          buffer_ent/sobel_fltr_ent/tr_px_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/sobel_fltr_ent/tr_px_6 to buffer_ent/sobel_fltr_ent/tr_px_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.200   buffer_ent/sobel_fltr_ent/tr_px<6>
                                                       buffer_ent/sobel_fltr_ent/tr_px_6
    SLICE_X18Y20.D6      net (fanout=1)        0.018   buffer_ent/sobel_fltr_ent/tr_px<6>
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.190   buffer_ent/sobel_fltr_ent/tr_px<6>
                                                       buffer_ent/sobel_fltr_ent/Mmux_tr_px_next71
                                                       buffer_ent/sobel_fltr_ent/tr_px_6
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buffer_ent/dst_ent/Mram_ram1/CLKA
  Logical resource: buffer_ent/dst_ent/Mram_ram1/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buffer_ent/dst_ent/Mram_ram1/CLKB
  Logical resource: buffer_ent/dst_ent/Mram_ram1/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buffer_ent/dst_ent/Mram_ram2/CLKA
  Logical resource: buffer_ent/dst_ent/Mram_ram2/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ext_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk        |    9.924|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314144 paths, 0 nets, and 4659 connections

Design statistics:
   Minimum period:   9.924ns{1}   (Maximum frequency: 100.766MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 22 22:13:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



