module counter (
	clk_in,
	clk_out
);
	input  wire clk_in;
	output wire clk_out;
	
	reg register[15:0];
	
	always@(posedge clk_in)begin
		counter=counter+1;
	end
	
	assign clk_out = counter[15];
	
endmodule
	