# MIPS--Processors and uPOWER-Processor
Integrating Verilog modules to build MIPS and uPOWER Processor pipelines. 

# uPOWER-Assembler-Simulator
Assembler to convert uPOWER assembly instructions into binary, and Simulator to execute the binary uPOWER instructions, both built using Python.

## Team members(alphabetical):
Niranjan S Yadiyala (181CO136)
Rajath C Aralikatti (181CO241)
Varun NR (181CO134)
Shruthan R (181CO250)

