

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Sun Apr  5 20:48:08 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll3_NoInpPartition
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  29749|  29749|  29749|  29749|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                                            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop                                  |  29748|  29748|      4958|          -|          -|     6|    no    |
        | + conv_layer1_kernel_1_loop_conv_layer1_kernel_2_loop      |   4502|   4502|         8|          5|          1|   900|    yes   |
        | + conv_layer1_relu_outer_loop_conv_layer1_relu_inner_loop  |    450|    450|         2|          1|          1|   450|    yes   |
        +------------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    2010|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      35|      10|
|Multiplexer      |        -|      -|       -|     269|
|Register         |        -|      -|     419|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     454|    2289|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U         |conv_layer1_conv_1_biases_V         |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_0_U    |conv_layer1_conv_1_weights_V_0_0    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_0_1_U  |conv_layer1_conv_1_weights_V_0_0_1  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_0_2_U  |conv_layer1_conv_1_weights_V_0_0_2  |        0|  2|   1|     6|    2|     1|           12|
    |conv_1_weights_V_0_1_U    |conv_layer1_conv_1_weights_V_0_1    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_1_1_U  |conv_layer1_conv_1_weights_V_0_1_1  |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_1_2_U  |conv_layer1_conv_1_weights_V_0_1_2  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_U    |conv_layer1_conv_1_weights_V_0_2    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_1_U  |conv_layer1_conv_1_weights_V_0_2_1  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_2_U  |conv_layer1_conv_1_weights_V_0_2_2  |        0|  3|   1|     6|    3|     1|           18|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                    |        0| 35|  10|    60|   35|    10|          210|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_12_0_0_1_fu_846_p2               |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_0_2_fu_1049_p2              |     *    |      0|  0|  41|           2|           8|
    |r_V_12_0_1_1_fu_1358_p2              |     *    |      0|  0|  41|           3|           8|
    |r_V_12_0_1_2_fu_1431_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_1_fu_1126_p2                |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_2_1_fu_1754_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_2_2_fu_1997_p2              |     *    |      0|  0|  41|           3|           8|
    |r_V_12_0_2_fu_1685_p2                |     *    |      0|  0|  41|           4|           8|
    |r_V_12_fu_777_p2                     |     *    |      0|  0|  41|           4|           8|
    |accumulation_V_0_0_1_fu_968_p2       |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_0_2_fu_1108_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_1_fu_1527_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_2_fu_1614_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_fu_1287_p2        |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_1_fu_1926_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_2_fu_2167_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_fu_1839_p2        |     +    |      0|  0|  15|           8|           8|
    |col_3_1_fu_2473_p2                   |     +    |      0|  0|  15|           2|           5|
    |indvar_flatten_next8_fu_2383_p2      |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_632_p2        |     +    |      0|  0|  17|          10|           1|
    |p_5_fu_502_p2                        |     +    |      0|  0|  12|           3|           1|
    |p_Val2_21_fu_2250_p2                 |     +    |      0|  0|  15|           8|           8|
    |p_Val2_25_fu_812_p2                  |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_0_1_fu_881_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_0_2_fu_1076_p2           |     +    |      0|  0|  15|           6|           6|
    |p_Val2_29_0_1_1_fu_1397_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_1_2_fu_1466_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_1_fu_1161_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_1_fu_1789_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_2_fu_2036_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_fu_1720_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_612_p2                   |     +    |      0|  0|  10|           2|           2|
    |ret_V_0_0_1_fu_954_p2                |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_0_2_fu_1094_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_1_fu_1513_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_2_fu_1600_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_fu_1273_p2                 |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_1_fu_1912_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_2_fu_2153_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_fu_1825_p2                 |     +    |      0|  0|  16|           9|           9|
    |ret_V_7_fu_2237_p2                   |     +    |      0|  0|  16|           9|           9|
    |row_3_fu_2389_p2                     |     +    |      0|  0|  15|           1|           5|
    |tmp_115_fu_652_p2                    |     +    |      0|  0|  15|           2|           5|
    |tmp_118_fu_715_p2                    |     +    |      0|  0|  17|          10|          10|
    |tmp_130_fu_931_p2                    |     +    |      0|  0|  11|          13|          13|
    |tmp_131_fu_2421_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp_133_fu_2462_p2                   |     +    |      0|  0|  11|          13|          13|
    |tmp_71_0_2_mid1_fu_755_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_71_0_s_fu_742_p2                 |     +    |      0|  0|  15|           1|           5|
    |tmp_83_0_0_2_fu_911_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp_83_fu_666_p2                     |     +    |      0|  0|  15|           2|           5|
    |tmp_114_fu_546_p2                    |     -    |      0|  0|  16|           9|           9|
    |tmp_120_fu_736_p2                    |     -    |      0|  0|  11|          13|          13|
    |tmp_132_fu_2442_p2                   |     -    |      0|  0|  11|          13|          13|
    |p_demorgan_fu_2141_p2                |    and   |      0|  0|  16|          16|          16|
    |tmp_1126_fu_2359_p2                  |    and   |      0|  0|  16|          16|          16|
    |underflow_0_0_1_fu_986_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_0_0_2_fu_1225_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_1_fu_1545_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_2_fu_1633_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_fu_1306_p2             |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_1_fu_1945_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_2_fu_2185_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_fu_1857_p2             |    and   |      0|  0|   6|           1|           1|
    |underflow_12_fu_2269_p2              |    and   |      0|  0|   6|           1|           1|
    |exitcond2_fu_2395_p2                 |   icmp   |      0|  0|  11|           5|           3|
    |exitcond3_fu_496_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten9_fu_2377_p2         |   icmp   |      0|  0|  13|           9|           7|
    |exitcond_flatten_fu_626_p2           |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_638_p2                   |   icmp   |      0|  0|  11|           5|           2|
    |tmp_1109_fu_2085_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_70_1_fu_2525_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |tmp_70_fu_2487_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |tmp_1125_fu_2135_p2                  |   lshr   |      0|  0|  35|           2|          16|
    |brmerge17_fu_2287_p2                 |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_0_1_fu_1004_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_0_2_fu_1239_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_1_fu_1563_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_2_fu_1651_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_fu_1324_p2             |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_1_fu_1963_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_2_fu_2203_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_fu_1875_p2             |    or    |      0|  0|   6|           1|           1|
    |tmp_110_fu_2079_p2                   |    or    |      0|  0|   6|           4|           3|
    |col2_mid2_fu_2401_p3                 |  select  |      0|  0|   5|           1|           1|
    |col_mid2_fu_644_p3                   |  select  |      0|  0|   5|           1|           1|
    |p_0306_1_fu_2309_p3                  |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_0_1_fu_1026_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_0_2_fu_1258_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_1_fu_1585_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_2_fu_1673_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_fu_1346_p3              |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_1_fu_1985_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_2_fu_2225_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_fu_1897_p3              |  select  |      0|  0|   8|           1|           8|
    |p_0514_2_fu_2493_p3                  |  select  |      0|  0|   7|           1|           7|
    |p_5_0_0_1_fu_1018_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_0_2_fu_1251_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_1_fu_1577_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_2_fu_1665_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_fu_1338_p3                   |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_1_fu_1977_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_2_fu_2217_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_fu_1889_p3                   |  select  |      0|  0|   9|           1|           9|
    |p_Val2_26_fu_834_p3                  |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_0_1_fu_903_p3            |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_1_fu_1419_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_2_fu_1488_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_fu_1183_p3             |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_1_fu_1811_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_2_fu_2058_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_fu_1742_p3             |  select  |      0|  0|   8|           1|           8|
    |p_Val2_cast_fu_600_p3                |  select  |      0|  0|   2|           1|           2|
    |p_mux7_0_0_1_fu_1010_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_0_2_fu_1244_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_1_fu_1569_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_2_fu_1657_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_fu_1330_p3                |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_1_fu_1969_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_2_fu_2209_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_fu_1881_p3                |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_2293_p3                     |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_2301_p3                       |  select  |      0|  0|   9|           1|           9|
    |p_v4_fu_1191_p3                      |  select  |      0|  0|   5|           1|           5|
    |p_v_fu_748_p3                        |  select  |      0|  0|   5|           1|           5|
    |phitmp_0_0_1_fu_895_p3               |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_1_fu_1411_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_2_fu_1480_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_fu_1175_p3                |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_1_fu_1803_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_2_fu_2050_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_fu_1734_p3                |  select  |      0|  0|   8|           1|           8|
    |phitmp_fu_826_p3                     |  select  |      0|  0|   8|           1|           8|
    |tmp_1114_fu_2099_p3                  |  select  |      0|  0|   5|           1|           5|
    |tmp_1115_fu_2107_p3                  |  select  |      0|  0|   5|           1|           5|
    |tmp_1116_fu_2326_p3                  |  select  |      0|  0|   5|           1|           5|
    |tmp_1123_fu_2352_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_150_s_fu_2531_p3                 |  select  |      0|  0|   7|           1|           7|
    |tmp_68_mid2_v_fu_658_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_v_fu_2409_p3                |  select  |      0|  0|   5|           1|           5|
    |mask_fu_2367_p2                      |    shl   |      0|  0|   6|           1|           2|
    |tmp_1121_fu_2336_p2                  |    shl   |      0|  0|  35|          16|          16|
    |tmp_1124_fu_2129_p2                  |    shl   |      0|  0|  35|           2|          16|
    |ap_enable_pp0                        |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   6|           2|           1|
    |brmerge38_0_0_1_fu_992_p2            |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_0_2_fu_1230_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_1_fu_1551_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_2_fu_1639_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_fu_1312_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_1_fu_1951_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_2_fu_2191_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_fu_1863_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_2275_p2                   |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i122_0_not_103_fu_1318_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_104_fu_1557_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_105_fu_1645_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_106_fu_1869_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_107_fu_1957_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_108_fu_2197_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_109_fu_1234_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_fu_998_p2       |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i_i_i77_0_s_fu_2281_p2     |    xor   |      0|  0|   6|           1|           2|
    |tmp_1113_fu_2321_p2                  |    xor   |      0|  0|   6|           5|           4|
    |tmp_1117_fu_2115_p2                  |    xor   |      0|  0|   6|           5|           4|
    |tmp_151_cast_cast_fu_2066_p2         |    xor   |      0|  0|   6|           1|           2|
    |tmp_80_fu_2263_p2                    |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_0_1_fu_980_p2               |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_0_2_fu_1220_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_1_fu_1539_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_2_fu_1627_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_fu_1300_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_1_fu_1939_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_2_fu_2179_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_fu_1851_p2                |    xor   |      0|  0|   6|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|2010|         596|        1021|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_col_phi_fu_456_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_433_p4  |   9|          2|   10|         20|
    |ap_phi_mux_row1_phi_fu_478_p4            |   9|          2|    5|         10|
    |ap_phi_mux_row_phi_fu_444_p4             |   9|          2|    5|         10|
    |col2_reg_485                             |   9|          2|    5|         10|
    |col_reg_452                              |   9|          2|    5|         10|
    |indvar_flatten7_reg_463                  |   9|          2|    9|         18|
    |indvar_flatten_reg_429                   |   9|          2|   10|         20|
    |input_V_address0                         |  33|          6|   10|         60|
    |input_V_address1                         |  27|          5|   10|         50|
    |output_V_address0                        |  15|          3|   12|         36|
    |output_V_we0                             |   9|          2|    2|          4|
    |output_V_we1                             |   9|          2|    2|          4|
    |p_reg_417                                |   9|          2|    3|          6|
    |row1_reg_474                             |   9|          2|    5|         10|
    |row_reg_440                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 269|         57|  106|        305|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |accumulation_V_0_0_2_reg_2793            |   8|   0|    8|          0|
    |ap_CS_fsm                                |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |col2_reg_485                             |   5|   0|    5|          0|
    |col_mid2_reg_2686                        |   5|   0|    5|          0|
    |col_reg_452                              |   5|   0|    5|          0|
    |exitcond_flatten9_reg_2912               |   1|   0|    1|          0|
    |exitcond_flatten_reg_2671                |   1|   0|    1|          0|
    |exitcond_flatten_reg_2671_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_2680                        |   1|   0|    1|          0|
    |indvar_flatten7_reg_463                  |   9|   0|    9|          0|
    |indvar_flatten_next_reg_2675             |  10|   0|   10|          0|
    |indvar_flatten_reg_429                   |  10|   0|   10|          0|
    |lhs_V_reg_2666                           |   9|   0|    9|          0|
    |mask_reg_2907                            |   2|   0|    2|          0|
    |output_V_addr_reg_2926                   |  12|   0|   12|          0|
    |p_0461_5_0_1_2_reg_2850                  |   8|   0|    8|          0|
    |p_0461_5_0_1_reg_2827                    |   8|   0|    8|          0|
    |p_0461_5_0_2_1_reg_2868                  |   8|   0|    8|          0|
    |p_5_reg_2555                             |   3|   0|    3|          0|
    |p_Val2_24_cast_reg_2661                  |   8|   0|    8|          0|
    |p_Val2_26_reg_2747                       |   8|   0|    8|          0|
    |p_Val2_30_0_0_1_reg_2753                 |   8|   0|    8|          0|
    |p_Val2_30_0_1_1_reg_2833                 |   8|   0|    8|          0|
    |p_Val2_30_0_1_2_reg_2839                 |   8|   0|    8|          0|
    |p_Val2_30_0_1_reg_2806                   |   8|   0|    8|          0|
    |p_Val2_30_0_2_1_reg_2862                 |   8|   0|    8|          0|
    |p_Val2_30_0_2_2_reg_2874                 |   8|   0|    8|          0|
    |p_Val2_30_0_2_reg_2856                   |   8|   0|    8|          0|
    |p_demorgan_reg_2897                      |  16|   0|   16|          0|
    |p_reg_417                                |   3|   0|    3|          0|
    |p_v4_reg_2812                            |   5|   0|    5|          0|
    |p_v_reg_2730                             |   5|   0|    5|          0|
    |row1_reg_474                             |   5|   0|    5|          0|
    |row_reg_440                              |   5|   0|    5|          0|
    |tmp_1073_reg_2786                        |   1|   0|    1|          0|
    |tmp_1074_reg_2799                        |   1|   0|    1|          0|
    |tmp_1107_reg_2715                        |   1|   0|    1|          0|
    |tmp_1108_reg_2720                        |   4|   0|    4|          0|
    |tmp_1109_reg_2885                        |   1|   0|    1|          0|
    |tmp_1110_reg_2891                        |   1|   0|    5|          4|
    |tmp_1126_reg_2902                        |  16|   0|   16|          0|
    |tmp_130_reg_2771                         |  13|   0|   13|          0|
    |tmp_130_reg_2771_pp0_iter1_reg           |  13|   0|   13|          0|
    |tmp_151_cast_cast_reg_2880               |   1|   0|    1|          0|
    |tmp_238_cast_reg_2610                    |   9|   0|   10|          1|
    |tmp_68_mid2_v_reg_2693                   |   5|   0|    5|          0|
    |tmp_71_0_2_mid1_reg_2737                 |   5|   0|    5|          0|
    |tmp_71_0_s_reg_2725                      |   5|   0|    5|          0|
    |tmp_83_0_0_2_reg_2759                    |   5|   0|    5|          0|
    |tmp_83_reg_2699                          |   5|   0|    5|          0|
    |tmp_86_0_0_1_reg_2621                    |  12|   0|   12|          0|
    |tmp_86_0_0_2_cast_reg_2626               |   2|   0|   10|          8|
    |tmp_86_0_1_1_cast_reg_2636               |  11|   0|   11|          0|
    |tmp_86_0_1_2_reg_2641                    |  12|   0|   12|          0|
    |tmp_86_0_1_reg_2631                      |  12|   0|   12|          0|
    |tmp_86_0_2_1_reg_2651                    |  12|   0|   12|          0|
    |tmp_86_0_2_2_cast_reg_2656               |  11|   0|   11|          0|
    |tmp_86_0_2_reg_2646                      |  12|   0|   12|          0|
    |tmp_86_reg_2616                          |  12|   0|   12|          0|
    |tmp_mid2_v_reg_2921                      |   5|   0|    5|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 419|   0|  432|         13|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|input_V_address1   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce1        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q1         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    2|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   16|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |   16|  ap_memory |   output_V   |     array    |
|output_V_address1  | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce1       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we1       | out |    2|  ap_memory |   output_V   |     array    |
|output_V_d1        | out |   16|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

