Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Fri Mar  1 18:24:17 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      8 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            2 |
| Yes          | No                    | No                     |             118 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------+-----------------------------+------------------+----------------+
|                          Clock Signal                          |            Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------+-----------------------------+------------------+----------------+
|  FSM_onehot_count_reg[33]_i_2_n_0                              | SD_SPI/SPI_CS1_out                 |                             |                1 |              2 |
|  AudVid_ClockManager/cm1/CLK                                   |                                    |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[3]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[2]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[5]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[6]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[7]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[0]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[1]_i_1_n_0         |                             |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/Data[4]_i_1_n_0         |                             |                1 |              2 |
|  FSM_onehot_count_reg[33]_i_2_n_0                              |                                    |                             |                3 |              8 |
| ~SD_SPI/spiInitClock/CLK                                       |                                    |                             |                2 |              8 |
|  FSM_onehot_count_reg[33]_i_2_n_0                              | SD_SPI/UtilCount[7]_i_2_n_0        | SD_SPI/UtilCount[7]_i_1_n_0 |                3 |             16 |
| ~SD_SPI/spiInitClock/CLK                                       | SD_SPI/spi/p_1_in                  |                             |                2 |             16 |
|  AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk |                                    |                             |                1 |             16 |
|  AudVid_ClockManager/cm1/CLK                                   |                                    | SD_SPI/spiInitClock/clear   |                2 |             16 |
|  FSM_onehot_count_reg[33]_i_2_n_0                              | SD_SPI/OutputData[7]_i_1_n_0       |                             |                5 |             16 |
|  SD_SPI/EnableDataRead                                         |                                    |                             |                3 |             32 |
|  FSM_onehot_count_reg[33]_i_2_n_0                              | SD_SPI/spi/FSM_onehot_count_reg[0] |                             |                7 |             68 |
+----------------------------------------------------------------+------------------------------------+-----------------------------+------------------+----------------+


