<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>
time_elapsed: 0.026s
ram usage: 9720 KB
</pre>
<pre class="log">

module alu (
	alu_out,
	zero,
	ain,
	bin,
	opcode
);
	output wire [7:0] alu_out;
	output wire zero;
	input [7:0] ain;
	input [7:0] bin;
	input [2:0] opcode;
endmodule
module accum (
	dataout,
	datain,
	clk,
	rst_n
);
	parameter [7:0] My_DataIn = 8&#39;hFF;
	output wire [7:0] dataout;
	input [7:0] datain = My_DataIn;
	input clk;
	input rst_n = 1&#39;b1;
endmodule
module xtend (
	dout,
	din,
	clk,
	rst
);
	output wire [7:0] dout;
	input din;
	input clk;
	input rst = 1&#39;b0;
endmodule

</pre>
</body>