deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;




deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_0_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_4_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_4_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_0_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_1_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_2_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_2__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_5__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_7__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_3_.Q = 1'b0;






deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_q0_reg_0_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_4_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_4_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_31_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_30_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_29_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_28_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_27_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_26_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_25_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_24_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_23_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_22_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_21_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_20_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_19_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_18_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_17_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_16_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_15_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_14_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_13_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_12_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_11_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_10_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_9_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_8_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_7_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_6_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_kmem_instance_Q_reg_0_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_31_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_30_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_29_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_28_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_27_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_26_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_25_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_24_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_23_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_22_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_21_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_20_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_19_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_18_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_17_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_16_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_15_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_14_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_13_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_12_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_11_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_10_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_9_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_8_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_7_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_6_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_qmem_instance_Q_reg_0_.Q = 1'b0;

 
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_kmem_add_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_kmem_add_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_kmem_add_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_kmem_add_reg_3_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_qmem_add_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_qmem_add_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_qmem_add_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_controller_inst_qmem_add_reg_3_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_1_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_6_.Q = 1'b0;





deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_31_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_30_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_29_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_28_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_27_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_26_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_25_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_24_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_23_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_22_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_21_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_20_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_19_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_18_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_17_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_16_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_15_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_14_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_13_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_12_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_11_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_10_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_9_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_8_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_7_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_6_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_kmem_instance_Q_reg_0_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_31_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_30_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_29_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_28_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_27_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_26_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_25_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_24_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_23_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_22_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_21_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_20_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_19_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_18_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_17_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_16_.Q = 1'b0;

deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_15_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_14_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_13_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_12_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_11_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_10_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_9_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_8_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_7_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_6_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_qmem_instance_Q_reg_0_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_kmem_add_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_kmem_add_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_kmem_add_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_kmem_add_reg_3_.Q = 1'b0;



deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_qmem_add_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_qmem_add_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_qmem_add_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_controller_inst_qmem_add_reg_3_.Q = 1'b0;


deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_0_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_1_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_2_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_3_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_4_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_5_.Q = 1'b0;
deposit fullchip_tb.fullchip_instance.core_instance_2_norm_instance_fifo_top_instance_fifo_instance_wr_ptr_reg_6_.Q = 1'b0;

