$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Wed Sep 22 16:00:30 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [7] $end
$var wire 1 ' LEDR [6] $end
$var wire 1 ( LEDR [5] $end
$var wire 1 ) LEDR [4] $end
$var wire 1 * LEDR [3] $end
$var wire 1 + LEDR [2] $end
$var wire 1 , LEDR [1] $end
$var wire 1 - LEDR [0] $end
$var wire 1 . LEDR8 $end
$var wire 1 / LEDR9 $end
$var wire 1 0 saida_RAM [7] $end
$var wire 1 1 saida_RAM [6] $end
$var wire 1 2 saida_RAM [5] $end
$var wire 1 3 saida_RAM [4] $end
$var wire 1 4 saida_RAM [3] $end
$var wire 1 5 saida_RAM [2] $end
$var wire 1 6 saida_RAM [1] $end
$var wire 1 7 saida_RAM [0] $end
$var wire 1 8 saida_ROM [12] $end
$var wire 1 9 saida_ROM [11] $end
$var wire 1 : saida_ROM [10] $end
$var wire 1 ; saida_ROM [9] $end
$var wire 1 < saida_ROM [8] $end
$var wire 1 = saida_ROM [7] $end
$var wire 1 > saida_ROM [6] $end
$var wire 1 ? saida_ROM [5] $end
$var wire 1 @ saida_ROM [4] $end
$var wire 1 A saida_ROM [3] $end
$var wire 1 B saida_ROM [2] $end
$var wire 1 C saida_ROM [1] $end
$var wire 1 D saida_ROM [0] $end
$var wire 1 E Teste_Endereco [8] $end
$var wire 1 F Teste_Endereco [7] $end
$var wire 1 G Teste_Endereco [6] $end
$var wire 1 H Teste_Endereco [5] $end
$var wire 1 I Teste_Endereco [4] $end
$var wire 1 J Teste_Endereco [3] $end
$var wire 1 K Teste_Endereco [2] $end
$var wire 1 L Teste_Endereco [1] $end
$var wire 1 M Teste_Endereco [0] $end

$scope module i1 $end
$var wire 1 N gnd $end
$var wire 1 O vcc $end
$var wire 1 P unknown $end
$var wire 1 Q devoe $end
$var wire 1 R devclrn $end
$var wire 1 S devpor $end
$var wire 1 T ww_devoe $end
$var wire 1 U ww_devclrn $end
$var wire 1 V ww_devpor $end
$var wire 1 W ww_CLOCK_50 $end
$var wire 1 X ww_KEY [3] $end
$var wire 1 Y ww_KEY [2] $end
$var wire 1 Z ww_KEY [1] $end
$var wire 1 [ ww_KEY [0] $end
$var wire 1 \ ww_LEDR [7] $end
$var wire 1 ] ww_LEDR [6] $end
$var wire 1 ^ ww_LEDR [5] $end
$var wire 1 _ ww_LEDR [4] $end
$var wire 1 ` ww_LEDR [3] $end
$var wire 1 a ww_LEDR [2] $end
$var wire 1 b ww_LEDR [1] $end
$var wire 1 c ww_LEDR [0] $end
$var wire 1 d ww_LEDR8 $end
$var wire 1 e ww_LEDR9 $end
$var wire 1 f ww_saida_ROM [12] $end
$var wire 1 g ww_saida_ROM [11] $end
$var wire 1 h ww_saida_ROM [10] $end
$var wire 1 i ww_saida_ROM [9] $end
$var wire 1 j ww_saida_ROM [8] $end
$var wire 1 k ww_saida_ROM [7] $end
$var wire 1 l ww_saida_ROM [6] $end
$var wire 1 m ww_saida_ROM [5] $end
$var wire 1 n ww_saida_ROM [4] $end
$var wire 1 o ww_saida_ROM [3] $end
$var wire 1 p ww_saida_ROM [2] $end
$var wire 1 q ww_saida_ROM [1] $end
$var wire 1 r ww_saida_ROM [0] $end
$var wire 1 s ww_saida_RAM [7] $end
$var wire 1 t ww_saida_RAM [6] $end
$var wire 1 u ww_saida_RAM [5] $end
$var wire 1 v ww_saida_RAM [4] $end
$var wire 1 w ww_saida_RAM [3] $end
$var wire 1 x ww_saida_RAM [2] $end
$var wire 1 y ww_saida_RAM [1] $end
$var wire 1 z ww_saida_RAM [0] $end
$var wire 1 { ww_Teste_Endereco [8] $end
$var wire 1 | ww_Teste_Endereco [7] $end
$var wire 1 } ww_Teste_Endereco [6] $end
$var wire 1 ~ ww_Teste_Endereco [5] $end
$var wire 1 !! ww_Teste_Endereco [4] $end
$var wire 1 "! ww_Teste_Endereco [3] $end
$var wire 1 #! ww_Teste_Endereco [2] $end
$var wire 1 $! ww_Teste_Endereco [1] $end
$var wire 1 %! ww_Teste_Endereco [0] $end
$var wire 1 &! \CLOCK_50~input_o\ $end
$var wire 1 '! \KEY[1]~input_o\ $end
$var wire 1 (! \KEY[2]~input_o\ $end
$var wire 1 )! \KEY[3]~input_o\ $end
$var wire 1 *! \LEDR[0]~output_o\ $end
$var wire 1 +! \LEDR[1]~output_o\ $end
$var wire 1 ,! \LEDR[2]~output_o\ $end
$var wire 1 -! \LEDR[3]~output_o\ $end
$var wire 1 .! \LEDR[4]~output_o\ $end
$var wire 1 /! \LEDR[5]~output_o\ $end
$var wire 1 0! \LEDR[6]~output_o\ $end
$var wire 1 1! \LEDR[7]~output_o\ $end
$var wire 1 2! \LEDR8~output_o\ $end
$var wire 1 3! \LEDR9~output_o\ $end
$var wire 1 4! \saida_ROM[0]~output_o\ $end
$var wire 1 5! \saida_ROM[1]~output_o\ $end
$var wire 1 6! \saida_ROM[2]~output_o\ $end
$var wire 1 7! \saida_ROM[3]~output_o\ $end
$var wire 1 8! \saida_ROM[4]~output_o\ $end
$var wire 1 9! \saida_ROM[5]~output_o\ $end
$var wire 1 :! \saida_ROM[6]~output_o\ $end
$var wire 1 ;! \saida_ROM[7]~output_o\ $end
$var wire 1 <! \saida_ROM[8]~output_o\ $end
$var wire 1 =! \saida_ROM[9]~output_o\ $end
$var wire 1 >! \saida_ROM[10]~output_o\ $end
$var wire 1 ?! \saida_ROM[11]~output_o\ $end
$var wire 1 @! \saida_ROM[12]~output_o\ $end
$var wire 1 A! \saida_RAM[0]~output_o\ $end
$var wire 1 B! \saida_RAM[1]~output_o\ $end
$var wire 1 C! \saida_RAM[2]~output_o\ $end
$var wire 1 D! \saida_RAM[3]~output_o\ $end
$var wire 1 E! \saida_RAM[4]~output_o\ $end
$var wire 1 F! \saida_RAM[5]~output_o\ $end
$var wire 1 G! \saida_RAM[6]~output_o\ $end
$var wire 1 H! \saida_RAM[7]~output_o\ $end
$var wire 1 I! \Teste_Endereco[0]~output_o\ $end
$var wire 1 J! \Teste_Endereco[1]~output_o\ $end
$var wire 1 K! \Teste_Endereco[2]~output_o\ $end
$var wire 1 L! \Teste_Endereco[3]~output_o\ $end
$var wire 1 M! \Teste_Endereco[4]~output_o\ $end
$var wire 1 N! \Teste_Endereco[5]~output_o\ $end
$var wire 1 O! \Teste_Endereco[6]~output_o\ $end
$var wire 1 P! \Teste_Endereco[7]~output_o\ $end
$var wire 1 Q! \Teste_Endereco[8]~output_o\ $end
$var wire 1 R! \KEY[0]~input_o\ $end
$var wire 1 S! \CPU|somaUm|Add0~5_sumout\ $end
$var wire 1 T! \ROM1|memROM~0_combout\ $end
$var wire 1 U! \ROM1|memROM~1_combout\ $end
$var wire 1 V! \ROM1|memROM~2_combout\ $end
$var wire 1 W! \ROM1|memROM~15_combout\ $end
$var wire 1 X! \ROM1|memROM~16_combout\ $end
$var wire 1 Y! \ROM1|memROM~17_combout\ $end
$var wire 1 Z! \ROM1|memROM~18_combout\ $end
$var wire 1 [! \CPU|Decoder|Equal1~0_combout\ $end
$var wire 1 \! \CPU|somaUm|Add0~6\ $end
$var wire 1 ]! \CPU|somaUm|Add0~9_sumout\ $end
$var wire 1 ^! \ROM1|memROM~3_combout\ $end
$var wire 1 _! \ROM1|memROM~4_combout\ $end
$var wire 1 `! \CPU|somaUm|Add0~10\ $end
$var wire 1 a! \CPU|somaUm|Add0~13_sumout\ $end
$var wire 1 b! \ROM1|memROM~5_combout\ $end
$var wire 1 c! \ROM1|memROM~6_combout\ $end
$var wire 1 d! \CPU|somaUm|Add0~14\ $end
$var wire 1 e! \CPU|somaUm|Add0~17_sumout\ $end
$var wire 1 f! \ROM1|memROM~8_combout\ $end
$var wire 1 g! \CPU|somaUm|Add0~18\ $end
$var wire 1 h! \CPU|somaUm|Add0~21_sumout\ $end
$var wire 1 i! \CPU|somaUm|Add0~22\ $end
$var wire 1 j! \CPU|somaUm|Add0~25_sumout\ $end
$var wire 1 k! \ROM1|memROM~9_combout\ $end
$var wire 1 l! \ROM1|memROM~10_combout\ $end
$var wire 1 m! \CPU|somaUm|Add0~26\ $end
$var wire 1 n! \CPU|somaUm|Add0~29_sumout\ $end
$var wire 1 o! \CPU|somaUm|Add0~30\ $end
$var wire 1 p! \CPU|somaUm|Add0~33_sumout\ $end
$var wire 1 q! \CPU|somaUm|Add0~34\ $end
$var wire 1 r! \CPU|somaUm|Add0~1_sumout\ $end
$var wire 1 s! \ROM1|memROM~11_combout\ $end
$var wire 1 t! \ROM1|memROM~12_combout\ $end
$var wire 1 u! \ROM1|memROM~7_combout\ $end
$var wire 1 v! \ROM1|memROM~13_combout\ $end
$var wire 1 w! \ROM1|memROM~14_combout\ $end
$var wire 1 x! \CPU|Decoder|Equal1~1_combout\ $end
$var wire 1 y! \ROM1|memROM~19_combout\ $end
$var wire 1 z! \DECODER_BLOCOS|Equal7~0_combout\ $end
$var wire 1 {! \DECODER_BLOCOS|Equal7~1_combout\ $end
$var wire 1 |! \memoriaDados|ram~551_combout\ $end
$var wire 1 }! \memoriaDados|ram~15_q\ $end
$var wire 1 ~! \memoriaDados|ram~527_combout\ $end
$var wire 1 !" \memoriaDados|ram~528_combout\ $end
$var wire 1 "" \memoriaDados|ram~529_combout\ $end
$var wire 1 #" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 $" \CPU|Decoder|Operacao~0_combout\ $end
$var wire 1 %" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 &" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 '" \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 (" \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 )" \CPU|Decoder|OUTPUT[5]~0_combout\ $end
$var wire 1 *" \DECODER_ENDERECOS|Equal7~0_combout\ $end
$var wire 1 +" \DECODER_ENDERECOS|Equal7~1_combout\ $end
$var wire 1 ," \ROM1|memROM~20_combout\ $end
$var wire 1 -" \memoriaDados|ram~16_q\ $end
$var wire 1 ." \memoriaDados|ram~530_combout\ $end
$var wire 1 /" \memoriaDados|ram~531_combout\ $end
$var wire 1 0" \memoriaDados|ram~532_combout\ $end
$var wire 1 1" \CPU|ULA1|Add0~2\ $end
$var wire 1 2" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 3" \CPU|ULA1|Add1~2\ $end
$var wire 1 4" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 5" \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 6" \ROM1|memROM~21_combout\ $end
$var wire 1 7" \memoriaDados|ram~17_q\ $end
$var wire 1 8" \memoriaDados|ram~533_combout\ $end
$var wire 1 9" \memoriaDados|ram~534_combout\ $end
$var wire 1 :" \memoriaDados|ram~535_combout\ $end
$var wire 1 ;" \CPU|ULA1|Add0~6\ $end
$var wire 1 <" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 =" \CPU|ULA1|Add1~6\ $end
$var wire 1 >" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 ?" \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 @" \memoriaDados|ram~18_q\ $end
$var wire 1 A" \memoriaDados|ram~536_combout\ $end
$var wire 1 B" \memoriaDados|ram~537_combout\ $end
$var wire 1 C" \memoriaDados|ram~538_combout\ $end
$var wire 1 D" \CPU|ULA1|Add0~10\ $end
$var wire 1 E" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 F" \CPU|ULA1|Add1~10\ $end
$var wire 1 G" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 H" \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 I" \memoriaDados|ram~19_q\ $end
$var wire 1 J" \memoriaDados|ram~539_combout\ $end
$var wire 1 K" \memoriaDados|ram~540_combout\ $end
$var wire 1 L" \memoriaDados|ram~541_combout\ $end
$var wire 1 M" \CPU|ULA1|Add0~14\ $end
$var wire 1 N" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 O" \CPU|ULA1|Add1~14\ $end
$var wire 1 P" \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 Q" \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 R" \ROM1|memROM~22_combout\ $end
$var wire 1 S" \memoriaDados|ram~20_q\ $end
$var wire 1 T" \memoriaDados|ram~542_combout\ $end
$var wire 1 U" \memoriaDados|ram~543_combout\ $end
$var wire 1 V" \memoriaDados|ram~544_combout\ $end
$var wire 1 W" \CPU|ULA1|Add0~18\ $end
$var wire 1 X" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 Y" \CPU|ULA1|Add1~18\ $end
$var wire 1 Z" \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 [" \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 \" \memoriaDados|ram~21_q\ $end
$var wire 1 ]" \memoriaDados|ram~545_combout\ $end
$var wire 1 ^" \memoriaDados|ram~546_combout\ $end
$var wire 1 _" \memoriaDados|ram~547_combout\ $end
$var wire 1 `" \CPU|ULA1|Add0~22\ $end
$var wire 1 a" \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 b" \CPU|ULA1|Add1~22\ $end
$var wire 1 c" \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 d" \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 e" \memoriaDados|ram~22_q\ $end
$var wire 1 f" \memoriaDados|ram~548_combout\ $end
$var wire 1 g" \memoriaDados|ram~549_combout\ $end
$var wire 1 h" \memoriaDados|ram~550_combout\ $end
$var wire 1 i" \CPU|ULA1|Add0~26\ $end
$var wire 1 j" \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 k" \CPU|ULA1|Add1~26\ $end
$var wire 1 l" \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 m" \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 n" \REGLEDR8|DOUT~0_combout\ $end
$var wire 1 o" \REGLEDR8|DOUT~1_combout\ $end
$var wire 1 p" \REGLEDR8|DOUT~q\ $end
$var wire 1 q" \DECODER_ENDERECOS|Equal7~2_combout\ $end
$var wire 1 r" \REGLEDR9|DOUT~0_combout\ $end
$var wire 1 s" \REGLEDR9|DOUT~q\ $end
$var wire 1 t" \REGLEDR|DOUT\ [7] $end
$var wire 1 u" \REGLEDR|DOUT\ [6] $end
$var wire 1 v" \REGLEDR|DOUT\ [5] $end
$var wire 1 w" \REGLEDR|DOUT\ [4] $end
$var wire 1 x" \REGLEDR|DOUT\ [3] $end
$var wire 1 y" \REGLEDR|DOUT\ [2] $end
$var wire 1 z" \REGLEDR|DOUT\ [1] $end
$var wire 1 {" \REGLEDR|DOUT\ [0] $end
$var wire 1 |" \CPU|REG1|DOUT\ [7] $end
$var wire 1 }" \CPU|REG1|DOUT\ [6] $end
$var wire 1 ~" \CPU|REG1|DOUT\ [5] $end
$var wire 1 !# \CPU|REG1|DOUT\ [4] $end
$var wire 1 "# \CPU|REG1|DOUT\ [3] $end
$var wire 1 ## \CPU|REG1|DOUT\ [2] $end
$var wire 1 $# \CPU|REG1|DOUT\ [1] $end
$var wire 1 %# \CPU|REG1|DOUT\ [0] $end
$var wire 1 &# \CPU|PC|DOUT\ [8] $end
$var wire 1 '# \CPU|PC|DOUT\ [7] $end
$var wire 1 (# \CPU|PC|DOUT\ [6] $end
$var wire 1 )# \CPU|PC|DOUT\ [5] $end
$var wire 1 *# \CPU|PC|DOUT\ [4] $end
$var wire 1 +# \CPU|PC|DOUT\ [3] $end
$var wire 1 ,# \CPU|PC|DOUT\ [2] $end
$var wire 1 -# \CPU|PC|DOUT\ [1] $end
$var wire 1 .# \CPU|PC|DOUT\ [0] $end
$var wire 1 /# \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 0# \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 1# \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 2# \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 3# \CPU|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 4# \CPU|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 5# \CPU|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 6# \CPU|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 7# \CPU|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 8# \CPU|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 9# \CPU|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 :# \CPU|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 ;# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 <# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 =# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ># \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ?# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 @# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 A# \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 B# \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 C# \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 D# \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 G# \DECODER_BLOCOS|ALT_INV_Equal7~1_combout\ $end
$var wire 1 H# \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 I# \memoriaDados|ALT_INV_ram~550_combout\ $end
$var wire 1 J# \memoriaDados|ALT_INV_ram~549_combout\ $end
$var wire 1 K# \memoriaDados|ALT_INV_ram~548_combout\ $end
$var wire 1 L# \memoriaDados|ALT_INV_ram~22_q\ $end
$var wire 1 M# \memoriaDados|ALT_INV_ram~547_combout\ $end
$var wire 1 N# \memoriaDados|ALT_INV_ram~546_combout\ $end
$var wire 1 O# \memoriaDados|ALT_INV_ram~545_combout\ $end
$var wire 1 P# \memoriaDados|ALT_INV_ram~21_q\ $end
$var wire 1 Q# \memoriaDados|ALT_INV_ram~544_combout\ $end
$var wire 1 R# \memoriaDados|ALT_INV_ram~543_combout\ $end
$var wire 1 S# \memoriaDados|ALT_INV_ram~542_combout\ $end
$var wire 1 T# \memoriaDados|ALT_INV_ram~20_q\ $end
$var wire 1 U# \memoriaDados|ALT_INV_ram~541_combout\ $end
$var wire 1 V# \memoriaDados|ALT_INV_ram~540_combout\ $end
$var wire 1 W# \memoriaDados|ALT_INV_ram~539_combout\ $end
$var wire 1 X# \memoriaDados|ALT_INV_ram~19_q\ $end
$var wire 1 Y# \memoriaDados|ALT_INV_ram~538_combout\ $end
$var wire 1 Z# \memoriaDados|ALT_INV_ram~537_combout\ $end
$var wire 1 [# \memoriaDados|ALT_INV_ram~536_combout\ $end
$var wire 1 \# \memoriaDados|ALT_INV_ram~18_q\ $end
$var wire 1 ]# \memoriaDados|ALT_INV_ram~535_combout\ $end
$var wire 1 ^# \memoriaDados|ALT_INV_ram~534_combout\ $end
$var wire 1 _# \memoriaDados|ALT_INV_ram~533_combout\ $end
$var wire 1 `# \memoriaDados|ALT_INV_ram~17_q\ $end
$var wire 1 a# \memoriaDados|ALT_INV_ram~532_combout\ $end
$var wire 1 b# \memoriaDados|ALT_INV_ram~531_combout\ $end
$var wire 1 c# \memoriaDados|ALT_INV_ram~530_combout\ $end
$var wire 1 d# \memoriaDados|ALT_INV_ram~16_q\ $end
$var wire 1 e# \CPU|Decoder|ALT_INV_Operacao~0_combout\ $end
$var wire 1 f# \memoriaDados|ALT_INV_ram~529_combout\ $end
$var wire 1 g# \memoriaDados|ALT_INV_ram~528_combout\ $end
$var wire 1 h# \memoriaDados|ALT_INV_ram~527_combout\ $end
$var wire 1 i# \memoriaDados|ALT_INV_ram~15_q\ $end
$var wire 1 j# \CPU|Decoder|ALT_INV_Equal1~1_combout\ $end
$var wire 1 k# \DECODER_ENDERECOS|ALT_INV_Equal7~2_combout\ $end
$var wire 1 l# \REGLEDR8|ALT_INV_DOUT~0_combout\ $end
$var wire 1 m# \DECODER_ENDERECOS|ALT_INV_Equal7~0_combout\ $end
$var wire 1 n# \DECODER_BLOCOS|ALT_INV_Equal7~0_combout\ $end
$var wire 1 o# \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 p# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 q# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 r# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 s# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 t# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 u# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 w# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 x# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 y# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 z# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 {# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 |# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 }# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ~# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 !$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 "$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 #$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 $$ \REGLEDR9|ALT_INV_DOUT~q\ $end
$var wire 1 %$ \REGLEDR8|ALT_INV_DOUT~q\ $end
$var wire 1 &$ \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 '$ \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 ($ \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 )$ \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0.
0/
0N
1O
xP
1Q
1R
1S
1T
1U
1V
0W
0d
0e
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
1T!
1U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
1$"
1%"
1&"
1'"
1("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0/#
00#
01#
02#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
0e#
1f#
1g#
1h#
1i#
0j#
1k#
0l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
0z#
1{#
1|#
1}#
1~#
0!$
0"$
0#$
1$$
1%$
0&$
0'$
0($
0)$
0"
0#
0$
0%
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0f
1g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
0&
0'
0(
0)
0*
0+
0,
0-
00
01
02
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
$end
#10000
1!
1%
1W
1[
1R!
1&!
1.#
1%#
0:#
0C#
0S!
1\!
0T!
1s!
1v!
0#"
11"
0&"
13"
12#
0t#
0v#
1#$
1A!
1I!
04"
1="
12"
1]!
0V!
1y!
0n"
1t!
1*"
1w!
1z!
0)"
11#
1z
1%!
0>"
1F"
0n#
0s#
0m#
0u#
1l#
0H#
1!$
17
1M
10#
0'"
1#"
01"
1&"
0x!
0$"
1+"
1q"
0G"
1O"
1/#
0k#
1e#
1j#
02#
1=!
1<!
04!
0P"
1Y"
02"
1'"
1Q"
1["
1d"
1m"
1)$
1i
1j
0r
0Z"
1b"
0D
1<
1;
0Q"
1($
0c"
1k"
0["
1'$
0l"
0d"
1&$
0m"
#20000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#30000
1!
1%
1W
1[
1R!
1&!
0.#
1-#
1{"
0B#
1C#
1S!
0\!
1W!
1Y!
0]!
1`!
0s!
0v!
1t#
1v#
0p#
0r#
1*!
1J!
0I!
1a!
1]!
0`!
1X!
1Z!
0t!
0*"
0w!
0z!
1)"
1c
1$!
0%!
0a!
1n#
1s#
1m#
1u#
0o#
0q#
1-
0M
1L
0("
0+"
0q"
1k#
0=!
0<!
1>!
0?!
0i
0j
1h
0g
0<
0;
1:
09
#40000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#50000
1!
1%
1W
1[
1R!
1&!
1.#
0C#
0S!
1\!
0W!
0Y!
1v!
0t#
1p#
1r#
1I!
0]!
1`!
0X!
0Z!
1w!
1z!
0)"
1%!
1a!
0n#
0s#
1o#
1q#
1M
1("
1{!
0G#
1=!
0>!
1?!
1|!
1i
0h
1g
1;
0:
19
#60000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#70000
1!
1%
1W
1[
1R!
1&!
0.#
0-#
1,#
1}!
0i#
0A#
1B#
1C#
1S!
0\!
1]!
0`!
1Y!
0a!
1d!
1s!
1~!
0h#
0v#
0p#
1K!
0J!
0I!
1e!
1a!
0d!
0]!
1Z!
1)"
1t!
1*"
1!"
1#!
0$!
0%!
0e!
0g#
0m#
0u#
0o#
0M
0L
1K
1$"
0{!
1""
0f#
1G#
0e#
1<!
0?!
0|!
0#"
11"
0&"
1j
12#
0g
1<
12"
09
#80000
0!
0%
0$
0#
1"
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#90000
1!
1%
1W
1[
1R!
1&!
1.#
0C#
0S!
1\!
1T!
0Y!
1p#
0#$
1I!
1]!
1V!
0y!
1n"
0Z!
0)"
1%!
1o#
0l#
1H#
0!$
1M
0!"
0$"
1o"
1e#
1g#
14!
1?!
0""
0'"
1r
1f#
1g
1D
19
1#"
01"
1&"
02#
02"
1'"
#100000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#110000
1!
1%
1W
1[
1R!
1&!
0.#
1-#
1p"
0%$
0B#
1C#
1S!
0\!
0T!
0]!
1`!
1^!
0~#
1#$
12!
1J!
0I!
0a!
1d!
1]!
0`!
0V!
1y!
1_!
1,"
0n"
1d
1$!
0%!
1a!
0d!
1e!
1l#
0F#
0}#
0H#
1!$
1.
0M
1L
1!"
1q"
0~!
0e!
1h#
0k#
0g#
15!
04!
1""
1r"
0!"
1q
0r
1g#
0f#
0D
1C
0#"
11"
0&"
0""
1f#
12#
12"
1#"
01"
1&"
0'"
02#
02"
1'"
#120000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#130000
1!
1%
1W
1[
1R!
1&!
1.#
1s"
0$$
0C#
0S!
1\!
1T!
0^!
1b!
0s!
0v!
1t#
1v#
0|#
1~#
0#$
13!
1I!
0]!
1`!
1V!
0y!
0_!
0,"
1n"
1c!
16"
0t!
0*"
0w!
0z!
1)"
1e
1%!
0a!
1d!
1n#
1s#
1m#
1u#
0E#
0{#
0l#
1F#
1}#
1H#
0!$
1/
1M
1~!
1x!
1$"
0q"
1e!
1k#
0e#
0j#
0h#
0=!
0<!
16!
18!
1:!
05!
14!
0#"
11"
0&"
1<"
1>"
0F"
1N"
1P"
0Y"
1a"
1c"
0k"
1?"
1Q"
1d"
0i
0j
1p
1n
1l
0q
1r
0'$
0)$
00#
12#
1D
0C
1B
1@
1>
0<
0;
1l"
1Z"
0b"
1G"
0O"
12"
0/#
0($
0&$
0P"
0c"
1'$
1)$
#140000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#150000
1!
1%
1W
1[
1R!
1&!
0.#
0-#
0,#
1+#
1##
1!#
1}"
04#
06#
08#
0@#
1A#
1B#
1C#
1S!
0\!
1]!
0`!
1a!
0d!
1^!
0e!
1g!
1f!
1k!
1s!
1v!
0<"
1D"
0>"
1F"
0N"
1W"
1P"
0a"
1i"
1c"
0'$
0)$
10#
0t#
0v#
0x#
0y#
0~#
1G!
1E!
1C!
1L!
0K!
0J!
0I!
1j"
1X"
0G"
1O"
1E"
1h!
1e!
0g!
0a!
0]!
1_!
1,"
0n"
0E"
1M"
1G"
0O"
1H"
1l!
1R"
1t!
1w!
0)"
1/#
1t
1v
1x
1"!
0#!
0$!
0%!
0h!
0P"
1Y"
0s#
0u#
0D#
0w#
0/#
1l#
0F#
0}#
15
13
11
0M
0L
0K
1J
17!
1P"
0Y"
1N"
1)$
15"
02"
1;"
14"
0="
0~!
1["
1m"
0X"
1`"
0j"
0l"
0x!
0$"
0)$
1o
0Z"
1e#
1j#
1&$
1h#
01#
1A
1=!
1<!
19!
1;!
15!
1a"
1>"
0F"
1<"
1($
1#"
01"
1&"
12"
0;"
04"
1="
0<"
0>"
1F"
1E"
0M"
0G"
1O"
0N"
0P"
1Y"
1X"
0`"
1Z"
0a"
0c"
1k"
1j"
1l"
0'"
0?"
0m"
00#
1i
1j
1m
1k
1q
0["
1G"
0O"
0&$
1'$
0($
1)$
1/#
10#
11#
02#
1C
1?
1=
1<
1;
1?"
0l"
1a"
0i"
0Z"
1b"
1P"
1N"
0W"
0G"
1O"
1>"
1<"
0D"
02"
0/#
1'"
05"
0?"
0H"
0Q"
1["
0d"
1m"
0P"
00#
1/#
0)$
1($
1&$
1H"
0E"
1P"
0X"
1c"
0j"
1)$
0m"
0["
1Q"
0H"
1?"
0'$
0)$
0Q"
1Q"
1d"
#160000
0!
0%
0$
0#
0"
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#170000
1!
1%
1W
1[
1R!
1&!
1.#
0C#
0S!
1\!
0T!
0b!
0s!
0v!
1t#
1v#
1|#
1#$
1I!
1]!
0V!
1y!
0c!
06"
0t!
0w!
1)"
1%!
1s#
1u#
1E#
1{#
0H#
1!$
1M
1x!
1$"
0e#
0j#
0=!
0<!
06!
08!
0:!
04!
12"
14"
0="
1E"
1G"
0O"
1X"
1Z"
0b"
1j"
1l"
0'"
15"
0?"
1H"
0Q"
1["
0d"
1m"
0i
0j
0p
0n
0l
0r
0&$
0($
0/#
01#
0D
0B
0@
0>
0<
0;
0c"
0P"
0>"
10#
1)$
1'$
#180000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#190000
1!
1%
1W
1[
1R!
1&!
0.#
1-#
0%#
1$#
0##
1"#
0!#
1~"
0}"
1|"
03#
14#
05#
16#
07#
18#
09#
1:#
0B#
1C#
1S!
0\!
1T!
0]!
1`!
1b!
1s!
1v!
0#"
0&"
02"
1;"
04"
1="
0<"
1>"
0F"
0E"
1M"
0G"
1O"
0N"
1P"
0Y"
0X"
1`"
0Z"
1b"
0a"
1c"
0k"
0j"
0l"
1&$
0'$
1($
0)$
1/#
00#
11#
12#
0t#
0v#
0|#
0#$
1H!
0G!
1F!
0E!
1D!
0C!
1B!
0A!
1J!
0I!
1l"
0c"
1k"
1a"
1Z"
0b"
0P"
1Y"
1N"
1G"
0O"
0>"
1F"
1<"
1a!
1]!
0`!
1V!
0y!
1c!
16"
1t!
1w!
0)"
10#
0/#
1)$
0($
1'$
0&$
1s
0t
1u
0v
1w
0x
1y
0z
1$!
0%!
0a!
0G"
1O"
1P"
0Y"
0Z"
1b"
1c"
0k"
0l"
0s#
0u#
0E#
0{#
1H#
0!$
07
16
05
14
03
12
01
10
0M
1L
1&$
0'$
1($
0)$
1/#
1'"
1#"
1&"
03"
1?"
1Q"
1d"
0<"
1D"
1>"
0F"
0N"
1W"
0a"
1i"
0x!
0$"
1l"
1Z"
0b"
0($
0&$
1e#
1j#
00#
02#
1=!
1<!
16!
18!
1:!
14!
0c"
1j"
1X"
1G"
0O"
1E"
14"
0="
0#"
0&"
13"
12"
0;"
04"
1="
1<"
0D"
0>"
1F"
0E"
0G"
1O"
1N"
0W"
0P"
1Y"
0X"
0Z"
1b"
1a"
0i"
1c"
0j"
0l"
05"
0H"
01#
0/#
1'$
1i
1j
1p
1n
1l
1r
1>"
0F"
1P"
0Y"
1&$
0'$
1($
1)$
1/#
10#
11#
12#
1D
1B
1@
1>
1<
1;
0d"
1H"
15"
1j"
0c"
1k"
1Z"
1X"
0`"
0P"
1Y"
1G"
1E"
0M"
0>"
1F"
0<"
14"
0)$
00#
0'"
05"
0?"
0H"
0Q"
0["
1d"
0m"
0Z"
0G"
01#
10#
0/#
1)$
0($
1'$
1?"
1Q"
1G"
0N"
1Z"
0a"
1l"
1/#
1($
0d"
1["
0Q"
1H"
0?"
15"
0&$
0($
0/#
0["
0H"
1H"
1["
1m"
#200000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#210000
1!
1%
1W
1[
1R!
1&!
1.#
0C#
0S!
1\!
1W!
0b!
0k!
0s!
0v!
1t#
1v#
1x#
1|#
0r#
1I!
0]!
1`!
1X!
0c!
06"
0l!
0R"
0t!
0w!
1%!
1a!
1s#
1u#
1D#
1w#
1E#
1{#
0q#
1M
1[!
0=!
0<!
09!
0;!
06!
08!
0:!
1>!
0i
0j
0m
0k
0p
0n
0l
1h
0B
0@
0?
0>
0=
0<
0;
1:
#220000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#230000
1!
1%
1W
1[
1R!
1&!
#240000
0!
0%
0$
0#
1"
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#250000
1!
1%
1W
1[
1R!
1&!
#260000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#270000
1!
1%
1W
1[
1R!
1&!
#280000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#290000
1!
1%
1W
1[
1R!
1&!
#300000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#310000
1!
1%
1W
1[
1R!
1&!
#320000
0!
0%
0$
0#
0"
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#330000
1!
1%
1W
1[
1R!
1&!
#340000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#350000
1!
1%
1W
1[
1R!
1&!
#360000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#370000
1!
1%
1W
1[
1R!
1&!
#380000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#390000
1!
1%
1W
1[
1R!
1&!
#400000
0!
0%
0$
0#
1"
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#410000
1!
1%
1W
1[
1R!
1&!
#420000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#430000
1!
1%
1W
1[
1R!
1&!
#440000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#450000
1!
1%
1W
1[
1R!
1&!
#460000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#470000
1!
1%
1W
1[
1R!
1&!
#480000
0!
0%
0$
0#
0"
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#490000
1!
1%
1W
1[
1R!
1&!
#500000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#510000
1!
1%
1W
1[
1R!
1&!
#520000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#530000
1!
1%
1W
1[
1R!
1&!
#540000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#550000
1!
1%
1W
1[
1R!
1&!
#560000
0!
0%
0$
0#
1"
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#570000
1!
1%
1W
1[
1R!
1&!
#580000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#590000
1!
1%
1W
1[
1R!
1&!
#600000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#610000
1!
1%
1W
1[
1R!
1&!
#620000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#630000
1!
1%
1W
1[
1R!
1&!
#640000
0!
0%
0$
0#
0"
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#650000
1!
1%
1W
1[
1R!
1&!
#660000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#670000
1!
1%
1W
1[
1R!
1&!
#680000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#690000
1!
1%
1W
1[
1R!
1&!
#700000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#710000
1!
1%
1W
1[
1R!
1&!
#720000
0!
0%
0$
0#
1"
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#730000
1!
1%
1W
1[
1R!
1&!
#740000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#750000
1!
1%
1W
1[
1R!
1&!
#760000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#770000
1!
1%
1W
1[
1R!
1&!
#780000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#790000
1!
1%
1W
1[
1R!
1&!
#800000
0!
0%
0$
0#
0"
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#810000
1!
1%
1W
1[
1R!
1&!
#820000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#830000
1!
1%
1W
1[
1R!
1&!
#840000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#850000
1!
1%
1W
1[
1R!
1&!
#860000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#870000
1!
1%
1W
1[
1R!
1&!
#880000
0!
0%
0$
0#
1"
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#890000
1!
1%
1W
1[
1R!
1&!
#900000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#910000
1!
1%
1W
1[
1R!
1&!
#920000
0!
0%
0$
1#
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#930000
1!
1%
1W
1[
1R!
1&!
#940000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#950000
1!
1%
1W
1[
1R!
1&!
#960000
0!
0%
0$
0#
0"
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#970000
1!
1%
1W
1[
1R!
1&!
#980000
0!
0%
1$
0W
0[
1Z
1'!
0R!
0&!
#990000
1!
1%
1W
1[
1R!
1&!
#1000000
