============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Nov 14 2024  04:40:13 am
  Module:                 alu
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (171 ps) Path Delay Check
     Startpoint: (F) F[0]
       Endpoint: (R) Q[7]

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     829            
           Slack:=     171            

Exceptions/Constraints:
  max_delay             1000            alu.sdc_line_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  F[0]           -       -      F     (arrival)      7 11.6     0     0       0    (-,-) 
  g3431__4296/ZN -       A2->ZN R     NOR2_X1        7 16.6    84   100     100    (-,-) 
  g3426/ZN       -       A->ZN  F     INV_X1         3  5.8    23    23     123    (-,-) 
  g3386__3772/Z  -       A->Z   F     MUX2_X1        1  3.9    12    69     192    (-,-) 
  g3367__1857/CO -       A->CO  F     FA_X1          1  3.0    15    77     269    (-,-) 
  g3364__5795/CO -       CI->CO F     FA_X1          1  3.0    15    72     342    (-,-) 
  g3361__2250/CO -       CI->CO F     FA_X1          1  3.0    15    72     414    (-,-) 
  g3358__5703/CO -       CI->CO F     FA_X1          3  6.2    20    80     494    (-,-) 
  g2/CO          -       CI->CO F     FA_X1          1  3.0    15    74     568    (-,-) 
  g3349__6877/CO -       CI->CO F     FA_X1          1  3.0    15    72     640    (-,-) 
  g3346__9682/S  -       CI->S  R     FA_X1          1  1.2    10   110     751    (-,-) 
  g3344__1474/Z  -       A->Z   R     MUX2_X1        1  1.9    10    37     788    (-,-) 
  g3343__4296/ZN -       A->ZN  F     OAI211_X1      1  1.8    18    27     814    (-,-) 
  g3341__8780/ZN -       A1->ZN R     NAND2_X1       1  0.3     8    14     829    (-,-) 
  Q[7]           <<<     -      R     (port)         -    -     -     0     829    (-,-) 
#----------------------------------------------------------------------------------------

