
warehouseMode.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  00000b5a  00000bee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b5a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000029  0080013c  0080013c  00000c2a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000c2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  000012f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0000138f  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000000d8  00000000  00000000  000013be  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000184e  00000000  00000000  00001496  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000406  00000000  00000000  00002ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000009eb  00000000  00000000  000030ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000025c  00000000  00000000  00003ad8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000003fb  00000000  00000000  00003d34  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001478  00000000  00000000  0000412f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000108  00000000  00000000  000055a7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	fc c3       	rjmp	.+2040   	; 0x84a <__vector_20>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ea e5       	ldi	r30, 0x5A	; 90
  a0:	fb e0       	ldi	r31, 0x0B	; 11
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	ac 33       	cpi	r26, 0x3C	; 60
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	ac e3       	ldi	r26, 0x3C	; 60
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a5 36       	cpi	r26, 0x65	; 101
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	46 d5       	rcall	.+2700   	; 0xb50 <main>
  c4:	48 c5       	rjmp	.+2704   	; 0xb56 <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <_hd44780_l_func>:
	_hd44780_l_func(conf, 0, 0, ((_BV(6) | addr) & ~_BV(7)), 40);
}

void hd44780_l_set_ddram_addr(const struct hd44780_l_conf* conf, uint8_t addr) {
	_hd44780_l_func(conf, 0, 0, (_BV(7) | addr), 40);
}
  c8:	0f 93       	push	r16
  ca:	1f 93       	push	r17
  cc:	cf 93       	push	r28
  ce:	df 93       	push	r29
  d0:	fc 01       	movw	r30, r24
  d2:	90 81       	ld	r25, Z
  d4:	a3 85       	ldd	r26, Z+11	; 0x0b
  d6:	b4 85       	ldd	r27, Z+12	; 0x0c
  d8:	61 11       	cpse	r22, r1
  da:	0e c0       	rjmp	.+28     	; 0xf8 <_hd44780_l_func+0x30>
  dc:	3c 91       	ld	r19, X
  de:	61 e0       	ldi	r22, 0x01	; 1
  e0:	70 e0       	ldi	r23, 0x00	; 0
  e2:	eb 01       	movw	r28, r22
  e4:	02 c0       	rjmp	.+4      	; 0xea <_hd44780_l_func+0x22>
  e6:	cc 0f       	add	r28, r28
  e8:	dd 1f       	adc	r29, r29
  ea:	9a 95       	dec	r25
  ec:	e2 f7       	brpl	.-8      	; 0xe6 <_hd44780_l_func+0x1e>
  ee:	ce 01       	movw	r24, r28
  f0:	80 95       	com	r24
  f2:	83 23       	and	r24, r19
  f4:	8c 93       	st	X, r24
  f6:	0c c0       	rjmp	.+24     	; 0x110 <_hd44780_l_func+0x48>
  f8:	3c 91       	ld	r19, X
  fa:	61 e0       	ldi	r22, 0x01	; 1
  fc:	70 e0       	ldi	r23, 0x00	; 0
  fe:	eb 01       	movw	r28, r22
 100:	02 c0       	rjmp	.+4      	; 0x106 <_hd44780_l_func+0x3e>
 102:	cc 0f       	add	r28, r28
 104:	dd 1f       	adc	r29, r29
 106:	9a 95       	dec	r25
 108:	e2 f7       	brpl	.-8      	; 0x102 <_hd44780_l_func+0x3a>
 10a:	ce 01       	movw	r24, r28
 10c:	83 2b       	or	r24, r19
 10e:	8c 93       	st	X, r24
 110:	91 81       	ldd	r25, Z+1	; 0x01
 112:	a5 85       	ldd	r26, Z+13	; 0x0d
 114:	b6 85       	ldd	r27, Z+14	; 0x0e
 116:	41 11       	cpse	r20, r1
 118:	0e c0       	rjmp	.+28     	; 0x136 <_hd44780_l_func+0x6e>
 11a:	3c 91       	ld	r19, X
 11c:	41 e0       	ldi	r20, 0x01	; 1
 11e:	50 e0       	ldi	r21, 0x00	; 0
 120:	ba 01       	movw	r22, r20
 122:	02 c0       	rjmp	.+4      	; 0x128 <_hd44780_l_func+0x60>
 124:	66 0f       	add	r22, r22
 126:	77 1f       	adc	r23, r23
 128:	9a 95       	dec	r25
 12a:	e2 f7       	brpl	.-8      	; 0x124 <_hd44780_l_func+0x5c>
 12c:	cb 01       	movw	r24, r22
 12e:	80 95       	com	r24
 130:	83 23       	and	r24, r19
 132:	8c 93       	st	X, r24
 134:	0c c0       	rjmp	.+24     	; 0x14e <_hd44780_l_func+0x86>
 136:	3c 91       	ld	r19, X
 138:	41 e0       	ldi	r20, 0x01	; 1
 13a:	50 e0       	ldi	r21, 0x00	; 0
 13c:	ea 01       	movw	r28, r20
 13e:	02 c0       	rjmp	.+4      	; 0x144 <_hd44780_l_func+0x7c>
 140:	cc 0f       	add	r28, r28
 142:	dd 1f       	adc	r29, r29
 144:	9a 95       	dec	r25
 146:	e2 f7       	brpl	.-8      	; 0x140 <_hd44780_l_func+0x78>
 148:	ce 01       	movw	r24, r28
 14a:	83 2b       	or	r24, r19
 14c:	8c 93       	st	X, r24
 14e:	93 81       	ldd	r25, Z+3	; 0x03
 150:	a1 89       	ldd	r26, Z+17	; 0x11
 152:	b2 89       	ldd	r27, Z+18	; 0x12
 154:	22 23       	and	r18, r18
 156:	74 f0       	brlt	.+28     	; 0x174 <_hd44780_l_func+0xac>
 158:	3c 91       	ld	r19, X
 15a:	41 e0       	ldi	r20, 0x01	; 1
 15c:	50 e0       	ldi	r21, 0x00	; 0
 15e:	ba 01       	movw	r22, r20
 160:	02 c0       	rjmp	.+4      	; 0x166 <_hd44780_l_func+0x9e>
 162:	66 0f       	add	r22, r22
 164:	77 1f       	adc	r23, r23
 166:	9a 95       	dec	r25
 168:	e2 f7       	brpl	.-8      	; 0x162 <_hd44780_l_func+0x9a>
 16a:	cb 01       	movw	r24, r22
 16c:	80 95       	com	r24
 16e:	83 23       	and	r24, r19
 170:	8c 93       	st	X, r24
 172:	0c c0       	rjmp	.+24     	; 0x18c <_hd44780_l_func+0xc4>
 174:	3c 91       	ld	r19, X
 176:	41 e0       	ldi	r20, 0x01	; 1
 178:	50 e0       	ldi	r21, 0x00	; 0
 17a:	ea 01       	movw	r28, r20
 17c:	02 c0       	rjmp	.+4      	; 0x182 <_hd44780_l_func+0xba>
 17e:	cc 0f       	add	r28, r28
 180:	dd 1f       	adc	r29, r29
 182:	9a 95       	dec	r25
 184:	e2 f7       	brpl	.-8      	; 0x17e <_hd44780_l_func+0xb6>
 186:	ce 01       	movw	r24, r28
 188:	83 2b       	or	r24, r19
 18a:	8c 93       	st	X, r24
 18c:	94 81       	ldd	r25, Z+4	; 0x04
 18e:	a3 89       	ldd	r26, Z+19	; 0x13
 190:	b4 89       	ldd	r27, Z+20	; 0x14
 192:	26 fd       	sbrc	r18, 6
 194:	0e c0       	rjmp	.+28     	; 0x1b2 <_hd44780_l_func+0xea>
 196:	3c 91       	ld	r19, X
 198:	41 e0       	ldi	r20, 0x01	; 1
 19a:	50 e0       	ldi	r21, 0x00	; 0
 19c:	ba 01       	movw	r22, r20
 19e:	02 c0       	rjmp	.+4      	; 0x1a4 <_hd44780_l_func+0xdc>
 1a0:	66 0f       	add	r22, r22
 1a2:	77 1f       	adc	r23, r23
 1a4:	9a 95       	dec	r25
 1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <_hd44780_l_func+0xd8>
 1a8:	cb 01       	movw	r24, r22
 1aa:	80 95       	com	r24
 1ac:	83 23       	and	r24, r19
 1ae:	8c 93       	st	X, r24
 1b0:	0c c0       	rjmp	.+24     	; 0x1ca <_hd44780_l_func+0x102>
 1b2:	3c 91       	ld	r19, X
 1b4:	41 e0       	ldi	r20, 0x01	; 1
 1b6:	50 e0       	ldi	r21, 0x00	; 0
 1b8:	ea 01       	movw	r28, r20
 1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <_hd44780_l_func+0xf8>
 1bc:	cc 0f       	add	r28, r28
 1be:	dd 1f       	adc	r29, r29
 1c0:	9a 95       	dec	r25
 1c2:	e2 f7       	brpl	.-8      	; 0x1bc <_hd44780_l_func+0xf4>
 1c4:	ce 01       	movw	r24, r28
 1c6:	83 2b       	or	r24, r19
 1c8:	8c 93       	st	X, r24
 1ca:	95 81       	ldd	r25, Z+5	; 0x05
 1cc:	a5 89       	ldd	r26, Z+21	; 0x15
 1ce:	b6 89       	ldd	r27, Z+22	; 0x16
 1d0:	25 fd       	sbrc	r18, 5
 1d2:	0e c0       	rjmp	.+28     	; 0x1f0 <_hd44780_l_func+0x128>
 1d4:	3c 91       	ld	r19, X
 1d6:	41 e0       	ldi	r20, 0x01	; 1
 1d8:	50 e0       	ldi	r21, 0x00	; 0
 1da:	ba 01       	movw	r22, r20
 1dc:	02 c0       	rjmp	.+4      	; 0x1e2 <_hd44780_l_func+0x11a>
 1de:	66 0f       	add	r22, r22
 1e0:	77 1f       	adc	r23, r23
 1e2:	9a 95       	dec	r25
 1e4:	e2 f7       	brpl	.-8      	; 0x1de <_hd44780_l_func+0x116>
 1e6:	cb 01       	movw	r24, r22
 1e8:	80 95       	com	r24
 1ea:	83 23       	and	r24, r19
 1ec:	8c 93       	st	X, r24
 1ee:	0c c0       	rjmp	.+24     	; 0x208 <_hd44780_l_func+0x140>
 1f0:	3c 91       	ld	r19, X
 1f2:	41 e0       	ldi	r20, 0x01	; 1
 1f4:	50 e0       	ldi	r21, 0x00	; 0
 1f6:	ea 01       	movw	r28, r20
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <_hd44780_l_func+0x136>
 1fa:	cc 0f       	add	r28, r28
 1fc:	dd 1f       	adc	r29, r29
 1fe:	9a 95       	dec	r25
 200:	e2 f7       	brpl	.-8      	; 0x1fa <_hd44780_l_func+0x132>
 202:	ce 01       	movw	r24, r28
 204:	83 2b       	or	r24, r19
 206:	8c 93       	st	X, r24
 208:	96 81       	ldd	r25, Z+6	; 0x06
 20a:	a7 89       	ldd	r26, Z+23	; 0x17
 20c:	b0 8d       	ldd	r27, Z+24	; 0x18
 20e:	24 fd       	sbrc	r18, 4
 210:	0e c0       	rjmp	.+28     	; 0x22e <_hd44780_l_func+0x166>
 212:	3c 91       	ld	r19, X
 214:	41 e0       	ldi	r20, 0x01	; 1
 216:	50 e0       	ldi	r21, 0x00	; 0
 218:	ba 01       	movw	r22, r20
 21a:	02 c0       	rjmp	.+4      	; 0x220 <_hd44780_l_func+0x158>
 21c:	66 0f       	add	r22, r22
 21e:	77 1f       	adc	r23, r23
 220:	9a 95       	dec	r25
 222:	e2 f7       	brpl	.-8      	; 0x21c <_hd44780_l_func+0x154>
 224:	cb 01       	movw	r24, r22
 226:	80 95       	com	r24
 228:	83 23       	and	r24, r19
 22a:	8c 93       	st	X, r24
 22c:	0c c0       	rjmp	.+24     	; 0x246 <_hd44780_l_func+0x17e>
 22e:	3c 91       	ld	r19, X
 230:	41 e0       	ldi	r20, 0x01	; 1
 232:	50 e0       	ldi	r21, 0x00	; 0
 234:	ea 01       	movw	r28, r20
 236:	02 c0       	rjmp	.+4      	; 0x23c <_hd44780_l_func+0x174>
 238:	cc 0f       	add	r28, r28
 23a:	dd 1f       	adc	r29, r29
 23c:	9a 95       	dec	r25
 23e:	e2 f7       	brpl	.-8      	; 0x238 <_hd44780_l_func+0x170>
 240:	ce 01       	movw	r24, r28
 242:	83 2b       	or	r24, r19
 244:	8c 93       	st	X, r24
 246:	83 a1       	ldd	r24, Z+35	; 0x23
 248:	81 11       	cpse	r24, r1
 24a:	1f c0       	rjmp	.+62     	; 0x28a <_hd44780_l_func+0x1c2>
 24c:	00 c0       	rjmp	.+0      	; 0x24e <_hd44780_l_func+0x186>
 24e:	a7 85       	ldd	r26, Z+15	; 0x0f
 250:	b0 89       	ldd	r27, Z+16	; 0x10
 252:	3c 91       	ld	r19, X
 254:	81 e0       	ldi	r24, 0x01	; 1
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	ac 01       	movw	r20, r24
 25a:	02 80       	ldd	r0, Z+2	; 0x02
 25c:	02 c0       	rjmp	.+4      	; 0x262 <_hd44780_l_func+0x19a>
 25e:	44 0f       	add	r20, r20
 260:	55 1f       	adc	r21, r21
 262:	0a 94       	dec	r0
 264:	e2 f7       	brpl	.-8      	; 0x25e <_hd44780_l_func+0x196>
 266:	43 2b       	or	r20, r19
 268:	4c 93       	st	X, r20
 26a:	00 c0       	rjmp	.+0      	; 0x26c <_hd44780_l_func+0x1a4>
 26c:	00 c0       	rjmp	.+0      	; 0x26e <_hd44780_l_func+0x1a6>
 26e:	a7 85       	ldd	r26, Z+15	; 0x0f
 270:	b0 89       	ldd	r27, Z+16	; 0x10
 272:	3c 91       	ld	r19, X
 274:	02 80       	ldd	r0, Z+2	; 0x02
 276:	02 c0       	rjmp	.+4      	; 0x27c <_hd44780_l_func+0x1b4>
 278:	88 0f       	add	r24, r24
 27a:	99 1f       	adc	r25, r25
 27c:	0a 94       	dec	r0
 27e:	e2 f7       	brpl	.-8      	; 0x278 <_hd44780_l_func+0x1b0>
 280:	80 95       	com	r24
 282:	83 23       	and	r24, r19
 284:	8c 93       	st	X, r24
 286:	00 c0       	rjmp	.+0      	; 0x288 <_hd44780_l_func+0x1c0>
 288:	00 c0       	rjmp	.+0      	; 0x28a <_hd44780_l_func+0x1c2>
 28a:	83 a1       	ldd	r24, Z+35	; 0x23
 28c:	81 30       	cpi	r24, 0x01	; 1
 28e:	09 f0       	breq	.+2      	; 0x292 <_hd44780_l_func+0x1ca>
 290:	7d c0       	rjmp	.+250    	; 0x38c <_hd44780_l_func+0x2c4>
 292:	97 81       	ldd	r25, Z+7	; 0x07
 294:	a1 8d       	ldd	r26, Z+25	; 0x19
 296:	b2 8d       	ldd	r27, Z+26	; 0x1a
 298:	23 fd       	sbrc	r18, 3
 29a:	0e c0       	rjmp	.+28     	; 0x2b8 <_hd44780_l_func+0x1f0>
 29c:	3c 91       	ld	r19, X
 29e:	41 e0       	ldi	r20, 0x01	; 1
 2a0:	50 e0       	ldi	r21, 0x00	; 0
 2a2:	ba 01       	movw	r22, r20
 2a4:	02 c0       	rjmp	.+4      	; 0x2aa <_hd44780_l_func+0x1e2>
 2a6:	66 0f       	add	r22, r22
 2a8:	77 1f       	adc	r23, r23
 2aa:	9a 95       	dec	r25
 2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <_hd44780_l_func+0x1de>
 2ae:	cb 01       	movw	r24, r22
 2b0:	80 95       	com	r24
 2b2:	83 23       	and	r24, r19
 2b4:	8c 93       	st	X, r24
 2b6:	0c c0       	rjmp	.+24     	; 0x2d0 <_hd44780_l_func+0x208>
 2b8:	3c 91       	ld	r19, X
 2ba:	41 e0       	ldi	r20, 0x01	; 1
 2bc:	50 e0       	ldi	r21, 0x00	; 0
 2be:	ea 01       	movw	r28, r20
 2c0:	02 c0       	rjmp	.+4      	; 0x2c6 <_hd44780_l_func+0x1fe>
 2c2:	cc 0f       	add	r28, r28
 2c4:	dd 1f       	adc	r29, r29
 2c6:	9a 95       	dec	r25
 2c8:	e2 f7       	brpl	.-8      	; 0x2c2 <_hd44780_l_func+0x1fa>
 2ca:	ce 01       	movw	r24, r28
 2cc:	83 2b       	or	r24, r19
 2ce:	8c 93       	st	X, r24
 2d0:	90 85       	ldd	r25, Z+8	; 0x08
 2d2:	a3 8d       	ldd	r26, Z+27	; 0x1b
 2d4:	b4 8d       	ldd	r27, Z+28	; 0x1c
 2d6:	22 fd       	sbrc	r18, 2
 2d8:	0e c0       	rjmp	.+28     	; 0x2f6 <_hd44780_l_func+0x22e>
 2da:	3c 91       	ld	r19, X
 2dc:	41 e0       	ldi	r20, 0x01	; 1
 2de:	50 e0       	ldi	r21, 0x00	; 0
 2e0:	ba 01       	movw	r22, r20
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <_hd44780_l_func+0x220>
 2e4:	66 0f       	add	r22, r22
 2e6:	77 1f       	adc	r23, r23
 2e8:	9a 95       	dec	r25
 2ea:	e2 f7       	brpl	.-8      	; 0x2e4 <_hd44780_l_func+0x21c>
 2ec:	cb 01       	movw	r24, r22
 2ee:	80 95       	com	r24
 2f0:	83 23       	and	r24, r19
 2f2:	8c 93       	st	X, r24
 2f4:	0c c0       	rjmp	.+24     	; 0x30e <_hd44780_l_func+0x246>
 2f6:	3c 91       	ld	r19, X
 2f8:	41 e0       	ldi	r20, 0x01	; 1
 2fa:	50 e0       	ldi	r21, 0x00	; 0
 2fc:	ea 01       	movw	r28, r20
 2fe:	02 c0       	rjmp	.+4      	; 0x304 <_hd44780_l_func+0x23c>
 300:	cc 0f       	add	r28, r28
 302:	dd 1f       	adc	r29, r29
 304:	9a 95       	dec	r25
 306:	e2 f7       	brpl	.-8      	; 0x300 <_hd44780_l_func+0x238>
 308:	ce 01       	movw	r24, r28
 30a:	83 2b       	or	r24, r19
 30c:	8c 93       	st	X, r24
 30e:	91 85       	ldd	r25, Z+9	; 0x09
 310:	a5 8d       	ldd	r26, Z+29	; 0x1d
 312:	b6 8d       	ldd	r27, Z+30	; 0x1e
 314:	21 fd       	sbrc	r18, 1
 316:	0e c0       	rjmp	.+28     	; 0x334 <_hd44780_l_func+0x26c>
 318:	3c 91       	ld	r19, X
 31a:	41 e0       	ldi	r20, 0x01	; 1
 31c:	50 e0       	ldi	r21, 0x00	; 0
 31e:	ba 01       	movw	r22, r20
 320:	02 c0       	rjmp	.+4      	; 0x326 <_hd44780_l_func+0x25e>
 322:	66 0f       	add	r22, r22
 324:	77 1f       	adc	r23, r23
 326:	9a 95       	dec	r25
 328:	e2 f7       	brpl	.-8      	; 0x322 <_hd44780_l_func+0x25a>
 32a:	cb 01       	movw	r24, r22
 32c:	80 95       	com	r24
 32e:	83 23       	and	r24, r19
 330:	8c 93       	st	X, r24
 332:	0c c0       	rjmp	.+24     	; 0x34c <_hd44780_l_func+0x284>
 334:	3c 91       	ld	r19, X
 336:	41 e0       	ldi	r20, 0x01	; 1
 338:	50 e0       	ldi	r21, 0x00	; 0
 33a:	ea 01       	movw	r28, r20
 33c:	02 c0       	rjmp	.+4      	; 0x342 <_hd44780_l_func+0x27a>
 33e:	cc 0f       	add	r28, r28
 340:	dd 1f       	adc	r29, r29
 342:	9a 95       	dec	r25
 344:	e2 f7       	brpl	.-8      	; 0x33e <_hd44780_l_func+0x276>
 346:	ce 01       	movw	r24, r28
 348:	83 2b       	or	r24, r19
 34a:	8c 93       	st	X, r24
 34c:	92 85       	ldd	r25, Z+10	; 0x0a
 34e:	a7 8d       	ldd	r26, Z+31	; 0x1f
 350:	b0 a1       	ldd	r27, Z+32	; 0x20
 352:	20 fd       	sbrc	r18, 0
 354:	0e c0       	rjmp	.+28     	; 0x372 <_hd44780_l_func+0x2aa>
 356:	4c 91       	ld	r20, X
 358:	21 e0       	ldi	r18, 0x01	; 1
 35a:	30 e0       	ldi	r19, 0x00	; 0
 35c:	b9 01       	movw	r22, r18
 35e:	02 c0       	rjmp	.+4      	; 0x364 <_hd44780_l_func+0x29c>
 360:	66 0f       	add	r22, r22
 362:	77 1f       	adc	r23, r23
 364:	9a 95       	dec	r25
 366:	e2 f7       	brpl	.-8      	; 0x360 <_hd44780_l_func+0x298>
 368:	cb 01       	movw	r24, r22
 36a:	80 95       	com	r24
 36c:	84 23       	and	r24, r20
 36e:	8c 93       	st	X, r24
 370:	89 c0       	rjmp	.+274    	; 0x484 <_hd44780_l_func+0x3bc>
 372:	4c 91       	ld	r20, X
 374:	21 e0       	ldi	r18, 0x01	; 1
 376:	30 e0       	ldi	r19, 0x00	; 0
 378:	e9 01       	movw	r28, r18
 37a:	02 c0       	rjmp	.+4      	; 0x380 <_hd44780_l_func+0x2b8>
 37c:	cc 0f       	add	r28, r28
 37e:	dd 1f       	adc	r29, r29
 380:	9a 95       	dec	r25
 382:	e2 f7       	brpl	.-8      	; 0x37c <_hd44780_l_func+0x2b4>
 384:	ce 01       	movw	r24, r28
 386:	84 2b       	or	r24, r20
 388:	8c 93       	st	X, r24
 38a:	7c c0       	rjmp	.+248    	; 0x484 <_hd44780_l_func+0x3bc>
 38c:	93 81       	ldd	r25, Z+3	; 0x03
 38e:	a1 89       	ldd	r26, Z+17	; 0x11
 390:	b2 89       	ldd	r27, Z+18	; 0x12
 392:	23 fd       	sbrc	r18, 3
 394:	0e c0       	rjmp	.+28     	; 0x3b2 <_hd44780_l_func+0x2ea>
 396:	3c 91       	ld	r19, X
 398:	41 e0       	ldi	r20, 0x01	; 1
 39a:	50 e0       	ldi	r21, 0x00	; 0
 39c:	ba 01       	movw	r22, r20
 39e:	02 c0       	rjmp	.+4      	; 0x3a4 <_hd44780_l_func+0x2dc>
 3a0:	66 0f       	add	r22, r22
 3a2:	77 1f       	adc	r23, r23
 3a4:	9a 95       	dec	r25
 3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <_hd44780_l_func+0x2d8>
 3a8:	cb 01       	movw	r24, r22
 3aa:	80 95       	com	r24
 3ac:	83 23       	and	r24, r19
 3ae:	8c 93       	st	X, r24
 3b0:	0c c0       	rjmp	.+24     	; 0x3ca <_hd44780_l_func+0x302>
 3b2:	3c 91       	ld	r19, X
 3b4:	41 e0       	ldi	r20, 0x01	; 1
 3b6:	50 e0       	ldi	r21, 0x00	; 0
 3b8:	ea 01       	movw	r28, r20
 3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <_hd44780_l_func+0x2f8>
 3bc:	cc 0f       	add	r28, r28
 3be:	dd 1f       	adc	r29, r29
 3c0:	9a 95       	dec	r25
 3c2:	e2 f7       	brpl	.-8      	; 0x3bc <_hd44780_l_func+0x2f4>
 3c4:	ce 01       	movw	r24, r28
 3c6:	83 2b       	or	r24, r19
 3c8:	8c 93       	st	X, r24
 3ca:	94 81       	ldd	r25, Z+4	; 0x04
 3cc:	a3 89       	ldd	r26, Z+19	; 0x13
 3ce:	b4 89       	ldd	r27, Z+20	; 0x14
 3d0:	22 fd       	sbrc	r18, 2
 3d2:	0e c0       	rjmp	.+28     	; 0x3f0 <_hd44780_l_func+0x328>
 3d4:	3c 91       	ld	r19, X
 3d6:	41 e0       	ldi	r20, 0x01	; 1
 3d8:	50 e0       	ldi	r21, 0x00	; 0
 3da:	ba 01       	movw	r22, r20
 3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <_hd44780_l_func+0x31a>
 3de:	66 0f       	add	r22, r22
 3e0:	77 1f       	adc	r23, r23
 3e2:	9a 95       	dec	r25
 3e4:	e2 f7       	brpl	.-8      	; 0x3de <_hd44780_l_func+0x316>
 3e6:	cb 01       	movw	r24, r22
 3e8:	80 95       	com	r24
 3ea:	83 23       	and	r24, r19
 3ec:	8c 93       	st	X, r24
 3ee:	0c c0       	rjmp	.+24     	; 0x408 <_hd44780_l_func+0x340>
 3f0:	3c 91       	ld	r19, X
 3f2:	41 e0       	ldi	r20, 0x01	; 1
 3f4:	50 e0       	ldi	r21, 0x00	; 0
 3f6:	ea 01       	movw	r28, r20
 3f8:	02 c0       	rjmp	.+4      	; 0x3fe <_hd44780_l_func+0x336>
 3fa:	cc 0f       	add	r28, r28
 3fc:	dd 1f       	adc	r29, r29
 3fe:	9a 95       	dec	r25
 400:	e2 f7       	brpl	.-8      	; 0x3fa <_hd44780_l_func+0x332>
 402:	ce 01       	movw	r24, r28
 404:	83 2b       	or	r24, r19
 406:	8c 93       	st	X, r24
 408:	95 81       	ldd	r25, Z+5	; 0x05
 40a:	a5 89       	ldd	r26, Z+21	; 0x15
 40c:	b6 89       	ldd	r27, Z+22	; 0x16
 40e:	21 fd       	sbrc	r18, 1
 410:	0e c0       	rjmp	.+28     	; 0x42e <_hd44780_l_func+0x366>
 412:	3c 91       	ld	r19, X
 414:	41 e0       	ldi	r20, 0x01	; 1
 416:	50 e0       	ldi	r21, 0x00	; 0
 418:	ba 01       	movw	r22, r20
 41a:	02 c0       	rjmp	.+4      	; 0x420 <_hd44780_l_func+0x358>
 41c:	66 0f       	add	r22, r22
 41e:	77 1f       	adc	r23, r23
 420:	9a 95       	dec	r25
 422:	e2 f7       	brpl	.-8      	; 0x41c <_hd44780_l_func+0x354>
 424:	cb 01       	movw	r24, r22
 426:	80 95       	com	r24
 428:	83 23       	and	r24, r19
 42a:	8c 93       	st	X, r24
 42c:	0c c0       	rjmp	.+24     	; 0x446 <_hd44780_l_func+0x37e>
 42e:	3c 91       	ld	r19, X
 430:	41 e0       	ldi	r20, 0x01	; 1
 432:	50 e0       	ldi	r21, 0x00	; 0
 434:	ea 01       	movw	r28, r20
 436:	02 c0       	rjmp	.+4      	; 0x43c <_hd44780_l_func+0x374>
 438:	cc 0f       	add	r28, r28
 43a:	dd 1f       	adc	r29, r29
 43c:	9a 95       	dec	r25
 43e:	e2 f7       	brpl	.-8      	; 0x438 <_hd44780_l_func+0x370>
 440:	ce 01       	movw	r24, r28
 442:	83 2b       	or	r24, r19
 444:	8c 93       	st	X, r24
 446:	96 81       	ldd	r25, Z+6	; 0x06
 448:	a7 89       	ldd	r26, Z+23	; 0x17
 44a:	b0 8d       	ldd	r27, Z+24	; 0x18
 44c:	20 fd       	sbrc	r18, 0
 44e:	0e c0       	rjmp	.+28     	; 0x46c <_hd44780_l_func+0x3a4>
 450:	4c 91       	ld	r20, X
 452:	21 e0       	ldi	r18, 0x01	; 1
 454:	30 e0       	ldi	r19, 0x00	; 0
 456:	b9 01       	movw	r22, r18
 458:	02 c0       	rjmp	.+4      	; 0x45e <_hd44780_l_func+0x396>
 45a:	66 0f       	add	r22, r22
 45c:	77 1f       	adc	r23, r23
 45e:	9a 95       	dec	r25
 460:	e2 f7       	brpl	.-8      	; 0x45a <_hd44780_l_func+0x392>
 462:	cb 01       	movw	r24, r22
 464:	80 95       	com	r24
 466:	84 23       	and	r24, r20
 468:	8c 93       	st	X, r24
 46a:	0c c0       	rjmp	.+24     	; 0x484 <_hd44780_l_func+0x3bc>
 46c:	4c 91       	ld	r20, X
 46e:	21 e0       	ldi	r18, 0x01	; 1
 470:	30 e0       	ldi	r19, 0x00	; 0
 472:	e9 01       	movw	r28, r18
 474:	02 c0       	rjmp	.+4      	; 0x47a <_hd44780_l_func+0x3b2>
 476:	cc 0f       	add	r28, r28
 478:	dd 1f       	adc	r29, r29
 47a:	9a 95       	dec	r25
 47c:	e2 f7       	brpl	.-8      	; 0x476 <_hd44780_l_func+0x3ae>
 47e:	ce 01       	movw	r24, r28
 480:	84 2b       	or	r24, r20
 482:	8c 93       	st	X, r24
 484:	00 c0       	rjmp	.+0      	; 0x486 <_hd44780_l_func+0x3be>
 486:	a7 85       	ldd	r26, Z+15	; 0x0f
 488:	b0 89       	ldd	r27, Z+16	; 0x10
 48a:	4c 91       	ld	r20, X
 48c:	81 e0       	ldi	r24, 0x01	; 1
 48e:	90 e0       	ldi	r25, 0x00	; 0
 490:	9c 01       	movw	r18, r24
 492:	02 80       	ldd	r0, Z+2	; 0x02
 494:	02 c0       	rjmp	.+4      	; 0x49a <_hd44780_l_func+0x3d2>
 496:	22 0f       	add	r18, r18
 498:	33 1f       	adc	r19, r19
 49a:	0a 94       	dec	r0
 49c:	e2 f7       	brpl	.-8      	; 0x496 <_hd44780_l_func+0x3ce>
 49e:	24 2b       	or	r18, r20
 4a0:	2c 93       	st	X, r18
 4a2:	00 c0       	rjmp	.+0      	; 0x4a4 <_hd44780_l_func+0x3dc>
 4a4:	00 c0       	rjmp	.+0      	; 0x4a6 <_hd44780_l_func+0x3de>
 4a6:	a7 85       	ldd	r26, Z+15	; 0x0f
 4a8:	b0 89       	ldd	r27, Z+16	; 0x10
 4aa:	2c 91       	ld	r18, X
 4ac:	02 80       	ldd	r0, Z+2	; 0x02
 4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <_hd44780_l_func+0x3ec>
 4b0:	88 0f       	add	r24, r24
 4b2:	99 1f       	adc	r25, r25
 4b4:	0a 94       	dec	r0
 4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <_hd44780_l_func+0x3e8>
 4b8:	80 95       	com	r24
 4ba:	82 23       	and	r24, r18
 4bc:	8c 93       	st	X, r24
 4be:	00 c0       	rjmp	.+0      	; 0x4c0 <_hd44780_l_func+0x3f8>
 4c0:	00 c0       	rjmp	.+0      	; 0x4c2 <_hd44780_l_func+0x3fa>
 4c2:	01 15       	cp	r16, r1
 4c4:	11 05       	cpc	r17, r1
 4c6:	49 f0       	breq	.+18     	; 0x4da <_hd44780_l_func+0x412>
 4c8:	80 e0       	ldi	r24, 0x00	; 0
 4ca:	90 e0       	ldi	r25, 0x00	; 0
 4cc:	d5 e0       	ldi	r29, 0x05	; 5
 4ce:	da 95       	dec	r29
 4d0:	f1 f7       	brne	.-4      	; 0x4ce <_hd44780_l_func+0x406>
 4d2:	01 96       	adiw	r24, 0x01	; 1
 4d4:	80 17       	cp	r24, r16
 4d6:	91 07       	cpc	r25, r17
 4d8:	c9 f7       	brne	.-14     	; 0x4cc <_hd44780_l_func+0x404>
 4da:	df 91       	pop	r29
 4dc:	cf 91       	pop	r28
 4de:	1f 91       	pop	r17
 4e0:	0f 91       	pop	r16
 4e2:	08 95       	ret

000004e4 <hd44780_l_clear_disp>:
 4e4:	0f 93       	push	r16
 4e6:	1f 93       	push	r17
 4e8:	08 e6       	ldi	r16, 0x68	; 104
 4ea:	16 e0       	ldi	r17, 0x06	; 6
 4ec:	21 e0       	ldi	r18, 0x01	; 1
 4ee:	40 e0       	ldi	r20, 0x00	; 0
 4f0:	60 e0       	ldi	r22, 0x00	; 0
 4f2:	ea dd       	rcall	.-1068   	; 0xc8 <_hd44780_l_func>
 4f4:	1f 91       	pop	r17
 4f6:	0f 91       	pop	r16
 4f8:	08 95       	ret

000004fa <hd44780_l_ems>:
 4fa:	0f 93       	push	r16
 4fc:	1f 93       	push	r17
 4fe:	e6 2f       	mov	r30, r22
 500:	f0 e0       	ldi	r31, 0x00	; 0
 502:	bf 01       	movw	r22, r30
 504:	66 0f       	add	r22, r22
 506:	77 1f       	adc	r23, r23
 508:	64 60       	ori	r22, 0x04	; 4
 50a:	24 2f       	mov	r18, r20
 50c:	26 2b       	or	r18, r22
 50e:	08 e2       	ldi	r16, 0x28	; 40
 510:	10 e0       	ldi	r17, 0x00	; 0
 512:	40 e0       	ldi	r20, 0x00	; 0
 514:	60 e0       	ldi	r22, 0x00	; 0
 516:	d8 dd       	rcall	.-1104   	; 0xc8 <_hd44780_l_func>
 518:	1f 91       	pop	r17
 51a:	0f 91       	pop	r16
 51c:	08 95       	ret

0000051e <hd44780_l_disp>:
 51e:	0f 93       	push	r16
 520:	1f 93       	push	r17
 522:	e6 2f       	mov	r30, r22
 524:	f0 e0       	ldi	r31, 0x00	; 0
 526:	bf 01       	movw	r22, r30
 528:	66 0f       	add	r22, r22
 52a:	77 1f       	adc	r23, r23
 52c:	66 0f       	add	r22, r22
 52e:	77 1f       	adc	r23, r23
 530:	68 60       	ori	r22, 0x08	; 8
 532:	44 0f       	add	r20, r20
 534:	64 2b       	or	r22, r20
 536:	26 2b       	or	r18, r22
 538:	08 e2       	ldi	r16, 0x28	; 40
 53a:	10 e0       	ldi	r17, 0x00	; 0
 53c:	40 e0       	ldi	r20, 0x00	; 0
 53e:	60 e0       	ldi	r22, 0x00	; 0
 540:	c3 dd       	rcall	.-1146   	; 0xc8 <_hd44780_l_func>
 542:	1f 91       	pop	r17
 544:	0f 91       	pop	r16
 546:	08 95       	ret

00000548 <hd44780_l_fs>:
 548:	0f 93       	push	r16
 54a:	1f 93       	push	r17
 54c:	44 0f       	add	r20, r20
 54e:	44 0f       	add	r20, r20
 550:	44 0f       	add	r20, r20
 552:	30 e1       	ldi	r19, 0x10	; 16
 554:	63 9f       	mul	r22, r19
 556:	b0 01       	movw	r22, r0
 558:	11 24       	eor	r1, r1
 55a:	60 62       	ori	r22, 0x20	; 32
 55c:	64 2b       	or	r22, r20
 55e:	22 0f       	add	r18, r18
 560:	22 0f       	add	r18, r18
 562:	26 2b       	or	r18, r22
 564:	08 e2       	ldi	r16, 0x28	; 40
 566:	10 e0       	ldi	r17, 0x00	; 0
 568:	40 e0       	ldi	r20, 0x00	; 0
 56a:	60 e0       	ldi	r22, 0x00	; 0
 56c:	ad dd       	rcall	.-1190   	; 0xc8 <_hd44780_l_func>
 56e:	1f 91       	pop	r17
 570:	0f 91       	pop	r16
 572:	08 95       	ret

00000574 <hd44780_l_write>:

void hd44780_l_write(const struct hd44780_l_conf* conf, uint8_t data) {
 574:	0f 93       	push	r16
 576:	1f 93       	push	r17
 578:	26 2f       	mov	r18, r22
	_hd44780_l_func(conf, 1, 0, data, 45);
 57a:	0d e2       	ldi	r16, 0x2D	; 45
 57c:	10 e0       	ldi	r17, 0x00	; 0
 57e:	40 e0       	ldi	r20, 0x00	; 0
 580:	61 e0       	ldi	r22, 0x01	; 1
 582:	a2 dd       	rcall	.-1212   	; 0xc8 <_hd44780_l_func>
}
 584:	1f 91       	pop	r17
 586:	0f 91       	pop	r16
 588:	08 95       	ret

0000058a <hd44780_l_init>:

void hd44780_l_init(const struct hd44780_l_conf* conf, uint8_t n, uint8_t f, uint8_t id, uint8_t s) {
 58a:	0f 93       	push	r16
 58c:	1f 93       	push	r17
 58e:	cf 93       	push	r28
 590:	df 93       	push	r29
 592:	ec 01       	movw	r28, r24
 594:	12 2f       	mov	r17, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 596:	8f ef       	ldi	r24, 0xFF	; 255
 598:	97 ed       	ldi	r25, 0xD7	; 215
 59a:	01 97       	sbiw	r24, 0x01	; 1
 59c:	f1 f7       	brne	.-4      	; 0x59a <hd44780_l_init+0x10>
 59e:	00 c0       	rjmp	.+0      	; 0x5a0 <hd44780_l_init+0x16>
 5a0:	00 00       	nop
 * Clears all pins.
 *
 * @param conf	HD44780 configuration
 */
static inline void _hd44780_l_ca(const struct hd44780_l_conf* conf) {
	*(conf->rs_port) &= ~_BV(conf->rs_i);
 5a2:	eb 85       	ldd	r30, Y+11	; 0x0b
 5a4:	fc 85       	ldd	r31, Y+12	; 0x0c
 5a6:	50 81       	ld	r21, Z
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	90 e0       	ldi	r25, 0x00	; 0
 5ac:	9c 01       	movw	r18, r24
 5ae:	08 80       	ld	r0, Y
 5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <hd44780_l_init+0x2c>
 5b2:	22 0f       	add	r18, r18
 5b4:	33 1f       	adc	r19, r19
 5b6:	0a 94       	dec	r0
 5b8:	e2 f7       	brpl	.-8      	; 0x5b2 <hd44780_l_init+0x28>
 5ba:	20 95       	com	r18
 5bc:	25 23       	and	r18, r21
 5be:	20 83       	st	Z, r18
	*(conf->rw_port) &= ~_BV(conf->rw_i);
 5c0:	ed 85       	ldd	r30, Y+13	; 0x0d
 5c2:	fe 85       	ldd	r31, Y+14	; 0x0e
 5c4:	50 81       	ld	r21, Z
 5c6:	9c 01       	movw	r18, r24
 5c8:	09 80       	ldd	r0, Y+1	; 0x01
 5ca:	02 c0       	rjmp	.+4      	; 0x5d0 <hd44780_l_init+0x46>
 5cc:	22 0f       	add	r18, r18
 5ce:	33 1f       	adc	r19, r19
 5d0:	0a 94       	dec	r0
 5d2:	e2 f7       	brpl	.-8      	; 0x5cc <hd44780_l_init+0x42>
 5d4:	20 95       	com	r18
 5d6:	25 23       	and	r18, r21
 5d8:	20 83       	st	Z, r18
	*(conf->en_port) &= ~_BV(conf->en_i);
 5da:	ef 85       	ldd	r30, Y+15	; 0x0f
 5dc:	f8 89       	ldd	r31, Y+16	; 0x10
 5de:	50 81       	ld	r21, Z
 5e0:	9c 01       	movw	r18, r24
 5e2:	0a 80       	ldd	r0, Y+2	; 0x02
 5e4:	02 c0       	rjmp	.+4      	; 0x5ea <hd44780_l_init+0x60>
 5e6:	22 0f       	add	r18, r18
 5e8:	33 1f       	adc	r19, r19
 5ea:	0a 94       	dec	r0
 5ec:	e2 f7       	brpl	.-8      	; 0x5e6 <hd44780_l_init+0x5c>
 5ee:	20 95       	com	r18
 5f0:	25 23       	and	r18, r21
 5f2:	20 83       	st	Z, r18
	*(conf->db7_port) &= ~_BV(conf->db7_i);
 5f4:	e9 89       	ldd	r30, Y+17	; 0x11
 5f6:	fa 89       	ldd	r31, Y+18	; 0x12
 5f8:	50 81       	ld	r21, Z
 5fa:	9c 01       	movw	r18, r24
 5fc:	0b 80       	ldd	r0, Y+3	; 0x03
 5fe:	02 c0       	rjmp	.+4      	; 0x604 <hd44780_l_init+0x7a>
 600:	22 0f       	add	r18, r18
 602:	33 1f       	adc	r19, r19
 604:	0a 94       	dec	r0
 606:	e2 f7       	brpl	.-8      	; 0x600 <hd44780_l_init+0x76>
 608:	20 95       	com	r18
 60a:	25 23       	and	r18, r21
 60c:	20 83       	st	Z, r18
	*(conf->db6_port) &= ~_BV(conf->db6_i);
 60e:	eb 89       	ldd	r30, Y+19	; 0x13
 610:	fc 89       	ldd	r31, Y+20	; 0x14
 612:	50 81       	ld	r21, Z
 614:	9c 01       	movw	r18, r24
 616:	0c 80       	ldd	r0, Y+4	; 0x04
 618:	02 c0       	rjmp	.+4      	; 0x61e <hd44780_l_init+0x94>
 61a:	22 0f       	add	r18, r18
 61c:	33 1f       	adc	r19, r19
 61e:	0a 94       	dec	r0
 620:	e2 f7       	brpl	.-8      	; 0x61a <hd44780_l_init+0x90>
 622:	20 95       	com	r18
 624:	25 23       	and	r18, r21
 626:	20 83       	st	Z, r18
	*(conf->db5_port) &= ~_BV(conf->db5_i);
 628:	ed 89       	ldd	r30, Y+21	; 0x15
 62a:	fe 89       	ldd	r31, Y+22	; 0x16
 62c:	50 81       	ld	r21, Z
 62e:	9c 01       	movw	r18, r24
 630:	0d 80       	ldd	r0, Y+5	; 0x05
 632:	02 c0       	rjmp	.+4      	; 0x638 <hd44780_l_init+0xae>
 634:	22 0f       	add	r18, r18
 636:	33 1f       	adc	r19, r19
 638:	0a 94       	dec	r0
 63a:	e2 f7       	brpl	.-8      	; 0x634 <hd44780_l_init+0xaa>
 63c:	20 95       	com	r18
 63e:	25 23       	and	r18, r21
 640:	20 83       	st	Z, r18
	*(conf->db4_port) &= ~_BV(conf->db4_i);
 642:	ef 89       	ldd	r30, Y+23	; 0x17
 644:	f8 8d       	ldd	r31, Y+24	; 0x18
 646:	20 81       	ld	r18, Z
 648:	0e 80       	ldd	r0, Y+6	; 0x06
 64a:	02 c0       	rjmp	.+4      	; 0x650 <hd44780_l_init+0xc6>
 64c:	88 0f       	add	r24, r24
 64e:	99 1f       	adc	r25, r25
 650:	0a 94       	dec	r0
 652:	e2 f7       	brpl	.-8      	; 0x64c <hd44780_l_init+0xc2>
 654:	80 95       	com	r24
 656:	82 23       	and	r24, r18
 658:	80 83       	st	Z, r24
	
	if (conf->dl == HD44780_L_FS_DL_8BIT) {
 65a:	8b a1       	ldd	r24, Y+35	; 0x23
 65c:	81 30       	cpi	r24, 0x01	; 1
 65e:	a9 f5       	brne	.+106    	; 0x6ca <hd44780_l_init+0x140>
		*(conf->db3_port) &= ~_BV(conf->db3_i);
 660:	e9 8d       	ldd	r30, Y+25	; 0x19
 662:	fa 8d       	ldd	r31, Y+26	; 0x1a
 664:	50 81       	ld	r21, Z
 666:	81 e0       	ldi	r24, 0x01	; 1
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	9c 01       	movw	r18, r24
 66c:	0f 80       	ldd	r0, Y+7	; 0x07
 66e:	02 c0       	rjmp	.+4      	; 0x674 <hd44780_l_init+0xea>
 670:	22 0f       	add	r18, r18
 672:	33 1f       	adc	r19, r19
 674:	0a 94       	dec	r0
 676:	e2 f7       	brpl	.-8      	; 0x670 <hd44780_l_init+0xe6>
 678:	20 95       	com	r18
 67a:	25 23       	and	r18, r21
 67c:	20 83       	st	Z, r18
		*(conf->db2_port) &= ~_BV(conf->db2_i);
 67e:	eb 8d       	ldd	r30, Y+27	; 0x1b
 680:	fc 8d       	ldd	r31, Y+28	; 0x1c
 682:	50 81       	ld	r21, Z
 684:	9c 01       	movw	r18, r24
 686:	08 84       	ldd	r0, Y+8	; 0x08
 688:	02 c0       	rjmp	.+4      	; 0x68e <hd44780_l_init+0x104>
 68a:	22 0f       	add	r18, r18
 68c:	33 1f       	adc	r19, r19
 68e:	0a 94       	dec	r0
 690:	e2 f7       	brpl	.-8      	; 0x68a <hd44780_l_init+0x100>
 692:	20 95       	com	r18
 694:	25 23       	and	r18, r21
 696:	20 83       	st	Z, r18
		*(conf->db1_port) &= ~_BV(conf->db1_i);
 698:	ed 8d       	ldd	r30, Y+29	; 0x1d
 69a:	fe 8d       	ldd	r31, Y+30	; 0x1e
 69c:	50 81       	ld	r21, Z
 69e:	9c 01       	movw	r18, r24
 6a0:	09 84       	ldd	r0, Y+9	; 0x09
 6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <hd44780_l_init+0x11e>
 6a4:	22 0f       	add	r18, r18
 6a6:	33 1f       	adc	r19, r19
 6a8:	0a 94       	dec	r0
 6aa:	e2 f7       	brpl	.-8      	; 0x6a4 <hd44780_l_init+0x11a>
 6ac:	20 95       	com	r18
 6ae:	25 23       	and	r18, r21
 6b0:	20 83       	st	Z, r18
		*(conf->db0_port) &= ~_BV(conf->db0_i);
 6b2:	ef 8d       	ldd	r30, Y+31	; 0x1f
 6b4:	f8 a1       	ldd	r31, Y+32	; 0x20
 6b6:	20 81       	ld	r18, Z
 6b8:	0a 84       	ldd	r0, Y+10	; 0x0a
 6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <hd44780_l_init+0x136>
 6bc:	88 0f       	add	r24, r24
 6be:	99 1f       	adc	r25, r25
 6c0:	0a 94       	dec	r0
 6c2:	e2 f7       	brpl	.-8      	; 0x6bc <hd44780_l_init+0x132>
 6c4:	80 95       	com	r24
 6c6:	82 23       	and	r24, r18
 6c8:	80 83       	st	Z, r24
	
	/* Clear all pins: */
	_hd44780_l_ca(conf);
	
	/* Special function set (for data length): */
	*(conf->db5_port) |= _BV(conf->db5_i);
 6ca:	ed 89       	ldd	r30, Y+21	; 0x15
 6cc:	fe 89       	ldd	r31, Y+22	; 0x16
 6ce:	50 81       	ld	r21, Z
 6d0:	81 e0       	ldi	r24, 0x01	; 1
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	9c 01       	movw	r18, r24
 6d6:	0d 80       	ldd	r0, Y+5	; 0x05
 6d8:	02 c0       	rjmp	.+4      	; 0x6de <hd44780_l_init+0x154>
 6da:	22 0f       	add	r18, r18
 6dc:	33 1f       	adc	r19, r19
 6de:	0a 94       	dec	r0
 6e0:	e2 f7       	brpl	.-8      	; 0x6da <hd44780_l_init+0x150>
 6e2:	25 2b       	or	r18, r21
 6e4:	20 83       	st	Z, r18
	*(conf->db4_port) |= _BV(conf->db4_i);
 6e6:	ef 89       	ldd	r30, Y+23	; 0x17
 6e8:	f8 8d       	ldd	r31, Y+24	; 0x18
 6ea:	50 81       	ld	r21, Z
 6ec:	9c 01       	movw	r18, r24
 6ee:	0e 80       	ldd	r0, Y+6	; 0x06
 6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <hd44780_l_init+0x16c>
 6f2:	22 0f       	add	r18, r18
 6f4:	33 1f       	adc	r19, r19
 6f6:	0a 94       	dec	r0
 6f8:	e2 f7       	brpl	.-8      	; 0x6f2 <hd44780_l_init+0x168>
 6fa:	25 2b       	or	r18, r21
 6fc:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6fe:	00 c0       	rjmp	.+0      	; 0x700 <hd44780_l_init+0x176>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 700:	ef 85       	ldd	r30, Y+15	; 0x0f
 702:	f8 89       	ldd	r31, Y+16	; 0x10
 704:	50 81       	ld	r21, Z
 706:	9c 01       	movw	r18, r24
 708:	0a 80       	ldd	r0, Y+2	; 0x02
 70a:	02 c0       	rjmp	.+4      	; 0x710 <hd44780_l_init+0x186>
 70c:	22 0f       	add	r18, r18
 70e:	33 1f       	adc	r19, r19
 710:	0a 94       	dec	r0
 712:	e2 f7       	brpl	.-8      	; 0x70c <hd44780_l_init+0x182>
 714:	25 2b       	or	r18, r21
 716:	20 83       	st	Z, r18
 718:	00 c0       	rjmp	.+0      	; 0x71a <hd44780_l_init+0x190>
 71a:	00 c0       	rjmp	.+0      	; 0x71c <hd44780_l_init+0x192>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 71c:	ef 85       	ldd	r30, Y+15	; 0x0f
 71e:	f8 89       	ldd	r31, Y+16	; 0x10
 720:	50 81       	ld	r21, Z
 722:	9c 01       	movw	r18, r24
 724:	0a 80       	ldd	r0, Y+2	; 0x02
 726:	02 c0       	rjmp	.+4      	; 0x72c <hd44780_l_init+0x1a2>
 728:	22 0f       	add	r18, r18
 72a:	33 1f       	adc	r19, r19
 72c:	0a 94       	dec	r0
 72e:	e2 f7       	brpl	.-8      	; 0x728 <hd44780_l_init+0x19e>
 730:	20 95       	com	r18
 732:	25 23       	and	r18, r21
 734:	20 83       	st	Z, r18
 736:	00 c0       	rjmp	.+0      	; 0x738 <hd44780_l_init+0x1ae>
 738:	00 c0       	rjmp	.+0      	; 0x73a <hd44780_l_init+0x1b0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 73a:	ea e0       	ldi	r30, 0x0A	; 10
 73c:	fb e3       	ldi	r31, 0x3B	; 59
 73e:	31 97       	sbiw	r30, 0x01	; 1
 740:	f1 f7       	brne	.-4      	; 0x73e <hd44780_l_init+0x1b4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 742:	00 c0       	rjmp	.+0      	; 0x744 <hd44780_l_init+0x1ba>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 744:	ef 85       	ldd	r30, Y+15	; 0x0f
 746:	f8 89       	ldd	r31, Y+16	; 0x10
 748:	50 81       	ld	r21, Z
 74a:	9c 01       	movw	r18, r24
 74c:	0a 80       	ldd	r0, Y+2	; 0x02
 74e:	02 c0       	rjmp	.+4      	; 0x754 <hd44780_l_init+0x1ca>
 750:	22 0f       	add	r18, r18
 752:	33 1f       	adc	r19, r19
 754:	0a 94       	dec	r0
 756:	e2 f7       	brpl	.-8      	; 0x750 <hd44780_l_init+0x1c6>
 758:	25 2b       	or	r18, r21
 75a:	20 83       	st	Z, r18
 75c:	00 c0       	rjmp	.+0      	; 0x75e <hd44780_l_init+0x1d4>
 75e:	00 c0       	rjmp	.+0      	; 0x760 <hd44780_l_init+0x1d6>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 760:	ef 85       	ldd	r30, Y+15	; 0x0f
 762:	f8 89       	ldd	r31, Y+16	; 0x10
 764:	50 81       	ld	r21, Z
 766:	9c 01       	movw	r18, r24
 768:	0a 80       	ldd	r0, Y+2	; 0x02
 76a:	02 c0       	rjmp	.+4      	; 0x770 <hd44780_l_init+0x1e6>
 76c:	22 0f       	add	r18, r18
 76e:	33 1f       	adc	r19, r19
 770:	0a 94       	dec	r0
 772:	e2 f7       	brpl	.-8      	; 0x76c <hd44780_l_init+0x1e2>
 774:	20 95       	com	r18
 776:	25 23       	and	r18, r21
 778:	20 83       	st	Z, r18
 77a:	00 c0       	rjmp	.+0      	; 0x77c <hd44780_l_init+0x1f2>
 77c:	00 c0       	rjmp	.+0      	; 0x77e <hd44780_l_init+0x1f4>
 77e:	e0 e7       	ldi	r30, 0x70	; 112
 780:	f1 e0       	ldi	r31, 0x01	; 1
 782:	31 97       	sbiw	r30, 0x01	; 1
 784:	f1 f7       	brne	.-4      	; 0x782 <hd44780_l_init+0x1f8>
 786:	00 c0       	rjmp	.+0      	; 0x788 <hd44780_l_init+0x1fe>
 788:	00 c0       	rjmp	.+0      	; 0x78a <hd44780_l_init+0x200>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 78a:	ef 85       	ldd	r30, Y+15	; 0x0f
 78c:	f8 89       	ldd	r31, Y+16	; 0x10
 78e:	50 81       	ld	r21, Z
 790:	9c 01       	movw	r18, r24
 792:	0a 80       	ldd	r0, Y+2	; 0x02
 794:	02 c0       	rjmp	.+4      	; 0x79a <hd44780_l_init+0x210>
 796:	22 0f       	add	r18, r18
 798:	33 1f       	adc	r19, r19
 79a:	0a 94       	dec	r0
 79c:	e2 f7       	brpl	.-8      	; 0x796 <hd44780_l_init+0x20c>
 79e:	25 2b       	or	r18, r21
 7a0:	20 83       	st	Z, r18
 7a2:	00 c0       	rjmp	.+0      	; 0x7a4 <hd44780_l_init+0x21a>
 7a4:	00 c0       	rjmp	.+0      	; 0x7a6 <hd44780_l_init+0x21c>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 7a6:	ef 85       	ldd	r30, Y+15	; 0x0f
 7a8:	f8 89       	ldd	r31, Y+16	; 0x10
 7aa:	20 81       	ld	r18, Z
 7ac:	0a 80       	ldd	r0, Y+2	; 0x02
 7ae:	02 c0       	rjmp	.+4      	; 0x7b4 <hd44780_l_init+0x22a>
 7b0:	88 0f       	add	r24, r24
 7b2:	99 1f       	adc	r25, r25
 7b4:	0a 94       	dec	r0
 7b6:	e2 f7       	brpl	.-8      	; 0x7b0 <hd44780_l_init+0x226>
 7b8:	80 95       	com	r24
 7ba:	82 23       	and	r24, r18
 7bc:	80 83       	st	Z, r24
 7be:	00 c0       	rjmp	.+0      	; 0x7c0 <hd44780_l_init+0x236>
 7c0:	00 c0       	rjmp	.+0      	; 0x7c2 <hd44780_l_init+0x238>
	
	/* Special function set (for data length): */
	_hd44780_l_ec(conf);
	
	/* 4-bit specific: */
	if (conf->dl == HD44780_L_FS_DL_4BIT) {
 7c2:	8b a1       	ldd	r24, Y+35	; 0x23
 7c4:	81 11       	cpse	r24, r1
 7c6:	2c c0       	rjmp	.+88     	; 0x820 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
 7c8:	ef 89       	ldd	r30, Y+23	; 0x17
 7ca:	f8 8d       	ldd	r31, Y+24	; 0x18
 7cc:	50 81       	ld	r21, Z
 7ce:	81 e0       	ldi	r24, 0x01	; 1
 7d0:	90 e0       	ldi	r25, 0x00	; 0
 7d2:	9c 01       	movw	r18, r24
 7d4:	0e 80       	ldd	r0, Y+6	; 0x06
 7d6:	02 c0       	rjmp	.+4      	; 0x7dc <hd44780_l_init+0x252>
 7d8:	22 0f       	add	r18, r18
 7da:	33 1f       	adc	r19, r19
 7dc:	0a 94       	dec	r0
 7de:	e2 f7       	brpl	.-8      	; 0x7d8 <hd44780_l_init+0x24e>
 7e0:	20 95       	com	r18
 7e2:	25 23       	and	r18, r21
 7e4:	20 83       	st	Z, r18
 7e6:	00 c0       	rjmp	.+0      	; 0x7e8 <hd44780_l_init+0x25e>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 7e8:	ef 85       	ldd	r30, Y+15	; 0x0f
 7ea:	f8 89       	ldd	r31, Y+16	; 0x10
 7ec:	50 81       	ld	r21, Z
 7ee:	9c 01       	movw	r18, r24
 7f0:	0a 80       	ldd	r0, Y+2	; 0x02
 7f2:	02 c0       	rjmp	.+4      	; 0x7f8 <hd44780_l_init+0x26e>
 7f4:	22 0f       	add	r18, r18
 7f6:	33 1f       	adc	r19, r19
 7f8:	0a 94       	dec	r0
 7fa:	e2 f7       	brpl	.-8      	; 0x7f4 <hd44780_l_init+0x26a>
 7fc:	25 2b       	or	r18, r21
 7fe:	20 83       	st	Z, r18
 800:	00 c0       	rjmp	.+0      	; 0x802 <hd44780_l_init+0x278>
 802:	00 c0       	rjmp	.+0      	; 0x804 <hd44780_l_init+0x27a>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 804:	ef 85       	ldd	r30, Y+15	; 0x0f
 806:	f8 89       	ldd	r31, Y+16	; 0x10
 808:	20 81       	ld	r18, Z
 80a:	0a 80       	ldd	r0, Y+2	; 0x02
 80c:	02 c0       	rjmp	.+4      	; 0x812 <hd44780_l_init+0x288>
 80e:	88 0f       	add	r24, r24
 810:	99 1f       	adc	r25, r25
 812:	0a 94       	dec	r0
 814:	e2 f7       	brpl	.-8      	; 0x80e <hd44780_l_init+0x284>
 816:	80 95       	com	r24
 818:	82 23       	and	r24, r18
 81a:	80 83       	st	Z, r24
 81c:	00 c0       	rjmp	.+0      	; 0x81e <hd44780_l_init+0x294>
 81e:	00 c0       	rjmp	.+0      	; 0x820 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
		_hd44780_l_ec(conf);
	}
	
	/* Remaining process: */
	hd44780_l_fs(conf, conf->dl, n, f);
 820:	24 2f       	mov	r18, r20
 822:	46 2f       	mov	r20, r22
 824:	6b a1       	ldd	r22, Y+35	; 0x23
 826:	ce 01       	movw	r24, r28
 828:	8f de       	rcall	.-738    	; 0x548 <hd44780_l_fs>
	hd44780_l_disp(conf, HD44780_L_DISP_D_OFF, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
 82a:	20 e0       	ldi	r18, 0x00	; 0
 82c:	40 e0       	ldi	r20, 0x00	; 0
 82e:	60 e0       	ldi	r22, 0x00	; 0
 830:	ce 01       	movw	r24, r28
 832:	75 de       	rcall	.-790    	; 0x51e <hd44780_l_disp>
	hd44780_l_clear_disp(conf);
 834:	ce 01       	movw	r24, r28
 836:	56 de       	rcall	.-852    	; 0x4e4 <hd44780_l_clear_disp>
	hd44780_l_ems(conf, id, s);
 838:	40 2f       	mov	r20, r16
 83a:	61 2f       	mov	r22, r17
 83c:	ce 01       	movw	r24, r28
 83e:	5d de       	rcall	.-838    	; 0x4fa <hd44780_l_ems>
 840:	df 91       	pop	r29
 842:	cf 91       	pop	r28
 844:	1f 91       	pop	r17
 846:	0f 91       	pop	r16
 848:	08 95       	ret

0000084a <__vector_20>:
	}

	return 1;
}

void powerRFID(_Bool power){
 84a:	1f 92       	push	r1
 84c:	0f 92       	push	r0
 84e:	0f b6       	in	r0, 0x3f	; 63
 850:	0f 92       	push	r0
 852:	11 24       	eor	r1, r1
 854:	0b b6       	in	r0, 0x3b	; 59
 856:	0f 92       	push	r0
 858:	8f 93       	push	r24
 85a:	9f 93       	push	r25
 85c:	ef 93       	push	r30
 85e:	ff 93       	push	r31
 860:	80 91 3d 01 	lds	r24, 0x013D
 864:	90 91 c6 00 	lds	r25, 0x00C6
 868:	e8 2f       	mov	r30, r24
 86a:	f0 e0       	ldi	r31, 0x00	; 0
 86c:	e0 5d       	subi	r30, 0xD0	; 208
 86e:	fe 4f       	sbci	r31, 0xFE	; 254
 870:	90 83       	st	Z, r25
 872:	8f 5f       	subi	r24, 0xFF	; 255
 874:	8c 30       	cpi	r24, 0x0C	; 12
 876:	19 f0       	breq	.+6      	; 0x87e <__vector_20+0x34>
 878:	80 93 3d 01 	sts	0x013D, r24
 87c:	05 c0       	rjmp	.+10     	; 0x888 <__vector_20+0x3e>
 87e:	10 92 3d 01 	sts	0x013D, r1
 882:	81 e0       	ldi	r24, 0x01	; 1
 884:	80 93 40 01 	sts	0x0140, r24
 888:	ff 91       	pop	r31
 88a:	ef 91       	pop	r30
 88c:	9f 91       	pop	r25
 88e:	8f 91       	pop	r24
 890:	0f 90       	pop	r0
 892:	0b be       	out	0x3b, r0	; 59
 894:	0f 90       	pop	r0
 896:	0f be       	out	0x3f, r0	; 63
 898:	0f 90       	pop	r0
 89a:	1f 90       	pop	r1
 89c:	18 95       	reti

0000089e <itemInHistory>:
 89e:	1f 93       	push	r17
 8a0:	cf 93       	push	r28
 8a2:	df 93       	push	r29
 8a4:	d0 91 3c 01 	lds	r29, 0x013C
 8a8:	d1 11       	cpse	r29, r1
 8aa:	12 c0       	rjmp	.+36     	; 0x8d0 <itemInHistory+0x32>
 8ac:	80 e0       	ldi	r24, 0x00	; 0
 8ae:	26 c0       	rjmp	.+76     	; 0x8fc <itemInHistory+0x5e>
 8b0:	71 91       	ld	r23, Z+
 8b2:	6d 91       	ld	r22, X+
 8b4:	76 13       	cpse	r23, r22
 8b6:	01 c0       	rjmp	.+2      	; 0x8ba <itemInHistory+0x1c>
 8b8:	cf 5f       	subi	r28, 0xFF	; 255
 8ba:	cc 30       	cpi	r28, 0x0C	; 12
 8bc:	f1 f0       	breq	.+60     	; 0x8fa <itemInHistory+0x5c>
 8be:	e8 17       	cp	r30, r24
 8c0:	f9 07       	cpc	r31, r25
 8c2:	b1 f7       	brne	.-20     	; 0x8b0 <itemInHistory+0x12>
 8c4:	2f 5f       	subi	r18, 0xFF	; 255
 8c6:	3f 4f       	sbci	r19, 0xFF	; 255
 8c8:	2d 17       	cp	r18, r29
 8ca:	48 f0       	brcs	.+18     	; 0x8de <itemInHistory+0x40>
 8cc:	80 e0       	ldi	r24, 0x00	; 0
 8ce:	16 c0       	rjmp	.+44     	; 0x8fc <itemInHistory+0x5e>
 8d0:	20 e0       	ldi	r18, 0x00	; 0
 8d2:	30 e0       	ldi	r19, 0x00	; 0
 8d4:	40 e3       	ldi	r20, 0x30	; 48
 8d6:	51 e0       	ldi	r21, 0x01	; 1
 8d8:	8c e3       	ldi	r24, 0x3C	; 60
 8da:	91 e0       	ldi	r25, 0x01	; 1
 8dc:	10 e0       	ldi	r17, 0x00	; 0
 8de:	fa 01       	movw	r30, r20
 8e0:	d9 01       	movw	r26, r18
 8e2:	aa 0f       	add	r26, r26
 8e4:	bb 1f       	adc	r27, r27
 8e6:	a2 0f       	add	r26, r18
 8e8:	b3 1f       	adc	r27, r19
 8ea:	aa 0f       	add	r26, r26
 8ec:	bb 1f       	adc	r27, r27
 8ee:	aa 0f       	add	r26, r26
 8f0:	bb 1f       	adc	r27, r27
 8f2:	a0 50       	subi	r26, 0x00	; 0
 8f4:	bf 4f       	sbci	r27, 0xFF	; 255
 8f6:	c1 2f       	mov	r28, r17
 8f8:	db cf       	rjmp	.-74     	; 0x8b0 <itemInHistory+0x12>
 8fa:	81 e0       	ldi	r24, 0x01	; 1
 8fc:	df 91       	pop	r29
 8fe:	cf 91       	pop	r28
 900:	1f 91       	pop	r17
 902:	08 95       	ret

00000904 <cargoEqualsNewStream>:
 904:	90 91 24 01 	lds	r25, 0x0124
 908:	80 91 30 01 	lds	r24, 0x0130
 90c:	98 13       	cpse	r25, r24
 90e:	0f c0       	rjmp	.+30     	; 0x92e <cargoEqualsNewStream+0x2a>
 910:	e5 e2       	ldi	r30, 0x25	; 37
 912:	f1 e0       	ldi	r31, 0x01	; 1
 914:	a1 e3       	ldi	r26, 0x31	; 49
 916:	b1 e0       	ldi	r27, 0x01	; 1
 918:	80 e3       	ldi	r24, 0x30	; 48
 91a:	91 e0       	ldi	r25, 0x01	; 1
 91c:	31 91       	ld	r19, Z+
 91e:	2d 91       	ld	r18, X+
 920:	32 13       	cpse	r19, r18
 922:	07 c0       	rjmp	.+14     	; 0x932 <cargoEqualsNewStream+0x2e>
 924:	e8 17       	cp	r30, r24
 926:	f9 07       	cpc	r31, r25
 928:	c9 f7       	brne	.-14     	; 0x91c <cargoEqualsNewStream+0x18>
 92a:	81 e0       	ldi	r24, 0x01	; 1
 92c:	08 95       	ret
 92e:	80 e0       	ldi	r24, 0x00	; 0
 930:	08 95       	ret
 932:	80 e0       	ldi	r24, 0x00	; 0
 934:	08 95       	ret

00000936 <printOnLCD>:
}

/*
Prints the entire RFID tag on the display.
*/
void printOnLCD(_Bool shipment){ //Eventuellt gra generisk om vi vill skicka in andra vrden n cargo
 936:	0f 93       	push	r16
 938:	1f 93       	push	r17
 93a:	cf 93       	push	r28
 93c:	df 93       	push	r29
 93e:	c8 2f       	mov	r28, r24
	hd44780_l_clear_disp(&low_conf);
 940:	81 e4       	ldi	r24, 0x41	; 65
 942:	91 e0       	ldi	r25, 0x01	; 1
 944:	cf dd       	rcall	.-1122   	; 0x4e4 <hd44780_l_clear_disp>
	
	if (shipment == 1)
 946:	cc 23       	and	r28, r28
 948:	01 f1       	breq	.+64     	; 0x98a <printOnLCD+0x54>
	{
		hd44780_l_write(&low_conf, 0x52);	//R
 94a:	62 e5       	ldi	r22, 0x52	; 82
 94c:	81 e4       	ldi	r24, 0x41	; 65
 94e:	91 e0       	ldi	r25, 0x01	; 1
 950:	11 de       	rcall	.-990    	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x46);	//F
 952:	66 e4       	ldi	r22, 0x46	; 70
 954:	81 e4       	ldi	r24, 0x41	; 65
 956:	91 e0       	ldi	r25, 0x01	; 1
 958:	0d de       	rcall	.-998    	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x49);	//I
 95a:	69 e4       	ldi	r22, 0x49	; 73
 95c:	81 e4       	ldi	r24, 0x41	; 65
 95e:	91 e0       	ldi	r25, 0x01	; 1
 960:	09 de       	rcall	.-1006   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x44);	//D
 962:	64 e4       	ldi	r22, 0x44	; 68
 964:	81 e4       	ldi	r24, 0x41	; 65
 966:	91 e0       	ldi	r25, 0x01	; 1
 968:	05 de       	rcall	.-1014   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x3A);	//:
 96a:	6a e3       	ldi	r22, 0x3A	; 58
 96c:	81 e4       	ldi	r24, 0x41	; 65
 96e:	91 e0       	ldi	r25, 0x01	; 1
 970:	01 de       	rcall	.-1022   	; 0x574 <hd44780_l_write>
 972:	c5 e2       	ldi	r28, 0x25	; 37
 974:	d1 e0       	ldi	r29, 0x01	; 1
}

/*
Prints the entire RFID tag on the display.
*/
void printOnLCD(_Bool shipment){ //Eventuellt gra generisk om vi vill skicka in andra vrden n cargo
 976:	0f e2       	ldi	r16, 0x2F	; 47
 978:	11 e0       	ldi	r17, 0x01	; 1
		hd44780_l_write(&low_conf, 0x3A);	//:

		
		for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
		{
			hd44780_l_write(&low_conf, cargo[i]);
 97a:	69 91       	ld	r22, Y+
 97c:	81 e4       	ldi	r24, 0x41	; 65
 97e:	91 e0       	ldi	r25, 0x01	; 1
 980:	f9 dd       	rcall	.-1038   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x49);	//I
		hd44780_l_write(&low_conf, 0x44);	//D
		hd44780_l_write(&low_conf, 0x3A);	//:

		
		for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
 982:	c0 17       	cp	r28, r16
 984:	d1 07       	cpc	r29, r17
 986:	c9 f7       	brne	.-14     	; 0x97a <printOnLCD+0x44>
 988:	20 c0       	rjmp	.+64     	; 0x9ca <printOnLCD+0x94>
			hd44780_l_write(&low_conf, cargo[i]);
		}
	}
	else
	{
		hd44780_l_write(&low_conf, 0x4E);	//N
 98a:	6e e4       	ldi	r22, 0x4E	; 78
 98c:	81 e4       	ldi	r24, 0x41	; 65
 98e:	91 e0       	ldi	r25, 0x01	; 1
 990:	f1 dd       	rcall	.-1054   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x4F);	//O
 992:	6f e4       	ldi	r22, 0x4F	; 79
 994:	81 e4       	ldi	r24, 0x41	; 65
 996:	91 e0       	ldi	r25, 0x01	; 1
 998:	ed dd       	rcall	.-1062   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x20);	//_
 99a:	60 e2       	ldi	r22, 0x20	; 32
 99c:	81 e4       	ldi	r24, 0x41	; 65
 99e:	91 e0       	ldi	r25, 0x01	; 1
 9a0:	e9 dd       	rcall	.-1070   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x43);	//C
 9a2:	63 e4       	ldi	r22, 0x43	; 67
 9a4:	81 e4       	ldi	r24, 0x41	; 65
 9a6:	91 e0       	ldi	r25, 0x01	; 1
 9a8:	e5 dd       	rcall	.-1078   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x41);	//A
 9aa:	61 e4       	ldi	r22, 0x41	; 65
 9ac:	81 e4       	ldi	r24, 0x41	; 65
 9ae:	91 e0       	ldi	r25, 0x01	; 1
 9b0:	e1 dd       	rcall	.-1086   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x52);	//R
 9b2:	62 e5       	ldi	r22, 0x52	; 82
 9b4:	81 e4       	ldi	r24, 0x41	; 65
 9b6:	91 e0       	ldi	r25, 0x01	; 1
 9b8:	dd dd       	rcall	.-1094   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x47);	//G
 9ba:	67 e4       	ldi	r22, 0x47	; 71
 9bc:	81 e4       	ldi	r24, 0x41	; 65
 9be:	91 e0       	ldi	r25, 0x01	; 1
 9c0:	d9 dd       	rcall	.-1102   	; 0x574 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x4F);	//O
 9c2:	6f e4       	ldi	r22, 0x4F	; 79
 9c4:	81 e4       	ldi	r24, 0x41	; 65
 9c6:	91 e0       	ldi	r25, 0x01	; 1
 9c8:	d5 dd       	rcall	.-1110   	; 0x574 <hd44780_l_write>

	}
	

}
 9ca:	df 91       	pop	r29
 9cc:	cf 91       	pop	r28
 9ce:	1f 91       	pop	r17
 9d0:	0f 91       	pop	r16
 9d2:	08 95       	ret

000009d4 <deliveryMode>:
	
}

void deliveryMode(){
	
	if (cargoEqualsNewStream()==1)
 9d4:	97 df       	rcall	.-210    	; 0x904 <cargoEqualsNewStream>
 9d6:	88 23       	and	r24, r24
 9d8:	09 f1       	breq	.+66     	; 0xa1c <deliveryMode+0x48>
 9da:	e4 e2       	ldi	r30, 0x24	; 36
 9dc:	f1 e0       	ldi	r31, 0x01	; 1
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) // Fr ver avlmnad last in i historiken
		{
			history[historySize][cntDigit] = cargo[cntDigit];
 9de:	80 91 3c 01 	lds	r24, 0x013C
 9e2:	90 e0       	ldi	r25, 0x00	; 0
		
	}
	
}

void deliveryMode(){
 9e4:	dc 01       	movw	r26, r24
 9e6:	aa 0f       	add	r26, r26
 9e8:	bb 1f       	adc	r27, r27
 9ea:	8a 0f       	add	r24, r26
 9ec:	9b 1f       	adc	r25, r27
 9ee:	dc 01       	movw	r26, r24
 9f0:	aa 0f       	add	r26, r26
 9f2:	bb 1f       	adc	r27, r27
 9f4:	aa 0f       	add	r26, r26
 9f6:	bb 1f       	adc	r27, r27
 9f8:	a0 50       	subi	r26, 0x00	; 0
 9fa:	bf 4f       	sbci	r27, 0xFF	; 255
 9fc:	80 e3       	ldi	r24, 0x30	; 48
 9fe:	91 e0       	ldi	r25, 0x01	; 1
	
	if (cargoEqualsNewStream()==1)
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) // Fr ver avlmnad last in i historiken
		{
			history[historySize][cntDigit] = cargo[cntDigit];
 a00:	21 91       	ld	r18, Z+
 a02:	2d 93       	st	X+, r18

void deliveryMode(){
	
	if (cargoEqualsNewStream()==1)
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) // Fr ver avlmnad last in i historiken
 a04:	e8 17       	cp	r30, r24
 a06:	f9 07       	cpc	r31, r25
 a08:	d9 f7       	brne	.-10     	; 0xa00 <deliveryMode+0x2c>
		{
			history[historySize][cntDigit] = cargo[cntDigit];
		}
		historySize++;
 a0a:	80 91 3c 01 	lds	r24, 0x013C
 a0e:	8f 5f       	subi	r24, 0xFF	; 255
 a10:	80 93 3c 01 	sts	0x013C, r24
		
		printOnLCD(0); //Skriver ut NO CARGO p LCD
 a14:	80 e0       	ldi	r24, 0x00	; 0
 a16:	8f df       	rcall	.-226    	; 0x936 <printOnLCD>
		carryItem = 0;
 a18:	10 92 3f 01 	sts	0x013F, r1
 a1c:	08 95       	ret

00000a1e <pickUpMode>:
}



void pickUpMode(){
	if (itemInHistory() == 1)
 a1e:	3f df       	rcall	.-386    	; 0x89e <itemInHistory>
 a20:	81 11       	cpse	r24, r1
 a22:	13 c0       	rjmp	.+38     	; 0xa4a <pickUpMode+0x2c>
	}
	else
	{
		//pickUpItem = askUserIfPickUp(); //Tobu GUI input snackas - wait funktion vnta i evighet p abort eller start pickup
		
		if (pickUpItem == 1)
 a24:	80 91 3e 01 	lds	r24, 0x013E
 a28:	88 23       	and	r24, r24
 a2a:	79 f0       	breq	.+30     	; 0xa4a <pickUpMode+0x2c>
 a2c:	e0 e3       	ldi	r30, 0x30	; 48
 a2e:	f1 e0       	ldi	r31, 0x01	; 1
 a30:	a4 e2       	ldi	r26, 0x24	; 36
 a32:	b1 e0       	ldi	r27, 0x01	; 1
	
}



void pickUpMode(){
 a34:	8c e3       	ldi	r24, 0x3C	; 60
 a36:	91 e0       	ldi	r25, 0x01	; 1
		
		if (pickUpItem == 1)
		{
			for (uint8_t cntDigit = 0; cntDigit<12; cntDigit++)
			{
				cargo[cntDigit] = newStream[cntDigit];
 a38:	21 91       	ld	r18, Z+
 a3a:	2d 93       	st	X+, r18
	{
		//pickUpItem = askUserIfPickUp(); //Tobu GUI input snackas - wait funktion vnta i evighet p abort eller start pickup
		
		if (pickUpItem == 1)
		{
			for (uint8_t cntDigit = 0; cntDigit<12; cntDigit++)
 a3c:	e8 17       	cp	r30, r24
 a3e:	f9 07       	cpc	r31, r25
 a40:	d9 f7       	brne	.-10     	; 0xa38 <pickUpMode+0x1a>
			{
				cargo[cntDigit] = newStream[cntDigit];
			}
			carryItem = 1;
 a42:	81 e0       	ldi	r24, 0x01	; 1
 a44:	80 93 3f 01 	sts	0x013F, r24
			printOnLCD(1);
 a48:	76 cf       	rjmp	.-276    	; 0x936 <printOnLCD>
 a4a:	08 95       	ret

00000a4c <stationMode>:
}

void stationMode(){
	powerRFID(1);
	
	while (streamFilled == 0)
 a4c:	80 91 40 01 	lds	r24, 0x0140
 a50:	88 23       	and	r24, r24
 a52:	31 f0       	breq	.+12     	; 0xa60 <stationMode+0x14>
	{
		//Do nothing and wait for interupts -> do not leave loop unitil entire newStream is filled;
	}
	
	if (carryItem == 0)
 a54:	80 91 3f 01 	lds	r24, 0x013F
 a58:	81 11       	cpse	r24, r1
 a5a:	01 c0       	rjmp	.+2      	; 0xa5e <stationMode+0x12>
	{
		pickUpMode();
 a5c:	e0 cf       	rjmp	.-64     	; 0xa1e <pickUpMode>
	}
	else
	{
		deliveryMode();
 a5e:	ba cf       	rjmp	.-140    	; 0x9d4 <deliveryMode>
 a60:	ff cf       	rjmp	.-2      	; 0xa60 <stationMode+0x14>

00000a62 <setupLCD>:
	

}


void setupLCD(){
 a62:	0f 93       	push	r16
 a64:	cf 93       	push	r28
	// setting I/O configuration for pins
	DDRA = 0xFF; //data outputs to the LCD
 a66:	8f ef       	ldi	r24, 0xFF	; 255
 a68:	81 b9       	out	0x01, r24	; 1
	DDRB = (1 << DDB2)|(1 << DDB1)|(1 << DDB0); //rs, rw and en are outputs
 a6a:	97 e0       	ldi	r25, 0x07	; 7
 a6c:	94 b9       	out	0x04, r25	; 4
	// setting pin numbers and which ports on the LCD the ports on the AVR are hooked up to
	low_conf.rs_i = 2;
 a6e:	82 e0       	ldi	r24, 0x02	; 2
 a70:	80 93 41 01 	sts	0x0141, r24
	low_conf.rw_i = 1;
 a74:	21 e0       	ldi	r18, 0x01	; 1
 a76:	20 93 42 01 	sts	0x0142, r18
	low_conf.en_i = 0;
 a7a:	10 92 43 01 	sts	0x0143, r1
	
	low_conf.db7_i = 7;
 a7e:	90 93 44 01 	sts	0x0144, r25
	low_conf.db6_i = 6;
 a82:	c6 e0       	ldi	r28, 0x06	; 6
 a84:	c0 93 45 01 	sts	0x0145, r28
	low_conf.db5_i = 5;
 a88:	95 e0       	ldi	r25, 0x05	; 5
 a8a:	90 93 46 01 	sts	0x0146, r25
	low_conf.db4_i = 4;
 a8e:	94 e0       	ldi	r25, 0x04	; 4
 a90:	90 93 47 01 	sts	0x0147, r25
	low_conf.db3_i = 3;
 a94:	93 e0       	ldi	r25, 0x03	; 3
 a96:	90 93 48 01 	sts	0x0148, r25
	low_conf.db2_i = 2;
 a9a:	80 93 49 01 	sts	0x0149, r24
	low_conf.db1_i = 1;
 a9e:	20 93 4a 01 	sts	0x014A, r18
	low_conf.db0_i = 0;
 aa2:	10 92 4b 01 	sts	0x014B, r1
	low_conf.rs_port = &PORTB;
 aa6:	85 e2       	ldi	r24, 0x25	; 37
 aa8:	90 e0       	ldi	r25, 0x00	; 0
 aaa:	90 93 4d 01 	sts	0x014D, r25
 aae:	80 93 4c 01 	sts	0x014C, r24
	low_conf.rw_port = &PORTB;
 ab2:	90 93 4f 01 	sts	0x014F, r25
 ab6:	80 93 4e 01 	sts	0x014E, r24
	low_conf.en_port = &PORTB;
 aba:	90 93 51 01 	sts	0x0151, r25
 abe:	80 93 50 01 	sts	0x0150, r24
	low_conf.db7_port = &PORTA;
 ac2:	82 e2       	ldi	r24, 0x22	; 34
 ac4:	90 e0       	ldi	r25, 0x00	; 0
 ac6:	90 93 53 01 	sts	0x0153, r25
 aca:	80 93 52 01 	sts	0x0152, r24
	low_conf.db6_port = &PORTA;
 ace:	90 93 55 01 	sts	0x0155, r25
 ad2:	80 93 54 01 	sts	0x0154, r24
	low_conf.db5_port = &PORTA;
 ad6:	90 93 57 01 	sts	0x0157, r25
 ada:	80 93 56 01 	sts	0x0156, r24
	low_conf.db4_port = &PORTA;
 ade:	90 93 59 01 	sts	0x0159, r25
 ae2:	80 93 58 01 	sts	0x0158, r24
	low_conf.db3_port = &PORTA;
 ae6:	90 93 5b 01 	sts	0x015B, r25
 aea:	80 93 5a 01 	sts	0x015A, r24
	low_conf.db2_port = &PORTA;
 aee:	90 93 5d 01 	sts	0x015D, r25
 af2:	80 93 5c 01 	sts	0x015C, r24
	low_conf.db1_port = &PORTA;
 af6:	90 93 5f 01 	sts	0x015F, r25
 afa:	80 93 5e 01 	sts	0x015E, r24
	low_conf.db0_port = &PORTA;
 afe:	90 93 61 01 	sts	0x0161, r25
 b02:	80 93 60 01 	sts	0x0160, r24
	low_conf.line1_base_addr = 0x00;
 b06:	10 92 62 01 	sts	0x0162, r1
	low_conf.line2_base_addr = 0x40;
 b0a:	80 e4       	ldi	r24, 0x40	; 64
 b0c:	80 93 63 01 	sts	0x0163, r24
	low_conf.dl = HD44780_L_FS_DL_8BIT;
 b10:	20 93 64 01 	sts	0x0164, r18
	hd44780_l_init(&low_conf, HD44780_L_FS_N_DUAL, HD44780_L_FS_F_58, HD44780_L_EMS_ID_INC, HD44780_L_EMS_S_OFF);
 b14:	00 e0       	ldi	r16, 0x00	; 0
 b16:	40 e0       	ldi	r20, 0x00	; 0
 b18:	61 e0       	ldi	r22, 0x01	; 1
 b1a:	81 e4       	ldi	r24, 0x41	; 65
 b1c:	91 e0       	ldi	r25, 0x01	; 1
 b1e:	35 dd       	rcall	.-1430   	; 0x58a <hd44780_l_init>
	hd44780_l_disp(&low_conf, HD44780_L_DISP_D_ON, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
 b20:	20 e0       	ldi	r18, 0x00	; 0
 b22:	40 e0       	ldi	r20, 0x00	; 0
 b24:	61 e0       	ldi	r22, 0x01	; 1
 b26:	81 e4       	ldi	r24, 0x41	; 65
 b28:	91 e0       	ldi	r25, 0x01	; 1
 b2a:	f9 dc       	rcall	.-1550   	; 0x51e <hd44780_l_disp>
	UCSR0B = (1<<RXEN0 | 1<<TXEN0); //Enable RX0 and TX0
 b2c:	e1 ec       	ldi	r30, 0xC1	; 193
 b2e:	f0 e0       	ldi	r31, 0x00	; 0
 b30:	88 e1       	ldi	r24, 0x18	; 24
 b32:	80 83       	st	Z, r24
	UCSR0C = (1 << UCSZ01 | 1 << UCSZ00); //set data length to 8-bit;
 b34:	c0 93 c2 00 	sts	0x00C2, r28
	UBRR0H = 0b00000000;
 b38:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 0b00011001; //Sets baudvalue in AVR to 25(1mhz), which gives baude rate 2400. baudvalue = (Fcpu/baudrate*16)-1
 b3c:	89 e1       	ldi	r24, 0x19	; 25
 b3e:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0B |= (1 << RXCIE0); //Enables the rc complete interrupt
 b42:	80 81       	ld	r24, Z
 b44:	80 68       	ori	r24, 0x80	; 128
 b46:	80 83       	st	Z, r24
	sei();
 b48:	78 94       	sei
	
 b4a:	cf 91       	pop	r28
 b4c:	0f 91       	pop	r16
 b4e:	08 95       	ret

00000b50 <main>:
	}
}

int main(void)
{
	setupLCD();
 b50:	88 df       	rcall	.-240    	; 0xa62 <setupLCD>
	
	
	while(1)
	{
		//transportMode();
		stationMode();
 b52:	7c df       	rcall	.-264    	; 0xa4c <stationMode>
 b54:	fe cf       	rjmp	.-4      	; 0xb52 <main+0x2>

00000b56 <_exit>:
 b56:	f8 94       	cli

00000b58 <__stop_program>:
 b58:	ff cf       	rjmp	.-2      	; 0xb58 <__stop_program>
