# Project 6 
Design and verify an adder with a configurable bus.

## Interface Definition
The module should have the following interface:

```verilog
   input [N-1:0] a
   input [N-1:0] b

   output reg [N:0] sum 
```

