/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [27:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [18:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [30:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[163] & celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_5z[4]);
  assign celloutsig_0_52z = ~celloutsig_0_38z[2];
  assign celloutsig_1_6z = ~((celloutsig_1_3z[3] | celloutsig_1_5z[4]) & celloutsig_1_5z[3]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_3z[2]) & celloutsig_1_7z);
  assign celloutsig_0_11z = ~((in_data[63] | celloutsig_0_8z[6]) & celloutsig_0_10z[1]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[116]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_28z = ~((celloutsig_0_27z[6] | celloutsig_0_18z[13]) & (celloutsig_0_20z[0] | celloutsig_0_0z));
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_2z | ~(_00_);
  assign celloutsig_0_14z = celloutsig_0_4z[4] | ~(celloutsig_0_9z);
  assign celloutsig_0_46z = celloutsig_0_25z | celloutsig_0_28z;
  assign celloutsig_0_6z = celloutsig_0_1z | celloutsig_0_3z[2];
  assign celloutsig_0_7z = celloutsig_0_6z | celloutsig_0_5z[3];
  assign celloutsig_0_22z = celloutsig_0_5z[1] | celloutsig_0_7z;
  assign celloutsig_0_25z = celloutsig_0_18z[10] | celloutsig_0_20z[1];
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_4z[2], celloutsig_0_1z, celloutsig_0_0z };
  assign { _00_, _01_[1:0] } = _19_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 28'h0000000;
    else _02_ <= { celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_10z[2:1], celloutsig_0_10z[2], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[147:143] == in_data[174:170];
  assign celloutsig_0_21z = { celloutsig_0_10z[2:1], celloutsig_0_10z[2], celloutsig_0_10z[2:1], celloutsig_0_10z[2] } == { celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_1_19z = { celloutsig_1_10z[19:9], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z } > in_data[142:129];
  assign celloutsig_1_4z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_0_4z = celloutsig_0_3z[5:0] % { 1'h1, in_data[39:35] };
  assign celloutsig_0_5z = { celloutsig_0_4z[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[4:2] };
  assign celloutsig_1_3z = { in_data[170], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[160:158] };
  assign celloutsig_1_13z = { celloutsig_1_3z[3:1], celloutsig_1_1z } % { 1'h1, celloutsig_1_10z[2:0] };
  assign celloutsig_0_8z = { in_data[14], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, in_data[21:10], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_8z[20:10], celloutsig_0_0z, celloutsig_0_14z } % { 1'h1, celloutsig_0_3z[5:1], celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[63:53], celloutsig_0_17z, _00_, _01_[1:0], celloutsig_0_10z[2:1], celloutsig_0_10z[2] } % { 1'h1, in_data[40:37], celloutsig_0_7z, 1'h0, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z, 1'h0, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_19z[4:3], celloutsig_0_9z } % { 1'h1, celloutsig_0_19z[3:2] };
  assign celloutsig_0_56z = { celloutsig_0_16z[12:1], celloutsig_0_31z, 1'h0, celloutsig_0_46z, 1'h0, celloutsig_0_11z, celloutsig_0_52z, celloutsig_0_31z } % { 1'h1, _02_[8:1], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_9z = in_data[161:159] % { 1'h1, celloutsig_1_5z[10:9] };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z } % { 1'h1, in_data[165:153], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_19z = celloutsig_0_18z[6:2] % { 1'h1, celloutsig_0_5z[2:0], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[87:85] != in_data[40:38];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z } != { celloutsig_1_10z[11:9], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_27z = ~ { celloutsig_0_8z[21:15], _00_, _01_[1:0], celloutsig_0_19z };
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_3z[5:1], celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_7z, 1'h0 };
  assign celloutsig_1_15z = ~^ { in_data[142:132], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_30z = { in_data[38:36], celloutsig_0_13z } >> _02_[22:19];
  assign celloutsig_0_3z = { in_data[77:75], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } - in_data[55:49];
  assign celloutsig_0_38z = celloutsig_0_27z[3:0] - celloutsig_0_19z[4:1];
  assign celloutsig_1_5z = in_data[113:97] - { in_data[186:171], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_13z - { celloutsig_1_9z[0], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_55z = ~((celloutsig_0_22z & celloutsig_0_21z) | celloutsig_0_30z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_4z[1]) | celloutsig_0_6z);
  assign celloutsig_0_17z = ~((celloutsig_0_7z & celloutsig_0_14z) | _00_);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[17]) | celloutsig_0_0z);
  assign celloutsig_0_10z[2:1] = ~ { celloutsig_0_9z, celloutsig_0_1z };
  assign _01_[2] = _00_;
  assign celloutsig_0_10z[0] = celloutsig_0_10z[2];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
