0.7
2020.2
Oct 14 2022
05:07:14
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb5.sv,1681856543,systemVerilog,,,,test_tb5,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv,1682192549,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb5.sv,,nfsr_method,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv,1681662928,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv,,custom_uart_tx,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv,1682192702,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv,,main_test,,uvm,,,,,,
