
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.197929                       # Number of seconds simulated
sim_ticks                                197929120340                       # Number of ticks simulated
final_tick                               258362009500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86361                       # Simulator instruction rate (inst/s)
host_op_rate                                   189840                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7123002                       # Simulator tick rate (ticks/s)
host_mem_usage                               17221588                       # Number of bytes of host memory used
host_seconds                                 27787.32                       # Real time elapsed on the host
sim_insts                                  2399741871                       # Number of instructions simulated
sim_ops                                    5275152354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst        45824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data     11154048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst        46208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data     11263104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data     11216128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst        46720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data     11233024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          45050368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst        46208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst        46720                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       184064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     40323968                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       40323968                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          716                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data       174282                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          722                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data       175986                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data       175252                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          730                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data       175516                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             703912                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       630062                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            630062                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst       231517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data     56353749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst       233457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data     56904734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst       228930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data     56667397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst       236044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data     56752761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            227608590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst       231517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst       233457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst       228930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst       236044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          929949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     203729335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           203729335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     203729335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst       231517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data     56353749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst       233457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data     56904734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst       228930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data     56667397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst       236044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data     56752761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           431337925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    630062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples    174225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples    175918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples    175202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples    175469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.012433448540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        37725                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        37725                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1813454                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            592691                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     703912                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    630062                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   703912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  630062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              45036160                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  14208                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               40320128                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               45050368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            40323968                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                   222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            20075                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            20276                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            19541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            21051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            22467                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            23427                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            22969                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            22068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            21811                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            20715                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           23404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           23007                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           21322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           21043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           21302                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           23318                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16           22656                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17           24771                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18           24084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19           22329                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20           22364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21           22187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22           22362                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23           22219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24           21216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25           20003                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26           21543                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27           20871                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28           21591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29           23257                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30           23767                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31           20674                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            18080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17835                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            17471                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            19290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            20765                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            21273                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            20621                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            19750                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            19518                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            18360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20707                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           20624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           19167                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           18758                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           19008                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           21346                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16           20941                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17           22098                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18           21369                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19           19986                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20           19757                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21           19594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22           19875                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23           20076                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24           19177                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25           17805                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26           19498                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27           18785                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28           19097                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29           20181                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30           20656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31           18534                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 197965976000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               703912                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              630062                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 358005                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 128244                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  77593                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  48963                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  29764                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  21682                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                  15310                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                  10525                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   6129                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   3509                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  1772                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                  1052                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   543                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   347                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   144                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   108                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 10095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 10850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                 18385                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                 24126                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                 29524                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                 33945                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                 37283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                 39501                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                 40986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                 41677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                 42036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                 42328                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                 42717                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                 42649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                 42683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                 42614                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                 41436                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                 41146                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                  1691                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                  1045                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                   792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                   642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                   486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                   357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                   276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                   195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                   150                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                   119                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                    87                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                    54                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                    16                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       672283                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.964627                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   101.948160                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   104.572874                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       380127     56.54%     56.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       195044     29.01%     85.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        65858      9.80%     95.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        21806      3.24%     98.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6214      0.92%     99.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1762      0.26%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          698      0.10%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          339      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          435      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       672283                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        37725                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     18.652697                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.007182                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.109032                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3             13      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7            102      0.27%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11          1431      3.79%      4.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         7981     21.16%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19        14232     37.73%     62.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         8440     22.37%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3564      9.45%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1238      3.28%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35          440      1.17%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39          150      0.40%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43           65      0.17%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47           31      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51           13      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55           10      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-147            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        37725                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        37725                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.699854                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.659608                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.210906                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           26521     70.30%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             436      1.16%     71.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            8351     22.14%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1387      3.68%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             524      1.39%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             267      0.71%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             134      0.36%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              47      0.12%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              29      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              16      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::34               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        37725                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst        45824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data     11150400                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst        46208                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data     11258752                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        45312                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data     11212928                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst        46720                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data     11230016                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     40320128                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 231517.221524978988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 56335318.324286960065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 233457.309973512311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 56882746.614848114550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 228930.436926934519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 56651229.393323138356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 236044.094571556780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 56737563.329282872379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 203709933.792150557041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          716                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data       174282                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          722                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data       175986                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          708                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data       175252                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          730                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data       175516                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       630062                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst     45811420                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data   9340535725                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst     51848122                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data   9455407275                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst     60562339                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data   9403771988                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst     54073907                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data   9529904396                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 11084956507690                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     63982.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     53594.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     71811.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     53728.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     85540.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     53658.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst     74073.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     54296.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  17593437.64                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                 25374011772                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat            37941915172                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                2645874400                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    36058.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               53918.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      227.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      203.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   227.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   203.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.53                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.20                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.93                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                  366423                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 294984                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.82                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    148403.17                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   49.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            860434621.200019                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           925860775.679987                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy            1057747032                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        10857730391.280800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        18159194980.079712                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        443726269.055972                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   43799602905.599983                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   8000616811.200734                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    5639538264.480005                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          89747137874.975418                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           453.430691                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        165940986827                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE    355629250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   5983274110                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF  18543622950                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN  33335965945                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT  25649230153                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN 114061397932                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            891319746.240025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           947418299.519980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy            1074179736                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        10944071357.760702                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        18252046965.599663                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        429135219.071974                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   44573672601.600060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   7821612686.400700                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    5186327942.880001                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          90122937348.911224                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           455.329348                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        165815953345                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    317136940                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   6030960000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  17151068080                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN  32590046740                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT  25762544345                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN 116077364235                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        49600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data     11123520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst        48576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data     11262976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst        46720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data     11175680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        47552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data     11263872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          45018496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst        48576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst        46720                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        47552                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       192448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     40318336                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       40318336                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          775                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data       173805                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          759                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data       175984                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          730                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data       174620                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          743                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data       175998                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             703414                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       629974                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            629974                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst       250595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data     56199512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst       245421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data     56904088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst       236044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data     56463041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst       240248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data     56908614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            227447563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst       250595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst       245421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst       236044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst       240248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          972308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     203700880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           203700880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     203700880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst       250595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data     56199512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst       245421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data     56904088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst       236044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data     56463041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst       240248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data     56908614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           431148443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    629974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples    173742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples    175930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples    174552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples    175961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.011980176540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        37690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        37690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1813502                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            592734                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     703415                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    629974                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   703415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  629974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              45004288                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  14272                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               40314240                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               45018560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            40318336                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                   223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            19960                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            20395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            19756                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            20997                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            22423                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            23330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            23088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            21869                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            21698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            20454                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           23272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           22844                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           21561                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           21272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           21187                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           23171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16           22704                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17           24681                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18           23992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19           22282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20           22450                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21           22129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22           22413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23           22311                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24           21272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25           19867                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26           21549                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27           20928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28           21456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29           23288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30           23769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31           20824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            17999                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            18005                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17671                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            19246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20658                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            21221                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            20754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            19604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            19394                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18147                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           20619                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           20511                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           19469                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           19011                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           18975                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           21260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           20977                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           21990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           21366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19           19998                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           19826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           19520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           19857                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           20143                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           19232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           17730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           19471                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           18763                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           19028                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           20191                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           20613                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           18661                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 197965628750                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               703415                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              629974                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 358476                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 127905                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  78141                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  48993                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  29769                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  21564                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                  15013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                  10150                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   5817                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                   3336                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                  1766                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                  1095                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                   559                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   357                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                   146                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   105                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 10222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 11015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 18401                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 24279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                 29652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                 34053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                 37407                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                 39609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                 40840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                 41655                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                 42042                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                 42220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                 42361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                 42574                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                 42642                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                 42415                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                 41384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                 41083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                  1650                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  1015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                   786                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                   594                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                   478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                   342                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                   271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   213                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   180                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                    92                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                    71                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                    51                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       672254                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.913458                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   101.980378                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   104.419834                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       379301     56.42%     56.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       196469     29.23%     85.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        65189      9.70%     95.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        22025      3.28%     98.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6035      0.90%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1749      0.26%     99.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          659      0.10%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          373      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          454      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       672254                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        37690                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     18.656699                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.013738                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.083962                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-1              2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2-3              8      0.02%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-5             15      0.04%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7            102      0.27%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9            371      0.98%      1.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         1088      2.89%      4.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         2728      7.24%     11.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         5162     13.70%     25.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         7764     20.60%     45.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         6582     17.46%     63.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         5005     13.28%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         3332      8.84%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         2293      6.08%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         1290      3.42%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29          775      2.06%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          452      1.20%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          272      0.72%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          148      0.39%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           88      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39           59      0.16%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41           47      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43           29      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45           23      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47           18      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49            8      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::50-51            7      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-57            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::58-59            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-61            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::62-63            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::70-71            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-97            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        37690                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        37690                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.712921                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.672178                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.220647                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           26279     69.72%     69.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             438      1.16%     70.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            8487     22.52%     93.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1455      3.86%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             545      1.45%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             261      0.69%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             121      0.32%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              56      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              20      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               8      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        37690                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        49600                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data     11119488                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst        48576                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data     11259520                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst        46720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data     11171328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        47552                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data     11261504                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     40314240                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 250594.757935556845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 56179141.204180024564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 245421.188739467936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 56886626.791745185852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 236044.094571556780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 56441053.144732028246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 240247.619543379027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 56896650.582062609494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 203680185.769273072481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          775                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data       173805                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          759                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data       175985                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          730                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data       174620                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          743                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data       175998                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       629974                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst     50801850                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data   9281193236                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst     49779167                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data   9400926744                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst     59760540                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data   9303332225                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst     49961126                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data   9466582710                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 11098874995256                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     65550.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     53400.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     65585.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     53418.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     81863.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     53277.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     67242.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     53788.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  17617988.99                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                 25103328478                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat            37662337598                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                2644001920                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    35699.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               53559.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      227.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      203.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   227.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   203.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.20                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.96                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                  365868                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 294974                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.03                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.82                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    148468.02                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   49.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            860247012.240019                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           924479156.159983                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy            1057648896                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        10837914431.760822                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        18332265982.799770                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        442904579.711975                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   43231946019.839630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   8208196334.400689                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    5731976420.640009                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          89630457525.646927                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           452.841186                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        165648293540                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    354758239                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   5972460000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF  18864263850                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN  34200873907                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  25953494751                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 112583269593                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            891431790.480029                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           947471541.119980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy            1073966544                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        10931332526.640717                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        18314680643.279675                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        429933788.927973                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   44258159270.399788                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   7942801396.800713                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    5243907447.359997                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          90035729365.534760                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           454.888746                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        165711785497                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE    316451881                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   6023940000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  17361183090                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN  33094958919                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  25876942962                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 115255643488                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  935                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  198037452000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          171702414                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2121809                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            80.922653                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.349047                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.020283                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   507.630670                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.008494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000040                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.991466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1381645545                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1381645545                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data    115811200                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      115811200                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     52752433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      52752433                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data            4                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    168563633                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       168563633                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    168563637                       # number of overall hits
system.cpu0.dcache.overall_hits::total      168563637                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data      3372178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3372178                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       426270                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       426270                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus_10.data        78446                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        78446                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data      3798448                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3798448                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data      3876894                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3876894                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data  67959093000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  67959093000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  14267527229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14267527229                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  82226620229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  82226620229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  82226620229                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  82226620229                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    119183378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    119183378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     53178703                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     53178703                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data        78450                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        78450                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    172362081                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    172362081                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    172440531                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    172440531                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.028294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028294                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.008016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008016                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus_10.data     0.999949                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999949                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.022038                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022038                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.022482                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022482                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 20152.878347                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20152.878347                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 33470.634173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33470.634173                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 21647.425535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21647.425535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 21209.406352                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21209.406352                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14987232                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2075                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           197342                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.945475                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   230.555556                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1251904                       # number of writebacks
system.cpu0.dcache.writebacks::total          1251904                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data      1489116                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1489116                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data          201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data      1489317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1489317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data      1489317                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1489317                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data      1883062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1883062                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       426069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       426069                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus_10.data        78432                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        78432                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data      2309131                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2309131                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data      2387563                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2387563                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data  37137426750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  37137426750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  13839822729                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13839822729                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_10.data   7836075500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   7836075500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  50977249479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  50977249479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  58813324979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58813324979                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.015800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.008012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_10.data     0.999771                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999771                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.013397                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013397                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.013846                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013846                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 19721.828994                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19721.828994                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 32482.585518                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32482.585518                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_10.data 99909.163352                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 99909.163352                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 22076.378291                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22076.378291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 24633.203387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24633.203387                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2121297                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          510.981771                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          218572406                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26054                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8389.207262                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   216.427134                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   294.554637                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.422709                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.575302                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998011                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        756474390                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       756474390                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     94525506                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94525506                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     94525506                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94525506                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     94525506                       # number of overall hits
system.cpu0.icache.overall_hits::total       94525506                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        30600                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        30600                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        30600                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         30600                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        30600                       # number of overall misses
system.cpu0.icache.overall_misses::total        30600                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    413375500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    413375500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    413375500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    413375500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    413375500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    413375500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     94556106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94556106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     94556106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94556106                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     94556106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94556106                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000324                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000324                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000324                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000324                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000324                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000324                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 13509.003268                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13509.003268                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 13509.003268                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13509.003268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 13509.003268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13509.003268                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2286                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    87.923077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        25478                       # number of writebacks
system.cpu0.icache.writebacks::total            25478                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst         5058                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5058                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst         5058                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5058                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst         5058                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5058                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        25542                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        25542                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        25542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        25542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        25542                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        25542                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    316472500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    316472500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    316472500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    316472500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    316472500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    316472500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 12390.278757                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12390.278757                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 12390.278757                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12390.278757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 12390.278757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12390.278757                       # average overall mshr miss latency
system.cpu0.icache.replacements                 25478                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           4561817                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1041888                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.378414                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    46.473829                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data    56.811707                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     0.238533                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst    28.026833                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  3964.449098                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011346                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.013870                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.000058                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.006842                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.967883                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3691                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        19268972                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       19268972                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1251904                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1251904                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks        25446                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        25446                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data       266268                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       266268                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data        18690                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        18690                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst        22467                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        22467                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data      1075445                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1075445                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst        22467                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      1094135                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1116602                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst        22467                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      1094135                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1116602                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data           24                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           24                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       141117                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       141117                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst         3010                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         3010                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data       886045                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       886045                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst         3010                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data      1027162                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1030172                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst         3010                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data      1027162                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1030172                       # number of overall misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus_10.data        18250                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18250                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  12377109000                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  12377109000                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst    211265250                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    211265250                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data  38971784750                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  38971784750                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst    211265250                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  51348893750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  51560159000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst    211265250                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  51348893750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  51560159000                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1251904                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1251904                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        25446                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        25446                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data       266292                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       266292                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       159807                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       159807                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst        25477                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        25477                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data      1961490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1961490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst        25477                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data      2121297                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2146774                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst        25477                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data      2121297                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2146774                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.000090                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000090                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.883046                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.883046                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.118146                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.118146                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.451720                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.451720                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.118146                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.484214                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.479870                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.118146                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.484214                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.479870                       # miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_10.data   760.416667                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   760.416667                       # average UpgradeReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 87708.135802                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 87708.135802                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 70187.790698                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 70187.790698                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 43983.979087                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 43983.979087                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 70187.790698                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 49991.037198                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 50050.048924                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 70187.790698                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 49991.037198                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 50050.048924                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       763112                       # number of writebacks
system.cpu0.l2cache.writebacks::total          763112                       # number of writebacks
system.cpu0.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_10.inst            5                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            5                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks         3889                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total         3889                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data           24                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           24                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       141117                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       141117                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst         3005                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         3005                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data       886045                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       886045                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst         3005                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data      1027162                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1030167                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst         3005                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data      1027162                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1030167                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data       355000                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       355000                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  11953758000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  11953758000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst    201972500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    201972500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data  36313649750                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  36313649750                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst    201972500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  48267407750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  48469380250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst    201972500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  48267407750                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  48469380250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.000090                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.883046                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.883046                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.117950                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.117950                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.451720                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451720                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.117950                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.484214                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.479867                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.117950                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.484214                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.479867                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 14791.666667                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14791.666667                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 84708.135802                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 84708.135802                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 67212.146423                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67212.146423                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 40983.979087                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 40983.979087                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 67212.146423                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 46991.037198                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 47050.022229                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 67212.146423                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 46991.037198                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 47050.022229                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1037792                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests      4559906                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests      2412919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests         3028                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops        12969                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops        12759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops          210                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp      1987032                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty      2015020                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean        25478                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict      1145176                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq       266292                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp       266292                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq       159807                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp       159807                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq        25542                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq      1961490                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        76497                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      6896475                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total          6972972                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3261120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    215884864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total         219145984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                    1038964                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic             48843584                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples      3452030                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.004696                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.069251                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0           3436029     99.54%     99.54% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1             15791      0.46%     99.99% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2               210      0.01%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total       3452030                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy    1778667500                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy     19161480                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy   1657554963                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  935                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  198037452000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          171626450                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2121887                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            80.883878                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     4.358614                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.019240                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   507.622146                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.008513                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.991450                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1381082807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1381082807                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data    115722123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      115722123                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     52767175                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52767175                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus_11.data            7                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            7                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    168489298                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       168489298                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    168489305                       # number of overall hits
system.cpu1.dcache.overall_hits::total      168489305                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data      3377672                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3377672                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data       424751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       424751                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus_11.data        78451                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        78451                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data      3802423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3802423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data      3880874                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3880874                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data  68877704500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  68877704500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data  14280461005                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14280461005                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data  83158165505                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  83158165505                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data  83158165505                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  83158165505                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    119099795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    119099795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     53191926                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     53191926                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus_11.data        78458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        78458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    172291721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    172291721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    172370179                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    172370179                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.028360                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028360                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.007985                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007985                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus_11.data     0.999911                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999911                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.022070                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022070                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.022515                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022515                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 20392.064268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20392.064268                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 33620.782541                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33620.782541                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 21869.782900                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21869.782900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 21427.690130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21427.690130                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     15055082                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2435                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           195821                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.881856                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   221.363636                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1216881                       # number of writebacks
system.cpu1.dcache.writebacks::total          1216881                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data      1494644                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1494644                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data          199                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data      1494843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1494843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data      1494843                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1494843                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data      1883028                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1883028                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data       424552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       424552                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus_11.data        78432                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        78432                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data      2307580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2307580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data      2386012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2386012                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data  37578827250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37578827250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data  13854037255                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13854037255                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_11.data   7822980500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   7822980500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data  51432864505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51432864505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data  59255845005                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59255845005                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.015811                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015811                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.007982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_11.data     0.999669                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999669                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.013393                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013393                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.013842                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013842                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 19956.595043                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19956.595043                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 32632.132825                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32632.132825                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_11.data 99742.203437                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 99742.203437                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 22288.659334                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22288.659334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 24834.680213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24834.680213                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2121375                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.759794                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          218353624                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25676                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8504.191619                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   216.302541                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   294.457253                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.422466                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.575112                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        754723620                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       754723620                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     94307107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       94307107                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     94307107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        94307107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     94307107                       # number of overall hits
system.cpu1.icache.overall_hits::total       94307107                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst        30200                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        30200                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst        30200                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         30200                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst        30200                       # number of overall misses
system.cpu1.icache.overall_misses::total        30200                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst    414596749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    414596749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst    414596749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    414596749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst    414596749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    414596749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     94337307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     94337307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     94337307                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     94337307                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     94337307                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     94337307                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000320                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000320                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 13728.369172                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13728.369172                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 13728.369172                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13728.369172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 13728.369172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13728.369172                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2480                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    82.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25073                       # number of writebacks
system.cpu1.icache.writebacks::total            25073                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst         5036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5036                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst         5036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst         5036                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5036                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst        25164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25164                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst        25164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst        25164                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25164                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst    318179750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    318179750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst    318179750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    318179750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst    318179750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    318179750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000267                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000267                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000267                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000267                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 12644.243761                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12644.243761                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 12644.243761                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12644.243761                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 12644.243761                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12644.243761                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25073                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4559757                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1045003                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.363391                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    45.924150                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data    55.953025                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     0.282386                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst    27.945015                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  3965.895424                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011212                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.013660                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.000069                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.006823                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.968236                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3836                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        19263031                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       19263031                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1216881                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1216881                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks        25053                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        25053                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data       264632                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       264632                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data        18533                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        18533                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst        22158                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total        22158                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data      1071650                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1071650                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst        22158                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      1090183                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1112341                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst        22158                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      1090183                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1112341                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data           31                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           31                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data       141389                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       141389                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst         2928                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         2928                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data       889804                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       889804                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst         2928                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data      1031193                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1034121                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst         2928                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data      1031193                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1034121                       # number of overall misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus_11.data        91250                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        91250                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data  12398917750                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  12398917750                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst    214432250                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    214432250                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data  39413285500                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  39413285500                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst    214432250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data  51812203250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  52026635500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst    214432250                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data  51812203250                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  52026635500                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1216881                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1216881                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        25053                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        25053                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data       264663                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       264663                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data       159922                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       159922                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst        25086                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total        25086                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data      1961454                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1961454                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst        25086                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data      2121376                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2146462                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst        25086                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data      2121376                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2146462                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.000117                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000117                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.884112                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.884112                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.116718                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.116718                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.453645                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.453645                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.116718                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.486096                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.481779                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.116718                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.486096                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.481779                       # miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_11.data  2943.548387                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2943.548387                       # average UpgradeReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 87693.651911                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 87693.651911                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 73235.058060                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 73235.058060                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 44294.345159                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 44294.345159                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 73235.058060                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 50244.913658                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 50310.007726                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 73235.058060                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 50244.913658                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 50310.007726                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       755377                       # number of writebacks
system.cpu1.l2cache.writebacks::total          755377                       # number of writebacks
system.cpu1.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_11.inst            2                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus_11.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus_11.inst            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks         3687                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total         3687                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data           31                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           31                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data       141389                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       141389                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst         2926                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         2926                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data       889804                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       889804                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst         2926                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data      1031193                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1034119                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst         2926                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data      1031193                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1034119                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data       460750                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total       460750                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data  11974753750                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  11974753750                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst    205565750                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    205565750                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data  36743873500                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  36743873500                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst    205565750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data  48718627250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  48924193000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst    205565750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data  48718627250                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  48924193000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.000117                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.884112                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.884112                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.116639                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.116639                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.453645                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453645                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.116639                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.486096                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.481778                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.116639                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.486096                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.481778                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 14862.903226                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14862.903226                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 84693.673129                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 84693.673129                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 70254.870130                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70254.870130                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 41294.345159                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 41294.345159                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 70254.870130                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 47244.916568                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 47310.022348                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 70254.870130                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 47244.916568                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 47310.022348                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1040907                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests      4557651                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests      2410865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests         3800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops        12048                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops        11773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops          275                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp      1986618                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty      1972259                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean        25073                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict      1191119                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq       264663                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp       264663                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq       159922                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp       159921                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq        25164                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq      1961454                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        75323                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      6893452                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total          6968775                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      3210176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    213648384                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total         216858560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                    1042081                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic             48349184                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples      3453206                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.004671                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.069343                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0           3437351     99.54%     99.54% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1             15580      0.45%     99.99% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2               275      0.01%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total       3453206                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy    1760389750                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy     18877233                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy   1657212438                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  936                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  198037452000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          171726632                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2121911                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.930177                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.386268                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.014339                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   507.599393                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.008567                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000028                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.991405                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1381907647                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1381907647                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data    115808456                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115808456                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     52778788                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      52778788                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus_12.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    168587244                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       168587244                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    168587250                       # number of overall hits
system.cpu2.dcache.overall_hits::total      168587250                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data      3380450                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3380450                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data       427133                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       427133                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus_12.data        78448                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        78448                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data      3807583                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3807583                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data      3886031                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3886031                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data  68918833250                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  68918833250                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data  14226445682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  14226445682                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data  83145278932                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  83145278932                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data  83145278932                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  83145278932                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    119188906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    119188906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     53205921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     53205921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus_12.data        78454                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        78454                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    172394827                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    172394827                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    172473281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    172473281                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.028362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028362                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.008028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008028                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus_12.data     0.999924                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999924                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.022086                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022086                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.022531                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022531                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data 20387.473044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20387.473044                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data 33306.828744                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33306.828744                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 21836.760730                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21836.760730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 21395.938152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21395.938152                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     15045864                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1953                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           192448                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.181452                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          279                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1203273                       # number of writebacks
system.cpu2.dcache.writebacks::total          1203273                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data      1497449                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1497449                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data          186                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          186                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data      1497635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1497635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data      1497635                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1497635                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data      1883001                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1883001                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data       426947                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       426947                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus_12.data        78432                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        78432                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data      2309948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2309948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data      2388380                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2388380                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data  37490722250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  37490722250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data  13798305932                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13798305932                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_12.data   7834357750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   7834357750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data  51289028182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  51289028182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data  59123385932                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  59123385932                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.015798                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015798                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.008024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_12.data     0.999720                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999720                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.013399                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013399                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.013848                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013848                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 19910.091524                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19910.091524                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data 32318.545234                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32318.545234                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_12.data 99887.262214                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 99887.262214                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 22203.542323                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22203.542323                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 24754.597649                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24754.597649                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2121399                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.082591                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          218429530                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25973                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          8409.869095                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   224.319608                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   286.762983                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.438124                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.560084                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998208                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        755334685                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       755334685                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst     94383123                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       94383123                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst     94383123                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        94383123                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst     94383123                       # number of overall hits
system.cpu2.icache.overall_hits::total       94383123                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst        30530                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30530                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst        30530                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30530                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst        30530                       # number of overall misses
system.cpu2.icache.overall_misses::total        30530                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst    444053000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    444053000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst    444053000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    444053000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst    444053000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    444053000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst     94413653                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     94413653                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst     94413653                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     94413653                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst     94413653                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     94413653                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000323                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000323                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst 14544.808385                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14544.808385                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst 14544.808385                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14544.808385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst 14544.808385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14544.808385                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3989                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   137.551724                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25378                       # number of writebacks
system.cpu2.icache.writebacks::total            25378                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst         5069                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5069                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst         5069                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5069                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst         5069                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5069                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst        25461                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25461                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst        25461                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25461                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst        25461                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25461                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst    338093250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    338093250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst    338093250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    338093250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst    338093250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    338093250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst 13278.867680                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13278.867680                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 13278.867680                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13278.867680                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 13278.867680                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13278.867680                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25378                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4555617                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1054337                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.320836                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    44.723450                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data    56.669751                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data     0.260727                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst    27.158783                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  3967.187289                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.010919                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.013835                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.000064                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.006631                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.968552                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3786                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        19283273                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       19283273                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1203273                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1203273                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks        25347                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        25347                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data       266979                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       266979                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data        18222                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        18222                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst        22331                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total        22331                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data      1064333                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1064333                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst        22331                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      1082555                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1104886                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst        22331                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      1082555                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1104886                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data           32                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total           32                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data       141748                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       141748                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst         3051                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         3051                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data       897096                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       897096                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst         3051                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data      1038844                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1041895                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst         3051                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data      1038844                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1041895                       # number of overall misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus_12.data        55250                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        55250                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data  12333521750                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  12333521750                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst    233408250                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    233408250                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data  39359850000                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  39359850000                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst    233408250                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data  51693371750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  51926780000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst    233408250                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data  51693371750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  51926780000                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1203273                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1203273                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        25347                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        25347                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data       267011                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       267011                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data       159970                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       159970                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst        25382                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total        25382                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data      1961429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1961429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst        25382                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data      2121399                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2146781                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst        25382                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data      2121399                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2146781                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.000120                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000120                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.886091                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.886091                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.120203                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.120203                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.457369                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.457369                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.120203                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.489698                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.485329                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.120203                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.489698                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.485329                       # miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_12.data  1726.562500                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  1726.562500                       # average UpgradeReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 87010.199438                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 87010.199438                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 76502.212389                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 76502.212389                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 43874.735814                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 43874.735814                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 76502.212389                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 49760.475827                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 49838.784139                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 76502.212389                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 49760.475827                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 49838.784139                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       752868                       # number of writebacks
system.cpu2.l2cache.writebacks::total          752868                       # number of writebacks
system.cpu2.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_12.inst            2                       # number of ReadCleanReq MSHR hits
system.cpu2.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus_12.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus_12.inst            2                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks        10546                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total        10546                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data           32                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total           32                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data       141748                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       141748                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst         3049                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         3049                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data       897096                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       897096                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst         3049                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data      1038844                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1041893                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst         3049                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data      1038844                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1041893                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data       475250                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       475250                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data  11908277750                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  11908277750                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst    224234000                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    224234000                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data  36668562000                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  36668562000                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst    224234000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data  48576839750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  48801073750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst    224234000                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data  48576839750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  48801073750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.000120                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.886091                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.886091                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.120124                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.120124                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.457369                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.457369                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.120124                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.489698                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.485328                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.120124                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.489698                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.485328                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 14851.562500                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14851.562500                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 84010.199438                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 84010.199438                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 73543.456871                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73543.456871                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 40874.735814                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 40874.735814                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 73543.456871                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 46760.475827                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 46838.853654                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 73543.456871                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 46760.475827                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 46838.853654                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1050241                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests      4560648                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests      2413522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests         4429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops        20492                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops        20169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops          323                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp      1986890                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty      1956142                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean        25378                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict      1216644                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq       267011                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp       267011                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq       159970                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp       159970                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq        25461                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq      1961429                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        76221                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      6898219                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total          6974440                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side      3248640                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    212779008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total         216027648                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                    1051466                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic             48188672                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples      3465258                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.007287                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.086144                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0           3440328     99.28%     99.28% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1             24607      0.71%     99.99% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2               323      0.01%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total       3465258                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy    1754487500                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy     19101477                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy   1657811462                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  935                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  198037452000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          171617891                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2121665                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            80.888308                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.402321                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.015878                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   507.581801                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.008598                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000031                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.991371                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1381035417                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1381035417                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data    115716629                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      115716629                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     52764518                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      52764518                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus_13.data            5                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    168481147                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       168481147                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    168481152                       # number of overall hits
system.cpu3.dcache.overall_hits::total      168481152                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data      3380028                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3380028                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data       424660                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       424660                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus_13.data        78443                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        78443                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data      3804688                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3804688                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data      3883131                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3883131                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data  68958505250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  68958505250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data  14216448449                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  14216448449                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data  83174953699                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  83174953699                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data  83174953699                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  83174953699                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    119096657                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    119096657                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     53189178                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     53189178                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus_13.data        78448                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        78448                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    172285835                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    172285835                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    172364283                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    172364283                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.028381                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028381                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.007984                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007984                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus_13.data     0.999936                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999936                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.022084                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022084                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.022529                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022529                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data 20401.755622                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20401.755622                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data 33477.248738                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33477.248738                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 21861.175923                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21861.175923                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 21419.559036                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21419.559036                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     15374868                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1439                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           197293                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.929111                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   205.571429                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1219958                       # number of writebacks
system.cpu3.dcache.writebacks::total          1219958                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data      1497183                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1497183                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data          194                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          194                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data      1497377                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1497377                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data      1497377                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1497377                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data      1882845                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1882845                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data       424466                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       424466                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus_13.data        78432                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        78432                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data      2307311                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2307311                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data      2385743                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2385743                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data  37582152500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  37582152500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data  13790816199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13790816199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_13.data   8026939000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   8026939000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data  51372968699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51372968699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data  59399907699                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  59399907699                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.015809                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.015809                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.007980                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007980                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_13.data     0.999796                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999796                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.013392                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013392                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.013841                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013841                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 19960.300768                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19960.300768                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data 32489.801772                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 32489.801772                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_13.data 102342.653509                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 102342.653509                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 22265.298739                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22265.298739                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 24897.865235                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24897.865235                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2121153                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.234182                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          218343655                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25838                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          8450.485912                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   218.640994                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   292.593187                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.427033                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.571471                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        754647230                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       754647230                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst     94297376                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       94297376                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst     94297376                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        94297376                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst     94297376                       # number of overall hits
system.cpu3.icache.overall_hits::total       94297376                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst        30362                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        30362                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst        30362                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         30362                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst        30362                       # number of overall misses
system.cpu3.icache.overall_misses::total        30362                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst    425779999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    425779999                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst    425779999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    425779999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst    425779999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    425779999                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst     94327738                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     94327738                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst     94327738                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     94327738                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst     94327738                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     94327738                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000322                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000322                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000322                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000322                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000322                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst 14023.450333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14023.450333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst 14023.450333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14023.450333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst 14023.450333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14023.450333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3919                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   139.964286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25260                       # number of writebacks
system.cpu3.icache.writebacks::total            25260                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst         5036                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5036                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst         5036                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5036                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst         5036                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5036                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst        25326                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25326                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst        25326                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25326                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst        25326                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25326                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst    323313749                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    323313749                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst    323313749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    323313749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst    323313749                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    323313749                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst 12766.080273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12766.080273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 12766.080273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12766.080273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 12766.080273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12766.080273                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25260                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           4557378                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1047329                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.351429                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    44.842568                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data    56.076680                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data     0.265034                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst    26.071772                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  3968.743946                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.010948                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.013691                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.000065                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.006365                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.968932                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        19264741                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       19264741                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1219958                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1219958                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks        25230                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        25230                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data       264580                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       264580                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data        18442                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        18442                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst        22163                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total        22163                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data      1070287                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1070287                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst        22163                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      1088729                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1110892                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst        22163                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      1088729                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1110892                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data           31                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           31                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data       141440                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       141440                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst         3100                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         3100                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data       890984                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       890984                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst         3100                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data      1032424                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1035524                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst         3100                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data      1032424                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1035524                       # number of overall misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus_13.data       127750                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       127750                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data  12336432500                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  12336432500                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst    219381750                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    219381750                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data  39625536250                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  39625536250                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst    219381750                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data  51961968750                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  52181350500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst    219381750                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data  51961968750                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  52181350500                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1219958                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1219958                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        25230                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        25230                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data       264611                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       264611                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data       159882                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       159882                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst        25263                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total        25263                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data      1961271                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1961271                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst        25263                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data      2121153                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2146416                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst        25263                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data      2121153                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2146416                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.000117                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000117                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.884652                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.884652                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.122709                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.122709                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.454289                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.454289                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.122709                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.486728                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.482443                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.122709                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.486728                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.482443                       # miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_13.data  4120.967742                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  4120.967742                       # average UpgradeReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 87220.252404                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 87220.252404                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 70768.306452                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 70768.306452                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 44473.903291                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 44473.903291                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 70768.306452                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 50330.066668                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 50391.251675                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 70768.306452                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 50330.066668                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 50391.251675                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       764880                       # number of writebacks
system.cpu3.l2cache.writebacks::total          764880                       # number of writebacks
system.cpu3.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_13.inst            5                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.ReadCleanReq_mshr_hits::total            5                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus_13.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus_13.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks         5913                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total         5913                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data           31                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           31                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data       141440                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       141440                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst         3095                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         3095                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data       890984                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       890984                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst         3095                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data      1032424                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1035519                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst         3095                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data      1032424                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1035519                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data       461000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       461000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data  11912112500                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  11912112500                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst    210034750                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    210034750                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data  36952584250                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  36952584250                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst    210034750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data  48864696750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  49074731500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst    210034750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data  48864696750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  49074731500                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.000117                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.884652                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.884652                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.122511                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.122511                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.454289                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.454289                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.122511                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.486728                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.482441                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.122511                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.486728                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.482441                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 14870.967742                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14870.967742                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 84220.252404                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 84220.252404                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 67862.600969                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67862.600969                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 41473.903291                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 41473.903291                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 67862.600969                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 47330.066668                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 47391.435116                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 67862.600969                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 47330.066668                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 47391.435116                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1043233                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests      4557503                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests      2410852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests         3663                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops        15185                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops        14982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops          203                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp      1986597                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty      1984840                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean        25260                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict      1180729                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq       264611                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp       264611                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq       159882                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp       159882                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq        25326                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq      1961271                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        75849                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      6892681                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total          6968530                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side      3233472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    213831104                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total         217064576                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                    1044479                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic             48956480                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples      3455506                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.005515                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.074847                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0           3436652     99.45%     99.45% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1             18651      0.54%     99.99% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2               203      0.01%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total       3455506                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy    1761984750                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy     18999729                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy   1657025966                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 130962.759663                       # Cycle average of tags in use
system.l3.tags.total_refs                     8643526                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1531784                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.642784                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      12.104050                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.inst       40.466553                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data     5697.182179                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.inst       35.683078                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data     5685.902228                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.inst       66.868041                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data     5504.396645                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.inst       34.026561                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data     5567.359618                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus0.data     2.958837                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus1.data     2.988101                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus2.data     2.957308                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus3.data     2.404103                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst   145.070868                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data 26667.615338                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst   145.149985                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data 27190.746379                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst   140.543775                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data 27144.129007                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst   141.506649                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data 26732.700360                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000092                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.inst       0.000309                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.043466                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.inst       0.000272                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.043380                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.inst       0.000510                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.041995                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.inst       0.000260                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.042476                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus0.data     0.000023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus1.data     0.000023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus2.data     0.000023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus3.data     0.000018                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.001107                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.203458                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.001107                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.207449                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.001072                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.207093                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.001080                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.203954                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999167                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        58191                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        60131                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        12369                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 134033843                       # Number of tag accesses
system.l3.tags.data_accesses                134033843                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks      3036237                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3036237                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_10.data           24                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_11.data           31                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_12.data           32                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_13.data           31                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  118                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data        27703                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data        27394                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data        28247                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data        28187                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                111531                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.inst         1514                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data       651372                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.inst         1445                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data       651828                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst         1611                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data       660725                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.inst         1622                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data       652723                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           2622840                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.inst         1514                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_10.data       679075                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.inst         1445                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data       679222                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst         1611                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data       688972                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.inst         1622                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data       680910                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2734371                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.inst         1514                       # number of overall hits
system.l3.overall_hits::.switch_cpus_10.data       679075                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.inst         1445                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data       679222                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst         1611                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data       688972                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.inst         1622                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data       680910                       # number of overall hits
system.l3.overall_hits::total                 2734371                       # number of overall hits
system.l3.ReadExReq_misses::.switch_cpus_10.data       113414                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data       113995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data       113501                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data       113253                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              454163                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst         1491                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data       234673                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst         1481                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data       237976                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst         1438                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data       236371                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst         1473                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data       238261                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          953164                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst         1491                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data       348087                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst         1481                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data       351971                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst         1438                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data       349872                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst         1473                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data       351514                       # number of demand (read+write) misses
system.l3.demand_misses::total                1407327                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst         1491                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data       348087                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst         1481                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data       351971                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst         1438                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data       349872                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst         1473                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data       351514                       # number of overall misses
system.l3.overall_misses::total               1407327                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data  11161136750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data  11184610500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data  11107681000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data  11113136500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   44566564750                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst    175121250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data  26177729500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst    179732750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data  26590687500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst    196168500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data  26393977000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst    181711000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data  26785301000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 106680428500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst    175121250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data  37338866250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst    179732750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data  37775298000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst    196168500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data  37501658000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst    181711000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data  37898437500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     151246993250                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst    175121250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data  37338866250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst    179732750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data  37775298000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst    196168500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data  37501658000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst    181711000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data  37898437500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    151246993250                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks      3036237                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3036237                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              118                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data       141117                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data       141389                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data       141748                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data       141440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            565694                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst         3005                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data       886045                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst         2926                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data       889804                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst         3049                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data       897096                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst         3095                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data       890984                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       3576004                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst         3005                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data      1027162                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst         2926                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data      1031193                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst         3049                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data      1038844                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst         3095                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data      1032424                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4141698                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst         3005                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data      1027162                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst         2926                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data      1031193                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst         3049                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data      1038844                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst         3095                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data      1032424                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4141698                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.803688                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.806251                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.800724                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.800714                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.802842                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.496173                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.264854                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst     0.506152                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.267448                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.471630                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.263485                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst     0.475929                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.267413                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.266544                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst     0.496173                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.338882                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst     0.506152                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.341324                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.471630                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.336790                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst     0.475929                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.340474                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.339795                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst     0.496173                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.338882                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst     0.506152                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.341324                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.471630                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.336790                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst     0.475929                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.340474                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.339795                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 98410.573210                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 98114.921707                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 97864.168598                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 98126.641237                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 98129.008197                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 117452.213280                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 111549.813996                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 121359.047941                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 111736.845312                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 136417.593880                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 111663.347026                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 123361.167685                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 112419.997398                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 111922.427305                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 117452.213280                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 107268.775479                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 121359.047941                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 107325.029619                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 136417.593880                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 107186.794028                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 123361.167685                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 107814.873661                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 107471.108882                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 117452.213280                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 107268.775479                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 121359.047941                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 107325.029619                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 136417.593880                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 107186.794028                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 123361.167685                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 107814.873661                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 107471.108882                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1260036                       # number of writebacks
system.l3.writebacks::total                   1260036                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks         3574                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3574                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data       113414                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data       113995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data       113501                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data       113253                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         454163                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst         1491                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data       234673                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst         1481                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data       237976                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst         1438                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data       236371                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst         1473                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data       238261                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       953164                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst         1491                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data       348087                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst         1481                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data       351971                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst         1438                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data       349872                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst         1473                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data       351514                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1407327                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst         1491                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data       348087                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst         1481                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data       351971                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst         1438                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data       349872                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst         1473                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data       351514                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1407327                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data   9970289750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data   9987673500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data   9915920500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data   9923980000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  39797863750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst    159465750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data  23713663000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst    164182250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data  24091939500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst    181069500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data  23912081500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst    166244500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data  24283560500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  96672206500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst    159465750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data  33683952750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst    164182250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data  34079613000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst    181069500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data  33828002000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst    166244500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data  34207540500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 136470070250                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst    159465750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data  33683952750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst    164182250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data  34079613000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst    181069500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data  33828002000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst    166244500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data  34207540500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 136470070250                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.803688                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.806251                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.800724                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.800714                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.802842                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.496173                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.264854                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst     0.506152                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.267448                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.471630                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.263485                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst     0.475929                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.267413                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.266544                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst     0.496173                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.338882                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst     0.506152                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.341324                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.471630                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.336790                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst     0.475929                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.340474                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.339795                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst     0.496173                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.338882                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst     0.506152                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.341324                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.471630                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.336790                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst     0.475929                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.340474                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.339795                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 87910.573210                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 87615.013816                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 87364.168598                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 87626.641237                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 87629.031317                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 106952.213280                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 101049.813996                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 110859.047941                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 101236.845312                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 125917.593880                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 101163.347026                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 112861.167685                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 101919.997398                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 101422.427305                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 106952.213280                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 96768.775479                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 110859.047941                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 96825.059451                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 125917.593880                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 96686.794028                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 112861.167685                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 97314.873661                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 96971.116343                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 106952.213280                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 96768.775479                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 110859.047941                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 96825.059451                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 125917.593880                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 96686.794028                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 112861.167685                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 97314.873661                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 96971.116343                       # average overall mshr miss latency
system.l3.replacements                        1400712                       # number of replacements
system.membus.snoop_filter.tot_requests       2807089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1399833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             953164                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1260036                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139726                       # Transaction distribution
system.membus.trans_dist::ReadExReq            454163                       # Transaction distribution
system.membus.trans_dist::ReadExResp           454162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        953164                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port      2107898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port      2106517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4214415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4214415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port     85374336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port     85336832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    170711168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               170711168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1407327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1407327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1407327                       # Request fanout histogram
system.membus.reqLayer8.occupancy          4459420970                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer9.occupancy          4456820998                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7502689389                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups    239002869                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted    239002869                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect     18880507                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups    211334785                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS     11471164                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect      2555227                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups    211334785                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     98174475                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses    113160310                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted     12383928                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        133178515                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         65949822                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses            1318080                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses              68451                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses         94634515                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses              78468                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles             791716481                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    285592656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           869941212                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches        239002869                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches    109645639                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles          486489903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles     37857298                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.TlbCycles             862                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_10.fetch.MiscStallCycles        36639                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles       444604                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          263                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines       94556109                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes      6640723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.ItlbSquashes            2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples    791493576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.486112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.473927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0     499227962     63.07%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       8539499      1.08%     64.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2      12061354      1.52%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3      12899674      1.63%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4      10165246      1.28%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      23594229      2.98%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6      26303707      3.32%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       9688844      1.22%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8     189013061     23.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total    791493576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.301879                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             1.098804                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles     230926197                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles    280527686                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles      232386691                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles     28724348                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles     18928649                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts   1817264132                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles     18928649                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     250561442                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles    164827734                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles        28897                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      238206038                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles    118940812                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts   1742092303                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents       327569                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents     57715934                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents      5623258                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents     51528327                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands   2119720439                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   4751616909                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   2696780283                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups    121582624                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps   1369038212                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps     750682105                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts          971                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          971                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts      170127672                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    159288907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     82794052                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads      4203512                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       542095                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded      1628485384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded         2798                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued     1408349702                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued      4774216                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined    526401669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined    934618644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved         1683                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples    791493576                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.779357                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.142783                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0    351544148     44.42%     44.42% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1    101768771     12.86%     57.27% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     98627418     12.46%     69.73% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     67886540      8.58%     78.31% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     65072151      8.22%     86.53% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     32061116      4.05%     90.58% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     43981608      5.56%     96.14% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7     23231949      2.94%     99.08% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8      7319875      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total    791493576                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu     30797441     93.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd           57      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     93.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu       445405      1.35%     94.35% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp          339      0.00%     94.35% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt       226868      0.69%     95.03% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc       352554      1.06%     96.10% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift         7496      0.02%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       289297      0.87%     96.99% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite       530065      1.60%     98.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead       465614      1.41%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite           17      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass     45537583      3.23%      3.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu   1099990775     78.10%     81.34% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult         1007      0.00%     81.34% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv     14882131      1.06%     82.40% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd      2334696      0.17%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd      4010985      0.28%     82.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     82.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu     10067629      0.71%     83.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp       786149      0.06%     83.62% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt     12539028      0.89%     84.51% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc      9783297      0.69%     85.20% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     85.20% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     85.20% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift      2444323      0.17%     85.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd           23      0.00%     85.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt       896524      0.06%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult        40038      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    117921719      8.37%     93.81% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     66852907      4.75%     98.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead     19082340      1.35%     99.92% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      1178548      0.08%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total   1408349702                       # Type of FU issued
system.switch_cpus_10.iq.rate                1.778856                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt         33115153                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.023513                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   3516750061                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes   2051426303                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses   1303729306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads    129332288                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes    103475879                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses     59315668                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses   1330635897                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses     65291375                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     12641776                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads     58661753                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses       111461                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation        12793                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores     29723572                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads        60559                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked       238573                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles     18928649                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles    132757976                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles     17049496                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts   1628488182                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts     13639775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    159288907                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     82794052                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts         1589                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents      1115442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents     15045154                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents        12793                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect      5917645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect     16309229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts     22226874                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts   1380042594                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    132495175                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts     28307108                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         198295554                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches     153767973                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        65800379                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          1.743102                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent          1366194190                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count         1363044974                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers     1025913113                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1997131002                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            1.721633                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.513693                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts    526491261                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls         1115                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts     18918372                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples    710733006                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.550634                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.313712                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0    361844393     50.91%     50.91% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1    118996734     16.74%     67.65% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     61416432      8.64%     76.30% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     60063352      8.45%     84.75% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     32956530      4.64%     89.38% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     11023059      1.55%     90.93% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      8450284      1.19%     92.12% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      5434133      0.76%     92.89% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     50548089      7.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total    710733006                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    499762325                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps   1102086416                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           153697603                       # Number of memory references committed
system.switch_cpus_10.commit.loads          100627123                       # Number of loads committed
system.switch_cpus_10.commit.membars              120                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches       131393433                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts        46736503                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts     1043661520                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls      5682339                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass     32497617      2.95%      2.95% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    868803118     78.83%     81.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult           12      0.00%     81.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv     14468723      1.31%     83.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd       509839      0.05%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd      3188686      0.29%     83.43% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     83.43% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu      7476884      0.68%     84.11% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp       666648      0.06%     84.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt     10221590      0.93%     85.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc      8446042      0.77%     85.86% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift      1332272      0.12%     85.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd           23      0.00%     85.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt       777311      0.07%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult           48      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead     87924082      7.98%     94.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     52121366      4.73%     98.76% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead     12703041      1.15%     99.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite       949114      0.09%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total   1102086416                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     50548089                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        2288762594                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       3338675713                       # The number of ROB writes
system.switch_cpus_10.timesIdled                 5568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles               222905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        499762325                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps         1102086416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.584186                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.584186                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.631239                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.631239                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    2017440513                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes   1110302349                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads       91265133                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes      50049489                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      979120786                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     497422418                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    459066751                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups    238794848                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted    238794848                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect     18774866                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups    211282364                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS     11454788                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect      2542477                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups    211282364                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     98338071                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses    112944293                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted     12321341                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        133099251                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         65942160                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses            1312564                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses              67113                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses         94416952                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses              79703                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles             791716481                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    284942647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           868491232                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches        238794848                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches    109792859                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles          487255966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles     37647220                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.TlbCycles            1000                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_11.fetch.MiscStallCycles        37061                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       440001                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines       94337309                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes      6603629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.ItlbSquashes            1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples    791500484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.482838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.472650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0     499625210     63.12%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       8473003      1.07%     64.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2      12052752      1.52%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3      12899925      1.63%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4      10179889      1.29%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      23577027      2.98%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6      26283424      3.32%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       9689789      1.22%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8     188719465     23.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total    791500484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.301617                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             1.096973                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles     230457244                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles    281510134                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles      231858519                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles     28850971                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles     18823610                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts   1814995463                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles     18823610                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     250081003                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles    165683191                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles        29736                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      237829840                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles    119053099                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts   1740278375                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents       335259                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents     57799803                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents      5589880                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents     51520089                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands   2117534212                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   4746130053                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   2693356784                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups    121610775                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps   1369340731                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps     748193279                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts          979                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          979                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts      170646774                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    159005071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     82731369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads      4179955                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       503127                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded      1627383000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded         2565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued     1407932340                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued      4770925                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined    525051213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined    931423787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved         1450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples    791500484                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.778814                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.142741                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0    351717139     44.44%     44.44% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1    101652751     12.84%     57.28% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     98644877     12.46%     69.74% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     67920492      8.58%     78.32% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     64998126      8.21%     86.54% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     32055494      4.05%     90.59% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     43948671      5.55%     96.14% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7     23237113      2.94%     99.07% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8      7325821      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total    791500484                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu     30899521     93.01%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd           55      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu       445076      1.34%     94.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp          294      0.00%     94.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt       227671      0.69%     95.03% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc       352564      1.06%     96.10% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift         7451      0.02%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead       299929      0.90%     97.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite       527427      1.59%     98.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead       462168      1.39%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite            9      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass     45588759      3.24%      3.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu   1099659789     78.10%     81.34% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult          993      0.00%     81.34% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv     14881246      1.06%     82.40% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd      2347143      0.17%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     82.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd      4010582      0.28%     82.85% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     82.85% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu     10065741      0.71%     83.57% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp       782828      0.06%     83.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt     12539403      0.89%     84.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc      9783235      0.69%     85.21% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     85.21% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     85.21% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift      2441766      0.17%     85.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd           23      0.00%     85.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt       895553      0.06%     85.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult        39363      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     85.45% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    117807656      8.37%     93.81% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     66830533      4.75%     98.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead     19083368      1.36%     99.92% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite      1174359      0.08%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total   1407932340                       # Type of FU issued
system.switch_cpus_11.iq.rate                1.778329                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt         33222165                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.023596                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   3516021802                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes   2048972009                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses   1303475995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads    129336452                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes    103477173                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses     59327489                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses   1330272730                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses     65293016                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     12651085                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads     58354841                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses       110818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation        12816                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores     29647683                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        60417                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked       238044                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles     18823610                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles    133570764                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles     17313237                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts   1627385565                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts     13437771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    159005071                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     82731369                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts         1516                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents      1113355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents     15314917                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents        12816                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect      5887289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect     16230823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts     22118112                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts   1379753893                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    132416496                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts     28178447                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         198209412                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches     153846515                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        65792916                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          1.742737                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent          1365945667                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count         1362803484                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers     1025702707                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1997629623                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            1.721328                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.513460                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts    525140128                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls         1115                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts     18813266                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples    711014893                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.550367                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.313841                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0    362048576     50.92%     50.92% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1    119057116     16.74%     67.66% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     61464454      8.64%     76.31% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     60022372      8.44%     84.75% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     32913257      4.63%     89.38% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     11014155      1.55%     90.93% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      8486813      1.19%     92.12% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      5428796      0.76%     92.89% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     50579354      7.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total    711014893                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499876670                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps   1102334225                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           153733897                       # Number of memory references committed
system.switch_cpus_11.commit.loads          100650222                       # Number of loads committed
system.switch_cpus_11.commit.membars              120                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches       131424483                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts        46745961                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts     1043896572                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls      5683661                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass     32505225      2.95%      2.95% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    868998949     78.83%     81.78% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult           12      0.00%     81.78% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv     14470285      1.31%     83.09% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd       509942      0.05%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd      3189208      0.29%     83.43% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     83.43% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu      7478408      0.68%     84.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp       666822      0.06%     84.17% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt     10223616      0.93%     85.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc      8447850      0.77%     85.86% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift      1332487      0.12%     85.98% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd           23      0.00%     85.98% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt       777453      0.07%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult           48      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     87944541      7.98%     94.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     52134359      4.73%     98.76% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead     12705681      1.15%     99.91% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite       949316      0.09%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total   1102334225                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     50579354                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        2287909892                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       3336186943                       # The number of ROB writes
system.switch_cpus_11.timesIdled                 5403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles               215997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499876670                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps         1102334225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.583824                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.583824                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.631383                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.631383                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    2017109122                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes   1110000832                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads       91254958                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes      50065410                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      979468801                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     497429006                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    458882506                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups    238884408                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted    238884408                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect     18794389                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups    211054650                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS     11471927                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect      2545135                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups    211054650                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     98257986                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses    112796664                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted     12325493                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        133181139                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         65972062                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses            1311240                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses              66627                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses         94488994                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses              75397                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles             791716481                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    285173288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           869045636                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches        238884408                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches    109729913                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles          487014742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles     37682366                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.TlbCycles             836                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_12.fetch.MiscStallCycles        35285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles       416381                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          218                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines       94413656                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes      6611944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.ItlbSquashes            3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples    791481933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     2.484686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     3.473466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0     499421517     63.10%     63.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1       8482151      1.07%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2      12058117      1.52%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3      12906536      1.63%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4      10163848      1.28%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      23592426      2.98%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6      26261767      3.32%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7       9686686      1.22%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8     188908885     23.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total    791481933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.301730                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             1.097673                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles     230603277                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles    281152477                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles      232117414                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles     28767569                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles     18841183                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts   1816226923                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles     18841183                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     250255064                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles    165527355                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles        29125                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      238004929                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles    118824265                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts   1741411402                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents       335631                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents     57793616                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents      5533752                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents     51383972                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands   2118909356                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   4749529367                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   2695460272                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups    121737985                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps   1369670991                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps     749238297                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts          968                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts          968                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts      170610548                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    159166099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     82762933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads      4206608                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores       508983                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded      1628367894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded         2680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued     1408521457                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued      4753449                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined    525766196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined    933247814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved         1564                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples    791481933                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     1.779600                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     2.142841                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0    351497990     44.41%     44.41% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1    101716984     12.85%     57.26% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     98682538     12.47%     69.73% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     67962248      8.59%     78.32% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     64981151      8.21%     86.53% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     32105562      4.06%     90.58% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     43971904      5.56%     96.14% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7     23239633      2.94%     99.07% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8      7323923      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total    791481933                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu     30781087     92.98%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd           53      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu       446397      1.35%     94.33% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp          352      0.00%     94.33% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt       225874      0.68%     95.01% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc       352902      1.07%     96.08% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift         7579      0.02%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead       292782      0.88%     96.99% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite       531727      1.61%     98.59% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead       465860      1.41%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite           20      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass     45564522      3.23%      3.23% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu   1100110320     78.10%     81.34% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult         1004      0.00%     81.34% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv     14884741      1.06%     82.40% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd      2349528      0.17%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd      4010447      0.28%     82.85% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     82.85% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu     10075603      0.72%     83.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp       790424      0.06%     83.62% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt     12539507      0.89%     84.51% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc      9786656      0.69%     85.20% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     85.20% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     85.20% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift      2448104      0.17%     85.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd           28      0.00%     85.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt       896948      0.06%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult        39846      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    117878676      8.37%     93.81% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     66861930      4.75%     98.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead     19105893      1.36%     99.92% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite      1177280      0.08%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total   1408521457                       # Type of FU issued
system.switch_cpus_12.iq.rate                1.779073                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt         33104633                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.023503                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   3516926879                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes   2050477715                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses   1303986317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads    129456046                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes    103671508                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses     59368901                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses   1330706328                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses     65355240                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     12650906                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads     58490939                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses       111957                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation        12877                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores     29665299                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads        60429                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked       229699                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles     18841183                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles    133466655                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles     17149357                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts   1628370574                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts     13463709                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    159166099                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     82762933                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts         1548                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents      1111781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents     15147831                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents        12877                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect      5891365                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect     16247269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts     22138634                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts   1380309409                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    132497747                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts     28212044                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         198321410                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches     153848917                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        65823663                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          1.743439                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent          1366493625                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count         1363355218                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers     1026155502                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1998269688                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            1.722025                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.513522                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts    525854853                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls         1116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts     18830808                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples    710884226                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     1.551032                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     2.314323                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0    361852901     50.90%     50.90% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1    119083268     16.75%     67.65% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     61463704      8.65%     76.30% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     60074456      8.45%     84.75% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     32880015      4.63%     89.38% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     11006103      1.55%     90.92% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6      8465597      1.19%     92.11% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      5439317      0.77%     92.88% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     50618865      7.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total    710884226                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    500000000                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps   1102604340                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           153772782                       # Number of memory references committed
system.switch_cpus_12.commit.loads          100675148                       # Number of loads committed
system.switch_cpus_12.commit.membars              120                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches       131458053                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts        46756644                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts     1044152565                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls      5685089                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass     32513476      2.95%      2.95% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    869212401     78.83%     81.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult           12      0.00%     81.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv     14472401      1.31%     83.09% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd       510062      0.05%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd      3189834      0.29%     83.43% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     83.43% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu      7480126      0.68%     84.11% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp       667002      0.06%     84.17% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt     10225936      0.93%     85.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc      8449879      0.77%     85.86% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift      1332763      0.12%     85.98% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd           23      0.00%     85.98% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt       777595      0.07%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult           48      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead     87966513      7.98%     94.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     52148117      4.73%     98.76% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead     12708635      1.15%     99.91% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite       949517      0.09%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total   1102604340                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     50618865                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        2288724554                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       3338270156                       # The number of ROB writes
system.switch_cpus_12.timesIdled                 5524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles               234548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        500000000                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps         1102604340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    1.583433                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              1.583433                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.631539                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.631539                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    2017936640                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes   1110482900                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads       91313986                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes      50102207                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      979514016                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     497567796                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    459089429                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups    238698184                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted    238698184                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect     18795689                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups    211054411                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS     11448379                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect      2546873                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups    211054411                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     98248348                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses    112806063                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted     12325987                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        133103110                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         65932813                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses            1312755                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses              63092                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses         94406568                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses              78886                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 258362009500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles             791716481                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    284912479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           868346302                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches        238698184                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches    109696727                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles          487261668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles     37688256                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.TlbCycles             852                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_13.fetch.MiscStallCycles        36668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles       436117                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          237                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines       94327742                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes      6609374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.ItlbSquashes            1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples    791492149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     2.482590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     3.472684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0     499671707     63.13%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1       8468341      1.07%     64.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2      12035751      1.52%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3      12901145      1.63%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4      10181465      1.29%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      23571007      2.98%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6      26252673      3.32%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7       9669837      1.22%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8     188740223     23.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total    791492149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.301495                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             1.096789                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles     230524861                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles    281464293                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles      231823911                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles     28834944                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles     18844128                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts   1814655349                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles     18844128                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     250158722                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles    165592020                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles        31826                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      237763028                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles    119102414                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts   1739751617                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents       339158                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents     57772736                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents      5631742                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents     51605160                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands   2116910812                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   4744496305                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   2692494406                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups    121723264                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps   1369278983                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps     747631784                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts          975                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts          975                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts      170540379                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    158937318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     82663322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads      4177454                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores       488433                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded      1626841245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded         2692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued     1407646967                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued      4764175                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined    524560342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined    930128345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved         1577                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples    791492149                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     1.778472                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     2.142542                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0    351713070     44.44%     44.44% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1    101699330     12.85%     57.29% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     98678579     12.47%     69.75% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     67940677      8.58%     78.34% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     64921331      8.20%     86.54% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     32040226      4.05%     90.59% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     43939966      5.55%     96.14% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7     23229562      2.93%     99.07% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8      7329408      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total    791492149                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu     30835217     92.98%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd           54      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     92.98% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu       447056      1.35%     94.33% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp          308      0.00%     94.33% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt       227763      0.69%     95.02% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc       352696      1.06%     96.08% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     96.08% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift         7577      0.02%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead       298837      0.90%     97.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite       529772      1.60%     98.60% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead       463628      1.40%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite           15      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass     45583556      3.24%      3.24% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu   1099353371     78.10%     81.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult          982      0.00%     81.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv     14877808      1.06%     82.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd      2346454      0.17%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     82.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd      4012268      0.29%     82.85% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     82.85% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu     10084895      0.72%     83.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp       784597      0.06%     83.62% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt     12545009      0.89%     84.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc      9788573      0.70%     85.20% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     85.20% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     85.20% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift      2445087      0.17%     85.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd           26      0.00%     85.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt       895658      0.06%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult        39301      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     85.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    117806734      8.37%     93.81% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     66811101      4.75%     98.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead     19094631      1.36%     99.92% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite      1176916      0.08%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total   1407646967                       # Type of FU issued
system.switch_cpus_13.iq.rate                1.777969                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt         33162923                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.023559                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   3515274232                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes   2047766217                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses   1303178753                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads    129438941                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes    103650502                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses     59362897                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses   1329880341                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses     65345993                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     12655645                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads     58291820                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses       111042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation        12814                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores     29582394                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads        60276                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked       241853                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles     18844128                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles    133339415                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles     17375023                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts   1626843937                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts     13495114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    158937318                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     82663322                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts         1555                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents      1112122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents     15380026                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents        12814                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect      5889604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect     16247846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts     22137450                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts   1379487049                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    132421243                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts     28159910                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         198204895                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches     153815856                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        65783652                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          1.742400                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent          1365674488                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count         1362541650                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers     1025476031                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1997263845                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            1.720997                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.513440                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts    524647660                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls         1115                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts     18833696                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples    711029148                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     1.550265                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     2.313691                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0    362051960     50.92%     50.92% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1    119057176     16.74%     67.66% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     61484133      8.65%     76.31% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     60041666      8.44%     84.76% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     32899418      4.63%     89.38% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     11006911      1.55%     90.93% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6      8481884      1.19%     92.12% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      5438401      0.76%     92.89% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     50567599      7.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total    711029148                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    499853287                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps   1102283570                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           153726422                       # Number of memory references committed
system.switch_cpus_13.commit.loads          100645497                       # Number of loads committed
system.switch_cpus_13.commit.membars              120                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches       131418052                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts        46744152                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts     1043848506                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls      5683394                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass     32503634      2.95%      2.95% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    868958891     78.83%     81.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult           12      0.00%     81.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv     14470001      1.31%     83.09% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd       509921      0.05%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     83.14% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd      3189106      0.29%     83.43% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     83.43% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu      7478115      0.68%     84.11% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp       666792      0.06%     84.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt     10223236      0.93%     85.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc      8447506      0.77%     85.86% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     85.86% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift      1332440      0.12%     85.98% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd           23      0.00%     85.98% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp            0      0.00%     85.98% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt       777423      0.07%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult           48      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     86.05% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead     87940316      7.98%     94.03% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     52131650      4.73%     98.76% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead     12705181      1.15%     99.91% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite       949275      0.09%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total   1102283570                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     50567599                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        2287392779                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       3335076777                       # The number of ROB writes
system.switch_cpus_13.timesIdled                 5566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles               224332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        499853287                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps         1102283570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    1.583898                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              1.583898                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.631354                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.631354                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    2016927351                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes   1109733683                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads       91330902                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes      50094354                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      979320243                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     497329296                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    458790591                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests      8289156                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      4148695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           4532                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         4532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 258362009500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           3576004                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      4296273                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1251779                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             118                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            118                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           565694                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          565693                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      3576004                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      3091554                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      3103239                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      3128145                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      3108033                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              12430971                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    114769856                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    114527680                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    114864704                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    115225536                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              459387776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1400712                       # Total snoops (count)
system.tol3bus.snoopTraffic                  80642304                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5542528                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000818                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.028583                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5537996     99.92%     99.92% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   4532      0.08%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5542528                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3590407500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         773214147                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         776193840                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         781958861                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         777229139                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
