
DFPlayerMini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004634  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800480c  0800480c  0000580c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800485c  0800485c  00006028  2**0
                  CONTENTS
  4 .ARM          00000008  0800485c  0800485c  0000585c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004864  08004864  00006028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004864  08004864  00005864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004868  08004868  00005868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  0800486c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000028  08004894  00006028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08004894  000060f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7c8  00000000  00000000  00006058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fb3  00000000  00000000  00013820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  000157d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e9  00000000  00000000  00016228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ce32  00000000  00000000  00016a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000caaf  00000000  00000000  00033843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6482  00000000  00000000  000402f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6774  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002934  00000000  00000000  000f67b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000f90ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000028 	.word	0x20000028
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080047f4 	.word	0x080047f4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000002c 	.word	0x2000002c
 8000214:	080047f4 	.word	0x080047f4

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050c:	f000 fc43 	bl	8000d96 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000510:	f000 f82c 	bl	800056c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000514:	f000 f8c0 	bl	8000698 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000518:	f000 f872 	bl	8000600 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize USART3 for DFPlayer
	MP3_init();
 800051c:	f000 f926 	bl	800076c <MP3_init>
	// Wait for DFPlayer Initialization
	HAL_Delay(500);
 8000520:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000524:	f000 fca8 	bl	8000e78 <HAL_Delay>

	// Set DFPlayer Volume
	MP3_send_cmd(MP3_VOLUME, 0, 20); // Volume 0-30
 8000528:	2214      	movs	r2, #20
 800052a:	2100      	movs	r1, #0
 800052c:	2006      	movs	r0, #6
 800052e:	f000 f9bb 	bl	80008a8 <MP3_send_cmd>
	HAL_Delay(10);
 8000532:	200a      	movs	r0, #10
 8000534:	f000 fca0 	bl	8000e78 <HAL_Delay>
	// Choose a folder with mp3-files
	// You can use some folders with different languages or different voices
	MP3_set_folder(2);
 8000538:	2002      	movs	r0, #2
 800053a:	f000 fb05 	bl	8000b48 <MP3_set_folder>
	HAL_Delay(10);
 800053e:	200a      	movs	r0, #10
 8000540:	f000 fc9a 	bl	8000e78 <HAL_Delay>
	// Play single file from folder
	// This command start playing file 032.mp3 from folder 05
	// MP3_send_cmd(MP3_PLAY_FOLDER_FILE, 5, 32); //folder 01..99, file 001..255

	//Make Voice QUEUE
	MP3_say(MP3_NO_VALUE, 3148, MP3_NO_VALUE);
 8000544:	22ff      	movs	r2, #255	@ 0xff
 8000546:	f640 414c 	movw	r1, #3148	@ 0xc4c
 800054a:	20ff      	movs	r0, #255	@ 0xff
 800054c:	f000 f9dc 	bl	8000908 <MP3_say>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	// MP3 Voice QUEUE processing
  	MP3_queue_processing();
 8000550:	f000 fab4 	bl	8000abc <MP3_queue_processing>

  	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000554:	2140      	movs	r1, #64	@ 0x40
 8000556:	4804      	ldr	r0, [pc, #16]	@ (8000568 <main+0x60>)
 8000558:	f001 f81a 	bl	8001590 <HAL_GPIO_TogglePin>
  	HAL_Delay(100);
 800055c:	2064      	movs	r0, #100	@ 0x64
 800055e:	f000 fc8b 	bl	8000e78 <HAL_Delay>
  	MP3_queue_processing();
 8000562:	bf00      	nop
 8000564:	e7f4      	b.n	8000550 <main+0x48>
 8000566:	bf00      	nop
 8000568:	48000800 	.word	0x48000800

0800056c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b094      	sub	sp, #80	@ 0x50
 8000570:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000572:	f107 0318 	add.w	r3, r7, #24
 8000576:	2238      	movs	r2, #56	@ 0x38
 8000578:	2100      	movs	r1, #0
 800057a:	4618      	mov	r0, r3
 800057c:	f004 f90e 	bl	800479c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
 800058c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800058e:	2000      	movs	r0, #0
 8000590:	f001 f818 	bl	80015c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000594:	2301      	movs	r3, #1
 8000596:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000598:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800059c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059e:	2302      	movs	r3, #2
 80005a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005a2:	2303      	movs	r3, #3
 80005a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80005a6:	2302      	movs	r3, #2
 80005a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80005aa:	2355      	movs	r3, #85	@ 0x55
 80005ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005b2:	2302      	movs	r3, #2
 80005b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005b6:	2302      	movs	r3, #2
 80005b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ba:	f107 0318 	add.w	r3, r7, #24
 80005be:	4618      	mov	r0, r3
 80005c0:	f001 f8b4 	bl	800172c <HAL_RCC_OscConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x62>
  {
    Error_Handler();
 80005ca:	f000 f8c9 	bl	8000760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ce:	230f      	movs	r3, #15
 80005d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d2:	2303      	movs	r3, #3
 80005d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2104      	movs	r1, #4
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 fbb2 	bl	8001d50 <HAL_RCC_ClockConfig>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80005f2:	f000 f8b5 	bl	8000760 <Error_Handler>
  }
}
 80005f6:	bf00      	nop
 80005f8:	3750      	adds	r7, #80	@ 0x50
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
	...

08000600 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000604:	4b22      	ldr	r3, [pc, #136]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000606:	4a23      	ldr	r2, [pc, #140]	@ (8000694 <MX_USART1_UART_Init+0x94>)
 8000608:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800060a:	4b21      	ldr	r3, [pc, #132]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800060c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000610:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000612:	4b1f      	ldr	r3, [pc, #124]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000618:	4b1d      	ldr	r3, [pc, #116]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800061e:	4b1c      	ldr	r3, [pc, #112]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000624:	4b1a      	ldr	r3, [pc, #104]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000626:	220c      	movs	r2, #12
 8000628:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062a:	4b19      	ldr	r3, [pc, #100]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000630:	4b17      	ldr	r3, [pc, #92]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000636:	4b16      	ldr	r3, [pc, #88]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000638:	2200      	movs	r2, #0
 800063a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800063c:	4b14      	ldr	r3, [pc, #80]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800063e:	2200      	movs	r2, #0
 8000640:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000642:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 8000644:	2200      	movs	r2, #0
 8000646:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000648:	4811      	ldr	r0, [pc, #68]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800064a:	f001 ff8d 	bl	8002568 <HAL_UART_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000654:	f000 f884 	bl	8000760 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000658:	2100      	movs	r1, #0
 800065a:	480d      	ldr	r0, [pc, #52]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800065c:	f003 ffd3 	bl	8004606 <HAL_UARTEx_SetTxFifoThreshold>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000666:	f000 f87b 	bl	8000760 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800066a:	2100      	movs	r1, #0
 800066c:	4808      	ldr	r0, [pc, #32]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800066e:	f004 f808 	bl	8004682 <HAL_UARTEx_SetRxFifoThreshold>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000678:	f000 f872 	bl	8000760 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800067c:	4804      	ldr	r0, [pc, #16]	@ (8000690 <MX_USART1_UART_Init+0x90>)
 800067e:	f003 ff89 	bl	8004594 <HAL_UARTEx_DisableFifoMode>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000688:	f000 f86a 	bl	8000760 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000044 	.word	0x20000044
 8000694:	40013800 	.word	0x40013800

08000698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b08a      	sub	sp, #40	@ 0x28
 800069c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
 80006ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b2:	4a29      	ldr	r2, [pc, #164]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006b4:	f043 0304 	orr.w	r3, r3, #4
 80006b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006be:	f003 0304 	and.w	r3, r3, #4
 80006c2:	613b      	str	r3, [r7, #16]
 80006c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	4a23      	ldr	r2, [pc, #140]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006cc:	f043 0320 	orr.w	r3, r3, #32
 80006d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d2:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	f003 0320 	and.w	r3, r3, #32
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	4a1d      	ldr	r2, [pc, #116]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	4a17      	ldr	r2, [pc, #92]	@ (8000758 <MX_GPIO_Init+0xc0>)
 80006fc:	f043 0302 	orr.w	r3, r3, #2
 8000700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_GPIO_Init+0xc0>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	2140      	movs	r1, #64	@ 0x40
 8000712:	4812      	ldr	r0, [pc, #72]	@ (800075c <MX_GPIO_Init+0xc4>)
 8000714:	f000 ff24 	bl	8001560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000718:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800071c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071e:	2300      	movs	r3, #0
 8000720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000722:	2302      	movs	r3, #2
 8000724:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	4619      	mov	r1, r3
 800072c:	480b      	ldr	r0, [pc, #44]	@ (800075c <MX_GPIO_Init+0xc4>)
 800072e:	f000 fd95 	bl	800125c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000732:	2340      	movs	r3, #64	@ 0x40
 8000734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000736:	2301      	movs	r3, #1
 8000738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073e:	2300      	movs	r3, #0
 8000740:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000742:	f107 0314 	add.w	r3, r7, #20
 8000746:	4619      	mov	r1, r3
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <MX_GPIO_Init+0xc4>)
 800074a:	f000 fd87 	bl	800125c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800074e:	bf00      	nop
 8000750:	3728      	adds	r7, #40	@ 0x28
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40021000 	.word	0x40021000
 800075c:	48000800 	.word	0x48000800

08000760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000764:	b672      	cpsid	i
}
 8000766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <Error_Handler+0x8>

0800076c <MP3_init>:
extern UART_HandleTypeDef huart1;

/*
*/
void MP3_init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
    // Send first byte. First byte may be dropped
	uint8_t ch = ' ';
 8000772:	2320      	movs	r3, #32
 8000774:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 100);
 8000776:	1df9      	adds	r1, r7, #7
 8000778:	2364      	movs	r3, #100	@ 0x64
 800077a:	2201      	movs	r2, #1
 800077c:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MP3_init+0x28>)
 800077e:	f001 ff43 	bl	8002608 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart1, (uint8_t *)&mp3_RXc, 1);
 8000782:	2201      	movs	r2, #1
 8000784:	4904      	ldr	r1, [pc, #16]	@ (8000798 <MP3_init+0x2c>)
 8000786:	4803      	ldr	r0, [pc, #12]	@ (8000794 <MP3_init+0x28>)
 8000788:	f001 ffcc 	bl	8002724 <HAL_UART_Receive_IT>

}
 800078c:	bf00      	nop
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000044 	.word	0x20000044
 8000798:	200000d9 	.word	0x200000d9

0800079c <MP3_clear_RXBuffer>:

/* Clear receive data buffer.
 * DFPlayer sends messages when certain events.
 * This buffer is used to receive messages from the player.
*/
void MP3_clear_RXBuffer(void) {
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
	for (mp3_RXi=0; mp3_RXi<mp3_RX_Buf_SIZE; mp3_RXi++)
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <MP3_clear_RXBuffer+0x44>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
 80007a6:	e00d      	b.n	80007c4 <MP3_clear_RXBuffer+0x28>
		mp3_RX_Buf[mp3_RXi] = '\0';
 80007a8:	4b0d      	ldr	r3, [pc, #52]	@ (80007e0 <MP3_clear_RXBuffer+0x44>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	461a      	mov	r2, r3
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MP3_clear_RXBuffer+0x48>)
 80007b2:	2100      	movs	r1, #0
 80007b4:	5499      	strb	r1, [r3, r2]
	for (mp3_RXi=0; mp3_RXi<mp3_RX_Buf_SIZE; mp3_RXi++)
 80007b6:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <MP3_clear_RXBuffer+0x44>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	3301      	adds	r3, #1
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <MP3_clear_RXBuffer+0x44>)
 80007c2:	701a      	strb	r2, [r3, #0]
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <MP3_clear_RXBuffer+0x44>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	2b13      	cmp	r3, #19
 80007cc:	d9ec      	bls.n	80007a8 <MP3_clear_RXBuffer+0xc>
	mp3_RXi = 0;
 80007ce:	4b04      	ldr	r3, [pc, #16]	@ (80007e0 <MP3_clear_RXBuffer+0x44>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	200000d8 	.word	0x200000d8
 80007e4:	200000dc 	.word	0x200000dc

080007e8 <HAL_UART_RxCpltCallback>:
/* Processing data received from a DFPlayer
 * We need to know the moment of the end of track playing.
 * Sets a flag when message received and the end of track playing is detected.
 * Other messages are ignored.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
/////	mp3_RXc = USART_ReceiveData(USART3);
	mp3_RX_Buf[mp3_RXi] = mp3_RXc;
 80007f0:	4b17      	ldr	r3, [pc, #92]	@ (8000850 <HAL_UART_RxCpltCallback+0x68>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	461a      	mov	r2, r3
 80007f8:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <HAL_UART_RxCpltCallback+0x6c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	b2d9      	uxtb	r1, r3
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <HAL_UART_RxCpltCallback+0x70>)
 8000800:	5499      	strb	r1, [r3, r2]
	mp3_RXi++;
 8000802:	4b13      	ldr	r3, [pc, #76]	@ (8000850 <HAL_UART_RxCpltCallback+0x68>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	3301      	adds	r3, #1
 800080a:	b2da      	uxtb	r2, r3
 800080c:	4b10      	ldr	r3, [pc, #64]	@ (8000850 <HAL_UART_RxCpltCallback+0x68>)
 800080e:	701a      	strb	r2, [r3, #0]

		if (mp3_RXc != 0xEF) { // End of DFPlayer message
 8000810:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <HAL_UART_RxCpltCallback+0x6c>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	b2db      	uxtb	r3, r3
 8000816:	2bef      	cmp	r3, #239	@ 0xef
 8000818:	d007      	beq.n	800082a <HAL_UART_RxCpltCallback+0x42>
			if (mp3_RXi > mp3_RX_Buf_SIZE-1) {
 800081a:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <HAL_UART_RxCpltCallback+0x68>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b13      	cmp	r3, #19
 8000822:	d90c      	bls.n	800083e <HAL_UART_RxCpltCallback+0x56>
				MP3_clear_RXBuffer();
 8000824:	f7ff ffba 	bl	800079c <MP3_clear_RXBuffer>
 8000828:	e009      	b.n	800083e <HAL_UART_RxCpltCallback+0x56>
			}
		}
		else {
			//if (RX_BUF[3] == 0x3C) { // U-DISK finished playing tracks
			//if (RX_BUF[3] == 0x3E) { // FLASH finished playing tracks
			if (mp3_RX_Buf[3] == 0x3D) { // TF card finished playing tracks
 800082a:	4b0b      	ldr	r3, [pc, #44]	@ (8000858 <HAL_UART_RxCpltCallback+0x70>)
 800082c:	78db      	ldrb	r3, [r3, #3]
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b3d      	cmp	r3, #61	@ 0x3d
 8000832:	d102      	bne.n	800083a <HAL_UART_RxCpltCallback+0x52>
				mp3_flag = 1;
 8000834:	4b09      	ldr	r3, [pc, #36]	@ (800085c <HAL_UART_RxCpltCallback+0x74>)
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]
			}
			MP3_clear_RXBuffer();
 800083a:	f7ff ffaf 	bl	800079c <MP3_clear_RXBuffer>
		}

	HAL_UART_Receive_IT(&huart1, (uint8_t *)&mp3_RXc, 1);
 800083e:	2201      	movs	r2, #1
 8000840:	4904      	ldr	r1, [pc, #16]	@ (8000854 <HAL_UART_RxCpltCallback+0x6c>)
 8000842:	4807      	ldr	r0, [pc, #28]	@ (8000860 <HAL_UART_RxCpltCallback+0x78>)
 8000844:	f001 ff6e 	bl	8002724 <HAL_UART_Receive_IT>
	//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	//UART_Start_Receive_IT(&huart1, rx_buffer, BUFFER_SIZE);

	// Return to console received data
	//HAL_UART_Transmit(&huart1, rx_buffer, BUFFER_SIZE, HAL_MAX_DELAY);
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000d8 	.word	0x200000d8
 8000854:	200000d9 	.word	0x200000d9
 8000858:	200000dc 	.word	0x200000dc
 800085c:	200000f1 	.word	0x200000f1
 8000860:	20000044 	.word	0x20000044

08000864 <MP3_checksum>:
}
*/

/* Calculate checksum
 */
uint16_t MP3_checksum (void) {
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
	uint16_t sum = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for (i=1; i<7; i++) {
 800086e:	2301      	movs	r3, #1
 8000870:	717b      	strb	r3, [r7, #5]
 8000872:	e00a      	b.n	800088a <MP3_checksum+0x26>
		sum += mp3_cmd_buf[i];
 8000874:	797b      	ldrb	r3, [r7, #5]
 8000876:	4a0b      	ldr	r2, [pc, #44]	@ (80008a4 <MP3_checksum+0x40>)
 8000878:	5cd3      	ldrb	r3, [r2, r3]
 800087a:	b2db      	uxtb	r3, r3
 800087c:	461a      	mov	r2, r3
 800087e:	88fb      	ldrh	r3, [r7, #6]
 8000880:	4413      	add	r3, r2
 8000882:	80fb      	strh	r3, [r7, #6]
	for (i=1; i<7; i++) {
 8000884:	797b      	ldrb	r3, [r7, #5]
 8000886:	3301      	adds	r3, #1
 8000888:	717b      	strb	r3, [r7, #5]
 800088a:	797b      	ldrb	r3, [r7, #5]
 800088c:	2b06      	cmp	r3, #6
 800088e:	d9f1      	bls.n	8000874 <MP3_checksum+0x10>
	}
	return -sum;
 8000890:	88fb      	ldrh	r3, [r7, #6]
 8000892:	425b      	negs	r3, r3
 8000894:	b29b      	uxth	r3, r3
}
 8000896:	4618      	mov	r0, r3
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	20000004 	.word	0x20000004

080008a8 <MP3_send_cmd>:

/* Send command to DFPlayer
 */
void MP3_send_cmd (uint8_t cmd, uint16_t high_arg, uint16_t low_arg) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	71fb      	strb	r3, [r7, #7]
 80008b2:	460b      	mov	r3, r1
 80008b4:	80bb      	strh	r3, [r7, #4]
 80008b6:	4613      	mov	r3, r2
 80008b8:	807b      	strh	r3, [r7, #2]
	//uint8_t i;
	uint16_t checksum;

	mp3_cmd_buf[3] = cmd;
 80008ba:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <MP3_send_cmd+0x58>)
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	70d3      	strb	r3, [r2, #3]

	mp3_cmd_buf[5] = high_arg;
 80008c0:	88bb      	ldrh	r3, [r7, #4]
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <MP3_send_cmd+0x58>)
 80008c6:	715a      	strb	r2, [r3, #5]
	mp3_cmd_buf[6] = low_arg;
 80008c8:	887b      	ldrh	r3, [r7, #2]
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <MP3_send_cmd+0x58>)
 80008ce:	719a      	strb	r2, [r3, #6]

	checksum = MP3_checksum();
 80008d0:	f7ff ffc8 	bl	8000864 <MP3_checksum>
 80008d4:	4603      	mov	r3, r0
 80008d6:	81fb      	strh	r3, [r7, #14]
	mp3_cmd_buf[7] = (uint8_t) ((checksum >> 8) & 0x00FF);
 80008d8:	89fb      	ldrh	r3, [r7, #14]
 80008da:	0a1b      	lsrs	r3, r3, #8
 80008dc:	b29b      	uxth	r3, r3
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <MP3_send_cmd+0x58>)
 80008e2:	71da      	strb	r2, [r3, #7]
	mp3_cmd_buf[8] = (uint8_t) (checksum & 0x00FF);
 80008e4:	89fb      	ldrh	r3, [r7, #14]
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <MP3_send_cmd+0x58>)
 80008ea:	721a      	strb	r2, [r3, #8]
        while(USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET)
        {
        }
    }*/

	HAL_UART_Transmit(&huart1, (const uint8_t *)&mp3_cmd_buf, 10, 100);
 80008ec:	2364      	movs	r3, #100	@ 0x64
 80008ee:	220a      	movs	r2, #10
 80008f0:	4903      	ldr	r1, [pc, #12]	@ (8000900 <MP3_send_cmd+0x58>)
 80008f2:	4804      	ldr	r0, [pc, #16]	@ (8000904 <MP3_send_cmd+0x5c>)
 80008f4:	f001 fe88 	bl	8002608 <HAL_UART_Transmit>

}
 80008f8:	bf00      	nop
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000004 	.word	0x20000004
 8000904:	20000044 	.word	0x20000044

08000908 <MP3_say>:

/* This function make a queue from simple mp3-files to say a long number.
 * Range -9999...9999
 * You can use prefix and suffix. It's a mp3-files which will play before and after number.
 */
void MP3_say(uint8_t prefix, int value, uint8_t suffix) {
 8000908:	b490      	push	{r4, r7}
 800090a:	b088      	sub	sp, #32
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	6039      	str	r1, [r7, #0]
 8000912:	71fb      	strb	r3, [r7, #7]
 8000914:	4613      	mov	r3, r2
 8000916:	71bb      	strb	r3, [r7, #6]
	int i;
	int num;

	const int POW[4] = {1, 10, 100, 1000}; // Range -9999...9999
 8000918:	4b64      	ldr	r3, [pc, #400]	@ (8000aac <MP3_say+0x1a4>)
 800091a:	f107 0408 	add.w	r4, r7, #8
 800091e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Erase MP3 Queue
	for (i=0; i<MP3_QUEUE_LEN; i++) {
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]
 8000928:	e007      	b.n	800093a <MP3_say+0x32>
		mp3_queue[i] = MP3_NO_VALUE;
 800092a:	4a61      	ldr	r2, [pc, #388]	@ (8000ab0 <MP3_say+0x1a8>)
 800092c:	69fb      	ldr	r3, [r7, #28]
 800092e:	4413      	add	r3, r2
 8000930:	22ff      	movs	r2, #255	@ 0xff
 8000932:	701a      	strb	r2, [r3, #0]
	for (i=0; i<MP3_QUEUE_LEN; i++) {
 8000934:	69fb      	ldr	r3, [r7, #28]
 8000936:	3301      	adds	r3, #1
 8000938:	61fb      	str	r3, [r7, #28]
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	2b09      	cmp	r3, #9
 800093e:	ddf4      	ble.n	800092a <MP3_say+0x22>
	}

	// Fill MP3 Queue
	mp3_queue_id = -1;
 8000940:	4b5c      	ldr	r3, [pc, #368]	@ (8000ab4 <MP3_say+0x1ac>)
 8000942:	22ff      	movs	r2, #255	@ 0xff
 8000944:	701a      	strb	r2, [r3, #0]

	// Prefix
	if (prefix != MP3_NO_VALUE) {
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	2bff      	cmp	r3, #255	@ 0xff
 800094a:	d00f      	beq.n	800096c <MP3_say+0x64>
		mp3_queue_id++;
 800094c:	4b59      	ldr	r3, [pc, #356]	@ (8000ab4 <MP3_say+0x1ac>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	b25b      	sxtb	r3, r3
 8000952:	b2db      	uxtb	r3, r3
 8000954:	3301      	adds	r3, #1
 8000956:	b2db      	uxtb	r3, r3
 8000958:	b25a      	sxtb	r2, r3
 800095a:	4b56      	ldr	r3, [pc, #344]	@ (8000ab4 <MP3_say+0x1ac>)
 800095c:	701a      	strb	r2, [r3, #0]
		mp3_queue[mp3_queue_id] = prefix;
 800095e:	4b55      	ldr	r3, [pc, #340]	@ (8000ab4 <MP3_say+0x1ac>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	b25b      	sxtb	r3, r3
 8000964:	4619      	mov	r1, r3
 8000966:	4a52      	ldr	r2, [pc, #328]	@ (8000ab0 <MP3_say+0x1a8>)
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	5453      	strb	r3, [r2, r1]
	}

	if (value < 0) {
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	da15      	bge.n	800099e <MP3_say+0x96>
		value = abs(value);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	bfb8      	it	lt
 8000978:	425b      	neglt	r3, r3
 800097a:	603b      	str	r3, [r7, #0]
		mp3_queue_id++;
 800097c:	4b4d      	ldr	r3, [pc, #308]	@ (8000ab4 <MP3_say+0x1ac>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	b25b      	sxtb	r3, r3
 8000982:	b2db      	uxtb	r3, r3
 8000984:	3301      	adds	r3, #1
 8000986:	b2db      	uxtb	r3, r3
 8000988:	b25a      	sxtb	r2, r3
 800098a:	4b4a      	ldr	r3, [pc, #296]	@ (8000ab4 <MP3_say+0x1ac>)
 800098c:	701a      	strb	r2, [r3, #0]
		mp3_queue[mp3_queue_id] = 250; // Minus
 800098e:	4b49      	ldr	r3, [pc, #292]	@ (8000ab4 <MP3_say+0x1ac>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b25b      	sxtb	r3, r3
 8000994:	461a      	mov	r2, r3
 8000996:	4b46      	ldr	r3, [pc, #280]	@ (8000ab0 <MP3_say+0x1a8>)
 8000998:	21fa      	movs	r1, #250	@ 0xfa
 800099a:	5499      	strb	r1, [r3, r2]
 800099c:	e012      	b.n	80009c4 <MP3_say+0xbc>
	}
	else {
		if (value == 0) {
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d10f      	bne.n	80009c4 <MP3_say+0xbc>
			mp3_queue_id++;
 80009a4:	4b43      	ldr	r3, [pc, #268]	@ (8000ab4 <MP3_say+0x1ac>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b25b      	sxtb	r3, r3
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	3301      	adds	r3, #1
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	b25a      	sxtb	r2, r3
 80009b2:	4b40      	ldr	r3, [pc, #256]	@ (8000ab4 <MP3_say+0x1ac>)
 80009b4:	701a      	strb	r2, [r3, #0]
			mp3_queue[mp3_queue_id] = 200;
 80009b6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ab4 <MP3_say+0x1ac>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	b25b      	sxtb	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	4b3c      	ldr	r3, [pc, #240]	@ (8000ab0 <MP3_say+0x1a8>)
 80009c0:	21c8      	movs	r1, #200	@ 0xc8
 80009c2:	5499      	strb	r1, [r3, r2]
		}
	}

	for (i = 3; i >= 0; i--) { // Range -9999...9999
 80009c4:	2303      	movs	r3, #3
 80009c6:	61fb      	str	r3, [r7, #28]
 80009c8:	e04f      	b.n	8000a6a <MP3_say+0x162>
		if (value > 19 ) {
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	2b13      	cmp	r3, #19
 80009ce:	dd33      	ble.n	8000a38 <MP3_say+0x130>
			num = value / POW[i];
 80009d0:	69fb      	ldr	r3, [r7, #28]
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	3320      	adds	r3, #32
 80009d6:	443b      	add	r3, r7
 80009d8:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80009dc:	683a      	ldr	r2, [r7, #0]
 80009de:	fb92 f3f3 	sdiv	r3, r2, r3
 80009e2:	61bb      	str	r3, [r7, #24]
			value = value - num * POW[i];
 80009e4:	69fb      	ldr	r3, [r7, #28]
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	3320      	adds	r3, #32
 80009ea:	443b      	add	r3, r7
 80009ec:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80009f0:	69ba      	ldr	r2, [r7, #24]
 80009f2:	fb02 f303 	mul.w	r3, r2, r3
 80009f6:	683a      	ldr	r2, [r7, #0]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	603b      	str	r3, [r7, #0]

			if (num > 0) {
 80009fc:	69bb      	ldr	r3, [r7, #24]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	dd30      	ble.n	8000a64 <MP3_say+0x15c>
				mp3_queue_id++;
 8000a02:	4b2c      	ldr	r3, [pc, #176]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	b25b      	sxtb	r3, r3
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	b25a      	sxtb	r2, r3
 8000a10:	4b28      	ldr	r3, [pc, #160]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a12:	701a      	strb	r2, [r3, #0]
				mp3_queue[mp3_queue_id] = (i+1)*10 + num;
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	3301      	adds	r3, #1
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	0092      	lsls	r2, r2, #2
 8000a1e:	4413      	add	r3, r2
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	4922      	ldr	r1, [pc, #136]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a2a:	7809      	ldrb	r1, [r1, #0]
 8000a2c:	b249      	sxtb	r1, r1
 8000a2e:	4413      	add	r3, r2
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab0 <MP3_say+0x1a8>)
 8000a34:	545a      	strb	r2, [r3, r1]
 8000a36:	e015      	b.n	8000a64 <MP3_say+0x15c>
				//mp3_queue_id++;
			}
		}
		else {
			if (value > 0) {
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	dd12      	ble.n	8000a64 <MP3_say+0x15c>
				mp3_queue_id++;
 8000a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	b25b      	sxtb	r3, r3
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	3301      	adds	r3, #1
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	4b19      	ldr	r3, [pc, #100]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a4e:	701a      	strb	r2, [r3, #0]
				mp3_queue[mp3_queue_id] = value;
 8000a50:	4b18      	ldr	r3, [pc, #96]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	461a      	mov	r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	b2d9      	uxtb	r1, r3
 8000a5c:	4b14      	ldr	r3, [pc, #80]	@ (8000ab0 <MP3_say+0x1a8>)
 8000a5e:	5499      	strb	r1, [r3, r2]
				value = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	603b      	str	r3, [r7, #0]
	for (i = 3; i >= 0; i--) { // Range -9999...9999
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	61fb      	str	r3, [r7, #28]
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	daac      	bge.n	80009ca <MP3_say+0xc2>
			}
		}
	}

	// Suffix
	if (suffix != MP3_NO_VALUE) {
 8000a70:	79bb      	ldrb	r3, [r7, #6]
 8000a72:	2bff      	cmp	r3, #255	@ 0xff
 8000a74:	d00f      	beq.n	8000a96 <MP3_say+0x18e>
		mp3_queue_id++;
 8000a76:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b25b      	sxtb	r3, r3
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	3301      	adds	r3, #1
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a86:	701a      	strb	r2, [r3, #0]
		mp3_queue[mp3_queue_id] = suffix;
 8000a88:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	b25b      	sxtb	r3, r3
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4a07      	ldr	r2, [pc, #28]	@ (8000ab0 <MP3_say+0x1a8>)
 8000a92:	79bb      	ldrb	r3, [r7, #6]
 8000a94:	5453      	strb	r3, [r2, r1]
	}

	mp3_queue_id = 0;
 8000a96:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <MP3_say+0x1ac>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
	mp3_flag = 1; // Ready to play
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MP3_say+0x1b0>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	701a      	strb	r2, [r3, #0]
}
 8000aa2:	bf00      	nop
 8000aa4:	3720      	adds	r7, #32
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc90      	pop	{r4, r7}
 8000aaa:	4770      	bx	lr
 8000aac:	0800480c 	.word	0x0800480c
 8000ab0:	20000010 	.word	0x20000010
 8000ab4:	200000f0 	.word	0x200000f0
 8000ab8:	200000f1 	.word	0x200000f1

08000abc <MP3_queue_processing>:

/* QUEUE Processing.
 * This function handles the queue and starts playing the next file after the finish of file playing.
 */
void MP3_queue_processing(void) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	// MP3 QUEUE Processing
	if ( (mp3_queue[mp3_queue_id] != MP3_NO_VALUE) & (mp3_queue_id < MP3_QUEUE_LEN) ) {
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <MP3_queue_processing+0x7c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b25b      	sxtb	r3, r3
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <MP3_queue_processing+0x80>)
 8000aca:	5c9b      	ldrb	r3, [r3, r2]
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	2bff      	cmp	r3, #255	@ 0xff
 8000ad0:	bf14      	ite	ne
 8000ad2:	2301      	movne	r3, #1
 8000ad4:	2300      	moveq	r3, #0
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	4b17      	ldr	r3, [pc, #92]	@ (8000b38 <MP3_queue_processing+0x7c>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	2b09      	cmp	r3, #9
 8000ae0:	bfd4      	ite	le
 8000ae2:	2301      	movle	r3, #1
 8000ae4:	2300      	movgt	r3, #0
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	4013      	ands	r3, r2
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d021      	beq.n	8000b34 <MP3_queue_processing+0x78>
		if (mp3_flag == 1) {
 8000af0:	4b13      	ldr	r3, [pc, #76]	@ (8000b40 <MP3_queue_processing+0x84>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d11c      	bne.n	8000b34 <MP3_queue_processing+0x78>
			MP3_send_cmd(MP3_PLAY_FOLDER_FILE, mp3_folder, mp3_queue[mp3_queue_id]);
 8000afa:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <MP3_queue_processing+0x88>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	4619      	mov	r1, r3
 8000b02:	4b0d      	ldr	r3, [pc, #52]	@ (8000b38 <MP3_queue_processing+0x7c>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b25b      	sxtb	r3, r3
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MP3_queue_processing+0x80>)
 8000b0c:	5c9b      	ldrb	r3, [r3, r2]
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	461a      	mov	r2, r3
 8000b12:	200f      	movs	r0, #15
 8000b14:	f7ff fec8 	bl	80008a8 <MP3_send_cmd>
			mp3_queue_id++;
 8000b18:	4b07      	ldr	r3, [pc, #28]	@ (8000b38 <MP3_queue_processing+0x7c>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b25b      	sxtb	r3, r3
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	3301      	adds	r3, #1
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	b25a      	sxtb	r2, r3
 8000b26:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <MP3_queue_processing+0x7c>)
 8000b28:	701a      	strb	r2, [r3, #0]
			MP3_clear_RXBuffer();
 8000b2a:	f7ff fe37 	bl	800079c <MP3_clear_RXBuffer>
			mp3_flag = 0;
 8000b2e:	4b04      	ldr	r3, [pc, #16]	@ (8000b40 <MP3_queue_processing+0x84>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000b34:	bf00      	nop
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	200000f0 	.word	0x200000f0
 8000b3c:	20000010 	.word	0x20000010
 8000b40:	200000f1 	.word	0x200000f1
 8000b44:	20000000 	.word	0x20000000

08000b48 <MP3_set_folder>:

void MP3_set_folder (uint8_t folder) {
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
	mp3_folder = folder;
 8000b52:	4a04      	ldr	r2, [pc, #16]	@ (8000b64 <MP3_set_folder+0x1c>)
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	7013      	strb	r3, [r2, #0]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	20000000 	.word	0x20000000

08000b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <HAL_MspInit+0x44>)
 8000b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b72:	4a0e      	ldr	r2, [pc, #56]	@ (8000bac <HAL_MspInit+0x44>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <HAL_MspInit+0x44>)
 8000b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <HAL_MspInit+0x44>)
 8000b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b8a:	4a08      	ldr	r2, [pc, #32]	@ (8000bac <HAL_MspInit+0x44>)
 8000b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b90:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b92:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <HAL_MspInit+0x44>)
 8000b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b9e:	f000 fdb5 	bl	800170c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40021000 	.word	0x40021000

08000bb0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b09c      	sub	sp, #112	@ 0x70
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc8:	f107 0318 	add.w	r3, r7, #24
 8000bcc:	2244      	movs	r2, #68	@ 0x44
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f003 fde3 	bl	800479c <memset>
  if(huart->Instance==USART1)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a31      	ldr	r2, [pc, #196]	@ (8000ca0 <HAL_UART_MspInit+0xf0>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d15b      	bne.n	8000c98 <HAL_UART_MspInit+0xe8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000be0:	2301      	movs	r3, #1
 8000be2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000be4:	2300      	movs	r3, #0
 8000be6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000be8:	f107 0318 	add.w	r3, r7, #24
 8000bec:	4618      	mov	r0, r3
 8000bee:	f001 facb 	bl	8002188 <HAL_RCCEx_PeriphCLKConfig>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bf8:	f7ff fdb2 	bl	8000760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bfc:	4b29      	ldr	r3, [pc, #164]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000bfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c00:	4a28      	ldr	r2, [pc, #160]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c06:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c08:	4b26      	ldr	r3, [pc, #152]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c10:	617b      	str	r3, [r7, #20]
 8000c12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c14:	4b23      	ldr	r3, [pc, #140]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c18:	4a22      	ldr	r2, [pc, #136]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c1a:	f043 0304 	orr.w	r3, r3, #4
 8000c1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c20:	4b20      	ldr	r3, [pc, #128]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c24:	f003 0304 	and.w	r3, r3, #4
 8000c28:	613b      	str	r3, [r7, #16]
 8000c2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c30:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca4 <HAL_UART_MspInit+0xf4>)
 8000c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c44:	2310      	movs	r3, #16
 8000c46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c50:	2300      	movs	r3, #0
 8000c52:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c54:	2307      	movs	r3, #7
 8000c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c58:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4812      	ldr	r0, [pc, #72]	@ (8000ca8 <HAL_UART_MspInit+0xf8>)
 8000c60:	f000 fafc 	bl	800125c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c76:	2307      	movs	r3, #7
 8000c78:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c7e:	4619      	mov	r1, r3
 8000c80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c84:	f000 faea 	bl	800125c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2025      	movs	r0, #37	@ 0x25
 8000c8e:	f000 f9f0 	bl	8001072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c92:	2025      	movs	r0, #37	@ 0x25
 8000c94:	f000 fa07 	bl	80010a6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c98:	bf00      	nop
 8000c9a:	3770      	adds	r7, #112	@ 0x70
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	40013800 	.word	0x40013800
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	48000800 	.word	0x48000800

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <HardFault_Handler+0x4>

08000cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <MemManage_Handler+0x4>

08000cc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d02:	f000 f89b 	bl	8000e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d10:	4802      	ldr	r0, [pc, #8]	@ (8000d1c <USART1_IRQHandler+0x10>)
 8000d12:	f001 fd53 	bl	80027bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000044 	.word	0x20000044

08000d20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <SystemInit+0x20>)
 8000d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d2a:	4a05      	ldr	r2, [pc, #20]	@ (8000d40 <SystemInit+0x20>)
 8000d2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d44:	480d      	ldr	r0, [pc, #52]	@ (8000d7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d46:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d48:	f7ff ffea 	bl	8000d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d4c:	480c      	ldr	r0, [pc, #48]	@ (8000d80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d4e:	490d      	ldr	r1, [pc, #52]	@ (8000d84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d50:	4a0d      	ldr	r2, [pc, #52]	@ (8000d88 <LoopForever+0xe>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d54:	e002      	b.n	8000d5c <LoopCopyDataInit>

08000d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5a:	3304      	adds	r3, #4

08000d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d60:	d3f9      	bcc.n	8000d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d62:	4a0a      	ldr	r2, [pc, #40]	@ (8000d8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d64:	4c0a      	ldr	r4, [pc, #40]	@ (8000d90 <LoopForever+0x16>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d68:	e001      	b.n	8000d6e <LoopFillZerobss>

08000d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d6c:	3204      	adds	r2, #4

08000d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d70:	d3fb      	bcc.n	8000d6a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d72:	f003 fd1b 	bl	80047ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d76:	f7ff fbc7 	bl	8000508 <main>

08000d7a <LoopForever>:

LoopForever:
    b LoopForever
 8000d7a:	e7fe      	b.n	8000d7a <LoopForever>
  ldr   r0, =_estack
 8000d7c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d84:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8000d88:	0800486c 	.word	0x0800486c
  ldr r2, =_sbss
 8000d8c:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000d90:	200000f8 	.word	0x200000f8

08000d94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d94:	e7fe      	b.n	8000d94 <ADC1_2_IRQHandler>

08000d96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000da0:	2003      	movs	r0, #3
 8000da2:	f000 f95b 	bl	800105c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000da6:	200f      	movs	r0, #15
 8000da8:	f000 f80e 	bl	8000dc8 <HAL_InitTick>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d002      	beq.n	8000db8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	71fb      	strb	r3, [r7, #7]
 8000db6:	e001      	b.n	8000dbc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000db8:	f7ff fed6 	bl	8000b68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000dbc:	79fb      	ldrb	r3, [r7, #7]

}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000dd4:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <HAL_InitTick+0x68>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d022      	beq.n	8000e22 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ddc:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <HAL_InitTick+0x6c>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <HAL_InitTick+0x68>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000de8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 f966 	bl	80010c2 <HAL_SYSTICK_Config>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d10f      	bne.n	8000e1c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b0f      	cmp	r3, #15
 8000e00:	d809      	bhi.n	8000e16 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e02:	2200      	movs	r2, #0
 8000e04:	6879      	ldr	r1, [r7, #4]
 8000e06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e0a:	f000 f932 	bl	8001072 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e38 <HAL_InitTick+0x70>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	e007      	b.n	8000e26 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	73fb      	strb	r3, [r7, #15]
 8000e1a:	e004      	b.n	8000e26 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e001      	b.n	8000e26 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000024 	.word	0x20000024
 8000e34:	2000001c 	.word	0x2000001c
 8000e38:	20000020 	.word	0x20000020

08000e3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e40:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <HAL_IncTick+0x1c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <HAL_IncTick+0x20>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4a03      	ldr	r2, [pc, #12]	@ (8000e58 <HAL_IncTick+0x1c>)
 8000e4c:	6013      	str	r3, [r2, #0]
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	200000f4 	.word	0x200000f4
 8000e5c:	20000024 	.word	0x20000024

08000e60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return uwTick;
 8000e64:	4b03      	ldr	r3, [pc, #12]	@ (8000e74 <HAL_GetTick+0x14>)
 8000e66:	681b      	ldr	r3, [r3, #0]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	200000f4 	.word	0x200000f4

08000e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e80:	f7ff ffee 	bl	8000e60 <HAL_GetTick>
 8000e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e90:	d004      	beq.n	8000e9c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e92:	4b09      	ldr	r3, [pc, #36]	@ (8000eb8 <HAL_Delay+0x40>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	68fa      	ldr	r2, [r7, #12]
 8000e98:	4413      	add	r3, r2
 8000e9a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e9c:	bf00      	nop
 8000e9e:	f7ff ffdf 	bl	8000e60 <HAL_GetTick>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	68fa      	ldr	r2, [r7, #12]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d8f7      	bhi.n	8000e9e <HAL_Delay+0x26>
  {
  }
}
 8000eae:	bf00      	nop
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000024 	.word	0x20000024

08000ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eee:	4a04      	ldr	r2, [pc, #16]	@ (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	60d3      	str	r3, [r2, #12]
}
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f08:	4b04      	ldr	r3, [pc, #16]	@ (8000f1c <__NVIC_GetPriorityGrouping+0x18>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	0a1b      	lsrs	r3, r3, #8
 8000f0e:	f003 0307 	and.w	r3, r3, #7
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	db0b      	blt.n	8000f4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f003 021f 	and.w	r2, r3, #31
 8000f38:	4907      	ldr	r1, [pc, #28]	@ (8000f58 <__NVIC_EnableIRQ+0x38>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	095b      	lsrs	r3, r3, #5
 8000f40:	2001      	movs	r0, #1
 8000f42:	fa00 f202 	lsl.w	r2, r0, r2
 8000f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db0a      	blt.n	8000f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	490c      	ldr	r1, [pc, #48]	@ (8000fa8 <__NVIC_SetPriority+0x4c>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	440b      	add	r3, r1
 8000f80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f84:	e00a      	b.n	8000f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4908      	ldr	r1, [pc, #32]	@ (8000fac <__NVIC_SetPriority+0x50>)
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	3b04      	subs	r3, #4
 8000f94:	0112      	lsls	r2, r2, #4
 8000f96:	b2d2      	uxtb	r2, r2
 8000f98:	440b      	add	r3, r1
 8000f9a:	761a      	strb	r2, [r3, #24]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000e100 	.word	0xe000e100
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b089      	sub	sp, #36	@ 0x24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f1c3 0307 	rsb	r3, r3, #7
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	bf28      	it	cs
 8000fce:	2304      	movcs	r3, #4
 8000fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	2b06      	cmp	r3, #6
 8000fd8:	d902      	bls.n	8000fe0 <NVIC_EncodePriority+0x30>
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	e000      	b.n	8000fe2 <NVIC_EncodePriority+0x32>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43da      	mvns	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8001002:	43d9      	mvns	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	4313      	orrs	r3, r2
         );
}
 800100a:	4618      	mov	r0, r3
 800100c:	3724      	adds	r7, #36	@ 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001028:	d301      	bcc.n	800102e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102a:	2301      	movs	r3, #1
 800102c:	e00f      	b.n	800104e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102e:	4a0a      	ldr	r2, [pc, #40]	@ (8001058 <SysTick_Config+0x40>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3b01      	subs	r3, #1
 8001034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001036:	210f      	movs	r1, #15
 8001038:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800103c:	f7ff ff8e 	bl	8000f5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001040:	4b05      	ldr	r3, [pc, #20]	@ (8001058 <SysTick_Config+0x40>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001046:	4b04      	ldr	r3, [pc, #16]	@ (8001058 <SysTick_Config+0x40>)
 8001048:	2207      	movs	r2, #7
 800104a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	e000e010 	.word	0xe000e010

0800105c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ff29 	bl	8000ebc <__NVIC_SetPriorityGrouping>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	4603      	mov	r3, r0
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001080:	f7ff ff40 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001084:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	68b9      	ldr	r1, [r7, #8]
 800108a:	6978      	ldr	r0, [r7, #20]
 800108c:	f7ff ff90 	bl	8000fb0 <NVIC_EncodePriority>
 8001090:	4602      	mov	r2, r0
 8001092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001096:	4611      	mov	r1, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff5f 	bl	8000f5c <__NVIC_SetPriority>
}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff33 	bl	8000f20 <__NVIC_EnableIRQ>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ffa4 	bl	8001018 <SysTick_Config>
 80010d0:	4603      	mov	r3, r0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d005      	beq.n	80010fe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2204      	movs	r2, #4
 80010f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	73fb      	strb	r3, [r7, #15]
 80010fc:	e037      	b.n	800116e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f022 020e 	bic.w	r2, r2, #14
 800110c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001118:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800111c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f022 0201 	bic.w	r2, r2, #1
 800112c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	f003 021f 	and.w	r2, r3, #31
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113a:	2101      	movs	r1, #1
 800113c:	fa01 f202 	lsl.w	r2, r1, r2
 8001140:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800114a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001150:	2b00      	cmp	r3, #0
 8001152:	d00c      	beq.n	800116e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800115e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001162:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800116c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2201      	movs	r2, #1
 8001172:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001194:	2300      	movs	r3, #0
 8001196:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d00d      	beq.n	80011c0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2204      	movs	r2, #4
 80011a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2201      	movs	r2, #1
 80011ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	73fb      	strb	r3, [r7, #15]
 80011be:	e047      	b.n	8001250 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f022 020e 	bic.w	r2, r2, #14
 80011ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f022 0201 	bic.w	r2, r2, #1
 80011de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f4:	f003 021f 	and.w	r2, r3, #31
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fc:	2101      	movs	r1, #1
 80011fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001202:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800120c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00c      	beq.n	8001230 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001220:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001224:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800122e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2201      	movs	r2, #1
 8001234:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	4798      	blx	r3
    }
  }
  return status;
 8001250:	7bfb      	ldrb	r3, [r7, #15]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800125c:	b480      	push	{r7}
 800125e:	b087      	sub	sp, #28
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800126a:	e15a      	b.n	8001522 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	2101      	movs	r1, #1
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	fa01 f303 	lsl.w	r3, r1, r3
 8001278:	4013      	ands	r3, r2
 800127a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b00      	cmp	r3, #0
 8001280:	f000 814c 	beq.w	800151c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f003 0303 	and.w	r3, r3, #3
 800128c:	2b01      	cmp	r3, #1
 800128e:	d005      	beq.n	800129c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001298:	2b02      	cmp	r3, #2
 800129a:	d130      	bne.n	80012fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	2203      	movs	r2, #3
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	68da      	ldr	r2, [r3, #12]
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012d2:	2201      	movs	r2, #1
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	091b      	lsrs	r3, r3, #4
 80012e8:	f003 0201 	and.w	r2, r3, #1
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	2b03      	cmp	r3, #3
 8001308:	d017      	beq.n	800133a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	2203      	movs	r2, #3
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	689a      	ldr	r2, [r3, #8]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 0303 	and.w	r3, r3, #3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d123      	bne.n	800138e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	08da      	lsrs	r2, r3, #3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3208      	adds	r2, #8
 800134e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001352:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	220f      	movs	r2, #15
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	43db      	mvns	r3, r3
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	4013      	ands	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	691a      	ldr	r2, [r3, #16]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f003 0307 	and.w	r3, r3, #7
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	08da      	lsrs	r2, r3, #3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3208      	adds	r2, #8
 8001388:	6939      	ldr	r1, [r7, #16]
 800138a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	2203      	movs	r2, #3
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f003 0203 	and.w	r2, r3, #3
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f000 80a6 	beq.w	800151c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001540 <HAL_GPIO_Init+0x2e4>)
 80013d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001540 <HAL_GPIO_Init+0x2e4>)
 80013d6:	f043 0301 	orr.w	r3, r3, #1
 80013da:	6613      	str	r3, [r2, #96]	@ 0x60
 80013dc:	4b58      	ldr	r3, [pc, #352]	@ (8001540 <HAL_GPIO_Init+0x2e4>)
 80013de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013e8:	4a56      	ldr	r2, [pc, #344]	@ (8001544 <HAL_GPIO_Init+0x2e8>)
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	089b      	lsrs	r3, r3, #2
 80013ee:	3302      	adds	r3, #2
 80013f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	220f      	movs	r2, #15
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4013      	ands	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001412:	d01f      	beq.n	8001454 <HAL_GPIO_Init+0x1f8>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a4c      	ldr	r2, [pc, #304]	@ (8001548 <HAL_GPIO_Init+0x2ec>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d019      	beq.n	8001450 <HAL_GPIO_Init+0x1f4>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a4b      	ldr	r2, [pc, #300]	@ (800154c <HAL_GPIO_Init+0x2f0>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d013      	beq.n	800144c <HAL_GPIO_Init+0x1f0>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a4a      	ldr	r2, [pc, #296]	@ (8001550 <HAL_GPIO_Init+0x2f4>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d00d      	beq.n	8001448 <HAL_GPIO_Init+0x1ec>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4a49      	ldr	r2, [pc, #292]	@ (8001554 <HAL_GPIO_Init+0x2f8>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d007      	beq.n	8001444 <HAL_GPIO_Init+0x1e8>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a48      	ldr	r2, [pc, #288]	@ (8001558 <HAL_GPIO_Init+0x2fc>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d101      	bne.n	8001440 <HAL_GPIO_Init+0x1e4>
 800143c:	2305      	movs	r3, #5
 800143e:	e00a      	b.n	8001456 <HAL_GPIO_Init+0x1fa>
 8001440:	2306      	movs	r3, #6
 8001442:	e008      	b.n	8001456 <HAL_GPIO_Init+0x1fa>
 8001444:	2304      	movs	r3, #4
 8001446:	e006      	b.n	8001456 <HAL_GPIO_Init+0x1fa>
 8001448:	2303      	movs	r3, #3
 800144a:	e004      	b.n	8001456 <HAL_GPIO_Init+0x1fa>
 800144c:	2302      	movs	r3, #2
 800144e:	e002      	b.n	8001456 <HAL_GPIO_Init+0x1fa>
 8001450:	2301      	movs	r3, #1
 8001452:	e000      	b.n	8001456 <HAL_GPIO_Init+0x1fa>
 8001454:	2300      	movs	r3, #0
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	f002 0203 	and.w	r2, r2, #3
 800145c:	0092      	lsls	r2, r2, #2
 800145e:	4093      	lsls	r3, r2
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	4313      	orrs	r3, r2
 8001464:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001466:	4937      	ldr	r1, [pc, #220]	@ (8001544 <HAL_GPIO_Init+0x2e8>)
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	089b      	lsrs	r3, r3, #2
 800146c:	3302      	adds	r3, #2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001474:	4b39      	ldr	r3, [pc, #228]	@ (800155c <HAL_GPIO_Init+0x300>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	43db      	mvns	r3, r3
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	4313      	orrs	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001498:	4a30      	ldr	r2, [pc, #192]	@ (800155c <HAL_GPIO_Init+0x300>)
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800149e:	4b2f      	ldr	r3, [pc, #188]	@ (800155c <HAL_GPIO_Init+0x300>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	43db      	mvns	r3, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4313      	orrs	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014c2:	4a26      	ldr	r2, [pc, #152]	@ (800155c <HAL_GPIO_Init+0x300>)
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80014c8:	4b24      	ldr	r3, [pc, #144]	@ (800155c <HAL_GPIO_Init+0x300>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	43db      	mvns	r3, r3
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	4013      	ands	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d003      	beq.n	80014ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014ec:	4a1b      	ldr	r2, [pc, #108]	@ (800155c <HAL_GPIO_Init+0x300>)
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80014f2:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <HAL_GPIO_Init+0x300>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	43db      	mvns	r3, r3
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	4013      	ands	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	4313      	orrs	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001516:	4a11      	ldr	r2, [pc, #68]	@ (800155c <HAL_GPIO_Init+0x300>)
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	3301      	adds	r3, #1
 8001520:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	fa22 f303 	lsr.w	r3, r2, r3
 800152c:	2b00      	cmp	r3, #0
 800152e:	f47f ae9d 	bne.w	800126c <HAL_GPIO_Init+0x10>
  }
}
 8001532:	bf00      	nop
 8001534:	bf00      	nop
 8001536:	371c      	adds	r7, #28
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	40021000 	.word	0x40021000
 8001544:	40010000 	.word	0x40010000
 8001548:	48000400 	.word	0x48000400
 800154c:	48000800 	.word	0x48000800
 8001550:	48000c00 	.word	0x48000c00
 8001554:	48001000 	.word	0x48001000
 8001558:	48001400 	.word	0x48001400
 800155c:	40010400 	.word	0x40010400

08001560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	807b      	strh	r3, [r7, #2]
 800156c:	4613      	mov	r3, r2
 800156e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001570:	787b      	ldrb	r3, [r7, #1]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001576:	887a      	ldrh	r2, [r7, #2]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800157c:	e002      	b.n	8001584 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800157e:	887a      	ldrh	r2, [r7, #2]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015a2:	887a      	ldrh	r2, [r7, #2]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4013      	ands	r3, r2
 80015a8:	041a      	lsls	r2, r3, #16
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	43d9      	mvns	r1, r3
 80015ae:	887b      	ldrh	r3, [r7, #2]
 80015b0:	400b      	ands	r3, r1
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	619a      	str	r2, [r3, #24]
}
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d141      	bne.n	8001656 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80015d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80015da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015de:	d131      	bne.n	8001644 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015e0:	4b47      	ldr	r3, [pc, #284]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015e6:	4a46      	ldr	r2, [pc, #280]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f0:	4b43      	ldr	r3, [pc, #268]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015f8:	4a41      	ldr	r2, [pc, #260]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001600:	4b40      	ldr	r3, [pc, #256]	@ (8001704 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2232      	movs	r2, #50	@ 0x32
 8001606:	fb02 f303 	mul.w	r3, r2, r3
 800160a:	4a3f      	ldr	r2, [pc, #252]	@ (8001708 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800160c:	fba2 2303 	umull	r2, r3, r2, r3
 8001610:	0c9b      	lsrs	r3, r3, #18
 8001612:	3301      	adds	r3, #1
 8001614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001616:	e002      	b.n	800161e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	3b01      	subs	r3, #1
 800161c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800161e:	4b38      	ldr	r3, [pc, #224]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800162a:	d102      	bne.n	8001632 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1f2      	bne.n	8001618 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001632:	4b33      	ldr	r3, [pc, #204]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800163e:	d158      	bne.n	80016f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e057      	b.n	80016f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001644:	4b2e      	ldr	r3, [pc, #184]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800164a:	4a2d      	ldr	r2, [pc, #180]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800164c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001650:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001654:	e04d      	b.n	80016f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800165c:	d141      	bne.n	80016e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800165e:	4b28      	ldr	r3, [pc, #160]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800166a:	d131      	bne.n	80016d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800166c:	4b24      	ldr	r3, [pc, #144]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800166e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001672:	4a23      	ldr	r2, [pc, #140]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001678:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800167c:	4b20      	ldr	r3, [pc, #128]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001684:	4a1e      	ldr	r2, [pc, #120]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001686:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800168a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800168c:	4b1d      	ldr	r3, [pc, #116]	@ (8001704 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2232      	movs	r2, #50	@ 0x32
 8001692:	fb02 f303 	mul.w	r3, r2, r3
 8001696:	4a1c      	ldr	r2, [pc, #112]	@ (8001708 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001698:	fba2 2303 	umull	r2, r3, r2, r3
 800169c:	0c9b      	lsrs	r3, r3, #18
 800169e:	3301      	adds	r3, #1
 80016a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016a2:	e002      	b.n	80016aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016b6:	d102      	bne.n	80016be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f2      	bne.n	80016a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016be:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ca:	d112      	bne.n	80016f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e011      	b.n	80016f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80016e0:	e007      	b.n	80016f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016e2:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016ea:	4a05      	ldr	r2, [pc, #20]	@ (8001700 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	40007000 	.word	0x40007000
 8001704:	2000001c 	.word	0x2000001c
 8001708:	431bde83 	.word	0x431bde83

0800170c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001710:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	4a04      	ldr	r2, [pc, #16]	@ (8001728 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001716:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800171a:	6093      	str	r3, [r2, #8]
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40007000 	.word	0x40007000

0800172c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e2fe      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	2b00      	cmp	r3, #0
 8001748:	d075      	beq.n	8001836 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800174a:	4b97      	ldr	r3, [pc, #604]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 030c 	and.w	r3, r3, #12
 8001752:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001754:	4b94      	ldr	r3, [pc, #592]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	2b0c      	cmp	r3, #12
 8001762:	d102      	bne.n	800176a <HAL_RCC_OscConfig+0x3e>
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	2b03      	cmp	r3, #3
 8001768:	d002      	beq.n	8001770 <HAL_RCC_OscConfig+0x44>
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	2b08      	cmp	r3, #8
 800176e:	d10b      	bne.n	8001788 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001770:	4b8d      	ldr	r3, [pc, #564]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d05b      	beq.n	8001834 <HAL_RCC_OscConfig+0x108>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d157      	bne.n	8001834 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e2d9      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001790:	d106      	bne.n	80017a0 <HAL_RCC_OscConfig+0x74>
 8001792:	4b85      	ldr	r3, [pc, #532]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a84      	ldr	r2, [pc, #528]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	e01d      	b.n	80017dc <HAL_RCC_OscConfig+0xb0>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017a8:	d10c      	bne.n	80017c4 <HAL_RCC_OscConfig+0x98>
 80017aa:	4b7f      	ldr	r3, [pc, #508]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a7e      	ldr	r2, [pc, #504]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	4b7c      	ldr	r3, [pc, #496]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a7b      	ldr	r2, [pc, #492]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017c0:	6013      	str	r3, [r2, #0]
 80017c2:	e00b      	b.n	80017dc <HAL_RCC_OscConfig+0xb0>
 80017c4:	4b78      	ldr	r3, [pc, #480]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a77      	ldr	r2, [pc, #476]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	4b75      	ldr	r3, [pc, #468]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a74      	ldr	r2, [pc, #464]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80017d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d013      	beq.n	800180c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e4:	f7ff fb3c 	bl	8000e60 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017ec:	f7ff fb38 	bl	8000e60 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b64      	cmp	r3, #100	@ 0x64
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e29e      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017fe:	4b6a      	ldr	r3, [pc, #424]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f0      	beq.n	80017ec <HAL_RCC_OscConfig+0xc0>
 800180a:	e014      	b.n	8001836 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180c:	f7ff fb28 	bl	8000e60 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001814:	f7ff fb24 	bl	8000e60 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b64      	cmp	r3, #100	@ 0x64
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e28a      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001826:	4b60      	ldr	r3, [pc, #384]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0xe8>
 8001832:	e000      	b.n	8001836 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001834:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d075      	beq.n	800192e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001842:	4b59      	ldr	r3, [pc, #356]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800184c:	4b56      	ldr	r3, [pc, #344]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	2b0c      	cmp	r3, #12
 800185a:	d102      	bne.n	8001862 <HAL_RCC_OscConfig+0x136>
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d002      	beq.n	8001868 <HAL_RCC_OscConfig+0x13c>
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	2b04      	cmp	r3, #4
 8001866:	d11f      	bne.n	80018a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001868:	4b4f      	ldr	r3, [pc, #316]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001870:	2b00      	cmp	r3, #0
 8001872:	d005      	beq.n	8001880 <HAL_RCC_OscConfig+0x154>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d101      	bne.n	8001880 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e25d      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001880:	4b49      	ldr	r3, [pc, #292]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	061b      	lsls	r3, r3, #24
 800188e:	4946      	ldr	r1, [pc, #280]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001890:	4313      	orrs	r3, r2
 8001892:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001894:	4b45      	ldr	r3, [pc, #276]	@ (80019ac <HAL_RCC_OscConfig+0x280>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fa95 	bl	8000dc8 <HAL_InitTick>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d043      	beq.n	800192c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e249      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d023      	beq.n	80018f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b0:	4b3d      	ldr	r3, [pc, #244]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a3c      	ldr	r2, [pc, #240]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018bc:	f7ff fad0 	bl	8000e60 <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c4:	f7ff facc 	bl	8000e60 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e232      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018d6:	4b34      	ldr	r3, [pc, #208]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d0f0      	beq.n	80018c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e2:	4b31      	ldr	r3, [pc, #196]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	061b      	lsls	r3, r3, #24
 80018f0:	492d      	ldr	r1, [pc, #180]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
 80018f6:	e01a      	b.n	800192e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018f8:	4b2b      	ldr	r3, [pc, #172]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a2a      	ldr	r2, [pc, #168]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 80018fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	f7ff faac 	bl	8000e60 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190c:	f7ff faa8 	bl	8000e60 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e20e      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800191e:	4b22      	ldr	r3, [pc, #136]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x1e0>
 800192a:	e000      	b.n	800192e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800192c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0308 	and.w	r3, r3, #8
 8001936:	2b00      	cmp	r3, #0
 8001938:	d041      	beq.n	80019be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d01c      	beq.n	800197c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001942:	4b19      	ldr	r3, [pc, #100]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001944:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001948:	4a17      	ldr	r2, [pc, #92]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001952:	f7ff fa85 	bl	8000e60 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800195a:	f7ff fa81 	bl	8000e60 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e1e7      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800196c:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 800196e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0ef      	beq.n	800195a <HAL_RCC_OscConfig+0x22e>
 800197a:	e020      	b.n	80019be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800197c:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 800197e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001982:	4a09      	ldr	r2, [pc, #36]	@ (80019a8 <HAL_RCC_OscConfig+0x27c>)
 8001984:	f023 0301 	bic.w	r3, r3, #1
 8001988:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198c:	f7ff fa68 	bl	8000e60 <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001992:	e00d      	b.n	80019b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001994:	f7ff fa64 	bl	8000e60 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d906      	bls.n	80019b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e1ca      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
 80019a6:	bf00      	nop
 80019a8:	40021000 	.word	0x40021000
 80019ac:	20000020 	.word	0x20000020
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019b0:	4b8c      	ldr	r3, [pc, #560]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 80019b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1ea      	bne.n	8001994 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0304 	and.w	r3, r3, #4
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f000 80a6 	beq.w	8001b18 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80019d0:	4b84      	ldr	r3, [pc, #528]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 80019d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_RCC_OscConfig+0x2b4>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <HAL_RCC_OscConfig+0x2b6>
 80019e0:	2300      	movs	r3, #0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00d      	beq.n	8001a02 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b7f      	ldr	r3, [pc, #508]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 80019e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ea:	4a7e      	ldr	r2, [pc, #504]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019f2:	4b7c      	ldr	r3, [pc, #496]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019fe:	2301      	movs	r3, #1
 8001a00:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a02:	4b79      	ldr	r3, [pc, #484]	@ (8001be8 <HAL_RCC_OscConfig+0x4bc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d118      	bne.n	8001a40 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a0e:	4b76      	ldr	r3, [pc, #472]	@ (8001be8 <HAL_RCC_OscConfig+0x4bc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a75      	ldr	r2, [pc, #468]	@ (8001be8 <HAL_RCC_OscConfig+0x4bc>)
 8001a14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff fa21 	bl	8000e60 <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a20:	e008      	b.n	8001a34 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a22:	f7ff fa1d 	bl	8000e60 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e183      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a34:	4b6c      	ldr	r3, [pc, #432]	@ (8001be8 <HAL_RCC_OscConfig+0x4bc>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0f0      	beq.n	8001a22 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d108      	bne.n	8001a5a <HAL_RCC_OscConfig+0x32e>
 8001a48:	4b66      	ldr	r3, [pc, #408]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a4e:	4a65      	ldr	r2, [pc, #404]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a58:	e024      	b.n	8001aa4 <HAL_RCC_OscConfig+0x378>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	2b05      	cmp	r3, #5
 8001a60:	d110      	bne.n	8001a84 <HAL_RCC_OscConfig+0x358>
 8001a62:	4b60      	ldr	r3, [pc, #384]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a68:	4a5e      	ldr	r2, [pc, #376]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a6a:	f043 0304 	orr.w	r3, r3, #4
 8001a6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a72:	4b5c      	ldr	r3, [pc, #368]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a78:	4a5a      	ldr	r2, [pc, #360]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a82:	e00f      	b.n	8001aa4 <HAL_RCC_OscConfig+0x378>
 8001a84:	4b57      	ldr	r3, [pc, #348]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a8a:	4a56      	ldr	r2, [pc, #344]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a8c:	f023 0301 	bic.w	r3, r3, #1
 8001a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a94:	4b53      	ldr	r3, [pc, #332]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a9a:	4a52      	ldr	r2, [pc, #328]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001a9c:	f023 0304 	bic.w	r3, r3, #4
 8001aa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d016      	beq.n	8001ada <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aac:	f7ff f9d8 	bl	8000e60 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ab2:	e00a      	b.n	8001aca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ab4:	f7ff f9d4 	bl	8000e60 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e138      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aca:	4b46      	ldr	r3, [pc, #280]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0ed      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x388>
 8001ad8:	e015      	b.n	8001b06 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ada:	f7ff f9c1 	bl	8000e60 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ae0:	e00a      	b.n	8001af8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae2:	f7ff f9bd 	bl	8000e60 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e121      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001af8:	4b3a      	ldr	r3, [pc, #232]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1ed      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b06:	7ffb      	ldrb	r3, [r7, #31]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d105      	bne.n	8001b18 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b0c:	4b35      	ldr	r3, [pc, #212]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b10:	4a34      	ldr	r2, [pc, #208]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0320 	and.w	r3, r3, #32
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d03c      	beq.n	8001b9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d01c      	beq.n	8001b66 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b32:	4a2c      	ldr	r2, [pc, #176]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7ff f990 	bl	8000e60 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b44:	f7ff f98c 	bl	8000e60 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e0f2      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b56:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ef      	beq.n	8001b44 <HAL_RCC_OscConfig+0x418>
 8001b64:	e01b      	b.n	8001b9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b66:	4b1f      	ldr	r3, [pc, #124]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b6e:	f023 0301 	bic.w	r3, r3, #1
 8001b72:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b76:	f7ff f973 	bl	8000e60 <HAL_GetTick>
 8001b7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b7c:	e008      	b.n	8001b90 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b7e:	f7ff f96f 	bl	8000e60 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e0d5      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b90:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001b92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1ef      	bne.n	8001b7e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f000 80c9 	beq.w	8001d3a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f003 030c 	and.w	r3, r3, #12
 8001bb0:	2b0c      	cmp	r3, #12
 8001bb2:	f000 8083 	beq.w	8001cbc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d15e      	bne.n	8001c7c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bbe:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a08      	ldr	r2, [pc, #32]	@ (8001be4 <HAL_RCC_OscConfig+0x4b8>)
 8001bc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001bc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bca:	f7ff f949 	bl	8000e60 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bd0:	e00c      	b.n	8001bec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd2:	f7ff f945 	bl	8000e60 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d905      	bls.n	8001bec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e0ab      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bec:	4b55      	ldr	r3, [pc, #340]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1ec      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf8:	4b52      	ldr	r3, [pc, #328]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001bfa:	68da      	ldr	r2, [r3, #12]
 8001bfc:	4b52      	ldr	r3, [pc, #328]	@ (8001d48 <HAL_RCC_OscConfig+0x61c>)
 8001bfe:	4013      	ands	r3, r2
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	6a11      	ldr	r1, [r2, #32]
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c08:	3a01      	subs	r2, #1
 8001c0a:	0112      	lsls	r2, r2, #4
 8001c0c:	4311      	orrs	r1, r2
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001c12:	0212      	lsls	r2, r2, #8
 8001c14:	4311      	orrs	r1, r2
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c1a:	0852      	lsrs	r2, r2, #1
 8001c1c:	3a01      	subs	r2, #1
 8001c1e:	0552      	lsls	r2, r2, #21
 8001c20:	4311      	orrs	r1, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c26:	0852      	lsrs	r2, r2, #1
 8001c28:	3a01      	subs	r2, #1
 8001c2a:	0652      	lsls	r2, r2, #25
 8001c2c:	4311      	orrs	r1, r2
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c32:	06d2      	lsls	r2, r2, #27
 8001c34:	430a      	orrs	r2, r1
 8001c36:	4943      	ldr	r1, [pc, #268]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c3c:	4b41      	ldr	r3, [pc, #260]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a40      	ldr	r2, [pc, #256]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c48:	4b3e      	ldr	r3, [pc, #248]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	4a3d      	ldr	r2, [pc, #244]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c54:	f7ff f904 	bl	8000e60 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7ff f900 	bl	8000e60 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e066      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c6e:	4b35      	ldr	r3, [pc, #212]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f0      	beq.n	8001c5c <HAL_RCC_OscConfig+0x530>
 8001c7a:	e05e      	b.n	8001d3a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c7c:	4b31      	ldr	r3, [pc, #196]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a30      	ldr	r2, [pc, #192]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001c82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c88:	f7ff f8ea 	bl	8000e60 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c90:	f7ff f8e6 	bl	8000e60 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e04c      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca2:	4b28      	ldr	r3, [pc, #160]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f0      	bne.n	8001c90 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001cae:	4b25      	ldr	r3, [pc, #148]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001cb0:	68da      	ldr	r2, [r3, #12]
 8001cb2:	4924      	ldr	r1, [pc, #144]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001cb4:	4b25      	ldr	r3, [pc, #148]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	60cb      	str	r3, [r1, #12]
 8001cba:	e03e      	b.n	8001d3a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d101      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e039      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d44 <HAL_RCC_OscConfig+0x618>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d12c      	bne.n	8001d36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d123      	bne.n	8001d36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d11b      	bne.n	8001d36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d08:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d113      	bne.n	8001d36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d18:	085b      	lsrs	r3, r3, #1
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d109      	bne.n	8001d36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d2c:	085b      	lsrs	r3, r3, #1
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d001      	beq.n	8001d3a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3720      	adds	r7, #32
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40021000 	.word	0x40021000
 8001d48:	019f800c 	.word	0x019f800c
 8001d4c:	feeefffc 	.word	0xfeeefffc

08001d50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e11e      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d68:	4b91      	ldr	r3, [pc, #580]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 030f 	and.w	r3, r3, #15
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d910      	bls.n	8001d98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d76:	4b8e      	ldr	r3, [pc, #568]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f023 020f 	bic.w	r2, r3, #15
 8001d7e:	498c      	ldr	r1, [pc, #560]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	4b8a      	ldr	r3, [pc, #552]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d001      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e106      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d073      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b03      	cmp	r3, #3
 8001daa:	d129      	bne.n	8001e00 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dac:	4b81      	ldr	r3, [pc, #516]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e0f4      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001dbc:	f000 f99e 	bl	80020fc <RCC_GetSysClockFreqFromPLLSource>
 8001dc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4a7c      	ldr	r2, [pc, #496]	@ (8001fb8 <HAL_RCC_ClockConfig+0x268>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d93f      	bls.n	8001e4a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001dca:	4b7a      	ldr	r3, [pc, #488]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d009      	beq.n	8001dea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d033      	beq.n	8001e4a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d12f      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001dea:	4b72      	ldr	r3, [pc, #456]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001df2:	4a70      	ldr	r2, [pc, #448]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001df8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001dfa:	2380      	movs	r3, #128	@ 0x80
 8001dfc:	617b      	str	r3, [r7, #20]
 8001dfe:	e024      	b.n	8001e4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d107      	bne.n	8001e18 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e08:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d109      	bne.n	8001e28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0c6      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e18:	4b66      	ldr	r3, [pc, #408]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e0be      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001e28:	f000 f8ce 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 8001e2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4a61      	ldr	r2, [pc, #388]	@ (8001fb8 <HAL_RCC_ClockConfig+0x268>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d909      	bls.n	8001e4a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e36:	4b5f      	ldr	r3, [pc, #380]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e3e:	4a5d      	ldr	r2, [pc, #372]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e44:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001e46:	2380      	movs	r3, #128	@ 0x80
 8001e48:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e4a:	4b5a      	ldr	r3, [pc, #360]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f023 0203 	bic.w	r2, r3, #3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	4957      	ldr	r1, [pc, #348]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e5c:	f7ff f800 	bl	8000e60 <HAL_GetTick>
 8001e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e62:	e00a      	b.n	8001e7a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e64:	f7fe fffc 	bl	8000e60 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e095      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	4b4e      	ldr	r3, [pc, #312]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 020c 	and.w	r2, r3, #12
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d1eb      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d023      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ea4:	4b43      	ldr	r3, [pc, #268]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	4a42      	ldr	r2, [pc, #264]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001eaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001eae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0308 	and.w	r3, r3, #8
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d007      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ebc:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001ec4:	4a3b      	ldr	r2, [pc, #236]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001ec6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001eca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ecc:	4b39      	ldr	r3, [pc, #228]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4936      	ldr	r1, [pc, #216]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001eda:	4313      	orrs	r3, r2
 8001edc:	608b      	str	r3, [r1, #8]
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	2b80      	cmp	r3, #128	@ 0x80
 8001ee4:	d105      	bne.n	8001ef2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ee6:	4b33      	ldr	r3, [pc, #204]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	4a32      	ldr	r2, [pc, #200]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001eec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ef0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d21d      	bcs.n	8001f3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f00:	4b2b      	ldr	r3, [pc, #172]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f023 020f 	bic.w	r2, r3, #15
 8001f08:	4929      	ldr	r1, [pc, #164]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f10:	f7fe ffa6 	bl	8000e60 <HAL_GetTick>
 8001f14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f16:	e00a      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f18:	f7fe ffa2 	bl	8000e60 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e03b      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2e:	4b20      	ldr	r3, [pc, #128]	@ (8001fb0 <HAL_RCC_ClockConfig+0x260>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d1ed      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0304 	and.w	r3, r3, #4
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d008      	beq.n	8001f5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f48:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	4917      	ldr	r1, [pc, #92]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0308 	and.w	r3, r3, #8
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d009      	beq.n	8001f7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f66:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	490f      	ldr	r1, [pc, #60]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f7a:	f000 f825 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <HAL_RCC_ClockConfig+0x264>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	091b      	lsrs	r3, r3, #4
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	490c      	ldr	r1, [pc, #48]	@ (8001fbc <HAL_RCC_ClockConfig+0x26c>)
 8001f8c:	5ccb      	ldrb	r3, [r1, r3]
 8001f8e:	f003 031f 	and.w	r3, r3, #31
 8001f92:	fa22 f303 	lsr.w	r3, r2, r3
 8001f96:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc0 <HAL_RCC_ClockConfig+0x270>)
 8001f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <HAL_RCC_ClockConfig+0x274>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe ff12 	bl	8000dc8 <HAL_InitTick>
 8001fa4:	4603      	mov	r3, r0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40022000 	.word	0x40022000
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	04c4b400 	.word	0x04c4b400
 8001fbc:	0800481c 	.word	0x0800481c
 8001fc0:	2000001c 	.word	0x2000001c
 8001fc4:	20000020 	.word	0x20000020

08001fc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fce:	4b2c      	ldr	r3, [pc, #176]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d102      	bne.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fda:	4b2a      	ldr	r3, [pc, #168]	@ (8002084 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	e047      	b.n	8002070 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fe0:	4b27      	ldr	r3, [pc, #156]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 030c 	and.w	r3, r3, #12
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d102      	bne.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fec:	4b26      	ldr	r3, [pc, #152]	@ (8002088 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	e03e      	b.n	8002070 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001ff2:	4b23      	ldr	r3, [pc, #140]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b0c      	cmp	r3, #12
 8001ffc:	d136      	bne.n	800206c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ffe:	4b20      	ldr	r3, [pc, #128]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002008:	4b1d      	ldr	r3, [pc, #116]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	091b      	lsrs	r3, r3, #4
 800200e:	f003 030f 	and.w	r3, r3, #15
 8002012:	3301      	adds	r3, #1
 8002014:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d10c      	bne.n	8002036 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800201c:	4a1a      	ldr	r2, [pc, #104]	@ (8002088 <HAL_RCC_GetSysClockFreq+0xc0>)
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	4a16      	ldr	r2, [pc, #88]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002026:	68d2      	ldr	r2, [r2, #12]
 8002028:	0a12      	lsrs	r2, r2, #8
 800202a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800202e:	fb02 f303 	mul.w	r3, r2, r3
 8002032:	617b      	str	r3, [r7, #20]
      break;
 8002034:	e00c      	b.n	8002050 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002036:	4a13      	ldr	r2, [pc, #76]	@ (8002084 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	fbb2 f3f3 	udiv	r3, r2, r3
 800203e:	4a10      	ldr	r2, [pc, #64]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002040:	68d2      	ldr	r2, [r2, #12]
 8002042:	0a12      	lsrs	r2, r2, #8
 8002044:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002048:	fb02 f303 	mul.w	r3, r2, r3
 800204c:	617b      	str	r3, [r7, #20]
      break;
 800204e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002050:	4b0b      	ldr	r3, [pc, #44]	@ (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	0e5b      	lsrs	r3, r3, #25
 8002056:	f003 0303 	and.w	r3, r3, #3
 800205a:	3301      	adds	r3, #1
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	fbb2 f3f3 	udiv	r3, r2, r3
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	e001      	b.n	8002070 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002070:	693b      	ldr	r3, [r7, #16]
}
 8002072:	4618      	mov	r0, r3
 8002074:	371c      	adds	r7, #28
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40021000 	.word	0x40021000
 8002084:	00f42400 	.word	0x00f42400
 8002088:	007a1200 	.word	0x007a1200

0800208c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002090:	4b03      	ldr	r3, [pc, #12]	@ (80020a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	2000001c 	.word	0x2000001c

080020a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020a8:	f7ff fff0 	bl	800208c <HAL_RCC_GetHCLKFreq>
 80020ac:	4602      	mov	r2, r0
 80020ae:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	0a1b      	lsrs	r3, r3, #8
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	4904      	ldr	r1, [pc, #16]	@ (80020cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80020ba:	5ccb      	ldrb	r3, [r1, r3]
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	0800482c 	.word	0x0800482c

080020d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020d4:	f7ff ffda 	bl	800208c <HAL_RCC_GetHCLKFreq>
 80020d8:	4602      	mov	r2, r0
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	0adb      	lsrs	r3, r3, #11
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	4904      	ldr	r1, [pc, #16]	@ (80020f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020e6:	5ccb      	ldrb	r3, [r1, r3]
 80020e8:	f003 031f 	and.w	r3, r3, #31
 80020ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	0800482c 	.word	0x0800482c

080020fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b087      	sub	sp, #28
 8002100:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002102:	4b1e      	ldr	r3, [pc, #120]	@ (800217c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800210c:	4b1b      	ldr	r3, [pc, #108]	@ (800217c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	091b      	lsrs	r3, r3, #4
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3301      	adds	r3, #1
 8002118:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	2b03      	cmp	r3, #3
 800211e:	d10c      	bne.n	800213a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002120:	4a17      	ldr	r2, [pc, #92]	@ (8002180 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	fbb2 f3f3 	udiv	r3, r2, r3
 8002128:	4a14      	ldr	r2, [pc, #80]	@ (800217c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800212a:	68d2      	ldr	r2, [r2, #12]
 800212c:	0a12      	lsrs	r2, r2, #8
 800212e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	617b      	str	r3, [r7, #20]
    break;
 8002138:	e00c      	b.n	8002154 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800213a:	4a12      	ldr	r2, [pc, #72]	@ (8002184 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002142:	4a0e      	ldr	r2, [pc, #56]	@ (800217c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002144:	68d2      	ldr	r2, [r2, #12]
 8002146:	0a12      	lsrs	r2, r2, #8
 8002148:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800214c:	fb02 f303 	mul.w	r3, r2, r3
 8002150:	617b      	str	r3, [r7, #20]
    break;
 8002152:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002154:	4b09      	ldr	r3, [pc, #36]	@ (800217c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	0e5b      	lsrs	r3, r3, #25
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	3301      	adds	r3, #1
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	fbb2 f3f3 	udiv	r3, r2, r3
 800216c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800216e:	687b      	ldr	r3, [r7, #4]
}
 8002170:	4618      	mov	r0, r3
 8002172:	371c      	adds	r7, #28
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40021000 	.word	0x40021000
 8002180:	007a1200 	.word	0x007a1200
 8002184:	00f42400 	.word	0x00f42400

08002188 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002190:	2300      	movs	r3, #0
 8002192:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002194:	2300      	movs	r3, #0
 8002196:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 8098 	beq.w	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a6:	2300      	movs	r3, #0
 80021a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021aa:	4b43      	ldr	r3, [pc, #268]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10d      	bne.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b6:	4b40      	ldr	r3, [pc, #256]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ba:	4a3f      	ldr	r2, [pc, #252]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80021c2:	4b3d      	ldr	r3, [pc, #244]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ca:	60bb      	str	r3, [r7, #8]
 80021cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ce:	2301      	movs	r3, #1
 80021d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021d2:	4b3a      	ldr	r3, [pc, #232]	@ (80022bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a39      	ldr	r2, [pc, #228]	@ (80022bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80021d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021de:	f7fe fe3f 	bl	8000e60 <HAL_GetTick>
 80021e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021e4:	e009      	b.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e6:	f7fe fe3b 	bl	8000e60 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d902      	bls.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	74fb      	strb	r3, [r7, #19]
        break;
 80021f8:	e005      	b.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021fa:	4b30      	ldr	r3, [pc, #192]	@ (80022bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0ef      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002206:	7cfb      	ldrb	r3, [r7, #19]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d159      	bne.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800220c:	4b2a      	ldr	r3, [pc, #168]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800220e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002216:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d01e      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	429a      	cmp	r2, r3
 8002226:	d019      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002228:	4b23      	ldr	r3, [pc, #140]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800222a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800222e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002232:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002234:	4b20      	ldr	r3, [pc, #128]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800223a:	4a1f      	ldr	r2, [pc, #124]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800223c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002244:	4b1c      	ldr	r3, [pc, #112]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800224a:	4a1b      	ldr	r2, [pc, #108]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800224c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002250:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002254:	4a18      	ldr	r2, [pc, #96]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	d016      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7fe fdfb 	bl	8000e60 <HAL_GetTick>
 800226a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800226c:	e00b      	b.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7fe fdf7 	bl	8000e60 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227c:	4293      	cmp	r3, r2
 800227e:	d902      	bls.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	74fb      	strb	r3, [r7, #19]
            break;
 8002284:	e006      	b.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002286:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0ec      	beq.n	800226e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002294:	7cfb      	ldrb	r3, [r7, #19]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10b      	bne.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800229a:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800229c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	4903      	ldr	r1, [pc, #12]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80022b0:	e008      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022b2:	7cfb      	ldrb	r3, [r7, #19]
 80022b4:	74bb      	strb	r3, [r7, #18]
 80022b6:	e005      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022c0:	7cfb      	ldrb	r3, [r7, #19]
 80022c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022c4:	7c7b      	ldrb	r3, [r7, #17]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d105      	bne.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ca:	4ba6      	ldr	r3, [pc, #664]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ce:	4aa5      	ldr	r2, [pc, #660]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00a      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022e2:	4ba0      	ldr	r3, [pc, #640]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e8:	f023 0203 	bic.w	r2, r3, #3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	499c      	ldr	r1, [pc, #624]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00a      	beq.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002304:	4b97      	ldr	r3, [pc, #604]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	f023 020c 	bic.w	r2, r3, #12
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	4994      	ldr	r1, [pc, #592]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002314:	4313      	orrs	r3, r2
 8002316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00a      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002326:	4b8f      	ldr	r3, [pc, #572]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	498b      	ldr	r1, [pc, #556]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0308 	and.w	r3, r3, #8
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002348:	4b86      	ldr	r3, [pc, #536]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800234e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	4983      	ldr	r1, [pc, #524]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002358:	4313      	orrs	r3, r2
 800235a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0320 	and.w	r3, r3, #32
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00a      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800236a:	4b7e      	ldr	r3, [pc, #504]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800236c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002370:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	497a      	ldr	r1, [pc, #488]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800237a:	4313      	orrs	r3, r2
 800237c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00a      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800238c:	4b75      	ldr	r3, [pc, #468]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800238e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002392:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	4972      	ldr	r1, [pc, #456]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800239c:	4313      	orrs	r3, r2
 800239e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00a      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	4969      	ldr	r1, [pc, #420]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023d0:	4b64      	ldr	r3, [pc, #400]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	4961      	ldr	r1, [pc, #388]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00a      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002400:	4958      	ldr	r1, [pc, #352]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002410:	2b00      	cmp	r3, #0
 8002412:	d015      	beq.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002414:	4b53      	ldr	r3, [pc, #332]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002422:	4950      	ldr	r1, [pc, #320]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002424:	4313      	orrs	r3, r2
 8002426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002432:	d105      	bne.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002434:	4b4b      	ldr	r3, [pc, #300]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	4a4a      	ldr	r2, [pc, #296]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800243e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002448:	2b00      	cmp	r3, #0
 800244a:	d015      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800244c:	4b45      	ldr	r3, [pc, #276]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002452:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800245a:	4942      	ldr	r1, [pc, #264]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800245c:	4313      	orrs	r3, r2
 800245e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002466:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800246a:	d105      	bne.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800246c:	4b3d      	ldr	r3, [pc, #244]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	4a3c      	ldr	r2, [pc, #240]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002476:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d015      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002484:	4b37      	ldr	r3, [pc, #220]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4934      	ldr	r1, [pc, #208]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002494:	4313      	orrs	r3, r2
 8002496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024a2:	d105      	bne.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d015      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024bc:	4b29      	ldr	r3, [pc, #164]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ca:	4926      	ldr	r1, [pc, #152]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024da:	d105      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024dc:	4b21      	ldr	r3, [pc, #132]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	4a20      	ldr	r2, [pc, #128]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d015      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002502:	4918      	ldr	r1, [pc, #96]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002504:	4313      	orrs	r3, r2
 8002506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800250e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002512:	d105      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002514:	4b13      	ldr	r3, [pc, #76]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	4a12      	ldr	r2, [pc, #72]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800251a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800251e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d015      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800252c:	4b0d      	ldr	r3, [pc, #52]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002532:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800253a:	490a      	ldr	r1, [pc, #40]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002546:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800254a:	d105      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800254c:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4a04      	ldr	r2, [pc, #16]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002556:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002558:	7cbb      	ldrb	r3, [r7, #18]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3718      	adds	r7, #24
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40021000 	.word	0x40021000

08002568 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e042      	b.n	8002600 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002580:	2b00      	cmp	r3, #0
 8002582:	d106      	bne.n	8002592 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7fe fb0f 	bl	8000bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2224      	movs	r2, #36	@ 0x24
 8002596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0201 	bic.w	r2, r2, #1
 80025a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 ff30 	bl	8003418 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 fc61 	bl	8002e80 <UART_SetConfig>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e01b      	b.n	8002600 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0201 	orr.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 ffaf 	bl	800355c <UART_CheckIdleState>
 80025fe:	4603      	mov	r3, r0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	@ 0x28
 800260c:	af02      	add	r7, sp, #8
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	4613      	mov	r3, r2
 8002616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800261e:	2b20      	cmp	r3, #32
 8002620:	d17b      	bne.n	800271a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_UART_Transmit+0x26>
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e074      	b.n	800271c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2221      	movs	r2, #33	@ 0x21
 800263e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002642:	f7fe fc0d 	bl	8000e60 <HAL_GetTick>
 8002646:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	88fa      	ldrh	r2, [r7, #6]
 800264c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	88fa      	ldrh	r2, [r7, #6]
 8002654:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002660:	d108      	bne.n	8002674 <HAL_UART_Transmit+0x6c>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d104      	bne.n	8002674 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800266a:	2300      	movs	r3, #0
 800266c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	61bb      	str	r3, [r7, #24]
 8002672:	e003      	b.n	800267c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002678:	2300      	movs	r3, #0
 800267a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800267c:	e030      	b.n	80026e0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2200      	movs	r2, #0
 8002686:	2180      	movs	r1, #128	@ 0x80
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f001 f811 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2220      	movs	r2, #32
 8002698:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e03d      	b.n	800271c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10b      	bne.n	80026be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026b4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	3302      	adds	r3, #2
 80026ba:	61bb      	str	r3, [r7, #24]
 80026bc:	e007      	b.n	80026ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	781a      	ldrb	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	3301      	adds	r3, #1
 80026cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	3b01      	subs	r3, #1
 80026d8:	b29a      	uxth	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1c8      	bne.n	800267e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	2200      	movs	r2, #0
 80026f4:	2140      	movs	r1, #64	@ 0x40
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 ffda 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d005      	beq.n	800270e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2220      	movs	r2, #32
 8002706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e006      	b.n	800271c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2220      	movs	r2, #32
 8002712:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	e000      	b.n	800271c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800271a:	2302      	movs	r3, #2
  }
}
 800271c:	4618      	mov	r0, r3
 800271e:	3720      	adds	r7, #32
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08a      	sub	sp, #40	@ 0x28
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	4613      	mov	r3, r2
 8002730:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002738:	2b20      	cmp	r3, #32
 800273a:	d137      	bne.n	80027ac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d002      	beq.n	8002748 <HAL_UART_Receive_IT+0x24>
 8002742:	88fb      	ldrh	r3, [r7, #6]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e030      	b.n	80027ae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a18      	ldr	r2, [pc, #96]	@ (80027b8 <HAL_UART_Receive_IT+0x94>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d01f      	beq.n	800279c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d018      	beq.n	800279c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	e853 3f00 	ldrex	r3, [r3]
 8002776:	613b      	str	r3, [r7, #16]
   return(result);
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	623b      	str	r3, [r7, #32]
 800278a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800278c:	69f9      	ldr	r1, [r7, #28]
 800278e:	6a3a      	ldr	r2, [r7, #32]
 8002790:	e841 2300 	strex	r3, r2, [r1]
 8002794:	61bb      	str	r3, [r7, #24]
   return(result);
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1e6      	bne.n	800276a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800279c:	88fb      	ldrh	r3, [r7, #6]
 800279e:	461a      	mov	r2, r3
 80027a0:	68b9      	ldr	r1, [r7, #8]
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fff2 	bl	800378c <UART_Start_Receive_IT>
 80027a8:	4603      	mov	r3, r0
 80027aa:	e000      	b.n	80027ae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80027ac:	2302      	movs	r3, #2
  }
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3728      	adds	r7, #40	@ 0x28
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40008000 	.word	0x40008000

080027bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b0ba      	sub	sp, #232	@ 0xe8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80027e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80027e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80027ea:	4013      	ands	r3, r2
 80027ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80027f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d11b      	bne.n	8002830 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80027f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b00      	cmp	r3, #0
 8002802:	d015      	beq.n	8002830 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	2b00      	cmp	r3, #0
 800280e:	d105      	bne.n	800281c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d009      	beq.n	8002830 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 8300 	beq.w	8002e26 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	4798      	blx	r3
      }
      return;
 800282e:	e2fa      	b.n	8002e26 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002830:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 8123 	beq.w	8002a80 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800283a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800283e:	4b8d      	ldr	r3, [pc, #564]	@ (8002a74 <HAL_UART_IRQHandler+0x2b8>)
 8002840:	4013      	ands	r3, r2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002846:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800284a:	4b8b      	ldr	r3, [pc, #556]	@ (8002a78 <HAL_UART_IRQHandler+0x2bc>)
 800284c:	4013      	ands	r3, r2
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 8116 	beq.w	8002a80 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b00      	cmp	r3, #0
 800285e:	d011      	beq.n	8002884 <HAL_UART_IRQHandler+0xc8>
 8002860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00b      	beq.n	8002884 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2201      	movs	r2, #1
 8002872:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287a:	f043 0201 	orr.w	r2, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d011      	beq.n	80028b4 <HAL_UART_IRQHandler+0xf8>
 8002890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00b      	beq.n	80028b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2202      	movs	r2, #2
 80028a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028aa:	f043 0204 	orr.w	r2, r3, #4
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d011      	beq.n	80028e4 <HAL_UART_IRQHandler+0x128>
 80028c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00b      	beq.n	80028e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2204      	movs	r2, #4
 80028d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028da:	f043 0202 	orr.w	r2, r3, #2
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80028e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d017      	beq.n	8002920 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80028f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028f4:	f003 0320 	and.w	r3, r3, #32
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d105      	bne.n	8002908 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80028fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002900:	4b5c      	ldr	r3, [pc, #368]	@ (8002a74 <HAL_UART_IRQHandler+0x2b8>)
 8002902:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00b      	beq.n	8002920 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2208      	movs	r2, #8
 800290e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002916:	f043 0208 	orr.w	r2, r3, #8
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002924:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002928:	2b00      	cmp	r3, #0
 800292a:	d012      	beq.n	8002952 <HAL_UART_IRQHandler+0x196>
 800292c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002930:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00c      	beq.n	8002952 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002940:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002948:	f043 0220 	orr.w	r2, r3, #32
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8266 	beq.w	8002e2a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800295e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002962:	f003 0320 	and.w	r3, r3, #32
 8002966:	2b00      	cmp	r3, #0
 8002968:	d013      	beq.n	8002992 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800296a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800296e:	f003 0320 	and.w	r3, r3, #32
 8002972:	2b00      	cmp	r3, #0
 8002974:	d105      	bne.n	8002982 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002976:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800297a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d007      	beq.n	8002992 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002998:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029a6:	2b40      	cmp	r3, #64	@ 0x40
 80029a8:	d005      	beq.n	80029b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80029aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d054      	beq.n	8002a60 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f001 f80a 	bl	80039d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c6:	2b40      	cmp	r3, #64	@ 0x40
 80029c8:	d146      	bne.n	8002a58 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	3308      	adds	r3, #8
 80029d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029d8:	e853 3f00 	ldrex	r3, [r3]
 80029dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80029e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	3308      	adds	r3, #8
 80029f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80029f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80029fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002a02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002a06:	e841 2300 	strex	r3, r2, [r1]
 8002a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002a0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1d9      	bne.n	80029ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d017      	beq.n	8002a50 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a26:	4a15      	ldr	r2, [pc, #84]	@ (8002a7c <HAL_UART_IRQHandler+0x2c0>)
 8002a28:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe fbab 	bl	800118c <HAL_DMA_Abort_IT>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d019      	beq.n	8002a70 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8002a4a:	4610      	mov	r0, r2
 8002a4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a4e:	e00f      	b.n	8002a70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 f9ff 	bl	8002e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a56:	e00b      	b.n	8002a70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f9fb 	bl	8002e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a5e:	e007      	b.n	8002a70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 f9f7 	bl	8002e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8002a6e:	e1dc      	b.n	8002e2a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a70:	bf00      	nop
    return;
 8002a72:	e1da      	b.n	8002e2a <HAL_UART_IRQHandler+0x66e>
 8002a74:	10000001 	.word	0x10000001
 8002a78:	04000120 	.word	0x04000120
 8002a7c:	08003a9d 	.word	0x08003a9d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	f040 8170 	bne.w	8002d6a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a8e:	f003 0310 	and.w	r3, r3, #16
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 8169 	beq.w	8002d6a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a9c:	f003 0310 	and.w	r3, r3, #16
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 8162 	beq.w	8002d6a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2210      	movs	r2, #16
 8002aac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab8:	2b40      	cmp	r3, #64	@ 0x40
 8002aba:	f040 80d8 	bne.w	8002c6e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002acc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 80af 	beq.w	8002c34 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002adc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	f080 80a7 	bcs.w	8002c34 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002aec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0320 	and.w	r3, r3, #32
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f040 8087 	bne.w	8002c12 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b10:	e853 3f00 	ldrex	r3, [r3]
 8002b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b32:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b3e:	e841 2300 	strex	r3, r2, [r1]
 8002b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1da      	bne.n	8002b04 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	3308      	adds	r3, #8
 8002b54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002b5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b60:	f023 0301 	bic.w	r3, r3, #1
 8002b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	3308      	adds	r3, #8
 8002b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002b72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002b76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002b7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002b7e:	e841 2300 	strex	r3, r2, [r1]
 8002b82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002b84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1e1      	bne.n	8002b4e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3308      	adds	r3, #8
 8002b90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b94:	e853 3f00 	ldrex	r3, [r3]
 8002b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	3308      	adds	r3, #8
 8002baa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002bb6:	e841 2300 	strex	r3, r2, [r1]
 8002bba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1e3      	bne.n	8002b8a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2220      	movs	r2, #32
 8002bc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bd8:	e853 3f00 	ldrex	r3, [r3]
 8002bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002be0:	f023 0310 	bic.w	r3, r3, #16
 8002be4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	461a      	mov	r2, r3
 8002bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002bf4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002bf8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002bfa:	e841 2300 	strex	r3, r2, [r1]
 8002bfe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002c00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1e4      	bne.n	8002bd0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fe fa64 	bl	80010da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2202      	movs	r2, #2
 8002c16:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f91b 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002c32:	e0fc      	b.n	8002e2e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002c3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	f040 80f5 	bne.w	8002e2e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	2b20      	cmp	r3, #32
 8002c54:	f040 80eb 	bne.w	8002e2e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002c64:	4619      	mov	r1, r3
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f8fe 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
      return;
 8002c6c:	e0df      	b.n	8002e2e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 80d1 	beq.w	8002e32 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8002c90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80cc 	beq.w	8002e32 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ca2:	e853 3f00 	ldrex	r3, [r3]
 8002ca6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002caa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002cbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cbe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002cc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002cc4:	e841 2300 	strex	r3, r2, [r1]
 8002cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1e4      	bne.n	8002c9a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	3308      	adds	r3, #8
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	e853 3f00 	ldrex	r3, [r3]
 8002cde:	623b      	str	r3, [r7, #32]
   return(result);
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ce6:	f023 0301 	bic.w	r3, r3, #1
 8002cea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	3308      	adds	r3, #8
 8002cf4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002cf8:	633a      	str	r2, [r7, #48]	@ 0x30
 8002cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002cfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d00:	e841 2300 	strex	r3, r2, [r1]
 8002d04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1e1      	bne.n	8002cd0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	e853 3f00 	ldrex	r3, [r3]
 8002d2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f023 0310 	bic.w	r3, r3, #16
 8002d34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d42:	61fb      	str	r3, [r7, #28]
 8002d44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d46:	69b9      	ldr	r1, [r7, #24]
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	e841 2300 	strex	r3, r2, [r1]
 8002d4e:	617b      	str	r3, [r7, #20]
   return(result);
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1e4      	bne.n	8002d20 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2202      	movs	r2, #2
 8002d5a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002d60:	4619      	mov	r1, r3
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f880 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d68:	e063      	b.n	8002e32 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00e      	beq.n	8002d94 <HAL_UART_IRQHandler+0x5d8>
 8002d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002d8a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f001 fbe3 	bl	8004558 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d92:	e051      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d014      	beq.n	8002dca <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d105      	bne.n	8002db8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002dac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002db0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d008      	beq.n	8002dca <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d03a      	beq.n	8002e36 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	4798      	blx	r3
    }
    return;
 8002dc8:	e035      	b.n	8002e36 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d009      	beq.n	8002dea <HAL_UART_IRQHandler+0x62e>
 8002dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fe6c 	bl	8003ac0 <UART_EndTransmit_IT>
    return;
 8002de8:	e026      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d009      	beq.n	8002e0a <HAL_UART_IRQHandler+0x64e>
 8002df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dfa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f001 fbbc 	bl	8004580 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e08:	e016      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d010      	beq.n	8002e38 <HAL_UART_IRQHandler+0x67c>
 8002e16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	da0c      	bge.n	8002e38 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f001 fba4 	bl	800456c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e24:	e008      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
      return;
 8002e26:	bf00      	nop
 8002e28:	e006      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
    return;
 8002e2a:	bf00      	nop
 8002e2c:	e004      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
      return;
 8002e2e:	bf00      	nop
 8002e30:	e002      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
      return;
 8002e32:	bf00      	nop
 8002e34:	e000      	b.n	8002e38 <HAL_UART_IRQHandler+0x67c>
    return;
 8002e36:	bf00      	nop
  }
}
 8002e38:	37e8      	adds	r7, #232	@ 0xe8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop

08002e40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e84:	b08c      	sub	sp, #48	@ 0x30
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	4bab      	ldr	r3, [pc, #684]	@ (800315c <UART_SetConfig+0x2dc>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	6812      	ldr	r2, [r2, #0]
 8002eb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002eb8:	430b      	orrs	r3, r1
 8002eba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4aa0      	ldr	r2, [pc, #640]	@ (8003160 <UART_SetConfig+0x2e0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d004      	beq.n	8002eec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002ef6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f00:	430b      	orrs	r3, r1
 8002f02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0a:	f023 010f 	bic.w	r1, r3, #15
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a91      	ldr	r2, [pc, #580]	@ (8003164 <UART_SetConfig+0x2e4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d125      	bne.n	8002f70 <UART_SetConfig+0xf0>
 8002f24:	4b90      	ldr	r3, [pc, #576]	@ (8003168 <UART_SetConfig+0x2e8>)
 8002f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d81a      	bhi.n	8002f68 <UART_SetConfig+0xe8>
 8002f32:	a201      	add	r2, pc, #4	@ (adr r2, 8002f38 <UART_SetConfig+0xb8>)
 8002f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f38:	08002f49 	.word	0x08002f49
 8002f3c:	08002f59 	.word	0x08002f59
 8002f40:	08002f51 	.word	0x08002f51
 8002f44:	08002f61 	.word	0x08002f61
 8002f48:	2301      	movs	r3, #1
 8002f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f4e:	e0d6      	b.n	80030fe <UART_SetConfig+0x27e>
 8002f50:	2302      	movs	r3, #2
 8002f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f56:	e0d2      	b.n	80030fe <UART_SetConfig+0x27e>
 8002f58:	2304      	movs	r3, #4
 8002f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f5e:	e0ce      	b.n	80030fe <UART_SetConfig+0x27e>
 8002f60:	2308      	movs	r3, #8
 8002f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f66:	e0ca      	b.n	80030fe <UART_SetConfig+0x27e>
 8002f68:	2310      	movs	r3, #16
 8002f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f6e:	e0c6      	b.n	80030fe <UART_SetConfig+0x27e>
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a7d      	ldr	r2, [pc, #500]	@ (800316c <UART_SetConfig+0x2ec>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d138      	bne.n	8002fec <UART_SetConfig+0x16c>
 8002f7a:	4b7b      	ldr	r3, [pc, #492]	@ (8003168 <UART_SetConfig+0x2e8>)
 8002f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f80:	f003 030c 	and.w	r3, r3, #12
 8002f84:	2b0c      	cmp	r3, #12
 8002f86:	d82d      	bhi.n	8002fe4 <UART_SetConfig+0x164>
 8002f88:	a201      	add	r2, pc, #4	@ (adr r2, 8002f90 <UART_SetConfig+0x110>)
 8002f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8e:	bf00      	nop
 8002f90:	08002fc5 	.word	0x08002fc5
 8002f94:	08002fe5 	.word	0x08002fe5
 8002f98:	08002fe5 	.word	0x08002fe5
 8002f9c:	08002fe5 	.word	0x08002fe5
 8002fa0:	08002fd5 	.word	0x08002fd5
 8002fa4:	08002fe5 	.word	0x08002fe5
 8002fa8:	08002fe5 	.word	0x08002fe5
 8002fac:	08002fe5 	.word	0x08002fe5
 8002fb0:	08002fcd 	.word	0x08002fcd
 8002fb4:	08002fe5 	.word	0x08002fe5
 8002fb8:	08002fe5 	.word	0x08002fe5
 8002fbc:	08002fe5 	.word	0x08002fe5
 8002fc0:	08002fdd 	.word	0x08002fdd
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fca:	e098      	b.n	80030fe <UART_SetConfig+0x27e>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fd2:	e094      	b.n	80030fe <UART_SetConfig+0x27e>
 8002fd4:	2304      	movs	r3, #4
 8002fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fda:	e090      	b.n	80030fe <UART_SetConfig+0x27e>
 8002fdc:	2308      	movs	r3, #8
 8002fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fe2:	e08c      	b.n	80030fe <UART_SetConfig+0x27e>
 8002fe4:	2310      	movs	r3, #16
 8002fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fea:	e088      	b.n	80030fe <UART_SetConfig+0x27e>
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a5f      	ldr	r2, [pc, #380]	@ (8003170 <UART_SetConfig+0x2f0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d125      	bne.n	8003042 <UART_SetConfig+0x1c2>
 8002ff6:	4b5c      	ldr	r3, [pc, #368]	@ (8003168 <UART_SetConfig+0x2e8>)
 8002ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ffc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003000:	2b30      	cmp	r3, #48	@ 0x30
 8003002:	d016      	beq.n	8003032 <UART_SetConfig+0x1b2>
 8003004:	2b30      	cmp	r3, #48	@ 0x30
 8003006:	d818      	bhi.n	800303a <UART_SetConfig+0x1ba>
 8003008:	2b20      	cmp	r3, #32
 800300a:	d00a      	beq.n	8003022 <UART_SetConfig+0x1a2>
 800300c:	2b20      	cmp	r3, #32
 800300e:	d814      	bhi.n	800303a <UART_SetConfig+0x1ba>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <UART_SetConfig+0x19a>
 8003014:	2b10      	cmp	r3, #16
 8003016:	d008      	beq.n	800302a <UART_SetConfig+0x1aa>
 8003018:	e00f      	b.n	800303a <UART_SetConfig+0x1ba>
 800301a:	2300      	movs	r3, #0
 800301c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003020:	e06d      	b.n	80030fe <UART_SetConfig+0x27e>
 8003022:	2302      	movs	r3, #2
 8003024:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003028:	e069      	b.n	80030fe <UART_SetConfig+0x27e>
 800302a:	2304      	movs	r3, #4
 800302c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003030:	e065      	b.n	80030fe <UART_SetConfig+0x27e>
 8003032:	2308      	movs	r3, #8
 8003034:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003038:	e061      	b.n	80030fe <UART_SetConfig+0x27e>
 800303a:	2310      	movs	r3, #16
 800303c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003040:	e05d      	b.n	80030fe <UART_SetConfig+0x27e>
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a4b      	ldr	r2, [pc, #300]	@ (8003174 <UART_SetConfig+0x2f4>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d125      	bne.n	8003098 <UART_SetConfig+0x218>
 800304c:	4b46      	ldr	r3, [pc, #280]	@ (8003168 <UART_SetConfig+0x2e8>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003052:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003056:	2bc0      	cmp	r3, #192	@ 0xc0
 8003058:	d016      	beq.n	8003088 <UART_SetConfig+0x208>
 800305a:	2bc0      	cmp	r3, #192	@ 0xc0
 800305c:	d818      	bhi.n	8003090 <UART_SetConfig+0x210>
 800305e:	2b80      	cmp	r3, #128	@ 0x80
 8003060:	d00a      	beq.n	8003078 <UART_SetConfig+0x1f8>
 8003062:	2b80      	cmp	r3, #128	@ 0x80
 8003064:	d814      	bhi.n	8003090 <UART_SetConfig+0x210>
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <UART_SetConfig+0x1f0>
 800306a:	2b40      	cmp	r3, #64	@ 0x40
 800306c:	d008      	beq.n	8003080 <UART_SetConfig+0x200>
 800306e:	e00f      	b.n	8003090 <UART_SetConfig+0x210>
 8003070:	2300      	movs	r3, #0
 8003072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003076:	e042      	b.n	80030fe <UART_SetConfig+0x27e>
 8003078:	2302      	movs	r3, #2
 800307a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800307e:	e03e      	b.n	80030fe <UART_SetConfig+0x27e>
 8003080:	2304      	movs	r3, #4
 8003082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003086:	e03a      	b.n	80030fe <UART_SetConfig+0x27e>
 8003088:	2308      	movs	r3, #8
 800308a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800308e:	e036      	b.n	80030fe <UART_SetConfig+0x27e>
 8003090:	2310      	movs	r3, #16
 8003092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003096:	e032      	b.n	80030fe <UART_SetConfig+0x27e>
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a30      	ldr	r2, [pc, #192]	@ (8003160 <UART_SetConfig+0x2e0>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d12a      	bne.n	80030f8 <UART_SetConfig+0x278>
 80030a2:	4b31      	ldr	r3, [pc, #196]	@ (8003168 <UART_SetConfig+0x2e8>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80030ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030b0:	d01a      	beq.n	80030e8 <UART_SetConfig+0x268>
 80030b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030b6:	d81b      	bhi.n	80030f0 <UART_SetConfig+0x270>
 80030b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030bc:	d00c      	beq.n	80030d8 <UART_SetConfig+0x258>
 80030be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030c2:	d815      	bhi.n	80030f0 <UART_SetConfig+0x270>
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <UART_SetConfig+0x250>
 80030c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030cc:	d008      	beq.n	80030e0 <UART_SetConfig+0x260>
 80030ce:	e00f      	b.n	80030f0 <UART_SetConfig+0x270>
 80030d0:	2300      	movs	r3, #0
 80030d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030d6:	e012      	b.n	80030fe <UART_SetConfig+0x27e>
 80030d8:	2302      	movs	r3, #2
 80030da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030de:	e00e      	b.n	80030fe <UART_SetConfig+0x27e>
 80030e0:	2304      	movs	r3, #4
 80030e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030e6:	e00a      	b.n	80030fe <UART_SetConfig+0x27e>
 80030e8:	2308      	movs	r3, #8
 80030ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030ee:	e006      	b.n	80030fe <UART_SetConfig+0x27e>
 80030f0:	2310      	movs	r3, #16
 80030f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030f6:	e002      	b.n	80030fe <UART_SetConfig+0x27e>
 80030f8:	2310      	movs	r3, #16
 80030fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a17      	ldr	r2, [pc, #92]	@ (8003160 <UART_SetConfig+0x2e0>)
 8003104:	4293      	cmp	r3, r2
 8003106:	f040 80a8 	bne.w	800325a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800310a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800310e:	2b08      	cmp	r3, #8
 8003110:	d834      	bhi.n	800317c <UART_SetConfig+0x2fc>
 8003112:	a201      	add	r2, pc, #4	@ (adr r2, 8003118 <UART_SetConfig+0x298>)
 8003114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003118:	0800313d 	.word	0x0800313d
 800311c:	0800317d 	.word	0x0800317d
 8003120:	08003145 	.word	0x08003145
 8003124:	0800317d 	.word	0x0800317d
 8003128:	0800314b 	.word	0x0800314b
 800312c:	0800317d 	.word	0x0800317d
 8003130:	0800317d 	.word	0x0800317d
 8003134:	0800317d 	.word	0x0800317d
 8003138:	08003153 	.word	0x08003153
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800313c:	f7fe ffb2 	bl	80020a4 <HAL_RCC_GetPCLK1Freq>
 8003140:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003142:	e021      	b.n	8003188 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <UART_SetConfig+0x2f8>)
 8003146:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003148:	e01e      	b.n	8003188 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800314a:	f7fe ff3d 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 800314e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003150:	e01a      	b.n	8003188 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003156:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003158:	e016      	b.n	8003188 <UART_SetConfig+0x308>
 800315a:	bf00      	nop
 800315c:	cfff69f3 	.word	0xcfff69f3
 8003160:	40008000 	.word	0x40008000
 8003164:	40013800 	.word	0x40013800
 8003168:	40021000 	.word	0x40021000
 800316c:	40004400 	.word	0x40004400
 8003170:	40004800 	.word	0x40004800
 8003174:	40004c00 	.word	0x40004c00
 8003178:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003186:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 812a 	beq.w	80033e4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	4a9e      	ldr	r2, [pc, #632]	@ (8003410 <UART_SetConfig+0x590>)
 8003196:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800319a:	461a      	mov	r2, r3
 800319c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319e:	fbb3 f3f2 	udiv	r3, r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4413      	add	r3, r2
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d305      	bcc.n	80031c0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d903      	bls.n	80031c8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80031c6:	e10d      	b.n	80033e4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ca:	2200      	movs	r2, #0
 80031cc:	60bb      	str	r3, [r7, #8]
 80031ce:	60fa      	str	r2, [r7, #12]
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	4a8e      	ldr	r2, [pc, #568]	@ (8003410 <UART_SetConfig+0x590>)
 80031d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031da:	b29b      	uxth	r3, r3
 80031dc:	2200      	movs	r2, #0
 80031de:	603b      	str	r3, [r7, #0]
 80031e0:	607a      	str	r2, [r7, #4]
 80031e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031ea:	f7fd f815 	bl	8000218 <__aeabi_uldivmod>
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4610      	mov	r0, r2
 80031f4:	4619      	mov	r1, r3
 80031f6:	f04f 0200 	mov.w	r2, #0
 80031fa:	f04f 0300 	mov.w	r3, #0
 80031fe:	020b      	lsls	r3, r1, #8
 8003200:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003204:	0202      	lsls	r2, r0, #8
 8003206:	6979      	ldr	r1, [r7, #20]
 8003208:	6849      	ldr	r1, [r1, #4]
 800320a:	0849      	lsrs	r1, r1, #1
 800320c:	2000      	movs	r0, #0
 800320e:	460c      	mov	r4, r1
 8003210:	4605      	mov	r5, r0
 8003212:	eb12 0804 	adds.w	r8, r2, r4
 8003216:	eb43 0905 	adc.w	r9, r3, r5
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	469a      	mov	sl, r3
 8003222:	4693      	mov	fp, r2
 8003224:	4652      	mov	r2, sl
 8003226:	465b      	mov	r3, fp
 8003228:	4640      	mov	r0, r8
 800322a:	4649      	mov	r1, r9
 800322c:	f7fc fff4 	bl	8000218 <__aeabi_uldivmod>
 8003230:	4602      	mov	r2, r0
 8003232:	460b      	mov	r3, r1
 8003234:	4613      	mov	r3, r2
 8003236:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800323e:	d308      	bcc.n	8003252 <UART_SetConfig+0x3d2>
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003246:	d204      	bcs.n	8003252 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6a3a      	ldr	r2, [r7, #32]
 800324e:	60da      	str	r2, [r3, #12]
 8003250:	e0c8      	b.n	80033e4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003258:	e0c4      	b.n	80033e4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003262:	d167      	bne.n	8003334 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003264:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003268:	2b08      	cmp	r3, #8
 800326a:	d828      	bhi.n	80032be <UART_SetConfig+0x43e>
 800326c:	a201      	add	r2, pc, #4	@ (adr r2, 8003274 <UART_SetConfig+0x3f4>)
 800326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003272:	bf00      	nop
 8003274:	08003299 	.word	0x08003299
 8003278:	080032a1 	.word	0x080032a1
 800327c:	080032a9 	.word	0x080032a9
 8003280:	080032bf 	.word	0x080032bf
 8003284:	080032af 	.word	0x080032af
 8003288:	080032bf 	.word	0x080032bf
 800328c:	080032bf 	.word	0x080032bf
 8003290:	080032bf 	.word	0x080032bf
 8003294:	080032b7 	.word	0x080032b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003298:	f7fe ff04 	bl	80020a4 <HAL_RCC_GetPCLK1Freq>
 800329c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800329e:	e014      	b.n	80032ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032a0:	f7fe ff16 	bl	80020d0 <HAL_RCC_GetPCLK2Freq>
 80032a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80032a6:	e010      	b.n	80032ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032a8:	4b5a      	ldr	r3, [pc, #360]	@ (8003414 <UART_SetConfig+0x594>)
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80032ac:	e00d      	b.n	80032ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ae:	f7fe fe8b 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 80032b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80032b4:	e009      	b.n	80032ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80032bc:	e005      	b.n	80032ca <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80032c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8089 	beq.w	80033e4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	4a4e      	ldr	r2, [pc, #312]	@ (8003410 <UART_SetConfig+0x590>)
 80032d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80032dc:	461a      	mov	r2, r3
 80032de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80032e4:	005a      	lsls	r2, r3, #1
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	085b      	lsrs	r3, r3, #1
 80032ec:	441a      	add	r2, r3
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	2b0f      	cmp	r3, #15
 80032fc:	d916      	bls.n	800332c <UART_SetConfig+0x4ac>
 80032fe:	6a3b      	ldr	r3, [r7, #32]
 8003300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003304:	d212      	bcs.n	800332c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	b29b      	uxth	r3, r3
 800330a:	f023 030f 	bic.w	r3, r3, #15
 800330e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	085b      	lsrs	r3, r3, #1
 8003314:	b29b      	uxth	r3, r3
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	b29a      	uxth	r2, r3
 800331c:	8bfb      	ldrh	r3, [r7, #30]
 800331e:	4313      	orrs	r3, r2
 8003320:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	8bfa      	ldrh	r2, [r7, #30]
 8003328:	60da      	str	r2, [r3, #12]
 800332a:	e05b      	b.n	80033e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003332:	e057      	b.n	80033e4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003334:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003338:	2b08      	cmp	r3, #8
 800333a:	d828      	bhi.n	800338e <UART_SetConfig+0x50e>
 800333c:	a201      	add	r2, pc, #4	@ (adr r2, 8003344 <UART_SetConfig+0x4c4>)
 800333e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003342:	bf00      	nop
 8003344:	08003369 	.word	0x08003369
 8003348:	08003371 	.word	0x08003371
 800334c:	08003379 	.word	0x08003379
 8003350:	0800338f 	.word	0x0800338f
 8003354:	0800337f 	.word	0x0800337f
 8003358:	0800338f 	.word	0x0800338f
 800335c:	0800338f 	.word	0x0800338f
 8003360:	0800338f 	.word	0x0800338f
 8003364:	08003387 	.word	0x08003387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003368:	f7fe fe9c 	bl	80020a4 <HAL_RCC_GetPCLK1Freq>
 800336c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800336e:	e014      	b.n	800339a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003370:	f7fe feae 	bl	80020d0 <HAL_RCC_GetPCLK2Freq>
 8003374:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003376:	e010      	b.n	800339a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003378:	4b26      	ldr	r3, [pc, #152]	@ (8003414 <UART_SetConfig+0x594>)
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800337c:	e00d      	b.n	800339a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800337e:	f7fe fe23 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 8003382:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003384:	e009      	b.n	800339a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800338a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800338c:	e005      	b.n	800339a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800338e:	2300      	movs	r3, #0
 8003390:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003398:	bf00      	nop
    }

    if (pclk != 0U)
 800339a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339c:	2b00      	cmp	r3, #0
 800339e:	d021      	beq.n	80033e4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003410 <UART_SetConfig+0x590>)
 80033a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033aa:	461a      	mov	r2, r3
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	085b      	lsrs	r3, r3, #1
 80033b8:	441a      	add	r2, r3
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	2b0f      	cmp	r3, #15
 80033c8:	d909      	bls.n	80033de <UART_SetConfig+0x55e>
 80033ca:	6a3b      	ldr	r3, [r7, #32]
 80033cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033d0:	d205      	bcs.n	80033de <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	60da      	str	r2, [r3, #12]
 80033dc:	e002      	b.n	80033e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2200      	movs	r2, #0
 80033f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2200      	movs	r2, #0
 80033fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003400:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003404:	4618      	mov	r0, r3
 8003406:	3730      	adds	r7, #48	@ 0x30
 8003408:	46bd      	mov	sp, r7
 800340a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800340e:	bf00      	nop
 8003410:	08004834 	.word	0x08004834
 8003414:	00f42400 	.word	0x00f42400

08003418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003424:	f003 0308 	and.w	r3, r3, #8
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00a      	beq.n	80034ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01a      	beq.n	800352e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003512:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003516:	d10a      	bne.n	800352e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b098      	sub	sp, #96	@ 0x60
 8003560:	af02      	add	r7, sp, #8
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800356c:	f7fd fc78 	bl	8000e60 <HAL_GetTick>
 8003570:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b08      	cmp	r3, #8
 800357e:	d12f      	bne.n	80035e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003580:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003588:	2200      	movs	r2, #0
 800358a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f88e 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d022      	beq.n	80035e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035a2:	e853 3f00 	ldrex	r3, [r3]
 80035a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80035a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80035ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035c0:	e841 2300 	strex	r3, r2, [r1]
 80035c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80035c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1e6      	bne.n	800359a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e063      	b.n	80036a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d149      	bne.n	8003682 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035f6:	2200      	movs	r2, #0
 80035f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f857 	bl	80036b0 <UART_WaitOnFlagUntilTimeout>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d03c      	beq.n	8003682 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	e853 3f00 	ldrex	r3, [r3]
 8003614:	623b      	str	r3, [r7, #32]
   return(result);
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800361c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003626:	633b      	str	r3, [r7, #48]	@ 0x30
 8003628:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800362a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800362c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800362e:	e841 2300 	strex	r3, r2, [r1]
 8003632:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1e6      	bne.n	8003608 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	3308      	adds	r3, #8
 8003640:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	e853 3f00 	ldrex	r3, [r3]
 8003648:	60fb      	str	r3, [r7, #12]
   return(result);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f023 0301 	bic.w	r3, r3, #1
 8003650:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	3308      	adds	r3, #8
 8003658:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800365a:	61fa      	str	r2, [r7, #28]
 800365c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365e:	69b9      	ldr	r1, [r7, #24]
 8003660:	69fa      	ldr	r2, [r7, #28]
 8003662:	e841 2300 	strex	r3, r2, [r1]
 8003666:	617b      	str	r3, [r7, #20]
   return(result);
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1e5      	bne.n	800363a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2220      	movs	r2, #32
 8003672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e012      	b.n	80036a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2220      	movs	r2, #32
 800368e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3758      	adds	r7, #88	@ 0x58
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	4613      	mov	r3, r2
 80036be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036c0:	e04f      	b.n	8003762 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036c8:	d04b      	beq.n	8003762 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ca:	f7fd fbc9 	bl	8000e60 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d302      	bcc.n	80036e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e04e      	b.n	8003782 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d037      	beq.n	8003762 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b80      	cmp	r3, #128	@ 0x80
 80036f6:	d034      	beq.n	8003762 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b40      	cmp	r3, #64	@ 0x40
 80036fc:	d031      	beq.n	8003762 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	f003 0308 	and.w	r3, r3, #8
 8003708:	2b08      	cmp	r3, #8
 800370a:	d110      	bne.n	800372e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2208      	movs	r2, #8
 8003712:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 f95b 	bl	80039d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2208      	movs	r2, #8
 800371e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e029      	b.n	8003782 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003738:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800373c:	d111      	bne.n	8003762 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003746:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f000 f941 	bl	80039d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e00f      	b.n	8003782 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	69da      	ldr	r2, [r3, #28]
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	4013      	ands	r3, r2
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	429a      	cmp	r2, r3
 8003770:	bf0c      	ite	eq
 8003772:	2301      	moveq	r3, #1
 8003774:	2300      	movne	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	461a      	mov	r2, r3
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	429a      	cmp	r2, r3
 800377e:	d0a0      	beq.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800378c:	b480      	push	{r7}
 800378e:	b0a3      	sub	sp, #140	@ 0x8c
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	4613      	mov	r3, r2
 8003798:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	88fa      	ldrh	r2, [r7, #6]
 80037a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	88fa      	ldrh	r2, [r7, #6]
 80037ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037be:	d10e      	bne.n	80037de <UART_Start_Receive_IT+0x52>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d105      	bne.n	80037d4 <UART_Start_Receive_IT+0x48>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80037ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037d2:	e02d      	b.n	8003830 <UART_Start_Receive_IT+0xa4>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	22ff      	movs	r2, #255	@ 0xff
 80037d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037dc:	e028      	b.n	8003830 <UART_Start_Receive_IT+0xa4>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10d      	bne.n	8003802 <UART_Start_Receive_IT+0x76>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d104      	bne.n	80037f8 <UART_Start_Receive_IT+0x6c>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	22ff      	movs	r2, #255	@ 0xff
 80037f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037f6:	e01b      	b.n	8003830 <UART_Start_Receive_IT+0xa4>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	227f      	movs	r2, #127	@ 0x7f
 80037fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003800:	e016      	b.n	8003830 <UART_Start_Receive_IT+0xa4>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800380a:	d10d      	bne.n	8003828 <UART_Start_Receive_IT+0x9c>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d104      	bne.n	800381e <UART_Start_Receive_IT+0x92>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	227f      	movs	r2, #127	@ 0x7f
 8003818:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800381c:	e008      	b.n	8003830 <UART_Start_Receive_IT+0xa4>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	223f      	movs	r2, #63	@ 0x3f
 8003822:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003826:	e003      	b.n	8003830 <UART_Start_Receive_IT+0xa4>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2222      	movs	r2, #34	@ 0x22
 800383c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	3308      	adds	r3, #8
 8003846:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800384a:	e853 3f00 	ldrex	r3, [r3]
 800384e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003850:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003852:	f043 0301 	orr.w	r3, r3, #1
 8003856:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	3308      	adds	r3, #8
 8003860:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003864:	673a      	str	r2, [r7, #112]	@ 0x70
 8003866:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003868:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800386a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800386c:	e841 2300 	strex	r3, r2, [r1]
 8003870:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8003872:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e3      	bne.n	8003840 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800387c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003880:	d14f      	bne.n	8003922 <UART_Start_Receive_IT+0x196>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003888:	88fa      	ldrh	r2, [r7, #6]
 800388a:	429a      	cmp	r2, r3
 800388c:	d349      	bcc.n	8003922 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003896:	d107      	bne.n	80038a8 <UART_Start_Receive_IT+0x11c>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d103      	bne.n	80038a8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4a47      	ldr	r2, [pc, #284]	@ (80039c0 <UART_Start_Receive_IT+0x234>)
 80038a4:	675a      	str	r2, [r3, #116]	@ 0x74
 80038a6:	e002      	b.n	80038ae <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4a46      	ldr	r2, [pc, #280]	@ (80039c4 <UART_Start_Receive_IT+0x238>)
 80038ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d01a      	beq.n	80038ec <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038be:	e853 3f00 	ldrex	r3, [r3]
 80038c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80038c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038da:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038dc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80038de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80038e0:	e841 2300 	strex	r3, r2, [r1]
 80038e4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80038e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1e4      	bne.n	80038b6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	3308      	adds	r3, #8
 80038f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f6:	e853 3f00 	ldrex	r3, [r3]
 80038fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003902:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3308      	adds	r3, #8
 800390a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800390c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800390e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003910:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003914:	e841 2300 	strex	r3, r2, [r1]
 8003918:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800391a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1e5      	bne.n	80038ec <UART_Start_Receive_IT+0x160>
 8003920:	e046      	b.n	80039b0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800392a:	d107      	bne.n	800393c <UART_Start_Receive_IT+0x1b0>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d103      	bne.n	800393c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	4a24      	ldr	r2, [pc, #144]	@ (80039c8 <UART_Start_Receive_IT+0x23c>)
 8003938:	675a      	str	r2, [r3, #116]	@ 0x74
 800393a:	e002      	b.n	8003942 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4a23      	ldr	r2, [pc, #140]	@ (80039cc <UART_Start_Receive_IT+0x240>)
 8003940:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d019      	beq.n	800397e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003952:	e853 3f00 	ldrex	r3, [r3]
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800395e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	461a      	mov	r2, r3
 8003966:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003968:	637b      	str	r3, [r7, #52]	@ 0x34
 800396a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800396e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003970:	e841 2300 	strex	r3, r2, [r1]
 8003974:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1e6      	bne.n	800394a <UART_Start_Receive_IT+0x1be>
 800397c:	e018      	b.n	80039b0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	e853 3f00 	ldrex	r3, [r3]
 800398a:	613b      	str	r3, [r7, #16]
   return(result);
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f043 0320 	orr.w	r3, r3, #32
 8003992:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800399c:	623b      	str	r3, [r7, #32]
 800399e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a0:	69f9      	ldr	r1, [r7, #28]
 80039a2:	6a3a      	ldr	r2, [r7, #32]
 80039a4:	e841 2300 	strex	r3, r2, [r1]
 80039a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1e6      	bne.n	800397e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	378c      	adds	r7, #140	@ 0x8c
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	080041ed 	.word	0x080041ed
 80039c4:	08003e89 	.word	0x08003e89
 80039c8:	08003cd1 	.word	0x08003cd1
 80039cc:	08003b19 	.word	0x08003b19

080039d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b095      	sub	sp, #84	@ 0x54
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e0:	e853 3f00 	ldrex	r3, [r3]
 80039e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80039f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039fe:	e841 2300 	strex	r3, r2, [r1]
 8003a02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1e6      	bne.n	80039d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3308      	adds	r3, #8
 8003a10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a12:	6a3b      	ldr	r3, [r7, #32]
 8003a14:	e853 3f00 	ldrex	r3, [r3]
 8003a18:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	3308      	adds	r3, #8
 8003a2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a36:	e841 2300 	strex	r3, r2, [r1]
 8003a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1e3      	bne.n	8003a0a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d118      	bne.n	8003a7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	e853 3f00 	ldrex	r3, [r3]
 8003a56:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f023 0310 	bic.w	r3, r3, #16
 8003a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	461a      	mov	r2, r3
 8003a66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a68:	61bb      	str	r3, [r7, #24]
 8003a6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6c:	6979      	ldr	r1, [r7, #20]
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	e841 2300 	strex	r3, r2, [r1]
 8003a74:	613b      	str	r3, [r7, #16]
   return(result);
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e6      	bne.n	8003a4a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003a90:	bf00      	nop
 8003a92:	3754      	adds	r7, #84	@ 0x54
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f7ff f9ce 	bl	8002e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ab8:	bf00      	nop
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	e853 3f00 	ldrex	r3, [r3]
 8003ad4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003adc:	61fb      	str	r3, [r7, #28]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	61bb      	str	r3, [r7, #24]
 8003ae8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aea:	6979      	ldr	r1, [r7, #20]
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	e841 2300 	strex	r3, r2, [r1]
 8003af2:	613b      	str	r3, [r7, #16]
   return(result);
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1e6      	bne.n	8003ac8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2220      	movs	r2, #32
 8003afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7ff f999 	bl	8002e40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b0e:	bf00      	nop
 8003b10:	3720      	adds	r7, #32
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
	...

08003b18 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b09c      	sub	sp, #112	@ 0x70
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003b26:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b30:	2b22      	cmp	r3, #34	@ 0x22
 8003b32:	f040 80be 	bne.w	8003cb2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003b40:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003b44:	b2d9      	uxtb	r1, r3
 8003b46:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b50:	400a      	ands	r2, r1
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f040 80a1 	bne.w	8003cc2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b88:	e853 3f00 	ldrex	r3, [r3]
 8003b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ba0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ba4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ba6:	e841 2300 	strex	r3, r2, [r1]
 8003baa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003bac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1e6      	bne.n	8003b80 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3308      	adds	r3, #8
 8003bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbc:	e853 3f00 	ldrex	r3, [r3]
 8003bc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc4:	f023 0301 	bic.w	r3, r3, #1
 8003bc8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3308      	adds	r3, #8
 8003bd0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003bd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8003bd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bda:	e841 2300 	strex	r3, r2, [r1]
 8003bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1e5      	bne.n	8003bb2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2220      	movs	r2, #32
 8003bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a33      	ldr	r2, [pc, #204]	@ (8003ccc <UART_RxISR_8BIT+0x1b4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d01f      	beq.n	8003c44 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d018      	beq.n	8003c44 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1a:	e853 3f00 	ldrex	r3, [r3]
 8003c1e:	623b      	str	r3, [r7, #32]
   return(result);
 8003c20:	6a3b      	ldr	r3, [r7, #32]
 8003c22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c26:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c30:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c32:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c38:	e841 2300 	strex	r3, r2, [r1]
 8003c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1e6      	bne.n	8003c12 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d12e      	bne.n	8003caa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	e853 3f00 	ldrex	r3, [r3]
 8003c5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f023 0310 	bic.w	r3, r3, #16
 8003c66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c70:	61fb      	str	r3, [r7, #28]
 8003c72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c74:	69b9      	ldr	r1, [r7, #24]
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	e841 2300 	strex	r3, r2, [r1]
 8003c7c:	617b      	str	r3, [r7, #20]
   return(result);
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e6      	bne.n	8003c52 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	69db      	ldr	r3, [r3, #28]
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	2b10      	cmp	r3, #16
 8003c90:	d103      	bne.n	8003c9a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2210      	movs	r2, #16
 8003c98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff f8e0 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ca8:	e00b      	b.n	8003cc2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fc fd9c 	bl	80007e8 <HAL_UART_RxCpltCallback>
}
 8003cb0:	e007      	b.n	8003cc2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	699a      	ldr	r2, [r3, #24]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0208 	orr.w	r2, r2, #8
 8003cc0:	619a      	str	r2, [r3, #24]
}
 8003cc2:	bf00      	nop
 8003cc4:	3770      	adds	r7, #112	@ 0x70
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40008000 	.word	0x40008000

08003cd0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b09c      	sub	sp, #112	@ 0x70
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003cde:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ce8:	2b22      	cmp	r3, #34	@ 0x22
 8003cea:	f040 80be 	bne.w	8003e6a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003cfe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003d02:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003d06:	4013      	ands	r3, r2
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d0c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d12:	1c9a      	adds	r2, r3, #2
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f040 80a1 	bne.w	8003e7a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d40:	e853 3f00 	ldrex	r3, [r3]
 8003d44:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d56:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d58:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003d5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003d5e:	e841 2300 	strex	r3, r2, [r1]
 8003d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1e6      	bne.n	8003d38 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	3308      	adds	r3, #8
 8003d70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d74:	e853 3f00 	ldrex	r3, [r3]
 8003d78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7c:	f023 0301 	bic.w	r3, r3, #1
 8003d80:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	3308      	adds	r3, #8
 8003d88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003d8a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d92:	e841 2300 	strex	r3, r2, [r1]
 8003d96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1e5      	bne.n	8003d6a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2220      	movs	r2, #32
 8003da2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a33      	ldr	r2, [pc, #204]	@ (8003e84 <UART_RxISR_16BIT+0x1b4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d01f      	beq.n	8003dfc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d018      	beq.n	8003dfc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
 8003dd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003dde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	461a      	mov	r2, r3
 8003de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003df0:	e841 2300 	strex	r3, r2, [r1]
 8003df4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1e6      	bne.n	8003dca <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d12e      	bne.n	8003e62 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	e853 3f00 	ldrex	r3, [r3]
 8003e16:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	f023 0310 	bic.w	r3, r3, #16
 8003e1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	461a      	mov	r2, r3
 8003e26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e28:	61bb      	str	r3, [r7, #24]
 8003e2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2c:	6979      	ldr	r1, [r7, #20]
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	e841 2300 	strex	r3, r2, [r1]
 8003e34:	613b      	str	r3, [r7, #16]
   return(result);
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1e6      	bne.n	8003e0a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b10      	cmp	r3, #16
 8003e48:	d103      	bne.n	8003e52 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2210      	movs	r2, #16
 8003e50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e58:	4619      	mov	r1, r3
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7ff f804 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003e60:	e00b      	b.n	8003e7a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7fc fcc0 	bl	80007e8 <HAL_UART_RxCpltCallback>
}
 8003e68:	e007      	b.n	8003e7a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	699a      	ldr	r2, [r3, #24]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f042 0208 	orr.w	r2, r2, #8
 8003e78:	619a      	str	r2, [r3, #24]
}
 8003e7a:	bf00      	nop
 8003e7c:	3770      	adds	r7, #112	@ 0x70
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40008000 	.word	0x40008000

08003e88 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b0ac      	sub	sp, #176	@ 0xb0
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003e96:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ebe:	2b22      	cmp	r3, #34	@ 0x22
 8003ec0:	f040 8183 	bne.w	80041ca <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003eca:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003ece:	e126      	b.n	800411e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003eda:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8003ede:	b2d9      	uxtb	r1, r3
 8003ee0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eea:	400a      	ands	r2, r1
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f1a:	f003 0307 	and.w	r3, r3, #7
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d053      	beq.n	8003fca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d011      	beq.n	8003f52 <UART_RxISR_8BIT_FIFOEN+0xca>
 8003f2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00b      	beq.n	8003f52 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f48:	f043 0201 	orr.w	r2, r3, #1
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d011      	beq.n	8003f82 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8003f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00b      	beq.n	8003f82 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f78:	f043 0204 	orr.w	r2, r3, #4
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d011      	beq.n	8003fb2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8003f8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00b      	beq.n	8003fb2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa8:	f043 0202 	orr.w	r2, r3, #2
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d006      	beq.n	8003fca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7fe ff49 	bl	8002e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f040 80a3 	bne.w	800411e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fe0:	e853 3f00 	ldrex	r3, [r3]
 8003fe4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8003fe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ffc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffe:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004000:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004002:	e841 2300 	strex	r3, r2, [r1]
 8004006:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8004008:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1e4      	bne.n	8003fd8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	3308      	adds	r3, #8
 8004014:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004018:	e853 3f00 	ldrex	r3, [r3]
 800401c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800401e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004020:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004024:	f023 0301 	bic.w	r3, r3, #1
 8004028:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3308      	adds	r3, #8
 8004032:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004036:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004038:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800403c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800403e:	e841 2300 	strex	r3, r2, [r1]
 8004042:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004044:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1e1      	bne.n	800400e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a60      	ldr	r2, [pc, #384]	@ (80041e4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d021      	beq.n	80040ac <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d01a      	beq.n	80040ac <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800407e:	e853 3f00 	ldrex	r3, [r3]
 8004082:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004086:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800408a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	461a      	mov	r2, r3
 8004094:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004098:	657b      	str	r3, [r7, #84]	@ 0x54
 800409a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800409e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80040a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e4      	bne.n	8004076 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d130      	bne.n	8004116 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040c2:	e853 3f00 	ldrex	r3, [r3]
 80040c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ca:	f023 0310 	bic.w	r3, r3, #16
 80040ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	461a      	mov	r2, r3
 80040d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80040de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80040e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040e4:	e841 2300 	strex	r3, r2, [r1]
 80040e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1e4      	bne.n	80040ba <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	f003 0310 	and.w	r3, r3, #16
 80040fa:	2b10      	cmp	r3, #16
 80040fc:	d103      	bne.n	8004106 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2210      	movs	r2, #16
 8004104:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800410c:	4619      	mov	r1, r3
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7fe feaa 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004114:	e00e      	b.n	8004134 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7fc fb66 	bl	80007e8 <HAL_UART_RxCpltCallback>
        break;
 800411c:	e00a      	b.n	8004134 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800411e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8004122:	2b00      	cmp	r3, #0
 8004124:	d006      	beq.n	8004134 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8004126:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800412a:	f003 0320 	and.w	r3, r3, #32
 800412e:	2b00      	cmp	r3, #0
 8004130:	f47f aece 	bne.w	8003ed0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800413a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800413e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004142:	2b00      	cmp	r3, #0
 8004144:	d049      	beq.n	80041da <UART_RxISR_8BIT_FIFOEN+0x352>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800414c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8004150:	429a      	cmp	r2, r3
 8004152:	d242      	bcs.n	80041da <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3308      	adds	r3, #8
 800415a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	61fb      	str	r3, [r7, #28]
   return(result);
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800416a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3308      	adds	r3, #8
 8004174:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004178:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800417a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800417e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004180:	e841 2300 	strex	r3, r2, [r1]
 8004184:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1e3      	bne.n	8004154 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a16      	ldr	r2, [pc, #88]	@ (80041e8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8004190:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	e853 3f00 	ldrex	r3, [r3]
 800419e:	60bb      	str	r3, [r7, #8]
   return(result);
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f043 0320 	orr.w	r3, r3, #32
 80041a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041b4:	61bb      	str	r3, [r7, #24]
 80041b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b8:	6979      	ldr	r1, [r7, #20]
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	e841 2300 	strex	r3, r2, [r1]
 80041c0:	613b      	str	r3, [r7, #16]
   return(result);
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1e4      	bne.n	8004192 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80041c8:	e007      	b.n	80041da <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	699a      	ldr	r2, [r3, #24]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f042 0208 	orr.w	r2, r2, #8
 80041d8:	619a      	str	r2, [r3, #24]
}
 80041da:	bf00      	nop
 80041dc:	37b0      	adds	r7, #176	@ 0xb0
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40008000 	.word	0x40008000
 80041e8:	08003b19 	.word	0x08003b19

080041ec <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b0ae      	sub	sp, #184	@ 0xb8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80041fa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004222:	2b22      	cmp	r3, #34	@ 0x22
 8004224:	f040 8187 	bne.w	8004536 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800422e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004232:	e12a      	b.n	800448a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004242:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8004246:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800424a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800424e:	4013      	ands	r3, r2
 8004250:	b29a      	uxth	r2, r3
 8004252:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004256:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425c:	1c9a      	adds	r2, r3, #2
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800427e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	2b00      	cmp	r3, #0
 8004288:	d053      	beq.n	8004332 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800428a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d011      	beq.n	80042ba <UART_RxISR_16BIT_FIFOEN+0xce>
 8004296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800429a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00b      	beq.n	80042ba <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2201      	movs	r2, #1
 80042a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b0:	f043 0201 	orr.w	r2, r3, #1
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80042ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d011      	beq.n	80042ea <UART_RxISR_16BIT_FIFOEN+0xfe>
 80042c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00b      	beq.n	80042ea <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2202      	movs	r2, #2
 80042d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e0:	f043 0204 	orr.w	r2, r3, #4
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80042ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d011      	beq.n	800431a <UART_RxISR_16BIT_FIFOEN+0x12e>
 80042f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00b      	beq.n	800431a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2204      	movs	r2, #4
 8004308:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004310:	f043 0202 	orr.w	r2, r3, #2
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004320:	2b00      	cmp	r3, #0
 8004322:	d006      	beq.n	8004332 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f7fe fd95 	bl	8002e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	f040 80a5 	bne.w	800448a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004346:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800434e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004350:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004354:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	461a      	mov	r2, r3
 800435e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004362:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004366:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004368:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800436a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800436e:	e841 2300 	strex	r3, r2, [r1]
 8004372:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004374:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1e2      	bne.n	8004340 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	3308      	adds	r3, #8
 8004380:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004382:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004384:	e853 3f00 	ldrex	r3, [r3]
 8004388:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800438a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800438c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004390:	f023 0301 	bic.w	r3, r3, #1
 8004394:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3308      	adds	r3, #8
 800439e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80043a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043aa:	e841 2300 	strex	r3, r2, [r1]
 80043ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1e1      	bne.n	800437a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2220      	movs	r2, #32
 80043ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a60      	ldr	r2, [pc, #384]	@ (8004550 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d021      	beq.n	8004418 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01a      	beq.n	8004418 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043ea:	e853 3f00 	ldrex	r3, [r3]
 80043ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004404:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004406:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800440a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800440c:	e841 2300 	strex	r3, r2, [r1]
 8004410:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e4      	bne.n	80043e2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800441c:	2b01      	cmp	r3, #1
 800441e:	d130      	bne.n	8004482 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800442e:	e853 3f00 	ldrex	r3, [r3]
 8004432:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004436:	f023 0310 	bic.w	r3, r3, #16
 800443a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	461a      	mov	r2, r3
 8004444:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004448:	647b      	str	r3, [r7, #68]	@ 0x44
 800444a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800444e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004450:	e841 2300 	strex	r3, r2, [r1]
 8004454:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1e4      	bne.n	8004426 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b10      	cmp	r3, #16
 8004468:	d103      	bne.n	8004472 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2210      	movs	r2, #16
 8004470:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004478:	4619      	mov	r1, r3
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7fe fcf4 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004480:	e00e      	b.n	80044a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7fc f9b0 	bl	80007e8 <HAL_UART_RxCpltCallback>
        break;
 8004488:	e00a      	b.n	80044a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800448a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800448e:	2b00      	cmp	r3, #0
 8004490:	d006      	beq.n	80044a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8004492:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004496:	f003 0320 	and.w	r3, r3, #32
 800449a:	2b00      	cmp	r3, #0
 800449c:	f47f aeca 	bne.w	8004234 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80044a6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80044aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d049      	beq.n	8004546 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80044b8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80044bc:	429a      	cmp	r2, r3
 80044be:	d242      	bcs.n	8004546 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3308      	adds	r3, #8
 80044c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ca:	e853 3f00 	ldrex	r3, [r3]
 80044ce:	623b      	str	r3, [r7, #32]
   return(result);
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	3308      	adds	r3, #8
 80044e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80044e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80044e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044ec:	e841 2300 	strex	r3, r2, [r1]
 80044f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1e3      	bne.n	80044c0 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a16      	ldr	r2, [pc, #88]	@ (8004554 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80044fc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	60fb      	str	r3, [r7, #12]
   return(result);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f043 0320 	orr.w	r3, r3, #32
 8004512:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	461a      	mov	r2, r3
 800451c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004520:	61fb      	str	r3, [r7, #28]
 8004522:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004524:	69b9      	ldr	r1, [r7, #24]
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	e841 2300 	strex	r3, r2, [r1]
 800452c:	617b      	str	r3, [r7, #20]
   return(result);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1e4      	bne.n	80044fe <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004534:	e007      	b.n	8004546 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	699a      	ldr	r2, [r3, #24]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0208 	orr.w	r2, r2, #8
 8004544:	619a      	str	r2, [r3, #24]
}
 8004546:	bf00      	nop
 8004548:	37b8      	adds	r7, #184	@ 0xb8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40008000 	.word	0x40008000
 8004554:	08003cd1 	.word	0x08003cd1

08004558 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d101      	bne.n	80045aa <HAL_UARTEx_DisableFifoMode+0x16>
 80045a6:	2302      	movs	r3, #2
 80045a8:	e027      	b.n	80045fa <HAL_UARTEx_DisableFifoMode+0x66>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2224      	movs	r2, #36	@ 0x24
 80045b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0201 	bic.w	r2, r2, #1
 80045d0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80045d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
 800460e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004616:	2b01      	cmp	r3, #1
 8004618:	d101      	bne.n	800461e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800461a:	2302      	movs	r3, #2
 800461c:	e02d      	b.n	800467a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2224      	movs	r2, #36	@ 0x24
 800462a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 0201 	bic.w	r2, r2, #1
 8004644:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	430a      	orrs	r2, r1
 8004658:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f850 	bl	8004700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2220      	movs	r2, #32
 800466c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b084      	sub	sp, #16
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
 800468a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004692:	2b01      	cmp	r3, #1
 8004694:	d101      	bne.n	800469a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004696:	2302      	movs	r3, #2
 8004698:	e02d      	b.n	80046f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2224      	movs	r2, #36	@ 0x24
 80046a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0201 	bic.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	683a      	ldr	r2, [r7, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f812 	bl	8004700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800470c:	2b00      	cmp	r3, #0
 800470e:	d108      	bne.n	8004722 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004720:	e031      	b.n	8004786 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004722:	2308      	movs	r3, #8
 8004724:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004726:	2308      	movs	r3, #8
 8004728:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	0e5b      	lsrs	r3, r3, #25
 8004732:	b2db      	uxtb	r3, r3
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	0f5b      	lsrs	r3, r3, #29
 8004742:	b2db      	uxtb	r3, r3
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800474a:	7bbb      	ldrb	r3, [r7, #14]
 800474c:	7b3a      	ldrb	r2, [r7, #12]
 800474e:	4911      	ldr	r1, [pc, #68]	@ (8004794 <UARTEx_SetNbDataToProcess+0x94>)
 8004750:	5c8a      	ldrb	r2, [r1, r2]
 8004752:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004756:	7b3a      	ldrb	r2, [r7, #12]
 8004758:	490f      	ldr	r1, [pc, #60]	@ (8004798 <UARTEx_SetNbDataToProcess+0x98>)
 800475a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800475c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004760:	b29a      	uxth	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004768:	7bfb      	ldrb	r3, [r7, #15]
 800476a:	7b7a      	ldrb	r2, [r7, #13]
 800476c:	4909      	ldr	r1, [pc, #36]	@ (8004794 <UARTEx_SetNbDataToProcess+0x94>)
 800476e:	5c8a      	ldrb	r2, [r1, r2]
 8004770:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004774:	7b7a      	ldrb	r2, [r7, #13]
 8004776:	4908      	ldr	r1, [pc, #32]	@ (8004798 <UARTEx_SetNbDataToProcess+0x98>)
 8004778:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800477a:	fb93 f3f2 	sdiv	r3, r3, r2
 800477e:	b29a      	uxth	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	0800484c 	.word	0x0800484c
 8004798:	08004854 	.word	0x08004854

0800479c <memset>:
 800479c:	4402      	add	r2, r0
 800479e:	4603      	mov	r3, r0
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d100      	bne.n	80047a6 <memset+0xa>
 80047a4:	4770      	bx	lr
 80047a6:	f803 1b01 	strb.w	r1, [r3], #1
 80047aa:	e7f9      	b.n	80047a0 <memset+0x4>

080047ac <__libc_init_array>:
 80047ac:	b570      	push	{r4, r5, r6, lr}
 80047ae:	4d0d      	ldr	r5, [pc, #52]	@ (80047e4 <__libc_init_array+0x38>)
 80047b0:	4c0d      	ldr	r4, [pc, #52]	@ (80047e8 <__libc_init_array+0x3c>)
 80047b2:	1b64      	subs	r4, r4, r5
 80047b4:	10a4      	asrs	r4, r4, #2
 80047b6:	2600      	movs	r6, #0
 80047b8:	42a6      	cmp	r6, r4
 80047ba:	d109      	bne.n	80047d0 <__libc_init_array+0x24>
 80047bc:	4d0b      	ldr	r5, [pc, #44]	@ (80047ec <__libc_init_array+0x40>)
 80047be:	4c0c      	ldr	r4, [pc, #48]	@ (80047f0 <__libc_init_array+0x44>)
 80047c0:	f000 f818 	bl	80047f4 <_init>
 80047c4:	1b64      	subs	r4, r4, r5
 80047c6:	10a4      	asrs	r4, r4, #2
 80047c8:	2600      	movs	r6, #0
 80047ca:	42a6      	cmp	r6, r4
 80047cc:	d105      	bne.n	80047da <__libc_init_array+0x2e>
 80047ce:	bd70      	pop	{r4, r5, r6, pc}
 80047d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d4:	4798      	blx	r3
 80047d6:	3601      	adds	r6, #1
 80047d8:	e7ee      	b.n	80047b8 <__libc_init_array+0xc>
 80047da:	f855 3b04 	ldr.w	r3, [r5], #4
 80047de:	4798      	blx	r3
 80047e0:	3601      	adds	r6, #1
 80047e2:	e7f2      	b.n	80047ca <__libc_init_array+0x1e>
 80047e4:	08004864 	.word	0x08004864
 80047e8:	08004864 	.word	0x08004864
 80047ec:	08004864 	.word	0x08004864
 80047f0:	08004868 	.word	0x08004868

080047f4 <_init>:
 80047f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047f6:	bf00      	nop
 80047f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047fa:	bc08      	pop	{r3}
 80047fc:	469e      	mov	lr, r3
 80047fe:	4770      	bx	lr

08004800 <_fini>:
 8004800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004802:	bf00      	nop
 8004804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004806:	bc08      	pop	{r3}
 8004808:	469e      	mov	lr, r3
 800480a:	4770      	bx	lr
