{
  "processor": "K1839VM1",
  "manufacturer": "NIIME/Angstrem (Soviet Union)",
  "year": 1989,
  "schema_version": "1.0",
  "source": "Soviet VAX documentation; DEC VAX Architecture Reference Manual cross-reference",
  "timing_notes": "Soviet VAX-compatible 32-bit microprocessor. Implements a subset of the DEC VAX instruction set. 8 MHz clock. CISC architecture with variable-length instructions (1-54 bytes). Microcoded execution. Used in Soviet VAX-compatible systems. Cycle counts are approximate based on available documentation.",
  "instruction_count": 85,
  "instructions": [
    {"mnemonic": "MOVL", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move longword (32-bit)"},
    {"mnemonic": "MOVL", "operands": "#imm,R", "bytes": 6, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV", "notes": "Move immediate longword"},
    {"mnemonic": "MOVL", "operands": "mem,R", "bytes": 6, "cycles": 7, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "NZV", "notes": "Move from memory"},
    {"mnemonic": "MOVL", "operands": "R,mem", "bytes": 6, "cycles": 7, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "NZV", "notes": "Move to memory"},
    {"mnemonic": "MOVW", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move word (16-bit)"},
    {"mnemonic": "MOVB", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move byte"},
    {"mnemonic": "MOVQ", "operands": "R,R", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move quadword (64-bit)"},
    {"mnemonic": "PUSHL", "operands": "R", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Push longword to stack"},
    {"mnemonic": "PUSHL", "operands": "#imm", "bytes": 6, "cycles": 5, "category": "stack", "addressing_mode": "immediate", "flags_affected": "NZV", "notes": "Push immediate to stack"},
    {"mnemonic": "POPL", "operands": "R", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Pop longword from stack"},
    {"mnemonic": "CLRL", "operands": "R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Clear longword"},
    {"mnemonic": "MOVAL", "operands": "addr,R", "bytes": 6, "cycles": 5, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "NZV", "notes": "Move address of longword"},
    {"mnemonic": "ADDL2", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add longword 2-operand"},
    {"mnemonic": "ADDL3", "operands": "R,R,R", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add longword 3-operand"},
    {"mnemonic": "ADDL2", "operands": "#imm,R", "bytes": 6, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Add immediate longword"},
    {"mnemonic": "SUBL2", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract longword 2-operand"},
    {"mnemonic": "SUBL3", "operands": "R,R,R", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract longword 3-operand"},
    {"mnemonic": "MULL2", "operands": "R,R", "bytes": 2, "cycles": 18, "category": "multiply", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Multiply longword 2-operand"},
    {"mnemonic": "MULL3", "operands": "R,R,R", "bytes": 3, "cycles": 20, "category": "multiply", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Multiply longword 3-operand"},
    {"mnemonic": "DIVL2", "operands": "R,R", "bytes": 2, "cycles": 35, "category": "divide", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Divide longword 2-operand"},
    {"mnemonic": "DIVL3", "operands": "R,R,R", "bytes": 3, "cycles": 37, "category": "divide", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Divide longword 3-operand"},
    {"mnemonic": "CMPL", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Compare longword"},
    {"mnemonic": "CMPL", "operands": "#imm,R", "bytes": 6, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Compare immediate"},
    {"mnemonic": "TSTL", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Test longword"},
    {"mnemonic": "INCL", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Increment longword"},
    {"mnemonic": "DECL", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Decrement longword"},
    {"mnemonic": "MNEGL", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Negate longword"},
    {"mnemonic": "BISL2", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bit set (OR)"},
    {"mnemonic": "BICL2", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bit clear (AND NOT)"},
    {"mnemonic": "XORL2", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "XOR longword"},
    {"mnemonic": "BITL", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bit test"},
    {"mnemonic": "ASHL", "operands": "#n,R,R", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Arithmetic shift longword"},
    {"mnemonic": "ROTL", "operands": "#n,R,R", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Rotate longword"},
    {"mnemonic": "BRB", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch byte displacement"},
    {"mnemonic": "BRW", "operands": "disp", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch word displacement"},
    {"mnemonic": "BEQL", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if equal"},
    {"mnemonic": "BNEQ", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if not equal"},
    {"mnemonic": "BGTR", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if greater"},
    {"mnemonic": "BLEQ", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if less or equal"},
    {"mnemonic": "BLSS", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if less"},
    {"mnemonic": "BGEQ", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if greater or equal"},
    {"mnemonic": "SOBGTR", "operands": "R,disp", "bytes": 3, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "NZVC", "notes": "Subtract one, branch if greater"},
    {"mnemonic": "SOBGEQ", "operands": "R,disp", "bytes": 3, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "NZVC", "notes": "Subtract one, branch if greater/equal"},
    {"mnemonic": "AOBLSS", "operands": "#lim,R,disp", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "relative", "flags_affected": "NZVC", "notes": "Add one, branch if less"},
    {"mnemonic": "AOBLEQ", "operands": "#lim,R,disp", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "relative", "flags_affected": "NZVC", "notes": "Add one, branch if less/equal"},
    {"mnemonic": "JMP", "operands": "addr", "bytes": 6, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Jump"},
    {"mnemonic": "JSB", "operands": "addr", "bytes": 6, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Jump to subroutine"},
    {"mnemonic": "RSB", "operands": "", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Return from subroutine"},
    {"mnemonic": "CALLS", "operands": "#n,addr", "bytes": 7, "cycles": 15, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Call with stack frame"},
    {"mnemonic": "CALLG", "operands": "args,addr", "bytes": 7, "cycles": 15, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Call with general argument list"},
    {"mnemonic": "RET", "operands": "", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from CALLS/CALLG"},
    {"mnemonic": "MOVC3", "operands": "#len,src,dst", "bytes": 7, "cycles": 15, "category": "string", "addressing_mode": "memory", "flags_affected": "NZV", "notes": "Move character 3-operand; +3 per byte"},
    {"mnemonic": "MOVC5", "operands": "#slen,src,fill,#dlen,dst", "bytes": 11, "cycles": 20, "category": "string", "addressing_mode": "memory", "flags_affected": "NZV", "notes": "Move character 5-operand with fill"},
    {"mnemonic": "CMPC3", "operands": "#len,s1,s2", "bytes": 7, "cycles": 15, "category": "string", "addressing_mode": "memory", "flags_affected": "NZVC", "notes": "Compare character 3-operand"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "HALT", "operands": "", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Halt (privileged)"},
    {"mnemonic": "REI", "operands": "", "bytes": 1, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from exception/interrupt"},
    {"mnemonic": "CHMK", "operands": "#n", "bytes": 3, "cycles": 15, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Change mode to kernel (system call)"},
    {"mnemonic": "MTPR", "operands": "R,#prn", "bytes": 6, "cycles": 8, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Move to processor register (privileged)"},
    {"mnemonic": "MFPR", "operands": "#prn,R", "bytes": 6, "cycles": 8, "category": "special", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move from processor register (privileged)"}
  ]
}
