{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721716341171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721716341171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 14:32:21 2024 " "Processing started: Tue Jul 23 14:32:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721716341171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721716341171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adcdac_test -c adcdac_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off adcdac_test -c adcdac_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721716341171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1721716341740 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unsigned2signed.v(36) " "Verilog HDL information at unsigned2signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "unsigned2signed.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/unsigned2signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1721716341811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned2signed.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned2signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned2signed " "Found entity 1: unsigned2signed" {  } { { "unsigned2signed.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/unsigned2signed.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos_l.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_sin2cos_L " "Found entity 1: Cnt_sin2cos_L" {  } { { "../matlab/hdlsrc/signalSim/Cnt_sin2cos_L.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Cnt_sin2cos_L.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualram.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualRam " "Found entity 1: DualRam" {  } { { "../matlab/hdlsrc/signalSim/DualRam.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DualRam.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualportram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualportram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_generic " "Found entity 1: DualPortRAM_generic" {  } { { "../matlab/hdlsrc/signalSim/DualPortRAM_generic.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DualPortRAM_generic.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_System1 " "Found entity 1: Dual_Port_RAM_System1" {  } { { "../matlab/hdlsrc/signalSim/Dual_Port_RAM_System1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Dual_Port_RAM_System1.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc_sample.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc_sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_sample " "Found entity 1: adc_sample" {  } { { "rtl/adc_sample.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adc_sample.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../matlab/hdlsrc/signalSim/DualPortRAM_generic_AsyncRead.v " "Can't analyze file -- file ../matlab/hdlsrc/signalSim/DualPortRAM_generic_AsyncRead.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1721716341828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_System " "Found entity 1: Dual_Port_RAM_System" {  } { { "../matlab/hdlsrc/signalSim/Dual_Port_RAM_System.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Dual_Port_RAM_System.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_sin2cos " "Found entity 1: Cnt_sin2cos" {  } { { "../matlab/hdlsrc/signalSim/Cnt_sin2cos.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Cnt_sin2cos.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../matlab/hdlsrc/signalSim/WaveformGen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/WaveformGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO1 " "Found entity 1: NCO1" {  } { { "../matlab/hdlsrc/signalSim/NCO1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "../matlab/hdlsrc/signalSim/NCO.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../matlab/hdlsrc/signalSim/LookUpTableGen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/LookUpTableGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookup_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookup_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Table " "Found entity 1: Lookup_Table" {  } { { "../matlab/hdlsrc/signalSim/Lookup_Table.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Lookup_Table.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../matlab/hdlsrc/signalSim/DitherGen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DitherGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sine_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "rtl/sine_rom.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/sine_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file rtl/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mc_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mc_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 mc_dds " "Found entity 1: mc_dds" {  } { { "rtl/mc_dds.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/mc_dds.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "rtl/auout_cs4334.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adcdac_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adcdac_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adcdac_test " "Found entity 1: adcdac_test" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_r59 " "Found entity 1: lpm_constant0_lpm_constant_r59" {  } { { "lpm_constant0.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341869 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.v 2 2 " "Found 2 design units, including 2 entities, in source file lpm_constant1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_529 " "Found entity 1: lpm_constant1_lpm_constant_529" {  } { { "lpm_constant1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341871 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramv.v 1 1 " "Found 1 design units, including 1 entities, in source file ramv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramv " "Found entity 1: ramv" {  } { { "ramv.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/ramv.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716341876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716341876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_131 " "Found design unit 1: auk_dspip_lib_pkg_fir_131" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_131 " "Found design unit 1: auk_dspip_math_pkg_fir_131" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342147 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_131-body " "Found design unit 2: auk_dspip_math_pkg_fir_131-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass_st.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpass_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lowpass_st " "Found entity 1: Lowpass_st" {  } { { "lowpass_st.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass_st_s.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpass_st_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lowpass_st_s " "Found entity 1: Lowpass_st_s" {  } { { "lowpass_st_s.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_s.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass_st_u.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpass_st_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lowpass_st_u " "Found entity 1: Lowpass_st_u" {  } { { "lowpass_st_u.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowpass_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lowpass_ast-struct " "Found design unit 1: Lowpass_ast-struct" {  } { { "lowpass_ast.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lowpass_ast " "Found entity 1: Lowpass_ast" {  } { { "lowpass_ast.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpass.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lowpass " "Found entity 1: Lowpass" {  } { { "lowpass.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_transiver.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_transiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_transiver " "Found entity 1: spi_transiver" {  } { { "spi_transiver.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/spi_transiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adcdac_test " "Elaborating entity \"adcdac_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721716342686 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DualRam inst15 " "Block or symbol \"DualRam\" of instance \"inst15\" overlaps another block or symbol" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 384 904 1112 528 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1721716342687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst20 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst20\"" {  } { { "rtl/adcdac_test.bdf" "inst20" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 232 104 360 416 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst20\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst20\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst20\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst20\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716342729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst20\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst20\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342730 ""}  } { { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716342730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst2 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst2\"" {  } { { "rtl/adcdac_test.bdf" "inst2" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 920 712 936 1000 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO:inst1 " "Elaborating entity \"NCO\" for hierarchy \"NCO:inst1\"" {  } { { "rtl/adcdac_test.bdf" "inst1" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 928 456 632 1072 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO1 NCO:inst1\|NCO1:u_NCO1 " "Elaborating entity \"NCO1\" for hierarchy \"NCO:inst1\|NCO1:u_NCO1\"" {  } { { "../matlab/hdlsrc/signalSim/NCO.v" "u_NCO1" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen NCO:inst1\|NCO1:u_NCO1\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"NCO:inst1\|NCO1:u_NCO1\|DitherGen:u_dither_inst\"" {  } { { "../matlab/hdlsrc/signalSim/NCO1.v" "u_dither_inst" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\"" {  } { { "../matlab/hdlsrc/signalSim/NCO1.v" "u_Wave_inst" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../matlab/hdlsrc/signalSim/WaveformGen.v" "u_SineWave_inst" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/WaveformGen.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Table NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table " "Elaborating entity \"Lookup_Table\" for hierarchy \"NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\"" {  } { { "../matlab/hdlsrc/signalSim/LookUpTableGen.v" "u_Lookup_Table" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/LookUpTableGen.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux busmux:inst5 " "Elaborating entity \"busmux\" for hierarchy \"busmux:inst5\"" {  } { { "rtl/adcdac_test.bdf" "inst5" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "busmux:inst5 " "Elaborated megafunction instantiation \"busmux:inst5\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716342827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "busmux:inst5 " "Instantiated megafunction \"busmux:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342827 ""}  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716342827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux busmux:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"busmux:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "busmux:inst5\|lpm_mux:\$00000 busmux:inst5 " "Elaborated megafunction instantiation \"busmux:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"busmux:inst5\"" {  } { { "busmux.tdf" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc busmux:inst5\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"busmux:inst5\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst8 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst8\"" {  } { { "rtl/adcdac_test.bdf" "inst8" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 920 -168 -56 968 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_r59 lpm_constant0:inst8\|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component " "Elaborating entity \"lpm_constant0_lpm_constant_r59\" for hierarchy \"lpm_constant0:inst8\|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component\"" {  } { { "lpm_constant0.v" "lpm_constant0_lpm_constant_r59_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst10 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst10\"" {  } { { "rtl/adcdac_test.bdf" "inst10" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 1000 -168 -56 1048 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1_lpm_constant_529 lpm_constant1:inst10\|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component " "Elaborating entity \"lpm_constant1_lpm_constant_529\" for hierarchy \"lpm_constant1:inst10\|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component\"" {  } { { "lpm_constant1.v" "lpm_constant1_lpm_constant_529_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample adc_sample:inst17 " "Elaborating entity \"adc_sample\" for hierarchy \"adc_sample:inst17\"" {  } { { "rtl/adcdac_test.bdf" "inst17" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 376 560 792 488 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualRam DualRam:inst15 " "Elaborating entity \"DualRam\" for hierarchy \"DualRam:inst15\"" {  } { { "rtl/adcdac_test.bdf" "inst15" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 384 904 1112 528 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM_generic DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM " "Elaborating entity \"DualPortRAM_generic\" for hierarchy \"DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\"" {  } { { "../matlab/hdlsrc/signalSim/DualRam.v" "u_Dual_Port_RAM" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DualRam.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux busmux:inst27 " "Elaborating entity \"busmux\" for hierarchy \"busmux:inst27\"" {  } { { "rtl/adcdac_test.bdf" "inst27" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 824 456 568 912 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "busmux:inst27 " "Elaborated megafunction instantiation \"busmux:inst27\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 824 456 568 912 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716342913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "busmux:inst27 " "Instantiated megafunction \"busmux:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342913 ""}  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 824 456 568 912 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716342913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux busmux:inst27\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"busmux:inst27\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "busmux:inst27\|lpm_mux:\$00000 busmux:inst27 " "Elaborated megafunction instantiation \"busmux:inst27\|lpm_mux:\$00000\", which is child of megafunction instantiation \"busmux:inst27\"" {  } { { "busmux.tdf" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 824 456 568 912 "inst27" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nsc " "Found entity 1: mux_nsc" {  } { { "db/mux_nsc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_nsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716342964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716342964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nsc busmux:inst27\|lpm_mux:\$00000\|mux_nsc:auto_generated " "Elaborating entity \"mux_nsc\" for hierarchy \"busmux:inst27\|lpm_mux:\$00000\|mux_nsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_sin2cos Cnt_sin2cos:inst19 " "Elaborating entity \"Cnt_sin2cos\" for hierarchy \"Cnt_sin2cos:inst19\"" {  } { { "rtl/adcdac_test.bdf" "inst19" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 696 144 376 808 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_sin2cos_L Cnt_sin2cos_L:inst25 " "Elaborating entity \"Cnt_sin2cos_L\" for hierarchy \"Cnt_sin2cos_L:inst25\"" {  } { { "rtl/adcdac_test.bdf" "inst25" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 816 144 376 928 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:inst22 " "Elaborating entity \"mul\" for hierarchy \"mul:inst22\"" {  } { { "rtl/adcdac_test.bdf" "inst22" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 392 1552 1720 504 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mul:inst22\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mul:inst22\|lpm_mult:lpm_mult_component\"" {  } { { "mul.v" "lpm_mult_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst22\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mul:inst22\|lpm_mult:lpm_mult_component\"" {  } { { "mul.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul:inst22\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mul:inst22\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 9 " "Parameter \"lpm_pipeline\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716342999 ""}  } { { "mul.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716342999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p3p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p3p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p3p " "Found entity 1: mult_p3p" {  } { { "db/mult_p3p.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/mult_p3p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p3p mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated " "Elaborating entity \"mult_p3p\" for hierarchy \"mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned2signed unsigned2signed:inst3 " "Elaborating entity \"unsigned2signed\" for hierarchy \"unsigned2signed:inst3\"" {  } { { "rtl/adcdac_test.bdf" "inst3" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 384 1152 1408 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass Lowpass:inst28 " "Elaborating entity \"Lowpass\" for hierarchy \"Lowpass:inst28\"" {  } { { "rtl/adcdac_test.bdf" "inst28" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 400 1800 2072 544 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass_ast Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst " "Elaborating entity \"Lowpass_ast\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\"" {  } { { "lowpass.v" "Lowpass_ast_inst" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_131-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343111 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_131" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_131 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_131\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\"" {  } { { "lowpass_ast.vhd" "sink" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716343159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 5 " "Parameter \"lpm_numwords\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343160 ""}  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716343160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_chh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_chh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_chh1 " "Found entity 1: scfifo_chh1" {  } { { "db/scfifo_chh1.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/scfifo_chh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_chh1 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated " "Elaborating entity \"scfifo_chh1\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7s81 " "Found entity 1: a_dpfifo_7s81" {  } { { "db/a_dpfifo_7s81.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7s81 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo " "Elaborating entity \"a_dpfifo_7s81\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\"" {  } { { "db/scfifo_chh1.tdf" "dpfifo" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/scfifo_chh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|altsyncram_0tf1:FIFOram " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|altsyncram_0tf1:FIFOram\"" {  } { { "db/a_dpfifo_7s81.tdf" "FIFOram" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_7s81.tdf" "almost_full_comparer" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_7s81.tdf" "two_comparison" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7s81.tdf" "rd_ptr_msb" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_7s81.tdf" "usedw_counter" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_chh1:auto_generated\|a_dpfifo_7s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_7s81.tdf" "wr_ptr" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_131-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343514 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_131" {  } { { "auk_dspip_avalon_streaming_source_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_131 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_source_fir_131:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_131\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_source_fir_131:source\"" {  } { { "lowpass_ast.vhd" "source" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_131-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343545 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_131" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_131 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_131\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\"" {  } { { "lowpass_ast.vhd" "intf_ctrl" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass_st Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore " "Elaborating entity \"Lowpass_st\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\"" {  } { { "lowpass_ast.vhd" "fircore" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass_st_u Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n " "Elaborating entity \"Lowpass_st_u\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\"" {  } { { "lowpass_st.v" "U0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ld_ser_tdl_nc.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ld_ser_tdl_nc.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ld_ser_tdl_nc " "Found entity 1: par_ld_ser_tdl_nc" {  } { { "par_ld_ser_tdl_nc.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ld_ser_tdl_nc Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|par_ld_ser_tdl_nc:Utdl_0_a " "Elaborating entity \"par_ld_ser_tdl_nc\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|par_ld_ser_tdl_nc:Utdl_0_a\"" {  } { { "lowpass_st_u.v" "Utdl_0_a" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/lc_tdl_strat_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/lc_tdl_strat_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc_tdl_strat_cen " "Found entity 1: lc_tdl_strat_cen" {  } { { "lc_tdl_strat_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_tdl_strat_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|lc_tdl_strat_cen:Utdl_0_n " "Elaborating entity \"lc_tdl_strat_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|lc_tdl_strat_cen:Utdl_0_n\"" {  } { { "lowpass_st_u.v" "Utdl_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sym_add_ser_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sym_add_ser_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sym_add_ser_cen " "Found entity 1: sym_add_ser_cen" {  } { { "sym_add_ser_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sym_add_ser_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sym_add_ser_cen:sym_0_n " "Elaborating entity \"sym_add_ser_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sym_add_ser_cen:sym_0_n\"" {  } { { "lowpass_st_u.v" "sym_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur0_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur0_n\"" {  } { { "lowpass_st_u.v" "Ur0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur1_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur1_n\"" {  } { { "lowpass_st_u.v" "Ur1_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur2_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur2_n\"" {  } { { "lowpass_st_u.v" "Ur2_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur3_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur3_n\"" {  } { { "lowpass_st_u.v" "Ur3_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur4_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur4_n\"" {  } { { "lowpass_st_u.v" "Ur4_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur5_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur5_n\"" {  } { { "lowpass_st_u.v" "Ur5_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur6_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur6_n\"" {  } { { "lowpass_st_u.v" "Ur6_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur7_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur7_n\"" {  } { { "lowpass_st_u.v" "Ur7_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur8_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur8_n\"" {  } { { "lowpass_st_u.v" "Ur8_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur9_n " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|rom_lut_r_cen:Ur9_n\"" {  } { { "lowpass_st_u.v" "Ur9_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_0_n_0_n\"" {  } { { "lowpass_st_u.v" "Uaddl_0_n_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_1_n_0_n\"" {  } { { "lowpass_st_u.v" "Uaddl_1_n_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_2_n_0_n\"" {  } { { "lowpass_st_u.v" "Uaddl_2_n_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|sadd_lpm_cen:Uaddl_3_n_0_n\"" {  } { { "lowpass_st_u.v" "Uaddl_3_n_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|mac_tl:Umtl\"" {  } { { "lowpass_st_u.v" "Umtl" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/scale_accum_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/scale_accum_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 scale_accum_cen " "Found entity 1: scale_accum_cen" {  } { { "scale_accum_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_accum_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|scale_accum_cen:Usa " "Elaborating entity \"scale_accum_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|scale_accum_cen:Usa\"" {  } { { "lowpass_st_u.v" "Usa" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/ser_shft_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/ser_shft_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ser_shft_cen " "Found entity 1: ser_shft_cen" {  } { { "ser_shft_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ser_shft_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|ser_shft_cen:Usershft " "Elaborating entity \"ser_shft_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|ser_shft_cen:Usershft\"" {  } { { "lowpass_st_u.v" "Usershft" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/scale_shft_comb_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/scale_shft_comb_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 scale_shft_comb_cen " "Found entity 1: scale_shft_comb_cen" {  } { { "scale_shft_comb_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_shft_comb_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|scale_shft_comb_cen:Usscx " "Elaborating entity \"scale_shft_comb_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|scale_shft_comb_cen:Usscx\"" {  } { { "lowpass_st_u.v" "Usscx" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/ser_ctrl_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/ser_ctrl_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ser_ctrl_cen " "Found entity 1: ser_ctrl_cen" {  } { { "ser_ctrl_cen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716343906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716343906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ser_ctrl_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|ser_ctrl_cen:Usc " "Elaborating entity \"ser_ctrl_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_u:U0_n\|ser_ctrl_cen:Usc\"" {  } { { "lowpass_st_u.v" "Usc" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass_st_s Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_s:U1_n " "Elaborating entity \"Lowpass_st_s\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|Lowpass_st_s:U1_n\"" {  } { { "lowpass_st.v" "U1_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716343915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|sadd_lpm_cen:Uadd_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|sadd_lpm_cen:Uadd_l_0_n_0_n\"" {  } { { "lowpass_st.v" "Uadd_l_0_n_0_n" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716344000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rnd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rnd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnd_dat " "Found entity 1: rnd_dat" {  } { { "rnd_dat.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rnd_dat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716344020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716344020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd_dat Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|rnd_dat:Urnd " "Elaborating entity \"rnd_dat\" for hierarchy \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|Lowpass_st:fircore\|rnd_dat:Urnd\"" {  } { { "lowpass_st.v" "Urnd" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716344024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u024 " "Found entity 1: altsyncram_u024" {  } { { "db/altsyncram_u024.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_u024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716345509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716345509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716345663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716345663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716345735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716345735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716345884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716345884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716345946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716345946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716346072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716346072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716346204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716346204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716346251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716346251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716346361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716346361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716346408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716346408 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716346483 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif " "Parameter INIT_FILE set to db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DualRam:inst21\|DualPortRAM_generic:u_Dual_Port_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DualRam:inst21\|DualPortRAM_generic:u_Dual_Port_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif " "Parameter INIT_FILE set to db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DualRam:inst16\|DualPortRAM_generic:u_Dual_Port_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DualRam:inst16\|DualPortRAM_generic:u_Dual_Port_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif " "Parameter INIT_FILE set to db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE adcdac_test.adcdac_test0.rtl.mif " "Parameter INIT_FILE set to adcdac_test.adcdac_test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\|dffe3a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\|dffe3a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721716350824 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716350824 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1721716350824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DualRam:inst15\|DualPortRAM_generic:u_Dual_Port_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350843 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716350843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2an1 " "Found entity 1: altsyncram_2an1" {  } { { "db/altsyncram_2an1.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_2an1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716350893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716350893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"NCO:inst1\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE adcdac_test.adcdac_test0.rtl.mif " "Parameter \"INIT_FILE\" = \"adcdac_test.adcdac_test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716350914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_if01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_if01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_if01 " "Found entity 1: altsyncram_if01" {  } { { "db/altsyncram_if01.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_if01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716350966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716350966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\|altshift_taps:dffe3a_rtl_0 " "Elaborated megafunction instantiation \"mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\|altshift_taps:dffe3a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716350995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\|altshift_taps:dffe3a_rtl_0 " "Instantiated megafunction \"mul:inst22\|lpm_mult:lpm_mult_component\|mult_p3p:auto_generated\|altshift_taps:dffe3a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716350995 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721716350995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_noo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_noo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_noo " "Found entity 1: shift_taps_noo" {  } { { "db/shift_taps_noo.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/shift_taps_noo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716351042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716351042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ie81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ie81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ie81 " "Found entity 1: altsyncram_ie81" {  } { { "db/altsyncram_ie81.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_ie81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716351097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716351097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9pf " "Found entity 1: cntr_9pf" {  } { { "db/cntr_9pf.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_9pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716351146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716351146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721716351195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721716351195 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1721716352568 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1721716352569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STBY_ADC GND " "Pin \"STBY_ADC\" is stuck at GND" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 344 768 944 360 "STBY_ADC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721716353878 "|adcdac_test|STBY_ADC"} { "Warning" "WMLS_MLS_STUCK_PIN" "STBY_ADC_1 GND " "Pin \"STBY_ADC_1\" is stuck at GND" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 320 768 944 336 "STBY_ADC_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721716353878 "|adcdac_test|STBY_ADC_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[11\] GND " "Pin \"DAT_DAC\[11\]\" is stuck at GND" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 944 968 1144 960 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721716353878 "|adcdac_test|DAT_DAC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 336 408 584 352 "LED\[0\]" "" } { 496 640 816 512 "LED\[1\]" "" } { 520 640 816 536 "LED\[2\]" "" } { 888 696 872 904 "LED\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721716353878 "|adcdac_test|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721716353878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716354356 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"Lowpass:inst28\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716356013 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 Lowpass:inst29\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"Lowpass:inst29\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716356013 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 Lowpass:inst30\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"Lowpass:inst30\|Lowpass_ast:Lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721716356013 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 -1 1721716356013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1721716356091 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1721716356338 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1721716356338 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1721716356487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716356611 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1721716356999 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1721716356999 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721716357031 "|adcdac_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721716357031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716357124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.map.smsg " "Generated suppressed messages file D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1721716357609 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 101 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1721716358478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721716358615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716358615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC\[1\] " "No output dependent on input pin \"DAT_ADC\[1\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 472 352 528 488 "DAT_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716359895 "|adcdac_test|DAT_ADC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC\[0\] " "No output dependent on input pin \"DAT_ADC\[0\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 472 352 528 488 "DAT_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716359895 "|adcdac_test|DAT_ADC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[1\] " "No output dependent on input pin \"DAT_ADC_1\[1\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 520 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716359895 "|adcdac_test|DAT_ADC_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[0\] " "No output dependent on input pin \"DAT_ADC_1\[0\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 520 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721716359895 "|adcdac_test|DAT_ADC_1[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1721716359895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10006 " "Implemented 10006 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721716359899 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721716359899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9770 " "Implemented 9770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721716359899 ""} { "Info" "ICUT_CUT_TM_RAMS" "181 " "Implemented 181 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1721716359899 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1721716359899 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1721716359899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721716359899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721716359989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 14:32:39 2024 " "Processing ended: Tue Jul 23 14:32:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721716359989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721716359989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721716359989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721716359989 ""}
