# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_soruce_riscv.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:06 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 07:58:06 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:06 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/AddSum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AddSum
# -- Compiling architecture structural of AddSum
# End time: 07:58:06 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:06 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU
# -- Compiling architecture behavioural of ALU
# End time: 07:58:06 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:06 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU_control
# -- Compiling architecture structural of ALU_control
# End time: 07:58:06 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:06 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/AND_Gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AND_Gate
# -- Compiling architecture behavioural of AND_Gate
# End time: 07:58:06 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:06 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity CU
# -- Compiling architecture arch of CU
# End time: 07:58:06 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity forwarding_unit
# -- Compiling architecture structural of forwarding_unit
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity HDU
# -- Compiling architecture arch of HDU
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity imm_gen
# -- Compiling architecture structural of imm_gen
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux_ID
# -- Compiling architecture behavioural of mux_ID
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux31.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux31
# -- Compiling architecture structural of mux31
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/PC_instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC_instr_mem
# -- Compiling architecture behavioural of PC_instr_mem
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg
# -- Compiling architecture behavioural of reg
# End time: 07:58:07 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:07 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_zero
# -- Compiling architecture behavioural of reg_zero
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_jal_PC_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_jal_PC_IF_ID
# -- Compiling architecture behavioural of reg_jal_PC_IF_ID
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity register_file
# -- Compiling architecture behavioural of register_file
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/EX_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity EX_stage
# -- Compiling architecture structural of EX_stage
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ID_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ID_stage
# -- Compiling architecture behavioural of ID_stage
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/IF_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity IF_stage
# -- Compiling architecture behavioral of IF_stage
# ** Warning: ../src/IF_stage.vhd(40): (vcom-1272) Length of expected is 32; length of actual is 24.
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/MEM_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity MEM_stage
# -- Compiling architecture behavioural of MEM_stage
# End time: 07:58:08 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:08 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/WB_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity WB_stage
# -- Compiling architecture behavior of WB_stage
# End time: 07:58:09 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:09 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity RISCV
# -- Compiling architecture structural of RISCV
# End time: 07:58:09 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_mem_tb.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:17 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 07:58:17 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:17 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 07:58:17 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:17 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 07:58:17 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:17 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity data_memory
# -- Compiling architecture Behavioral of data_memory
# End time: 07:58:17 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:17 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_RISCV
# -- Compiling architecture dut of tb_RISCV
# End time: 07:58:18 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.tb_RISCV 
# Start time: 07:58:18 on Dec 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_riscv(dut)
# Loading work.riscv(structural)
# Loading work.if_stage(behavioral)
# Loading work.mux21(structural)
# Loading work.reg_jal_pc_if_id(behavioural)
# Loading work.id_stage(behavioural)
# Loading work.imm_gen(structural)
# Loading work.register_file(behavioural)
# Loading work.hdu(arch)
# Loading work.mux_id(behavioural)
# Loading work.cu(arch)
# Loading work.reg(behavioural)
# Loading work.ex_stage(structural)
# Loading work.mux31(structural)
# Loading work.alu(behavioural)
# Loading work.alu_control(structural)
# Loading work.addsum(structural)
# Loading work.forwarding_unit(structural)
# Loading work.reg_zero(behavioural)
# Loading work.mem_stage(behavioural)
# Loading work.and_gate(behavioural)
# Loading work.wb_stage(behavior)
# Loading work.instruction_memory(behavioral)
# Loading work.reg_instruction_if_id(behavioural)
# Loading work.data_memory(behavioral)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 24 (31 downto 8).
#    Time: 0 ps  Iteration: 1  Process: /tb_riscv/RISCV_comp/IF_block/line__37 File: ../src/IF_stage.vhd
# Fatal error in Process line__37 at ../src/IF_stage.vhd line 40
# 
# HDL call sequence:
# Stopped at ../src/IF_stage.vhd 40 Process line__37
# 
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_mem_tb.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:24 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 08:01:24 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:24 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 08:01:24 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:24 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 08:01:24 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:24 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity data_memory
# -- Compiling architecture Behavioral of data_memory
# End time: 08:01:24 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:24 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_RISCV
# -- Compiling architecture dut of tb_RISCV
# End time: 08:01:24 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:01:25 on Dec 21,2020, Elapsed time: 0:03:07
# Errors: 2, Warnings: 0
# vsim work.tb_RISCV 
# Start time: 08:01:25 on Dec 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_riscv(dut)
# Loading work.riscv(structural)
# Loading work.if_stage(behavioral)
# Loading work.mux21(structural)
# Loading work.reg_jal_pc_if_id(behavioural)
# Loading work.id_stage(behavioural)
# Loading work.imm_gen(structural)
# Loading work.register_file(behavioural)
# Loading work.hdu(arch)
# Loading work.mux_id(behavioural)
# Loading work.cu(arch)
# Loading work.reg(behavioural)
# Loading work.ex_stage(structural)
# Loading work.mux31(structural)
# Loading work.alu(behavioural)
# Loading work.alu_control(structural)
# Loading work.addsum(structural)
# Loading work.forwarding_unit(structural)
# Loading work.reg_zero(behavioural)
# Loading work.mem_stage(behavioural)
# Loading work.and_gate(behavioural)
# Loading work.wb_stage(behavior)
# Loading work.instruction_memory(behavioral)
# Loading work.reg_instruction_if_id(behavioural)
# Loading work.data_memory(behavioral)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 24 (31 downto 8).
#    Time: 0 ps  Iteration: 1  Process: /tb_riscv/RISCV_comp/IF_block/line__37 File: ../src/IF_stage.vhd
# Fatal error in Process line__37 at ../src/IF_stage.vhd line 40
# 
# HDL call sequence:
# Stopped at ../src/IF_stage.vhd 40 Process line__37
# 
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_soruce_riscv.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 08:04:41 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/AddSum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AddSum
# -- Compiling architecture structural of AddSum
# End time: 08:04:41 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU
# -- Compiling architecture behavioural of ALU
# End time: 08:04:41 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU_control
# -- Compiling architecture structural of ALU_control
# End time: 08:04:41 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/AND_Gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AND_Gate
# -- Compiling architecture behavioural of AND_Gate
# End time: 08:04:41 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity CU
# -- Compiling architecture arch of CU
# End time: 08:04:41 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity forwarding_unit
# -- Compiling architecture structural of forwarding_unit
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity HDU
# -- Compiling architecture arch of HDU
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity imm_gen
# -- Compiling architecture structural of imm_gen
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux_ID
# -- Compiling architecture behavioural of mux_ID
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux31.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux31
# -- Compiling architecture structural of mux31
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/PC_instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC_instr_mem
# -- Compiling architecture behavioural of PC_instr_mem
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg
# -- Compiling architecture behavioural of reg
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:42 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_zero
# -- Compiling architecture behavioural of reg_zero
# End time: 08:04:42 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_jal_PC_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_jal_PC_IF_ID
# -- Compiling architecture behavioural of reg_jal_PC_IF_ID
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity register_file
# -- Compiling architecture behavioural of register_file
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/EX_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity EX_stage
# -- Compiling architecture structural of EX_stage
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ID_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ID_stage
# -- Compiling architecture behavioural of ID_stage
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/IF_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity IF_stage
# -- Compiling architecture behavioral of IF_stage
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/MEM_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity MEM_stage
# -- Compiling architecture behavioural of MEM_stage
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/WB_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity WB_stage
# -- Compiling architecture behavior of WB_stage
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:43 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity RISCV
# -- Compiling architecture structural of RISCV
# End time: 08:04:43 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_mem_tb.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:45 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 08:04:45 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:45 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 08:04:45 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:45 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 08:04:46 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:46 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity data_memory
# -- Compiling architecture Behavioral of data_memory
# End time: 08:04:46 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:46 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_RISCV
# -- Compiling architecture dut of tb_RISCV
# End time: 08:04:46 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:04:46 on Dec 21,2020, Elapsed time: 0:03:21
# Errors: 2, Warnings: 0
# vsim work.tb_RISCV 
# Start time: 08:04:46 on Dec 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_riscv(dut)
# Loading work.riscv(structural)
# Loading work.if_stage(behavioral)
# Loading work.mux21(structural)
# Loading work.reg_jal_pc_if_id(behavioural)
# Loading work.id_stage(behavioural)
# Loading work.imm_gen(structural)
# Loading work.register_file(behavioural)
# Loading work.hdu(arch)
# Loading work.mux_id(behavioural)
# Loading work.cu(arch)
# Loading work.reg(behavioural)
# Loading work.ex_stage(structural)
# Loading work.mux31(structural)
# Loading work.alu(behavioural)
# Loading work.alu_control(structural)
# Loading work.addsum(structural)
# Loading work.forwarding_unit(structural)
# Loading work.reg_zero(behavioural)
# Loading work.mem_stage(behavioural)
# Loading work.and_gate(behavioural)
# Loading work.wb_stage(behavior)
# Loading work.instruction_memory(behavioral)
# Loading work.reg_instruction_if_id(behavioural)
# Loading work.data_memory(behavioral)
restart
run 100 us
add wave -position insertpoint  \
sim:/tb_riscv/DM_comp/RAM
restart
run 10 us
add wave -position insertpoint  \
sim:/tb_riscv/IM_comp/DATA_OUT
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_soruce_riscv.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:27 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 08:10:27 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:27 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/AddSum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AddSum
# -- Compiling architecture structural of AddSum
# End time: 08:10:27 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU
# -- Compiling architecture behavioural of ALU
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU_control
# -- Compiling architecture structural of ALU_control
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/AND_Gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AND_Gate
# -- Compiling architecture behavioural of AND_Gate
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity CU
# -- Compiling architecture arch of CU
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity forwarding_unit
# -- Compiling architecture structural of forwarding_unit
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity HDU
# -- Compiling architecture arch of HDU
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity imm_gen
# -- Compiling architecture structural of imm_gen
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux_ID
# -- Compiling architecture behavioural of mux_ID
# End time: 08:10:28 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:28 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux31.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux31
# -- Compiling architecture structural of mux31
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/PC_instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC_instr_mem
# -- Compiling architecture behavioural of PC_instr_mem
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg
# -- Compiling architecture behavioural of reg
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_zero
# -- Compiling architecture behavioural of reg_zero
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_jal_PC_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_jal_PC_IF_ID
# -- Compiling architecture behavioural of reg_jal_PC_IF_ID
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity register_file
# -- Compiling architecture behavioural of register_file
# End time: 08:10:29 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:29 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/EX_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity EX_stage
# -- Compiling architecture structural of EX_stage
# End time: 08:10:30 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:30 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ID_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ID_stage
# -- Compiling architecture behavioural of ID_stage
# End time: 08:10:30 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:30 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/IF_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity IF_stage
# -- Compiling architecture behavioral of IF_stage
# End time: 08:10:30 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:30 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/MEM_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity MEM_stage
# -- Compiling architecture behavioural of MEM_stage
# End time: 08:10:30 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:30 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/WB_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity WB_stage
# -- Compiling architecture behavior of WB_stage
# End time: 08:10:30 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:30 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity RISCV
# -- Compiling architecture structural of RISCV
# End time: 08:10:30 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/gianl/Desktop/lab3/RISCV/sim/script_mem_tb.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:36 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 08:10:36 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:36 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 08:10:36 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:36 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 08:10:36 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:36 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity data_memory
# -- Compiling architecture Behavioral of data_memory
# End time: 08:10:36 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:36 on Dec 21,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_RISCV
# -- Compiling architecture dut of tb_RISCV
# End time: 08:10:36 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:10:37 on Dec 21,2020, Elapsed time: 0:05:51
# Errors: 0, Warnings: 0
# vsim work.tb_RISCV 
# Start time: 08:10:37 on Dec 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_riscv(dut)
# Loading work.riscv(structural)
# Loading work.if_stage(behavioral)
# Loading work.mux21(structural)
# Loading work.reg_jal_pc_if_id(behavioural)
# Loading work.id_stage(behavioural)
# Loading work.imm_gen(structural)
# Loading work.register_file(behavioural)
# Loading work.hdu(arch)
# Loading work.mux_id(behavioural)
# Loading work.cu(arch)
# Loading work.reg(behavioural)
# Loading work.ex_stage(structural)
# Loading work.mux31(structural)
# Loading work.alu(behavioural)
# Loading work.alu_control(structural)
# Loading work.addsum(structural)
# Loading work.forwarding_unit(structural)
# Loading work.reg_zero(behavioural)
# Loading work.mem_stage(behavioural)
# Loading work.and_gate(behavioural)
# Loading work.wb_stage(behavior)
# Loading work.instruction_memory(behavioral)
# Loading work.reg_instruction_if_id(behavioural)
# Loading work.data_memory(behavioral)
add wave -position insertpoint  \
sim:/tb_riscv/IM_comp/DATA_OUT
add wave -position insertpoint  \
sim:/tb_riscv/RISCV_comp/ID/RF/registers
restart
run 150 us
# End time: 08:18:19 on Dec 21,2020, Elapsed time: 0:07:42
# Errors: 0, Warnings: 0
