# UART8250 / UART16750

<div align="center">

[![NS 8250B](https://upload.wikimedia.org/wikipedia/commons/c/ce/UART_chip_NS_8250B.jpg)](https://commons.wikimedia.org/wiki/File:UART_chip_NS_8250B.jpg)

</div>

## Les registres

| Offset           |  Nom                                    | Ecriture  | Lecture |
| -----------------|-----------------------------------------|-----------|---------|
| 0x0 (DLAB == 0)  | Transmit Holding Register (THR)         | ✔️        | ❌     |
| 0x0 (DLAB == 0)  | Receive Buffer Register (RBR)           | ❌        | ✔️     |
| 0x1 (DLAB == 0)  | Interrupt Enable Register (IER)         | ✔️        | ✔️     |
| 0x2              | Interrupt Identification Register (IIR) | ❌        | ✔️     |
| 0x3              | Line Control Register (LCR)             | ✔️        | ✔️     |
| 0x4              | Modem Control Register (MCR)            | ✔️        | ✔️     |
| 0x5              | Line Status Register (LSR)              | ✔️        | ✔️     |
| 0x6              | Modem Status Register (MSR)             | ✔️        | ✔️     |
| 0x7              | Scratch Register (SCR)                  | ✔️        | ✔️     |
| 0x0 (DLAB == 1)  | Divisor Latch LSB (DLL)                 | ✔️        | ✔️     |
| 0x1 (DLAB == 1)  | Divisor Latch MSB (DLH)                 | ✔️        | ✔️     |

### Transmit Holding Register (THR)

Tout ce qui sera ecrit sur ce registre sera transmis en liaison série.

### Receive Buffer Register (RBR)



## Interrupt Enable Register (IER)

| 7-4      | 3            | 2                    | 1         | 0                       |
|----------|--------------|----------------------|-----------|-------------------------|
| reserved | MODEM Status | Receiver Line Status | THR Empty | Received Data Available |

## Interrupt Identification Register (IIR)



## Références

- [Datasheet](https://web.archive.org/web/20160503070506/http://archive.pcjs.org/pubs/pc/datasheets/8250A-UART.pdf)