INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aluReg' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALUctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUCtrOut' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALUctr.v:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jr' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALUctr.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regDst' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUsrc' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memToReg' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regWrite' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branch' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aluOp' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jump' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jal' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opExt' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Shiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
