#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ece20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ecfb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x17fd8b0 .functor NOT 1, L_0x182b380, C4<0>, C4<0>, C4<0>;
L_0x182b110 .functor XOR 25, L_0x182afd0, L_0x182b070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x182b270 .functor XOR 25, L_0x182b110, L_0x182b1d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1824b40_0 .net *"_ivl_10", 24 0, L_0x182b1d0;  1 drivers
v0x1824c40_0 .net *"_ivl_12", 24 0, L_0x182b270;  1 drivers
v0x1824d20_0 .net *"_ivl_2", 24 0, L_0x182af30;  1 drivers
v0x1824de0_0 .net *"_ivl_4", 24 0, L_0x182afd0;  1 drivers
v0x1824ec0_0 .net *"_ivl_6", 24 0, L_0x182b070;  1 drivers
v0x1824ff0_0 .net *"_ivl_8", 24 0, L_0x182b110;  1 drivers
v0x18250d0_0 .net "a", 0 0, v0x1820d30_0;  1 drivers
v0x1825170_0 .net "b", 0 0, v0x1820df0_0;  1 drivers
v0x1825210_0 .net "c", 0 0, v0x1820e90_0;  1 drivers
v0x18252b0_0 .var "clk", 0 0;
v0x1825350_0 .net "d", 0 0, v0x1820fd0_0;  1 drivers
v0x18253f0_0 .net "e", 0 0, v0x18210c0_0;  1 drivers
v0x1825490_0 .net "out_dut", 24 0, L_0x18277f0;  1 drivers
v0x1825530_0 .net "out_ref", 24 0, L_0x17fdf90;  1 drivers
v0x18255d0_0 .var/2u "stats1", 159 0;
v0x1825690_0 .var/2u "strobe", 0 0;
v0x1825750_0 .net "tb_match", 0 0, L_0x182b380;  1 drivers
v0x1825810_0 .net "tb_mismatch", 0 0, L_0x17fd8b0;  1 drivers
L_0x182af30 .concat [ 25 0 0 0], L_0x17fdf90;
L_0x182afd0 .concat [ 25 0 0 0], L_0x17fdf90;
L_0x182b070 .concat [ 25 0 0 0], L_0x18277f0;
L_0x182b1d0 .concat [ 25 0 0 0], L_0x17fdf90;
L_0x182b380 .cmp/eeq 25, L_0x182af30, L_0x182b270;
S_0x17ed140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x17ecfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x17ed8c0 .functor NOT 25, L_0x1826350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x17fdf90 .functor XOR 25, L_0x17ed8c0, L_0x18264a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x17fa620_0 .net *"_ivl_0", 4 0, L_0x18258f0;  1 drivers
v0x17faf20_0 .net *"_ivl_10", 24 0, L_0x1826350;  1 drivers
v0x17fb820_0 .net *"_ivl_12", 24 0, L_0x17ed8c0;  1 drivers
v0x1820080_0 .net *"_ivl_14", 24 0, L_0x18264a0;  1 drivers
v0x1820160_0 .net *"_ivl_2", 4 0, L_0x1825aa0;  1 drivers
v0x1820290_0 .net *"_ivl_4", 4 0, L_0x1825cc0;  1 drivers
v0x1820370_0 .net *"_ivl_6", 4 0, L_0x1825ee0;  1 drivers
v0x1820450_0 .net *"_ivl_8", 4 0, L_0x1826130;  1 drivers
v0x1820530_0 .net "a", 0 0, v0x1820d30_0;  alias, 1 drivers
v0x18205f0_0 .net "b", 0 0, v0x1820df0_0;  alias, 1 drivers
v0x18206b0_0 .net "c", 0 0, v0x1820e90_0;  alias, 1 drivers
v0x1820770_0 .net "d", 0 0, v0x1820fd0_0;  alias, 1 drivers
v0x1820830_0 .net "e", 0 0, v0x18210c0_0;  alias, 1 drivers
v0x18208f0_0 .net "out", 24 0, L_0x17fdf90;  alias, 1 drivers
LS_0x18258f0_0_0 .concat [ 1 1 1 1], v0x1820d30_0, v0x1820d30_0, v0x1820d30_0, v0x1820d30_0;
LS_0x18258f0_0_4 .concat [ 1 0 0 0], v0x1820d30_0;
L_0x18258f0 .concat [ 4 1 0 0], LS_0x18258f0_0_0, LS_0x18258f0_0_4;
LS_0x1825aa0_0_0 .concat [ 1 1 1 1], v0x1820df0_0, v0x1820df0_0, v0x1820df0_0, v0x1820df0_0;
LS_0x1825aa0_0_4 .concat [ 1 0 0 0], v0x1820df0_0;
L_0x1825aa0 .concat [ 4 1 0 0], LS_0x1825aa0_0_0, LS_0x1825aa0_0_4;
LS_0x1825cc0_0_0 .concat [ 1 1 1 1], v0x1820e90_0, v0x1820e90_0, v0x1820e90_0, v0x1820e90_0;
LS_0x1825cc0_0_4 .concat [ 1 0 0 0], v0x1820e90_0;
L_0x1825cc0 .concat [ 4 1 0 0], LS_0x1825cc0_0_0, LS_0x1825cc0_0_4;
LS_0x1825ee0_0_0 .concat [ 1 1 1 1], v0x1820fd0_0, v0x1820fd0_0, v0x1820fd0_0, v0x1820fd0_0;
LS_0x1825ee0_0_4 .concat [ 1 0 0 0], v0x1820fd0_0;
L_0x1825ee0 .concat [ 4 1 0 0], LS_0x1825ee0_0_0, LS_0x1825ee0_0_4;
LS_0x1826130_0_0 .concat [ 1 1 1 1], v0x18210c0_0, v0x18210c0_0, v0x18210c0_0, v0x18210c0_0;
LS_0x1826130_0_4 .concat [ 1 0 0 0], v0x18210c0_0;
L_0x1826130 .concat [ 4 1 0 0], LS_0x1826130_0_0, LS_0x1826130_0_4;
LS_0x1826350_0_0 .concat [ 5 5 5 5], L_0x1826130, L_0x1825ee0, L_0x1825cc0, L_0x1825aa0;
LS_0x1826350_0_4 .concat [ 5 0 0 0], L_0x18258f0;
L_0x1826350 .concat [ 20 5 0 0], LS_0x1826350_0_0, LS_0x1826350_0_4;
LS_0x18264a0_0_0 .concat [ 1 1 1 1], v0x18210c0_0, v0x1820fd0_0, v0x1820e90_0, v0x1820df0_0;
LS_0x18264a0_0_4 .concat [ 1 1 1 1], v0x1820d30_0, v0x18210c0_0, v0x1820fd0_0, v0x1820e90_0;
LS_0x18264a0_0_8 .concat [ 1 1 1 1], v0x1820df0_0, v0x1820d30_0, v0x18210c0_0, v0x1820fd0_0;
LS_0x18264a0_0_12 .concat [ 1 1 1 1], v0x1820e90_0, v0x1820df0_0, v0x1820d30_0, v0x18210c0_0;
LS_0x18264a0_0_16 .concat [ 1 1 1 1], v0x1820fd0_0, v0x1820e90_0, v0x1820df0_0, v0x1820d30_0;
LS_0x18264a0_0_20 .concat [ 1 1 1 1], v0x18210c0_0, v0x1820fd0_0, v0x1820e90_0, v0x1820df0_0;
LS_0x18264a0_0_24 .concat [ 1 0 0 0], v0x1820d30_0;
LS_0x18264a0_1_0 .concat [ 4 4 4 4], LS_0x18264a0_0_0, LS_0x18264a0_0_4, LS_0x18264a0_0_8, LS_0x18264a0_0_12;
LS_0x18264a0_1_4 .concat [ 4 4 1 0], LS_0x18264a0_0_16, LS_0x18264a0_0_20, LS_0x18264a0_0_24;
L_0x18264a0 .concat [ 16 9 0 0], LS_0x18264a0_1_0, LS_0x18264a0_1_4;
S_0x1820a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x17ecfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1820d30_0 .var "a", 0 0;
v0x1820df0_0 .var "b", 0 0;
v0x1820e90_0 .var "c", 0 0;
v0x1820f30_0 .net "clk", 0 0, v0x18252b0_0;  1 drivers
v0x1820fd0_0 .var "d", 0 0;
v0x18210c0_0 .var "e", 0 0;
E_0x17e9da0/0 .event negedge, v0x1820f30_0;
E_0x17e9da0/1 .event posedge, v0x1820f30_0;
E_0x17e9da0 .event/or E_0x17e9da0/0, E_0x17e9da0/1;
S_0x1821180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x17ecfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1826710 .functor XOR 1, v0x1820d30_0, v0x1820d30_0, C4<0>, C4<0>;
L_0x1826780 .functor NOT 1, L_0x1826710, C4<0>, C4<0>, C4<0>;
L_0x1826840 .functor XOR 1, v0x1820d30_0, v0x1820df0_0, C4<0>, C4<0>;
L_0x1826ac0 .functor NOT 1, L_0x1826840, C4<0>, C4<0>, C4<0>;
L_0x1826b80 .functor XOR 1, v0x1820d30_0, v0x1820e90_0, C4<0>, C4<0>;
L_0x1826bf0 .functor NOT 1, L_0x1826b80, C4<0>, C4<0>, C4<0>;
L_0x1826cf0 .functor XOR 1, v0x1820d30_0, v0x1820fd0_0, C4<0>, C4<0>;
L_0x1826d60 .functor NOT 1, L_0x1826cf0, C4<0>, C4<0>, C4<0>;
L_0x1826e70 .functor XOR 1, v0x1820d30_0, v0x18210c0_0, C4<0>, C4<0>;
L_0x1826ee0 .functor NOT 1, L_0x1826e70, C4<0>, C4<0>, C4<0>;
L_0x1827000 .functor XOR 1, v0x1820df0_0, v0x1820d30_0, C4<0>, C4<0>;
L_0x1827070 .functor NOT 1, L_0x1827000, C4<0>, C4<0>, C4<0>;
L_0x1827150 .functor XOR 1, v0x1820df0_0, v0x1820df0_0, C4<0>, C4<0>;
L_0x18273d0 .functor NOT 1, L_0x1827150, C4<0>, C4<0>, C4<0>;
L_0x18270e0 .functor XOR 1, v0x1820df0_0, v0x1820e90_0, C4<0>, C4<0>;
L_0x1827510 .functor NOT 1, L_0x18270e0, C4<0>, C4<0>, C4<0>;
L_0x1827690 .functor XOR 1, v0x1820df0_0, v0x1820fd0_0, C4<0>, C4<0>;
L_0x1827700 .functor NOT 1, L_0x1827690, C4<0>, C4<0>, C4<0>;
L_0x1827890 .functor XOR 1, v0x1820df0_0, v0x18210c0_0, C4<0>, C4<0>;
L_0x1827900 .functor NOT 1, L_0x1827890, C4<0>, C4<0>, C4<0>;
L_0x1827aa0 .functor XOR 1, v0x1820e90_0, v0x1820d30_0, C4<0>, C4<0>;
L_0x1827d20 .functor NOT 1, L_0x1827aa0, C4<0>, C4<0>, C4<0>;
L_0x1827ed0 .functor XOR 1, v0x1820e90_0, v0x1820df0_0, C4<0>, C4<0>;
L_0x1827f40 .functor NOT 1, L_0x1827ed0, C4<0>, C4<0>, C4<0>;
L_0x1828100 .functor XOR 1, v0x1820e90_0, v0x1820e90_0, C4<0>, C4<0>;
L_0x1828170 .functor NOT 1, L_0x1828100, C4<0>, C4<0>, C4<0>;
L_0x1828340 .functor XOR 1, v0x1820e90_0, v0x1820fd0_0, C4<0>, C4<0>;
L_0x18285c0 .functor NOT 1, L_0x1828340, C4<0>, C4<0>, C4<0>;
L_0x18287a0 .functor XOR 1, v0x1820e90_0, v0x18210c0_0, C4<0>, C4<0>;
L_0x1828a20 .functor NOT 1, L_0x18287a0, C4<0>, C4<0>, C4<0>;
L_0x1828c10 .functor XOR 1, v0x1820fd0_0, v0x1820d30_0, C4<0>, C4<0>;
L_0x1828c80 .functor NOT 1, L_0x1828c10, C4<0>, C4<0>, C4<0>;
L_0x1828e80 .functor XOR 1, v0x1820fd0_0, v0x1820df0_0, C4<0>, C4<0>;
L_0x1828ef0 .functor NOT 1, L_0x1828e80, C4<0>, C4<0>, C4<0>;
L_0x1829100 .functor XOR 1, v0x1820fd0_0, v0x1820e90_0, C4<0>, C4<0>;
L_0x1829170 .functor NOT 1, L_0x1829100, C4<0>, C4<0>, C4<0>;
L_0x1829390 .functor XOR 1, v0x1820fd0_0, v0x1820fd0_0, C4<0>, C4<0>;
L_0x1829400 .functor NOT 1, L_0x1829390, C4<0>, C4<0>, C4<0>;
L_0x1829630 .functor XOR 1, v0x1820fd0_0, v0x18210c0_0, C4<0>, C4<0>;
L_0x18296a0 .functor NOT 1, L_0x1829630, C4<0>, C4<0>, C4<0>;
L_0x18298e0 .functor XOR 1, v0x18210c0_0, v0x1820d30_0, C4<0>, C4<0>;
L_0x1829950 .functor NOT 1, L_0x18298e0, C4<0>, C4<0>, C4<0>;
L_0x1829ba0 .functor XOR 1, v0x18210c0_0, v0x1820df0_0, C4<0>, C4<0>;
L_0x1829c10 .functor NOT 1, L_0x1829ba0, C4<0>, C4<0>, C4<0>;
L_0x1829e70 .functor XOR 1, v0x18210c0_0, v0x1820e90_0, C4<0>, C4<0>;
L_0x1829ee0 .functor NOT 1, L_0x1829e70, C4<0>, C4<0>, C4<0>;
L_0x182a150 .functor XOR 1, v0x18210c0_0, v0x1820fd0_0, C4<0>, C4<0>;
L_0x182a1c0 .functor NOT 1, L_0x182a150, C4<0>, C4<0>, C4<0>;
L_0x182ac10 .functor XOR 1, v0x18210c0_0, v0x18210c0_0, C4<0>, C4<0>;
L_0x182ac80 .functor NOT 1, L_0x182ac10, C4<0>, C4<0>, C4<0>;
v0x1821460_0 .net *"_ivl_10", 0 0, L_0x1826ac0;  1 drivers
v0x1821540_0 .net *"_ivl_100", 0 0, L_0x1828ef0;  1 drivers
v0x1821620_0 .net *"_ivl_104", 0 0, L_0x1829100;  1 drivers
v0x1821710_0 .net *"_ivl_106", 0 0, L_0x1829170;  1 drivers
v0x18217f0_0 .net *"_ivl_110", 0 0, L_0x1829390;  1 drivers
v0x1821920_0 .net *"_ivl_112", 0 0, L_0x1829400;  1 drivers
v0x1821a00_0 .net *"_ivl_116", 0 0, L_0x1829630;  1 drivers
v0x1821ae0_0 .net *"_ivl_118", 0 0, L_0x18296a0;  1 drivers
v0x1821bc0_0 .net *"_ivl_122", 0 0, L_0x18298e0;  1 drivers
v0x1821d30_0 .net *"_ivl_124", 0 0, L_0x1829950;  1 drivers
v0x1821e10_0 .net *"_ivl_128", 0 0, L_0x1829ba0;  1 drivers
v0x1821ef0_0 .net *"_ivl_130", 0 0, L_0x1829c10;  1 drivers
v0x1821fd0_0 .net *"_ivl_134", 0 0, L_0x1829e70;  1 drivers
v0x18220b0_0 .net *"_ivl_136", 0 0, L_0x1829ee0;  1 drivers
v0x1822190_0 .net *"_ivl_14", 0 0, L_0x1826b80;  1 drivers
v0x1822270_0 .net *"_ivl_140", 0 0, L_0x182a150;  1 drivers
v0x1822350_0 .net *"_ivl_142", 0 0, L_0x182a1c0;  1 drivers
v0x1822430_0 .net *"_ivl_147", 0 0, L_0x182ac10;  1 drivers
v0x1822510_0 .net *"_ivl_149", 0 0, L_0x182ac80;  1 drivers
v0x18225f0_0 .net *"_ivl_16", 0 0, L_0x1826bf0;  1 drivers
v0x18226d0_0 .net *"_ivl_2", 0 0, L_0x1826710;  1 drivers
v0x18227b0_0 .net *"_ivl_20", 0 0, L_0x1826cf0;  1 drivers
v0x1822890_0 .net *"_ivl_22", 0 0, L_0x1826d60;  1 drivers
v0x1822970_0 .net *"_ivl_26", 0 0, L_0x1826e70;  1 drivers
v0x1822a50_0 .net *"_ivl_28", 0 0, L_0x1826ee0;  1 drivers
v0x1822b30_0 .net *"_ivl_32", 0 0, L_0x1827000;  1 drivers
v0x1822c10_0 .net *"_ivl_34", 0 0, L_0x1827070;  1 drivers
v0x1822cf0_0 .net *"_ivl_38", 0 0, L_0x1827150;  1 drivers
v0x1822dd0_0 .net *"_ivl_4", 0 0, L_0x1826780;  1 drivers
v0x1822eb0_0 .net *"_ivl_40", 0 0, L_0x18273d0;  1 drivers
v0x1822f90_0 .net *"_ivl_44", 0 0, L_0x18270e0;  1 drivers
v0x1823070_0 .net *"_ivl_46", 0 0, L_0x1827510;  1 drivers
v0x1823150_0 .net *"_ivl_50", 0 0, L_0x1827690;  1 drivers
v0x1823440_0 .net *"_ivl_52", 0 0, L_0x1827700;  1 drivers
v0x1823520_0 .net *"_ivl_56", 0 0, L_0x1827890;  1 drivers
v0x1823600_0 .net *"_ivl_58", 0 0, L_0x1827900;  1 drivers
v0x18236e0_0 .net *"_ivl_62", 0 0, L_0x1827aa0;  1 drivers
v0x18237c0_0 .net *"_ivl_64", 0 0, L_0x1827d20;  1 drivers
v0x18238a0_0 .net *"_ivl_68", 0 0, L_0x1827ed0;  1 drivers
v0x1823980_0 .net *"_ivl_70", 0 0, L_0x1827f40;  1 drivers
v0x1823a60_0 .net *"_ivl_74", 0 0, L_0x1828100;  1 drivers
v0x1823b40_0 .net *"_ivl_76", 0 0, L_0x1828170;  1 drivers
v0x1823c20_0 .net *"_ivl_8", 0 0, L_0x1826840;  1 drivers
v0x1823d00_0 .net *"_ivl_80", 0 0, L_0x1828340;  1 drivers
v0x1823de0_0 .net *"_ivl_82", 0 0, L_0x18285c0;  1 drivers
v0x1823ec0_0 .net *"_ivl_86", 0 0, L_0x18287a0;  1 drivers
v0x1823fa0_0 .net *"_ivl_88", 0 0, L_0x1828a20;  1 drivers
v0x1824080_0 .net *"_ivl_92", 0 0, L_0x1828c10;  1 drivers
v0x1824160_0 .net *"_ivl_94", 0 0, L_0x1828c80;  1 drivers
v0x1824240_0 .net *"_ivl_98", 0 0, L_0x1828e80;  1 drivers
v0x1824320_0 .net "a", 0 0, v0x1820d30_0;  alias, 1 drivers
v0x18243c0_0 .net "b", 0 0, v0x1820df0_0;  alias, 1 drivers
v0x18244b0_0 .net "c", 0 0, v0x1820e90_0;  alias, 1 drivers
v0x18245a0_0 .net "d", 0 0, v0x1820fd0_0;  alias, 1 drivers
v0x1824690_0 .net "e", 0 0, v0x18210c0_0;  alias, 1 drivers
v0x1824780_0 .net "out", 24 0, L_0x18277f0;  alias, 1 drivers
LS_0x18277f0_0_0 .concat8 [ 1 1 1 1], L_0x182ac80, L_0x182a1c0, L_0x1829ee0, L_0x1829c10;
LS_0x18277f0_0_4 .concat8 [ 1 1 1 1], L_0x1829950, L_0x18296a0, L_0x1829400, L_0x1829170;
LS_0x18277f0_0_8 .concat8 [ 1 1 1 1], L_0x1828ef0, L_0x1828c80, L_0x1828a20, L_0x18285c0;
LS_0x18277f0_0_12 .concat8 [ 1 1 1 1], L_0x1828170, L_0x1827f40, L_0x1827d20, L_0x1827900;
LS_0x18277f0_0_16 .concat8 [ 1 1 1 1], L_0x1827700, L_0x1827510, L_0x18273d0, L_0x1827070;
LS_0x18277f0_0_20 .concat8 [ 1 1 1 1], L_0x1826ee0, L_0x1826d60, L_0x1826bf0, L_0x1826ac0;
LS_0x18277f0_0_24 .concat8 [ 1 0 0 0], L_0x1826780;
LS_0x18277f0_1_0 .concat8 [ 4 4 4 4], LS_0x18277f0_0_0, LS_0x18277f0_0_4, LS_0x18277f0_0_8, LS_0x18277f0_0_12;
LS_0x18277f0_1_4 .concat8 [ 4 4 1 0], LS_0x18277f0_0_16, LS_0x18277f0_0_20, LS_0x18277f0_0_24;
L_0x18277f0 .concat8 [ 16 9 0 0], LS_0x18277f0_1_0, LS_0x18277f0_1_4;
S_0x1824920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x17ecfb0;
 .timescale -12 -12;
E_0x17e9990 .event anyedge, v0x1825690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1825690_0;
    %nor/r;
    %assign/vec4 v0x1825690_0, 0;
    %wait E_0x17e9990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1820a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e9da0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x18210c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1820fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1820e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1820df0_0, 0;
    %assign/vec4 v0x1820d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17ecfb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18252b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1825690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17ecfb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18252b0_0;
    %inv;
    %store/vec4 v0x18252b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17ecfb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1820f30_0, v0x1825810_0, v0x18250d0_0, v0x1825170_0, v0x1825210_0, v0x1825350_0, v0x18253f0_0, v0x1825530_0, v0x1825490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17ecfb0;
T_5 ;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17ecfb0;
T_6 ;
    %wait E_0x17e9da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18255d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18255d0_0, 4, 32;
    %load/vec4 v0x1825750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18255d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18255d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18255d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1825530_0;
    %load/vec4 v0x1825530_0;
    %load/vec4 v0x1825490_0;
    %xor;
    %load/vec4 v0x1825530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18255d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18255d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18255d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/vector5/iter0/response0/top_module.sv";
