-- VHDL 8 bit processor project
-- comparitor/subtractor displayer
-- James Hicks Oct 18 2023

-- We want to take in two 4 bit unsigned numbers
-- display the largest in the left most two ssegs
-- display the smaller in the next to ssegs
-- display the difference in the rightmost ssegs
-- Blank leading zeros
-- Add an extra input button,
  -- when this button is pushed instead of subtracting
  -- we add

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity comp_sub_display is
  num1, num2 : in std_logic_vector (3 downto 0);
  a_s : in std_logic;
  large, small, sum_diff : out std_logic_vector (7 downto 0);
end comp_sub_display;

architecture my_arch of comp_sub_display is

begin

end my_arch;
