<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_pm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_pm.c<span style="font-size: 80%;"> (source / <a href="intel_pm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3329</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">213</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2012 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *    Eugeni Dodonov &lt;eugeni.dodonov@intel.com&gt;
<span class="lineNum">      25 </span>            :  *
<span class="lineNum">      26 </span>            :  */
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #ifdef __linux__
<span class="lineNum">      29 </span>            : #include &lt;linux/cpufreq.h&gt;
<span class="lineNum">      30 </span>            : #endif
<span class="lineNum">      31 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      33 </span>            : #ifdef __linux__
<span class="lineNum">      34 </span>            : #include &quot;../../../platform/x86/intel_ips.h&quot;
<span class="lineNum">      35 </span>            : #include &lt;linux/module.h&gt;
<span class="lineNum">      36 </span>            : #endif
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : /**
<span class="lineNum">      39 </span>            :  * RC6 is a special power stage which allows the GPU to enter an very
<span class="lineNum">      40 </span>            :  * low-voltage mode when idle, using down to 0V while at this stage.  This
<span class="lineNum">      41 </span>            :  * stage is entered automatically when the GPU is idle when RC6 support is
<span class="lineNum">      42 </span>            :  * enabled, and as soon as new workload arises GPU wakes up automatically as well.
<span class="lineNum">      43 </span>            :  *
<span class="lineNum">      44 </span>            :  * There are different RC6 modes available in Intel GPU, which differentiate
<span class="lineNum">      45 </span>            :  * among each other with the latency required to enter and leave RC6 and
<span class="lineNum">      46 </span>            :  * voltage consumed by the GPU in different states.
<span class="lineNum">      47 </span>            :  *
<span class="lineNum">      48 </span>            :  * The combination of the following flags define which states GPU is allowed
<span class="lineNum">      49 </span>            :  * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
<span class="lineNum">      50 </span>            :  * RC6pp is deepest RC6. Their support by hardware varies according to the
<span class="lineNum">      51 </span>            :  * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
<span class="lineNum">      52 </span>            :  * which brings the most power savings; deeper states save more power, but
<span class="lineNum">      53 </span>            :  * require higher latency to switch to and wake up.
<span class="lineNum">      54 </span>            :  */
<span class="lineNum">      55 </span>            : #define INTEL_RC6_ENABLE                        (1&lt;&lt;0)
<span class="lineNum">      56 </span>            : #define INTEL_RC6p_ENABLE                       (1&lt;&lt;1)
<a name="57"><span class="lineNum">      57 </span>            : #define INTEL_RC6pp_ENABLE                      (1&lt;&lt;2)</a>
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span><span class="lineNoCov">          0 : static void bxt_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">      60 </span>            : {
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            :         /* WaDisableSDEUnitClockGating:bxt */
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |</span>
<span class="lineNum">      65 </span>            :                    GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span>            :         /*
<span class="lineNum">      68 </span>            :          * FIXME:
<span class="lineNum">      69 </span>            :          * GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ applies on 3x6 GT SKUs only.
<span class="lineNum">      70 </span>            :          */
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |</span>
<span class="lineNum">      72 </span>            :                    GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ);
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span><span class="lineNoCov">          0 : static void i915_pineview_get_mem_freq(struct drm_device *dev)</span>
<span class="lineNum">      76 </span>            : {
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      78 </span>            :         u32 tmp;
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         tmp = I915_READ(CLKCFG);</span>
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         switch (tmp &amp; CLKCFG_FSB_MASK) {</span>
<span class="lineNum">      83 </span>            :         case CLKCFG_FSB_533:
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 533; /* 133*4 */</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      86 </span>            :         case CLKCFG_FSB_800:
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 800; /* 200*4 */</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      89 </span>            :         case CLKCFG_FSB_667:
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq =  667; /* 167*4 */</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      92 </span>            :         case CLKCFG_FSB_400:
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 400; /* 100*4 */</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      95 </span>            :         }
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         switch (tmp &amp; CLKCFG_MEM_MASK) {</span>
<span class="lineNum">      98 </span>            :         case CLKCFG_MEM_533:
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 533;</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     101 </span>            :         case CLKCFG_MEM_667:
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 667;</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     104 </span>            :         case CLKCFG_MEM_800:
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 800;</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     107 </span>            :         }
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span>            :         /* detect pineview DDR3 setting */
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         tmp = I915_READ(CSHRDDR3CTL);</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         dev_priv-&gt;is_ddr3 = (tmp &amp; CSHRDDR3CTL_DDR3) ? 1 : 0;</span>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span><span class="lineNoCov">          0 : static void i915_ironlake_get_mem_freq(struct drm_device *dev)</span>
<span class="lineNum">     115 </span>            : {
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     117 </span>            :         u16 ddrpll, csipll;
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         ddrpll = I915_READ16(DDRMPLL1);</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         csipll = I915_READ16(CSIPLL0);</span>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         switch (ddrpll &amp; 0xff) {</span>
<span class="lineNum">     123 </span>            :         case 0xc:
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 800;</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     126 </span>            :         case 0x10:
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 1066;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     129 </span>            :         case 0x14:
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 1333;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     132 </span>            :         case 0x18:
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 1600;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     135 </span>            :         default:
<span class="lineNum">     136 </span>            :                 DRM_DEBUG_DRIVER(&quot;unknown memory frequency 0x%02x\n&quot;,
<span class="lineNum">     137 </span>            :                                  ddrpll &amp; 0xff);
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 0;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     140 </span>            :         }
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.r_t = dev_priv-&gt;mem_freq;</span>
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         switch (csipll &amp; 0x3ff) {</span>
<span class="lineNum">     145 </span>            :         case 0x00c:
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 3200;</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     148 </span>            :         case 0x00e:
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 3733;</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     151 </span>            :         case 0x010:
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 4266;</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     154 </span>            :         case 0x012:
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 4800;</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     157 </span>            :         case 0x014:
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 5333;</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     160 </span>            :         case 0x016:
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 5866;</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     163 </span>            :         case 0x018:
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 6400;</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     166 </span>            :         default:
<span class="lineNum">     167 </span>            :                 DRM_DEBUG_DRIVER(&quot;unknown fsb frequency 0x%04x\n&quot;,
<span class="lineNum">     168 </span>            :                                  csipll &amp; 0x3ff);
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fsb_freq = 0;</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     171 </span>            :         }
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;fsb_freq == 3200) {</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;ips.c_m = 0;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         } else if (dev_priv-&gt;fsb_freq &gt; 3200 &amp;&amp; dev_priv-&gt;fsb_freq &lt;= 4800) {</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;ips.c_m = 1;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;ips.c_m = 2;</span>
<span class="lineNum">     179 </span>            :         }
<span class="lineNum">     180 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span>            : static const struct cxsr_latency cxsr_latency_table[] = {
<span class="lineNum">     183 </span>            :         {1, 0, 800, 400, 3382, 33382, 3983, 33983},    /* DDR2-400 SC */
<span class="lineNum">     184 </span>            :         {1, 0, 800, 667, 3354, 33354, 3807, 33807},    /* DDR2-667 SC */
<span class="lineNum">     185 </span>            :         {1, 0, 800, 800, 3347, 33347, 3763, 33763},    /* DDR2-800 SC */
<span class="lineNum">     186 </span>            :         {1, 1, 800, 667, 6420, 36420, 6873, 36873},    /* DDR3-667 SC */
<span class="lineNum">     187 </span>            :         {1, 1, 800, 800, 5902, 35902, 6318, 36318},    /* DDR3-800 SC */
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            :         {1, 0, 667, 400, 3400, 33400, 4021, 34021},    /* DDR2-400 SC */
<span class="lineNum">     190 </span>            :         {1, 0, 667, 667, 3372, 33372, 3845, 33845},    /* DDR2-667 SC */
<span class="lineNum">     191 </span>            :         {1, 0, 667, 800, 3386, 33386, 3822, 33822},    /* DDR2-800 SC */
<span class="lineNum">     192 </span>            :         {1, 1, 667, 667, 6438, 36438, 6911, 36911},    /* DDR3-667 SC */
<span class="lineNum">     193 </span>            :         {1, 1, 667, 800, 5941, 35941, 6377, 36377},    /* DDR3-800 SC */
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span>            :         {1, 0, 400, 400, 3472, 33472, 4173, 34173},    /* DDR2-400 SC */
<span class="lineNum">     196 </span>            :         {1, 0, 400, 667, 3443, 33443, 3996, 33996},    /* DDR2-667 SC */
<span class="lineNum">     197 </span>            :         {1, 0, 400, 800, 3430, 33430, 3946, 33946},    /* DDR2-800 SC */
<span class="lineNum">     198 </span>            :         {1, 1, 400, 667, 6509, 36509, 7062, 37062},    /* DDR3-667 SC */
<span class="lineNum">     199 </span>            :         {1, 1, 400, 800, 5985, 35985, 6501, 36501},    /* DDR3-800 SC */
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            :         {0, 0, 800, 400, 3438, 33438, 4065, 34065},    /* DDR2-400 SC */
<span class="lineNum">     202 </span>            :         {0, 0, 800, 667, 3410, 33410, 3889, 33889},    /* DDR2-667 SC */
<span class="lineNum">     203 </span>            :         {0, 0, 800, 800, 3403, 33403, 3845, 33845},    /* DDR2-800 SC */
<span class="lineNum">     204 </span>            :         {0, 1, 800, 667, 6476, 36476, 6955, 36955},    /* DDR3-667 SC */
<span class="lineNum">     205 </span>            :         {0, 1, 800, 800, 5958, 35958, 6400, 36400},    /* DDR3-800 SC */
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span>            :         {0, 0, 667, 400, 3456, 33456, 4103, 34106},    /* DDR2-400 SC */
<span class="lineNum">     208 </span>            :         {0, 0, 667, 667, 3428, 33428, 3927, 33927},    /* DDR2-667 SC */
<span class="lineNum">     209 </span>            :         {0, 0, 667, 800, 3443, 33443, 3905, 33905},    /* DDR2-800 SC */
<span class="lineNum">     210 </span>            :         {0, 1, 667, 667, 6494, 36494, 6993, 36993},    /* DDR3-667 SC */
<span class="lineNum">     211 </span>            :         {0, 1, 667, 800, 5998, 35998, 6460, 36460},    /* DDR3-800 SC */
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            :         {0, 0, 400, 400, 3528, 33528, 4255, 34255},    /* DDR2-400 SC */
<span class="lineNum">     214 </span>            :         {0, 0, 400, 667, 3500, 33500, 4079, 34079},    /* DDR2-667 SC */
<span class="lineNum">     215 </span>            :         {0, 0, 400, 800, 3487, 33487, 4029, 34029},    /* DDR2-800 SC */
<span class="lineNum">     216 </span>            :         {0, 1, 400, 667, 6566, 36566, 7145, 37145},    /* DDR3-667 SC */
<span class="lineNum">     217 </span>            :         {0, 1, 400, 800, 6042, 36042, 6584, 36584},    /* DDR3-800 SC */
<a name="218"><span class="lineNum">     218 </span>            : };</a>
<span class="lineNum">     219 </span>            : 
<span class="lineNum">     220 </span><span class="lineNoCov">          0 : static const struct cxsr_latency *intel_get_cxsr_latency(int is_desktop,</span>
<span class="lineNum">     221 </span>            :                                                          int is_ddr3,
<span class="lineNum">     222 </span>            :                                                          int fsb,
<span class="lineNum">     223 </span>            :                                                          int mem)
<span class="lineNum">     224 </span>            : {
<span class="lineNum">     225 </span>            :         const struct cxsr_latency *latency;
<span class="lineNum">     226 </span>            :         int i;
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (fsb == 0 || mem == 0)</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">     230 </span>            : 
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(cxsr_latency_table); i++) {</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 latency = &amp;cxsr_latency_table[i];</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 if (is_desktop == latency-&gt;is_desktop &amp;&amp;</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :                     is_ddr3 == latency-&gt;is_ddr3 &amp;&amp;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                     fsb == latency-&gt;fsb_freq &amp;&amp; mem == latency-&gt;mem_freq)</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                         return latency;</span>
<span class="lineNum">     237 </span>            :         }
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            :         DRM_DEBUG_KMS(&quot;Unknown FSB/MEM found, disable CxSR\n&quot;);
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         return NULL;</span>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span><span class="lineNoCov">          0 : static void chv_set_memory_dvfs(struct drm_i915_private *dev_priv, bool enable)</span>
<span class="lineNum">     245 </span>            : {
<span class="lineNum">     246 </span>            :         u32 val;
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 val &amp;= ~FORCE_DDR_HIGH_FREQ;</span>
<span class="lineNum">     253 </span>            :         else
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 val |= FORCE_DDR_HIGH_FREQ;</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         val &amp;= ~FORCE_DDR_LOW_FREQ;</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         val |= FORCE_DDR_FREQ_REQ_ACK;</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);</span>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &amp;</span>
<span class="lineNum">     260 </span>            :                       FORCE_DDR_FREQ_REQ_ACK) == 0, 3))
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timed out waiting for Punit DDR DVFS request\n&quot;);</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 : static void chv_set_memory_pm5(struct drm_i915_private *dev_priv, bool enable)</span>
<span class="lineNum">     267 </span>            : {
<span class="lineNum">     268 </span>            :         u32 val;
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 val |= DSP_MAXFIFO_PM5_ENABLE;</span>
<span class="lineNum">     275 </span>            :         else
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 val &amp;= ~DSP_MAXFIFO_PM5_ENABLE;</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);</span>
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            : #define FW_WM(value, plane) \
<a name="283"><span class="lineNum">     283 </span>            :         (((value) &lt;&lt; DSPFW_ ## plane ## _SHIFT) &amp; DSPFW_ ## plane ## _MASK)</a>
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span><span class="lineNoCov">          0 : void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, bool enable)</span>
<span class="lineNum">     286 </span>            : {
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     288 </span>            :         u32 val;
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 I915_WRITE(FW_BLC_SELF_VLV, enable ? FW_CSPWRDWNEN : 0);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 POSTING_READ(FW_BLC_SELF_VLV);</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;wm.vlv.cxsr = enable;</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         } else if (IS_G4X(dev) || IS_CRESTLINE(dev)) {</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 I915_WRITE(FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 POSTING_READ(FW_BLC_SELF);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         } else if (IS_PINEVIEW(dev)) {</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 val = I915_READ(DSPFW3) &amp; ~PINEVIEW_SELF_REFRESH_EN;</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 val |= enable ? PINEVIEW_SELF_REFRESH_EN : 0;</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW3, val);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 POSTING_READ(DSPFW3);</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         } else if (IS_I945G(dev) || IS_I945GM(dev)) {</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 val = enable ? _MASKED_BIT_ENABLE(FW_BLC_SELF_EN) :</span>
<span class="lineNum">     304 </span>            :                                _MASKED_BIT_DISABLE(FW_BLC_SELF_EN);
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 I915_WRITE(FW_BLC_SELF, val);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 POSTING_READ(FW_BLC_SELF);</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         } else if (IS_I915GM(dev)) {</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 val = enable ? _MASKED_BIT_ENABLE(INSTPM_SELF_EN) :</span>
<span class="lineNum">     309 </span>            :                                _MASKED_BIT_DISABLE(INSTPM_SELF_EN);
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 I915_WRITE(INSTPM, val);</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 POSTING_READ(INSTPM);</span>
<span class="lineNum">     312 </span>            :         } else {
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     314 </span>            :         }
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span>            :         DRM_DEBUG_KMS(&quot;memory self-refresh is %s\n&quot;,
<span class="lineNum">     317 </span>            :                       enable ? &quot;enabled&quot; : &quot;disabled&quot;);
<span class="lineNum">     318 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span>            : /*
<span class="lineNum">     322 </span>            :  * Latency for FIFO fetches is dependent on several factors:
<span class="lineNum">     323 </span>            :  *   - memory configuration (speed, channels)
<span class="lineNum">     324 </span>            :  *   - chipset
<span class="lineNum">     325 </span>            :  *   - current MCH state
<span class="lineNum">     326 </span>            :  * It can be fairly high in some situations, so here we assume a fairly
<span class="lineNum">     327 </span>            :  * pessimal value.  It's a tradeoff between extra memory fetches (if we
<span class="lineNum">     328 </span>            :  * set this value too high, the FIFO will fetch frequently to stay full)
<span class="lineNum">     329 </span>            :  * and power consumption (set it too low to save power and we might see
<span class="lineNum">     330 </span>            :  * FIFO underruns and display &quot;flicker&quot;).
<span class="lineNum">     331 </span>            :  *
<span class="lineNum">     332 </span>            :  * A value of 5us seems to be a good balance; safe for very low end
<span class="lineNum">     333 </span>            :  * platforms but not overly aggressive on lower latency configs.
<span class="lineNum">     334 </span>            :  */
<span class="lineNum">     335 </span>            : static const int pessimal_latency_ns = 5000;
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            : #define VLV_FIFO_START(dsparb, dsparb2, lo_shift, hi_shift) \
<a name="338"><span class="lineNum">     338 </span>            :         ((((dsparb) &gt;&gt; (lo_shift)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (hi_shift)) &amp; 0x1) &lt;&lt; 8))</a>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineNoCov">          0 : static int vlv_get_fifo_size(struct drm_device *dev,</span>
<span class="lineNum">     341 </span>            :                               enum pipe pipe, int plane)
<span class="lineNum">     342 </span>            : {
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     344 </span>            :         int sprite0_start, sprite1_start, size;
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         switch (pipe) {</span>
<span class="lineNum">     347 </span>            :                 uint32_t dsparb, dsparb2, dsparb3;
<span class="lineNum">     348 </span>            :         case PIPE_A:
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 dsparb2 = I915_READ(DSPARB2);</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 0, 0);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 8, 4);</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     354 </span>            :         case PIPE_B:
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 dsparb2 = I915_READ(DSPARB2);</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 16, 8);</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 24, 12);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     360 </span>            :         case PIPE_C:
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 dsparb2 = I915_READ(DSPARB2);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 dsparb3 = I915_READ(DSPARB3);</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 sprite0_start = VLV_FIFO_START(dsparb3, dsparb2, 0, 16);</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 sprite1_start = VLV_FIFO_START(dsparb3, dsparb2, 8, 20);</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     366 </span>            :         default:
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     368 </span>            :         }
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         switch (plane) {</span>
<span class="lineNum">     371 </span>            :         case 0:
<span class="lineNum">     372 </span>            :                 size = sprite0_start;
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     374 </span>            :         case 1:
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 size = sprite1_start - sprite0_start;</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     377 </span>            :         case 2:
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 size = 512 - 1 - sprite1_start;</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     380 </span>            :         default:
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     382 </span>            :         }
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span>            :         DRM_DEBUG_KMS(&quot;Pipe %c %s %c FIFO size: %d\n&quot;,
<span class="lineNum">     385 </span>            :                       pipe_name(pipe), plane == 0 ? &quot;primary&quot; : &quot;sprite&quot;,
<span class="lineNum">     386 </span>            :                       plane == 0 ? plane_name(pipe) : sprite_name(pipe, plane - 1),
<span class="lineNum">     387 </span>            :                       size);
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         return size;</span>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 : static int i9xx_get_fifo_size(struct drm_device *dev, int plane)</span>
<span class="lineNum">     393 </span>            : {
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         uint32_t dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">     396 </span>            :         int size;
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         size = dsparb &amp; 0x7f;</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         if (plane)</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 size = ((dsparb &gt;&gt; DSPARB_CSTART_SHIFT) &amp; 0x7f) - size;</span>
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span>            :         DRM_DEBUG_KMS(&quot;FIFO size - (0x%08x) %s: %d\n&quot;, dsparb,
<span class="lineNum">     403 </span>            :                       plane ? &quot;B&quot; : &quot;A&quot;, size);
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         return size;</span>
<a name="406"><span class="lineNum">     406 </span>            : }</a>
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span><span class="lineNoCov">          0 : static int i830_get_fifo_size(struct drm_device *dev, int plane)</span>
<span class="lineNum">     409 </span>            : {
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         uint32_t dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">     412 </span>            :         int size;
<span class="lineNum">     413 </span>            : 
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         size = dsparb &amp; 0x1ff;</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         if (plane)</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 size = ((dsparb &gt;&gt; DSPARB_BEND_SHIFT) &amp; 0x1ff) - size;</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         size &gt;&gt;= 1; /* Convert to cachelines */</span>
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span>            :         DRM_DEBUG_KMS(&quot;FIFO size - (0x%08x) %s: %d\n&quot;, dsparb,
<span class="lineNum">     420 </span>            :                       plane ? &quot;B&quot; : &quot;A&quot;, size);
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :         return size;</span>
<a name="423"><span class="lineNum">     423 </span>            : }</a>
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 : static int i845_get_fifo_size(struct drm_device *dev, int plane)</span>
<span class="lineNum">     426 </span>            : {
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         uint32_t dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">     429 </span>            :         int size;
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         size = dsparb &amp; 0x7f;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         size &gt;&gt;= 2; /* Convert to cachelines */</span>
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span>            :         DRM_DEBUG_KMS(&quot;FIFO size - (0x%08x) %s: %d\n&quot;, dsparb,
<span class="lineNum">     435 </span>            :                       plane ? &quot;B&quot; : &quot;A&quot;,
<span class="lineNum">     436 </span>            :                       size);
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         return size;</span>
<span class="lineNum">     439 </span>            : }
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span>            : /* Pineview has different values for various configs */
<span class="lineNum">     442 </span>            : static const struct intel_watermark_params pineview_display_wm = {
<span class="lineNum">     443 </span>            :         .fifo_size = PINEVIEW_DISPLAY_FIFO,
<span class="lineNum">     444 </span>            :         .max_wm = PINEVIEW_MAX_WM,
<span class="lineNum">     445 </span>            :         .default_wm = PINEVIEW_DFT_WM,
<span class="lineNum">     446 </span>            :         .guard_size = PINEVIEW_GUARD_WM,
<span class="lineNum">     447 </span>            :         .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
<span class="lineNum">     448 </span>            : };
<span class="lineNum">     449 </span>            : static const struct intel_watermark_params pineview_display_hplloff_wm = {
<span class="lineNum">     450 </span>            :         .fifo_size = PINEVIEW_DISPLAY_FIFO,
<span class="lineNum">     451 </span>            :         .max_wm = PINEVIEW_MAX_WM,
<span class="lineNum">     452 </span>            :         .default_wm = PINEVIEW_DFT_HPLLOFF_WM,
<span class="lineNum">     453 </span>            :         .guard_size = PINEVIEW_GUARD_WM,
<span class="lineNum">     454 </span>            :         .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
<span class="lineNum">     455 </span>            : };
<span class="lineNum">     456 </span>            : static const struct intel_watermark_params pineview_cursor_wm = {
<span class="lineNum">     457 </span>            :         .fifo_size = PINEVIEW_CURSOR_FIFO,
<span class="lineNum">     458 </span>            :         .max_wm = PINEVIEW_CURSOR_MAX_WM,
<span class="lineNum">     459 </span>            :         .default_wm = PINEVIEW_CURSOR_DFT_WM,
<span class="lineNum">     460 </span>            :         .guard_size = PINEVIEW_CURSOR_GUARD_WM,
<span class="lineNum">     461 </span>            :         .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
<span class="lineNum">     462 </span>            : };
<span class="lineNum">     463 </span>            : static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
<span class="lineNum">     464 </span>            :         .fifo_size = PINEVIEW_CURSOR_FIFO,
<span class="lineNum">     465 </span>            :         .max_wm = PINEVIEW_CURSOR_MAX_WM,
<span class="lineNum">     466 </span>            :         .default_wm = PINEVIEW_CURSOR_DFT_WM,
<span class="lineNum">     467 </span>            :         .guard_size = PINEVIEW_CURSOR_GUARD_WM,
<span class="lineNum">     468 </span>            :         .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
<span class="lineNum">     469 </span>            : };
<span class="lineNum">     470 </span>            : static const struct intel_watermark_params g4x_wm_info = {
<span class="lineNum">     471 </span>            :         .fifo_size = G4X_FIFO_SIZE,
<span class="lineNum">     472 </span>            :         .max_wm = G4X_MAX_WM,
<span class="lineNum">     473 </span>            :         .default_wm = G4X_MAX_WM,
<span class="lineNum">     474 </span>            :         .guard_size = 2,
<span class="lineNum">     475 </span>            :         .cacheline_size = G4X_FIFO_LINE_SIZE,
<span class="lineNum">     476 </span>            : };
<span class="lineNum">     477 </span>            : static const struct intel_watermark_params g4x_cursor_wm_info = {
<span class="lineNum">     478 </span>            :         .fifo_size = I965_CURSOR_FIFO,
<span class="lineNum">     479 </span>            :         .max_wm = I965_CURSOR_MAX_WM,
<span class="lineNum">     480 </span>            :         .default_wm = I965_CURSOR_DFT_WM,
<span class="lineNum">     481 </span>            :         .guard_size = 2,
<span class="lineNum">     482 </span>            :         .cacheline_size = G4X_FIFO_LINE_SIZE,
<span class="lineNum">     483 </span>            : };
<span class="lineNum">     484 </span>            : static const struct intel_watermark_params valleyview_wm_info = {
<span class="lineNum">     485 </span>            :         .fifo_size = VALLEYVIEW_FIFO_SIZE,
<span class="lineNum">     486 </span>            :         .max_wm = VALLEYVIEW_MAX_WM,
<span class="lineNum">     487 </span>            :         .default_wm = VALLEYVIEW_MAX_WM,
<span class="lineNum">     488 </span>            :         .guard_size = 2,
<span class="lineNum">     489 </span>            :         .cacheline_size = G4X_FIFO_LINE_SIZE,
<span class="lineNum">     490 </span>            : };
<span class="lineNum">     491 </span>            : static const struct intel_watermark_params valleyview_cursor_wm_info = {
<span class="lineNum">     492 </span>            :         .fifo_size = I965_CURSOR_FIFO,
<span class="lineNum">     493 </span>            :         .max_wm = VALLEYVIEW_CURSOR_MAX_WM,
<span class="lineNum">     494 </span>            :         .default_wm = I965_CURSOR_DFT_WM,
<span class="lineNum">     495 </span>            :         .guard_size = 2,
<span class="lineNum">     496 </span>            :         .cacheline_size = G4X_FIFO_LINE_SIZE,
<span class="lineNum">     497 </span>            : };
<span class="lineNum">     498 </span>            : static const struct intel_watermark_params i965_cursor_wm_info = {
<span class="lineNum">     499 </span>            :         .fifo_size = I965_CURSOR_FIFO,
<span class="lineNum">     500 </span>            :         .max_wm = I965_CURSOR_MAX_WM,
<span class="lineNum">     501 </span>            :         .default_wm = I965_CURSOR_DFT_WM,
<span class="lineNum">     502 </span>            :         .guard_size = 2,
<span class="lineNum">     503 </span>            :         .cacheline_size = I915_FIFO_LINE_SIZE,
<span class="lineNum">     504 </span>            : };
<span class="lineNum">     505 </span>            : static const struct intel_watermark_params i945_wm_info = {
<span class="lineNum">     506 </span>            :         .fifo_size = I945_FIFO_SIZE,
<span class="lineNum">     507 </span>            :         .max_wm = I915_MAX_WM,
<span class="lineNum">     508 </span>            :         .default_wm = 1,
<span class="lineNum">     509 </span>            :         .guard_size = 2,
<span class="lineNum">     510 </span>            :         .cacheline_size = I915_FIFO_LINE_SIZE,
<span class="lineNum">     511 </span>            : };
<span class="lineNum">     512 </span>            : static const struct intel_watermark_params i915_wm_info = {
<span class="lineNum">     513 </span>            :         .fifo_size = I915_FIFO_SIZE,
<span class="lineNum">     514 </span>            :         .max_wm = I915_MAX_WM,
<span class="lineNum">     515 </span>            :         .default_wm = 1,
<span class="lineNum">     516 </span>            :         .guard_size = 2,
<span class="lineNum">     517 </span>            :         .cacheline_size = I915_FIFO_LINE_SIZE,
<span class="lineNum">     518 </span>            : };
<span class="lineNum">     519 </span>            : static const struct intel_watermark_params i830_a_wm_info = {
<span class="lineNum">     520 </span>            :         .fifo_size = I855GM_FIFO_SIZE,
<span class="lineNum">     521 </span>            :         .max_wm = I915_MAX_WM,
<span class="lineNum">     522 </span>            :         .default_wm = 1,
<span class="lineNum">     523 </span>            :         .guard_size = 2,
<span class="lineNum">     524 </span>            :         .cacheline_size = I830_FIFO_LINE_SIZE,
<span class="lineNum">     525 </span>            : };
<span class="lineNum">     526 </span>            : static const struct intel_watermark_params i830_bc_wm_info = {
<span class="lineNum">     527 </span>            :         .fifo_size = I855GM_FIFO_SIZE,
<span class="lineNum">     528 </span>            :         .max_wm = I915_MAX_WM/2,
<span class="lineNum">     529 </span>            :         .default_wm = 1,
<span class="lineNum">     530 </span>            :         .guard_size = 2,
<span class="lineNum">     531 </span>            :         .cacheline_size = I830_FIFO_LINE_SIZE,
<span class="lineNum">     532 </span>            : };
<span class="lineNum">     533 </span>            : static const struct intel_watermark_params i845_wm_info = {
<span class="lineNum">     534 </span>            :         .fifo_size = I830_FIFO_SIZE,
<span class="lineNum">     535 </span>            :         .max_wm = I915_MAX_WM,
<span class="lineNum">     536 </span>            :         .default_wm = 1,
<span class="lineNum">     537 </span>            :         .guard_size = 2,
<span class="lineNum">     538 </span>            :         .cacheline_size = I830_FIFO_LINE_SIZE,
<span class="lineNum">     539 </span>            : };
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span>            : /**
<span class="lineNum">     542 </span>            :  * intel_calculate_wm - calculate watermark level
<span class="lineNum">     543 </span>            :  * @clock_in_khz: pixel clock
<span class="lineNum">     544 </span>            :  * @wm: chip FIFO params
<span class="lineNum">     545 </span>            :  * @pixel_size: display pixel size
<span class="lineNum">     546 </span>            :  * @latency_ns: memory latency for the platform
<span class="lineNum">     547 </span>            :  *
<span class="lineNum">     548 </span>            :  * Calculate the watermark level (the level at which the display plane will
<span class="lineNum">     549 </span>            :  * start fetching from memory again).  Each chip has a different display
<span class="lineNum">     550 </span>            :  * FIFO size and allocation, so the caller needs to figure that out and pass
<span class="lineNum">     551 </span>            :  * in the correct intel_watermark_params structure.
<span class="lineNum">     552 </span>            :  *
<span class="lineNum">     553 </span>            :  * As the pixel clock runs, the FIFO will be drained at a rate that depends
<span class="lineNum">     554 </span>            :  * on the pixel size.  When it reaches the watermark level, it'll start
<span class="lineNum">     555 </span>            :  * fetching FIFO line sized based chunks from memory until the FIFO fills
<span class="lineNum">     556 </span>            :  * past the watermark point.  If the FIFO drains completely, a FIFO underrun
<a name="557"><span class="lineNum">     557 </span>            :  * will occur, and a display engine hang could result.</a>
<span class="lineNum">     558 </span>            :  */
<span class="lineNum">     559 </span><span class="lineNoCov">          0 : static unsigned long intel_calculate_wm(unsigned long clock_in_khz,</span>
<span class="lineNum">     560 </span>            :                                         const struct intel_watermark_params *wm,
<span class="lineNum">     561 </span>            :                                         int fifo_size,
<span class="lineNum">     562 </span>            :                                         int pixel_size,
<span class="lineNum">     563 </span>            :                                         unsigned long latency_ns)
<span class="lineNum">     564 </span>            : {
<span class="lineNum">     565 </span>            :         long entries_required, wm_size;
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span>            :         /*
<span class="lineNum">     568 </span>            :          * Note: we need to make sure we don't overflow for various clock &amp;
<span class="lineNum">     569 </span>            :          * latency values.
<span class="lineNum">     570 </span>            :          * clocks go from a few thousand to several hundred thousand.
<span class="lineNum">     571 </span>            :          * latency is usually a few thousand
<span class="lineNum">     572 </span>            :          */
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         entries_required = ((clock_in_khz / 1000) * pixel_size * latency_ns) /</span>
<span class="lineNum">     574 </span>            :                 1000;
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :         entries_required = DIV_ROUND_UP(entries_required, wm-&gt;cacheline_size);</span>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span>            :         DRM_DEBUG_KMS(&quot;FIFO entries required for mode: %ld\n&quot;, entries_required);
<span class="lineNum">     578 </span>            : 
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         wm_size = fifo_size - (entries_required + wm-&gt;guard_size);</span>
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span>            :         DRM_DEBUG_KMS(&quot;FIFO watermark level: %ld\n&quot;, wm_size);
<span class="lineNum">     582 </span>            : 
<span class="lineNum">     583 </span>            :         /* Don't promote wm_size to unsigned... */
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         if (wm_size &gt; (long)wm-&gt;max_wm)</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 wm_size = wm-&gt;max_wm;</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         if (wm_size &lt;= 0)</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 wm_size = wm-&gt;default_wm;</span>
<span class="lineNum">     588 </span>            : 
<span class="lineNum">     589 </span>            :         /*
<span class="lineNum">     590 </span>            :          * Bspec seems to indicate that the value shouldn't be lower than
<span class="lineNum">     591 </span>            :          * 'burst size + 1'. Certainly 830 is quite unhappy with low values.
<span class="lineNum">     592 </span>            :          * Lets go for 8 which is the burst size since certain platforms
<span class="lineNum">     593 </span>            :          * already use a hardcoded 8 (which is what the spec says should be
<span class="lineNum">     594 </span>            :          * done).
<span class="lineNum">     595 </span>            :          */
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         if (wm_size &lt;= 8)</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 wm_size = 8;</span>
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :         return wm_size;</span>
<a name="600"><span class="lineNum">     600 </span>            : }</a>
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineNoCov">          0 : static struct drm_crtc *single_enabled_crtc(struct drm_device *dev)</span>
<span class="lineNum">     603 </span>            : {
<span class="lineNum">     604 </span>            :         struct drm_crtc *crtc, *enabled = NULL;
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc) {</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 if (intel_crtc_active(crtc)) {</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                         if (enabled)</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                                 return NULL;</span>
<span class="lineNum">     610 </span>            :                         enabled = crtc;
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     612 </span>            :         }
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         return enabled;</span>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span><span class="lineNoCov">          0 : static void pineview_update_wm(struct drm_crtc *unused_crtc)</span>
<span class="lineNum">     618 </span>            : {
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         struct drm_device *dev = unused_crtc-&gt;dev;</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     621 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     622 </span>            :         const struct cxsr_latency *latency;
<span class="lineNum">     623 </span>            :         u32 reg;
<span class="lineNum">     624 </span>            :         unsigned long wm;
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv-&gt;is_ddr3,</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                                          dev_priv-&gt;fsb_freq, dev_priv-&gt;mem_freq);</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (!latency) {</span>
<span class="lineNum">     629 </span>            :                 DRM_DEBUG_KMS(&quot;Unknown FSB/MEM found, disable CxSR\n&quot;);
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     632 </span>            :         }
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         crtc = single_enabled_crtc(dev);</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (crtc) {</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 const struct drm_display_mode *adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :                 int pixel_size = crtc-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 int clock = adjusted_mode-&gt;crtc_clock;</span>
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span>            :                 /* Display SR */
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 wm = intel_calculate_wm(clock, &amp;pineview_display_wm,</span>
<span class="lineNum">     642 </span>            :                                         pineview_display_wm.fifo_size,
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                                         pixel_size, latency-&gt;display_sr);</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 reg = I915_READ(DSPFW1);</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 reg &amp;= ~DSPFW_SR_MASK;</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 reg |= FW_WM(wm, SR);</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW1, reg);</span>
<span class="lineNum">     648 </span>            :                 DRM_DEBUG_KMS(&quot;DSPFW1 register is %x\n&quot;, reg);
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span>            :                 /* cursor SR */
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 wm = intel_calculate_wm(clock, &amp;pineview_cursor_wm,</span>
<span class="lineNum">     652 </span>            :                                         pineview_display_wm.fifo_size,
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                                         pixel_size, latency-&gt;cursor_sr);</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 reg = I915_READ(DSPFW3);</span>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 reg &amp;= ~DSPFW_CURSOR_SR_MASK;</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 reg |= FW_WM(wm, CURSOR_SR);</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW3, reg);</span>
<span class="lineNum">     658 </span>            : 
<span class="lineNum">     659 </span>            :                 /* Display HPLL off SR */
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 wm = intel_calculate_wm(clock, &amp;pineview_display_hplloff_wm,</span>
<span class="lineNum">     661 </span>            :                                         pineview_display_hplloff_wm.fifo_size,
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                                         pixel_size, latency-&gt;display_hpll_disable);</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 reg = I915_READ(DSPFW3);</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 reg &amp;= ~DSPFW_HPLL_SR_MASK;</span>
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 reg |= FW_WM(wm, HPLL_SR);</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW3, reg);</span>
<span class="lineNum">     667 </span>            : 
<span class="lineNum">     668 </span>            :                 /* cursor HPLL off SR */
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 wm = intel_calculate_wm(clock, &amp;pineview_cursor_hplloff_wm,</span>
<span class="lineNum">     670 </span>            :                                         pineview_display_hplloff_wm.fifo_size,
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                                         pixel_size, latency-&gt;cursor_hpll_disable);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 reg = I915_READ(DSPFW3);</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 reg &amp;= ~DSPFW_HPLL_CURSOR_MASK;</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 reg |= FW_WM(wm, HPLL_CURSOR);</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW3, reg);</span>
<span class="lineNum">     676 </span>            :                 DRM_DEBUG_KMS(&quot;DSPFW3 register is %x\n&quot;, reg);
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, true);</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">     681 </span>            :         }
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     683 </span>            : 
<span class="lineNum">     684 </span><span class="lineNoCov">          0 : static bool g4x_compute_wm0(struct drm_device *dev,</span>
<span class="lineNum">     685 </span>            :                             int plane,
<span class="lineNum">     686 </span>            :                             const struct intel_watermark_params *display,
<span class="lineNum">     687 </span>            :                             int display_latency_ns,
<span class="lineNum">     688 </span>            :                             const struct intel_watermark_params *cursor,
<span class="lineNum">     689 </span>            :                             int cursor_latency_ns,
<span class="lineNum">     690 </span>            :                             int *plane_wm,
<span class="lineNum">     691 </span>            :                             int *cursor_wm)
<span class="lineNum">     692 </span>            : {
<span class="lineNum">     693 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     694 </span>            :         const struct drm_display_mode *adjusted_mode;
<span class="lineNum">     695 </span>            :         int htotal, hdisplay, clock, pixel_size;
<span class="lineNum">     696 </span>            :         int line_time_us, line_count;
<span class="lineNum">     697 </span>            :         int entries, tlb_miss;
<span class="lineNum">     698 </span>            : 
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         crtc = intel_get_crtc_for_plane(dev, plane);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         if (!intel_crtc_active(crtc)) {</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 *cursor_wm = cursor-&gt;guard_size;</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 *plane_wm = display-&gt;guard_size;</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     704 </span>            :         }
<span class="lineNum">     705 </span>            : 
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :         clock = adjusted_mode-&gt;crtc_clock;</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :         htotal = adjusted_mode-&gt;crtc_htotal;</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         hdisplay = to_intel_crtc(crtc)-&gt;config-&gt;pipe_src_w;</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         pixel_size = crtc-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span>            :         /* Use the small buffer method to calculate plane watermark */
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         entries = ((clock * pixel_size / 1000) * display_latency_ns) / 1000;</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         tlb_miss = display-&gt;fifo_size*display-&gt;cacheline_size - hdisplay * 8;</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         if (tlb_miss &gt; 0)</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 entries += tlb_miss;</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         entries = DIV_ROUND_UP(entries, display-&gt;cacheline_size);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         *plane_wm = entries + display-&gt;guard_size;</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         if (*plane_wm &gt; (int)display-&gt;max_wm)</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 *plane_wm = display-&gt;max_wm;</span>
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span>            :         /* Use the large buffer method to calculate cursor watermark */
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         line_time_us = max(htotal * 1000 / clock, 1);</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         entries = line_count * crtc-&gt;cursor-&gt;state-&gt;crtc_w * pixel_size;</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         tlb_miss = cursor-&gt;fifo_size*cursor-&gt;cacheline_size - hdisplay * 8;</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         if (tlb_miss &gt; 0)</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                 entries += tlb_miss;</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         entries = DIV_ROUND_UP(entries, cursor-&gt;cacheline_size);</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         *cursor_wm = entries + cursor-&gt;guard_size;</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         if (*cursor_wm &gt; (int)cursor-&gt;max_wm)</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 *cursor_wm = (int)cursor-&gt;max_wm;</span>
<span class="lineNum">     733 </span>            : 
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span>            : /*
<span class="lineNum">     738 </span>            :  * Check the wm result.
<span class="lineNum">     739 </span>            :  *
<span class="lineNum">     740 </span>            :  * If any calculated watermark values is larger than the maximum value that
<span class="lineNum">     741 </span>            :  * can be programmed into the associated watermark register, that watermark
<a name="742"><span class="lineNum">     742 </span>            :  * must be disabled.</a>
<span class="lineNum">     743 </span>            :  */
<span class="lineNum">     744 </span><span class="lineNoCov">          0 : static bool g4x_check_srwm(struct drm_device *dev,</span>
<span class="lineNum">     745 </span>            :                            int display_wm, int cursor_wm,
<span class="lineNum">     746 </span>            :                            const struct intel_watermark_params *display,
<span class="lineNum">     747 </span>            :                            const struct intel_watermark_params *cursor)
<span class="lineNum">     748 </span>            : {
<span class="lineNum">     749 </span>            :         DRM_DEBUG_KMS(&quot;SR watermark: display plane %d, cursor %d\n&quot;,
<span class="lineNum">     750 </span>            :                       display_wm, cursor_wm);
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         if (display_wm &gt; display-&gt;max_wm) {</span>
<span class="lineNum">     753 </span>            :                 DRM_DEBUG_KMS(&quot;display watermark is too large(%d/%ld), disabling\n&quot;,
<span class="lineNum">     754 </span>            :                               display_wm, display-&gt;max_wm);
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     756 </span>            :         }
<span class="lineNum">     757 </span>            : 
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         if (cursor_wm &gt; cursor-&gt;max_wm) {</span>
<span class="lineNum">     759 </span>            :                 DRM_DEBUG_KMS(&quot;cursor watermark is too large(%d/%ld), disabling\n&quot;,
<span class="lineNum">     760 </span>            :                               cursor_wm, cursor-&gt;max_wm);
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     762 </span>            :         }
<span class="lineNum">     763 </span>            : 
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         if (!(display_wm || cursor_wm)) {</span>
<span class="lineNum">     765 </span>            :                 DRM_DEBUG_KMS(&quot;SR latency is 0, disabling\n&quot;);
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     767 </span>            :         }
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     771 </span>            : 
<span class="lineNum">     772 </span><span class="lineNoCov">          0 : static bool g4x_compute_srwm(struct drm_device *dev,</span>
<span class="lineNum">     773 </span>            :                              int plane,
<span class="lineNum">     774 </span>            :                              int latency_ns,
<span class="lineNum">     775 </span>            :                              const struct intel_watermark_params *display,
<span class="lineNum">     776 </span>            :                              const struct intel_watermark_params *cursor,
<span class="lineNum">     777 </span>            :                              int *display_wm, int *cursor_wm)
<span class="lineNum">     778 </span>            : {
<span class="lineNum">     779 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     780 </span>            :         const struct drm_display_mode *adjusted_mode;
<span class="lineNum">     781 </span>            :         int hdisplay, htotal, pixel_size, clock;
<span class="lineNum">     782 </span>            :         unsigned long line_time_us;
<span class="lineNum">     783 </span>            :         int line_count, line_size;
<span class="lineNum">     784 </span>            :         int small, large;
<span class="lineNum">     785 </span>            :         int entries;
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         if (!latency_ns) {</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                 *display_wm = *cursor_wm = 0;</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     790 </span>            :         }
<span class="lineNum">     791 </span>            : 
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         crtc = intel_get_crtc_for_plane(dev, plane);</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         clock = adjusted_mode-&gt;crtc_clock;</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         htotal = adjusted_mode-&gt;crtc_htotal;</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         hdisplay = to_intel_crtc(crtc)-&gt;config-&gt;pipe_src_w;</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         pixel_size = crtc-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         line_time_us = max(htotal * 1000 / clock, 1);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         line_count = (latency_ns / line_time_us + 1000) / 1000;</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         line_size = hdisplay * pixel_size;</span>
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span>            :         /* Use the minimum of the small and large buffer method for primary */
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         small = ((clock * pixel_size / 1000) * latency_ns) / 1000;</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         large = line_count * line_size;</span>
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         entries = DIV_ROUND_UP(min(small, large), display-&gt;cacheline_size);</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         *display_wm = entries + display-&gt;guard_size;</span>
<span class="lineNum">     809 </span>            : 
<span class="lineNum">     810 </span>            :         /* calculate the self-refresh watermark for display cursor */
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :         entries = line_count * pixel_size * crtc-&gt;cursor-&gt;state-&gt;crtc_w;</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :         entries = DIV_ROUND_UP(entries, cursor-&gt;cacheline_size);</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         *cursor_wm = entries + cursor-&gt;guard_size;</span>
<span class="lineNum">     814 </span>            : 
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         return g4x_check_srwm(dev,</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                               *display_wm, *cursor_wm,</span>
<span class="lineNum">     817 </span>            :                               display, cursor);
<span class="lineNum">     818 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span>            : #define FW_WM_VLV(value, plane) \
<a name="821"><span class="lineNum">     821 </span>            :         (((value) &lt;&lt; DSPFW_ ## plane ## _SHIFT) &amp; DSPFW_ ## plane ## _MASK_VLV)</a>
<span class="lineNum">     822 </span>            : 
<span class="lineNum">     823 </span><span class="lineNoCov">          0 : static void vlv_write_wm_values(struct intel_crtc *crtc,</span>
<span class="lineNum">     824 </span>            :                                 const struct vlv_wm_values *wm)
<span class="lineNum">     825 </span>            : {
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(crtc-&gt;base.dev);</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">     828 </span>            : 
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_DDL(pipe),</span>
<span class="lineNum">     830 </span>            :                    (wm-&gt;ddl[pipe].cursor &lt;&lt; DDL_CURSOR_SHIFT) |
<span class="lineNum">     831 </span>            :                    (wm-&gt;ddl[pipe].sprite[1] &lt;&lt; DDL_SPRITE_SHIFT(1)) |
<span class="lineNum">     832 </span>            :                    (wm-&gt;ddl[pipe].sprite[0] &lt;&lt; DDL_SPRITE_SHIFT(0)) |
<span class="lineNum">     833 </span>            :                    (wm-&gt;ddl[pipe].primary &lt;&lt; DDL_PLANE_SHIFT));
<span class="lineNum">     834 </span>            : 
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW1,</span>
<span class="lineNum">     836 </span>            :                    FW_WM(wm-&gt;sr.plane, SR) |
<span class="lineNum">     837 </span>            :                    FW_WM(wm-&gt;pipe[PIPE_B].cursor, CURSORB) |
<span class="lineNum">     838 </span>            :                    FW_WM_VLV(wm-&gt;pipe[PIPE_B].primary, PLANEB) |
<span class="lineNum">     839 </span>            :                    FW_WM_VLV(wm-&gt;pipe[PIPE_A].primary, PLANEA));
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW2,</span>
<span class="lineNum">     841 </span>            :                    FW_WM_VLV(wm-&gt;pipe[PIPE_A].sprite[1], SPRITEB) |
<span class="lineNum">     842 </span>            :                    FW_WM(wm-&gt;pipe[PIPE_A].cursor, CURSORA) |
<span class="lineNum">     843 </span>            :                    FW_WM_VLV(wm-&gt;pipe[PIPE_A].sprite[0], SPRITEA));
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW3,</span>
<span class="lineNum">     845 </span>            :                    FW_WM(wm-&gt;sr.cursor, CURSOR_SR));
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW7_CHV,</span>
<span class="lineNum">     849 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_B].sprite[1], SPRITED) |
<span class="lineNum">     850 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_B].sprite[0], SPRITEC));
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW8_CHV,</span>
<span class="lineNum">     852 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_C].sprite[1], SPRITEF) |
<span class="lineNum">     853 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_C].sprite[0], SPRITEE));
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW9_CHV,</span>
<span class="lineNum">     855 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_C].primary, PLANEC) |
<span class="lineNum">     856 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_C].cursor, CURSORC));
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPHOWM,</span>
<span class="lineNum">     858 </span>            :                            FW_WM(wm-&gt;sr.plane &gt;&gt; 9, SR_HI) |
<span class="lineNum">     859 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_C].sprite[1] &gt;&gt; 8, SPRITEF_HI) |
<span class="lineNum">     860 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_C].sprite[0] &gt;&gt; 8, SPRITEE_HI) |
<span class="lineNum">     861 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_C].primary &gt;&gt; 8, PLANEC_HI) |
<span class="lineNum">     862 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_B].sprite[1] &gt;&gt; 8, SPRITED_HI) |
<span class="lineNum">     863 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_B].sprite[0] &gt;&gt; 8, SPRITEC_HI) |
<span class="lineNum">     864 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_B].primary &gt;&gt; 8, PLANEB_HI) |
<span class="lineNum">     865 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_A].sprite[1] &gt;&gt; 8, SPRITEB_HI) |
<span class="lineNum">     866 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_A].sprite[0] &gt;&gt; 8, SPRITEA_HI) |
<span class="lineNum">     867 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_A].primary &gt;&gt; 8, PLANEA_HI));
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPFW7,</span>
<span class="lineNum">     870 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_B].sprite[1], SPRITED) |
<span class="lineNum">     871 </span>            :                            FW_WM_VLV(wm-&gt;pipe[PIPE_B].sprite[0], SPRITEC));
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPHOWM,</span>
<span class="lineNum">     873 </span>            :                            FW_WM(wm-&gt;sr.plane &gt;&gt; 9, SR_HI) |
<span class="lineNum">     874 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_B].sprite[1] &gt;&gt; 8, SPRITED_HI) |
<span class="lineNum">     875 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_B].sprite[0] &gt;&gt; 8, SPRITEC_HI) |
<span class="lineNum">     876 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_B].primary &gt;&gt; 8, PLANEB_HI) |
<span class="lineNum">     877 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_A].sprite[1] &gt;&gt; 8, SPRITEB_HI) |
<span class="lineNum">     878 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_A].sprite[0] &gt;&gt; 8, SPRITEA_HI) |
<span class="lineNum">     879 </span>            :                            FW_WM(wm-&gt;pipe[PIPE_A].primary &gt;&gt; 8, PLANEA_HI));
<span class="lineNum">     880 </span>            :         }
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span>            :         /* zero (unused) WM1 watermarks */
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW4, 0);</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW5, 0);</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW6, 0);</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPHOWM1, 0);</span>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         POSTING_READ(DSPFW1);</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span>            : #undef FW_WM_VLV
<span class="lineNum">     892 </span>            : 
<span class="lineNum">     893 </span>            : enum vlv_wm_level {
<span class="lineNum">     894 </span>            :         VLV_WM_LEVEL_PM2,
<span class="lineNum">     895 </span>            :         VLV_WM_LEVEL_PM5,
<span class="lineNum">     896 </span>            :         VLV_WM_LEVEL_DDR_DVFS,
<span class="lineNum">     897 </span>            : };
<a name="898"><span class="lineNum">     898 </span>            : </a>
<span class="lineNum">     899 </span>            : /* latency must be in 0.1us units. */
<span class="lineNum">     900 </span><span class="lineNoCov">          0 : static unsigned int vlv_wm_method2(unsigned int pixel_rate,</span>
<span class="lineNum">     901 </span>            :                                    unsigned int pipe_htotal,
<span class="lineNum">     902 </span>            :                                    unsigned int horiz_pixels,
<span class="lineNum">     903 </span>            :                                    unsigned int bytes_per_pixel,
<span class="lineNum">     904 </span>            :                                    unsigned int latency)
<span class="lineNum">     905 </span>            : {
<span class="lineNum">     906 </span>            :         unsigned int ret;
<span class="lineNum">     907 </span>            : 
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :         ret = (latency * pixel_rate) / (pipe_htotal * 10000);</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         ret = (ret + 1) * horiz_pixels * bytes_per_pixel;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         ret = DIV_ROUND_UP(ret, 64);</span>
<span class="lineNum">     911 </span>            : 
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="913"><span class="lineNum">     913 </span>            : }</a>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span><span class="lineNoCov">          0 : static void vlv_setup_wm_latency(struct drm_device *dev)</span>
<span class="lineNum">     916 </span>            : {
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span>            :         /* all latencies in usec */
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         dev_priv-&gt;wm.pri_latency[VLV_WM_LEVEL_PM2] = 3;</span>
<span class="lineNum">     921 </span>            : 
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         dev_priv-&gt;wm.max_level = VLV_WM_LEVEL_PM2;</span>
<span class="lineNum">     923 </span>            : 
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;wm.pri_latency[VLV_WM_LEVEL_PM5] = 12;</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;wm.pri_latency[VLV_WM_LEVEL_DDR_DVFS] = 33;</span>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;wm.max_level = VLV_WM_LEVEL_DDR_DVFS;</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         }</span>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     931 </span>            : 
<span class="lineNum">     932 </span><span class="lineNoCov">          0 : static uint16_t vlv_compute_wm_level(struct intel_plane *plane,</span>
<span class="lineNum">     933 </span>            :                                      struct intel_crtc *crtc,
<span class="lineNum">     934 </span>            :                                      const struct intel_plane_state *state,
<span class="lineNum">     935 </span>            :                                      int level)
<span class="lineNum">     936 </span>            : {
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(plane-&gt;base.dev);</span>
<span class="lineNum">     938 </span>            :         int clock, htotal, pixel_size, width, wm;
<span class="lineNum">     939 </span>            : 
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;wm.pri_latency[level] == 0)</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                 return USHRT_MAX;</span>
<span class="lineNum">     942 </span>            : 
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :         if (!state-&gt;visible)</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     945 </span>            : 
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :         pixel_size = drm_format_plane_cpp(state-&gt;base.fb-&gt;pixel_format, 0);</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         clock = crtc-&gt;config-&gt;base.adjusted_mode.crtc_clock;</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         htotal = crtc-&gt;config-&gt;base.adjusted_mode.crtc_htotal;</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         width = crtc-&gt;config-&gt;pipe_src_w;</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :         if (WARN_ON(htotal == 0))</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                 htotal = 1;</span>
<span class="lineNum">     952 </span>            : 
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         if (plane-&gt;base.type == DRM_PLANE_TYPE_CURSOR) {</span>
<span class="lineNum">     954 </span>            :                 /*
<span class="lineNum">     955 </span>            :                  * FIXME the formula gives values that are
<span class="lineNum">     956 </span>            :                  * too big for the cursor FIFO, and hence we
<span class="lineNum">     957 </span>            :                  * would never be able to use cursors. For
<span class="lineNum">     958 </span>            :                  * now just hardcode the watermark.
<span class="lineNum">     959 </span>            :                  */
<span class="lineNum">     960 </span>            :                 wm = 63;
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 wm = vlv_wm_method2(clock, htotal, width, pixel_size,</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                                     dev_priv-&gt;wm.pri_latency[level] * 10);</span>
<span class="lineNum">     964 </span>            :         }
<span class="lineNum">     965 </span>            : 
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         return min_t(int, wm, USHRT_MAX);</span>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span><span class="lineNoCov">          0 : static void vlv_compute_fifo(struct intel_crtc *crtc)</span>
<span class="lineNum">     970 </span>            : {
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :         struct vlv_wm_state *wm_state = &amp;crtc-&gt;wm_state;</span>
<span class="lineNum">     973 </span>            :         struct intel_plane *plane;
<span class="lineNum">     974 </span>            :         unsigned int total_rate = 0;
<span class="lineNum">     975 </span>            :         const int fifo_size = 512 - 1;
<span class="lineNum">     976 </span>            :         int fifo_extra, fifo_left = fifo_size;
<span class="lineNum">     977 </span>            : 
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">     979 </span>            :                 struct intel_plane_state *state =
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                         to_intel_plane_state(plane-&gt;base.state);</span>
<span class="lineNum">     981 </span>            : 
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 if (plane-&gt;base.type == DRM_PLANE_TYPE_CURSOR)</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :                 if (state-&gt;visible) {</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                         wm_state-&gt;num_active_planes++;</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                         total_rate += drm_format_plane_cpp(state-&gt;base.fb-&gt;pixel_format, 0);</span>
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     990 </span>            : 
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">     992 </span>            :                 struct intel_plane_state *state =
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :                         to_intel_plane_state(plane-&gt;base.state);</span>
<span class="lineNum">     994 </span>            :                 unsigned int rate;
<span class="lineNum">     995 </span>            : 
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 if (plane-&gt;base.type == DRM_PLANE_TYPE_CURSOR) {</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                         plane-&gt;wm.fifo_size = 63;</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     999 </span>            :                 }
<span class="lineNum">    1000 </span>            : 
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 if (!state-&gt;visible) {</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                         plane-&gt;wm.fifo_size = 0;</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1004 </span>            :                 }
<span class="lineNum">    1005 </span>            : 
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 rate = drm_format_plane_cpp(state-&gt;base.fb-&gt;pixel_format, 0);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 plane-&gt;wm.fifo_size = fifo_size * rate / total_rate;</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 fifo_left -= plane-&gt;wm.fifo_size;</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1010 </span>            : 
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         fifo_extra = DIV_ROUND_UP(fifo_left, wm_state-&gt;num_active_planes ?: 1);</span>
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span>            :         /* spread the remainder evenly */
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">    1015 </span>            :                 int plane_extra;
<span class="lineNum">    1016 </span>            : 
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                 if (fifo_left == 0)</span>
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1019 </span>            : 
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 if (plane-&gt;base.type == DRM_PLANE_TYPE_CURSOR)</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1022 </span>            : 
<span class="lineNum">    1023 </span>            :                 /* give it all to the first plane if none are active */
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :                 if (plane-&gt;wm.fifo_size == 0 &amp;&amp;</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                     wm_state-&gt;num_active_planes)</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1027 </span>            : 
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 plane_extra = min(fifo_extra, fifo_left);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 plane-&gt;wm.fifo_size += plane_extra;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 fifo_left -= plane_extra;</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         WARN_ON(fifo_left != 0);</span>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1035 </span>            : 
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 : static void vlv_invert_wms(struct intel_crtc *crtc)</span>
<span class="lineNum">    1037 </span>            : {
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         struct vlv_wm_state *wm_state = &amp;crtc-&gt;wm_state;</span>
<span class="lineNum">    1039 </span>            :         int level;
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt; wm_state-&gt;num_levels; level++) {</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                 struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 const int sr_fifo_size = INTEL_INFO(dev)-&gt;num_pipes * 512 - 1;</span>
<span class="lineNum">    1044 </span>            :                 struct intel_plane *plane;
<span class="lineNum">    1045 </span>            : 
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 wm_state-&gt;sr[level].plane = sr_fifo_size - wm_state-&gt;sr[level].plane;</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 wm_state-&gt;sr[level].cursor = 63 - wm_state-&gt;sr[level].cursor;</span>
<span class="lineNum">    1048 </span>            : 
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                         switch (plane-&gt;base.type) {</span>
<span class="lineNum">    1051 </span>            :                                 int sprite;
<span class="lineNum">    1052 </span>            :                         case DRM_PLANE_TYPE_CURSOR:
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;wm[level].cursor = plane-&gt;wm.fifo_size -</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                                         wm_state-&gt;wm[level].cursor;</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1056 </span>            :                         case DRM_PLANE_TYPE_PRIMARY:
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;wm[level].primary = plane-&gt;wm.fifo_size -</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                                         wm_state-&gt;wm[level].primary;</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1060 </span>            :                         case DRM_PLANE_TYPE_OVERLAY:
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                                 sprite = plane-&gt;plane;</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;wm[level].sprite[sprite] = plane-&gt;wm.fifo_size -</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                                         wm_state-&gt;wm[level].sprite[sprite];</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1065 </span>            :                         }
<span class="lineNum">    1066 </span>            :                 }
<span class="lineNum">    1067 </span>            :         }
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 : static void vlv_compute_wm(struct intel_crtc *crtc)</span>
<span class="lineNum">    1071 </span>            : {
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         struct vlv_wm_state *wm_state = &amp;crtc-&gt;wm_state;</span>
<span class="lineNum">    1074 </span>            :         struct intel_plane *plane;
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         int sr_fifo_size = INTEL_INFO(dev)-&gt;num_pipes * 512 - 1;</span>
<span class="lineNum">    1076 </span>            :         int level;
<span class="lineNum">    1077 </span>            : 
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         memset(wm_state, 0, sizeof(*wm_state));</span>
<span class="lineNum">    1079 </span>            : 
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         wm_state-&gt;cxsr = crtc-&gt;pipe != PIPE_C &amp;&amp; crtc-&gt;wm.cxsr_allowed;</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         wm_state-&gt;num_levels = to_i915(dev)-&gt;wm.max_level + 1;</span>
<span class="lineNum">    1082 </span>            : 
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         wm_state-&gt;num_active_planes = 0;</span>
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         vlv_compute_fifo(crtc);</span>
<span class="lineNum">    1086 </span>            : 
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         if (wm_state-&gt;num_active_planes != 1)</span>
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 wm_state-&gt;cxsr = false;</span>
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         if (wm_state-&gt;cxsr) {</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 for (level = 0; level &lt; wm_state-&gt;num_levels; level++) {</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                         wm_state-&gt;sr[level].plane = sr_fifo_size;</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                         wm_state-&gt;sr[level].cursor = 63;</span>
<span class="lineNum">    1094 </span>            :                 }
<span class="lineNum">    1095 </span>            :         }
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">    1098 </span>            :                 struct intel_plane_state *state =
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                         to_intel_plane_state(plane-&gt;base.state);</span>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                 if (!state-&gt;visible)</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1103 </span>            : 
<span class="lineNum">    1104 </span>            :                 /* normal watermarks */
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 for (level = 0; level &lt; wm_state-&gt;num_levels; level++) {</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                         int wm = vlv_compute_wm_level(plane, crtc, state, level);</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                         int max_wm = plane-&gt;base.type == DRM_PLANE_TYPE_CURSOR ? 63 : 511;</span>
<span class="lineNum">    1108 </span>            : 
<span class="lineNum">    1109 </span>            :                         /* hack */
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                         if (WARN_ON(level == 0 &amp;&amp; wm &gt; max_wm))</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                                 wm = max_wm;</span>
<span class="lineNum">    1112 </span>            : 
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                         if (wm &gt; plane-&gt;wm.fifo_size)</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1115 </span>            : 
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                         switch (plane-&gt;base.type) {</span>
<span class="lineNum">    1117 </span>            :                                 int sprite;
<span class="lineNum">    1118 </span>            :                         case DRM_PLANE_TYPE_CURSOR:
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;wm[level].cursor = wm;</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1121 </span>            :                         case DRM_PLANE_TYPE_PRIMARY:
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;wm[level].primary = wm;</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1124 </span>            :                         case DRM_PLANE_TYPE_OVERLAY:
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                                 sprite = plane-&gt;plane;</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;wm[level].sprite[sprite] = wm;</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1128 </span>            :                         }
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1130 </span>            : 
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                 wm_state-&gt;num_levels = level;</span>
<span class="lineNum">    1132 </span>            : 
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 if (!wm_state-&gt;cxsr)</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1135 </span>            : 
<span class="lineNum">    1136 </span>            :                 /* maxfifo watermarks */
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                 switch (plane-&gt;base.type) {</span>
<span class="lineNum">    1138 </span>            :                         int sprite, level;
<span class="lineNum">    1139 </span>            :                 case DRM_PLANE_TYPE_CURSOR:
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                         for (level = 0; level &lt; wm_state-&gt;num_levels; level++)</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;sr[level].cursor =</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                                         wm_state-&gt;wm[level].cursor;</span>
<span class="lineNum">    1143 </span>            :                         break;
<span class="lineNum">    1144 </span>            :                 case DRM_PLANE_TYPE_PRIMARY:
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                         for (level = 0; level &lt; wm_state-&gt;num_levels; level++)</span>
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;sr[level].plane =</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                                         min(wm_state-&gt;sr[level].plane,</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                                             wm_state-&gt;wm[level].primary);</span>
<span class="lineNum">    1149 </span>            :                         break;
<span class="lineNum">    1150 </span>            :                 case DRM_PLANE_TYPE_OVERLAY:
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                         sprite = plane-&gt;plane;</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                         for (level = 0; level &lt; wm_state-&gt;num_levels; level++)</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                                 wm_state-&gt;sr[level].plane =</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                                         min(wm_state-&gt;sr[level].plane,</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                                             wm_state-&gt;wm[level].sprite[sprite]);</span>
<span class="lineNum">    1156 </span>            :                         break;
<span class="lineNum">    1157 </span>            :                 }
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1159 </span>            : 
<span class="lineNum">    1160 </span>            :         /* clear any (partially) filled invalid levels */
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         for (level = wm_state-&gt;num_levels; level &lt; to_i915(dev)-&gt;wm.max_level + 1; level++) {</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                 memset(&amp;wm_state-&gt;wm[level], 0, sizeof(wm_state-&gt;wm[level]));</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 memset(&amp;wm_state-&gt;sr[level], 0, sizeof(wm_state-&gt;sr[level]));</span>
<span class="lineNum">    1164 </span>            :         }
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         vlv_invert_wms(crtc);</span>
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1168 </span>            : 
<span class="lineNum">    1169 </span>            : #define VLV_FIFO(plane, value) \
<a name="1170"><span class="lineNum">    1170 </span>            :         (((value) &lt;&lt; DSPARB_ ## plane ## _SHIFT_VLV) &amp; DSPARB_ ## plane ## _MASK_VLV)</a>
<span class="lineNum">    1171 </span>            : 
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 : static void vlv_pipe_set_fifo_size(struct intel_crtc *crtc)</span>
<span class="lineNum">    1173 </span>            : {
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;base.dev;</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    1176 </span>            :         struct intel_plane *plane;
<span class="lineNum">    1177 </span>            :         int sprite0_start = 0, sprite1_start = 0, fifo_size = 0;
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev, crtc, plane) {</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :                 if (plane-&gt;base.type == DRM_PLANE_TYPE_CURSOR) {</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                         WARN_ON(plane-&gt;wm.fifo_size != 63);</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1183 </span>            :                 }
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                 if (plane-&gt;base.type == DRM_PLANE_TYPE_PRIMARY)</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                         sprite0_start = plane-&gt;wm.fifo_size;</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                 else if (plane-&gt;plane == 0)</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                         sprite1_start = sprite0_start + plane-&gt;wm.fifo_size;</span>
<span class="lineNum">    1189 </span>            :                 else
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                         fifo_size = sprite1_start + plane-&gt;wm.fifo_size;</span>
<span class="lineNum">    1191 </span>            :         }
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         WARN_ON(fifo_size != 512 - 1);</span>
<span class="lineNum">    1194 </span>            : 
<span class="lineNum">    1195 </span>            :         DRM_DEBUG_KMS(&quot;Pipe %c FIFO split %d / %d / %d\n&quot;,
<span class="lineNum">    1196 </span>            :                       pipe_name(crtc-&gt;pipe), sprite0_start,
<span class="lineNum">    1197 </span>            :                       sprite1_start, fifo_size);
<span class="lineNum">    1198 </span>            : 
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         switch (crtc-&gt;pipe) {</span>
<span class="lineNum">    1200 </span>            :                 uint32_t dsparb, dsparb2, dsparb3;
<span class="lineNum">    1201 </span>            :         case PIPE_A:
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                 dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                 dsparb2 = I915_READ(DSPARB2);</span>
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 dsparb &amp;= ~(VLV_FIFO(SPRITEA, 0xff) |</span>
<span class="lineNum">    1206 </span>            :                             VLV_FIFO(SPRITEB, 0xff));
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 dsparb |= (VLV_FIFO(SPRITEA, sprite0_start) |</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                            VLV_FIFO(SPRITEB, sprite1_start));</span>
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                 dsparb2 &amp;= ~(VLV_FIFO(SPRITEA_HI, 0x1) |</span>
<span class="lineNum">    1211 </span>            :                              VLV_FIFO(SPRITEB_HI, 0x1));
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 dsparb2 |= (VLV_FIFO(SPRITEA_HI, sprite0_start &gt;&gt; 8) |</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                            VLV_FIFO(SPRITEB_HI, sprite1_start &gt;&gt; 8));</span>
<span class="lineNum">    1214 </span>            : 
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPARB, dsparb);</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPARB2, dsparb2);</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1218 </span>            :         case PIPE_B:
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 dsparb = I915_READ(DSPARB);</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 dsparb2 = I915_READ(DSPARB2);</span>
<span class="lineNum">    1221 </span>            : 
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 dsparb &amp;= ~(VLV_FIFO(SPRITEC, 0xff) |</span>
<span class="lineNum">    1223 </span>            :                             VLV_FIFO(SPRITED, 0xff));
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 dsparb |= (VLV_FIFO(SPRITEC, sprite0_start) |</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                            VLV_FIFO(SPRITED, sprite1_start));</span>
<span class="lineNum">    1226 </span>            : 
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 dsparb2 &amp;= ~(VLV_FIFO(SPRITEC_HI, 0xff) |</span>
<span class="lineNum">    1228 </span>            :                              VLV_FIFO(SPRITED_HI, 0xff));
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 dsparb2 |= (VLV_FIFO(SPRITEC_HI, sprite0_start &gt;&gt; 8) |</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                            VLV_FIFO(SPRITED_HI, sprite1_start &gt;&gt; 8));</span>
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPARB, dsparb);</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPARB2, dsparb2);</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1235 </span>            :         case PIPE_C:
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 dsparb3 = I915_READ(DSPARB3);</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                 dsparb2 = I915_READ(DSPARB2);</span>
<span class="lineNum">    1238 </span>            : 
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                 dsparb3 &amp;= ~(VLV_FIFO(SPRITEE, 0xff) |</span>
<span class="lineNum">    1240 </span>            :                              VLV_FIFO(SPRITEF, 0xff));
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 dsparb3 |= (VLV_FIFO(SPRITEE, sprite0_start) |</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                             VLV_FIFO(SPRITEF, sprite1_start));</span>
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 dsparb2 &amp;= ~(VLV_FIFO(SPRITEE_HI, 0xff) |</span>
<span class="lineNum">    1245 </span>            :                              VLV_FIFO(SPRITEF_HI, 0xff));
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 dsparb2 |= (VLV_FIFO(SPRITEE_HI, sprite0_start &gt;&gt; 8) |</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                            VLV_FIFO(SPRITEF_HI, sprite1_start &gt;&gt; 8));</span>
<span class="lineNum">    1248 </span>            : 
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPARB3, dsparb3);</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPARB2, dsparb2);</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1252 </span>            :         default:
<span class="lineNum">    1253 </span>            :                 break;
<span class="lineNum">    1254 </span>            :         }
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1256 </span>            : 
<a name="1257"><span class="lineNum">    1257 </span>            : #undef VLV_FIFO</a>
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 : static void vlv_merge_wm(struct drm_device *dev,</span>
<span class="lineNum">    1260 </span>            :                          struct vlv_wm_values *wm)
<span class="lineNum">    1261 </span>            : {
<span class="lineNum">    1262 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">    1263 </span>            :         int num_active_crtcs = 0;
<span class="lineNum">    1264 </span>            : 
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         wm-&gt;level = to_i915(dev)-&gt;wm.max_level;</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         wm-&gt;cxsr = true;</span>
<span class="lineNum">    1267 </span>            : 
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 const struct vlv_wm_state *wm_state = &amp;crtc-&gt;wm_state;</span>
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;active)</span>
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1273 </span>            : 
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 if (!wm_state-&gt;cxsr)</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                         wm-&gt;cxsr = false;</span>
<span class="lineNum">    1276 </span>            : 
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                 num_active_crtcs++;</span>
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 wm-&gt;level = min_t(int, wm-&gt;level, wm_state-&gt;num_levels - 1);</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         if (num_active_crtcs != 1)</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                 wm-&gt;cxsr = false;</span>
<span class="lineNum">    1283 </span>            : 
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         if (num_active_crtcs &gt; 1)</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 wm-&gt;level = VLV_WM_LEVEL_PM2;</span>
<span class="lineNum">    1286 </span>            : 
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                 struct vlv_wm_state *wm_state = &amp;crtc-&gt;wm_state;</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;active)</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1293 </span>            : 
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[pipe] = wm_state-&gt;wm[wm-&gt;level];</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 if (wm-&gt;cxsr)</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                         wm-&gt;sr = wm_state-&gt;sr[wm-&gt;level];</span>
<span class="lineNum">    1297 </span>            : 
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].primary = DDL_PRECISION_HIGH | 2;</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].sprite[0] = DDL_PRECISION_HIGH | 2;</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].sprite[1] = DDL_PRECISION_HIGH | 2;</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].cursor = DDL_PRECISION_HIGH | 2;</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         }</span>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1304 </span>            : 
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 : static void vlv_update_wm(struct drm_crtc *crtc)</span>
<span class="lineNum">    1306 </span>            : {
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1310 </span>            : #ifdef DRMDEBUG
<span class="lineNum">    1311 </span>            :         enum pipe pipe = intel_crtc-&gt;pipe;
<span class="lineNum">    1312 </span>            : #endif
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         struct vlv_wm_values wm = {};</span>
<span class="lineNum">    1314 </span>            : 
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         vlv_compute_wm(intel_crtc);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         vlv_merge_wm(dev, &amp;wm);</span>
<span class="lineNum">    1317 </span>            : 
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :         if (memcmp(&amp;dev_priv-&gt;wm.vlv, &amp;wm, sizeof(wm)) == 0) {</span>
<span class="lineNum">    1319 </span>            :                 /* FIXME should be part of crtc atomic commit */
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                 vlv_pipe_set_fifo_size(intel_crtc);</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1322 </span>            :         }
<span class="lineNum">    1323 </span>            : 
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         if (wm.level &lt; VLV_WM_LEVEL_DDR_DVFS &amp;&amp;</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :             dev_priv-&gt;wm.vlv.level &gt;= VLV_WM_LEVEL_DDR_DVFS)</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 chv_set_memory_dvfs(dev_priv, false);</span>
<span class="lineNum">    1327 </span>            : 
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         if (wm.level &lt; VLV_WM_LEVEL_PM5 &amp;&amp;</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :             dev_priv-&gt;wm.vlv.level &gt;= VLV_WM_LEVEL_PM5)</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                 chv_set_memory_pm5(dev_priv, false);</span>
<span class="lineNum">    1331 </span>            : 
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :         if (!wm.cxsr &amp;&amp; dev_priv-&gt;wm.vlv.cxsr)</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    1334 </span>            : 
<span class="lineNum">    1335 </span>            :         /* FIXME should be part of crtc atomic commit */
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         vlv_pipe_set_fifo_size(intel_crtc);</span>
<span class="lineNum">    1337 </span>            : 
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         vlv_write_wm_values(intel_crtc, &amp;wm);</span>
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span>            :         DRM_DEBUG_KMS(&quot;Setting FIFO watermarks - %c: plane=%d, cursor=%d, &quot;
<span class="lineNum">    1341 </span>            :                       &quot;sprite0=%d, sprite1=%d, SR: plane=%d, cursor=%d level=%d cxsr=%d\n&quot;,
<span class="lineNum">    1342 </span>            :                       pipe_name(pipe), wm.pipe[pipe].primary, wm.pipe[pipe].cursor,
<span class="lineNum">    1343 </span>            :                       wm.pipe[pipe].sprite[0], wm.pipe[pipe].sprite[1],
<span class="lineNum">    1344 </span>            :                       wm.sr.plane, wm.sr.cursor, wm.level, wm.cxsr);
<span class="lineNum">    1345 </span>            : 
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         if (wm.cxsr &amp;&amp; !dev_priv-&gt;wm.vlv.cxsr)</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, true);</span>
<span class="lineNum">    1348 </span>            : 
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :         if (wm.level &gt;= VLV_WM_LEVEL_PM5 &amp;&amp;</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :             dev_priv-&gt;wm.vlv.level &lt; VLV_WM_LEVEL_PM5)</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                 chv_set_memory_pm5(dev_priv, true);</span>
<span class="lineNum">    1352 </span>            : 
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :         if (wm.level &gt;= VLV_WM_LEVEL_DDR_DVFS &amp;&amp;</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :             dev_priv-&gt;wm.vlv.level &lt; VLV_WM_LEVEL_DDR_DVFS)</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                 chv_set_memory_dvfs(dev_priv, true);</span>
<span class="lineNum">    1356 </span>            : 
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         dev_priv-&gt;wm.vlv = wm;</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1359 </span>            : 
<a name="1360"><span class="lineNum">    1360 </span>            : #define single_plane_enabled(mask) is_power_of_2(mask)</a>
<span class="lineNum">    1361 </span>            : 
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 : static void g4x_update_wm(struct drm_crtc *crtc)</span>
<span class="lineNum">    1363 </span>            : {
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1365 </span>            :         static const int sr_latency_ns = 12000;
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         int planea_wm, planeb_wm, cursora_wm, cursorb_wm;</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         int plane_sr, cursor_sr;</span>
<span class="lineNum">    1369 </span>            :         unsigned int enabled = 0;
<span class="lineNum">    1370 </span>            :         bool cxsr_enabled;
<span class="lineNum">    1371 </span>            : 
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         if (g4x_compute_wm0(dev, PIPE_A,</span>
<span class="lineNum">    1373 </span>            :                             &amp;g4x_wm_info, pessimal_latency_ns,
<span class="lineNum">    1374 </span>            :                             &amp;g4x_cursor_wm_info, pessimal_latency_ns,
<span class="lineNum">    1375 </span>            :                             &amp;planea_wm, &amp;cursora_wm))
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :                 enabled |= 1 &lt;&lt; PIPE_A;</span>
<span class="lineNum">    1377 </span>            : 
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :         if (g4x_compute_wm0(dev, PIPE_B,</span>
<span class="lineNum">    1379 </span>            :                             &amp;g4x_wm_info, pessimal_latency_ns,
<span class="lineNum">    1380 </span>            :                             &amp;g4x_cursor_wm_info, pessimal_latency_ns,
<span class="lineNum">    1381 </span>            :                             &amp;planeb_wm, &amp;cursorb_wm))
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                 enabled |= 1 &lt;&lt; PIPE_B;</span>
<span class="lineNum">    1383 </span>            : 
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         if (single_plane_enabled(enabled) &amp;&amp;</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :             g4x_compute_srwm(dev, ffs(enabled) - 1,</span>
<span class="lineNum">    1386 </span>            :                              sr_latency_ns,
<span class="lineNum">    1387 </span>            :                              &amp;g4x_wm_info,
<span class="lineNum">    1388 </span>            :                              &amp;g4x_cursor_wm_info,
<span class="lineNum">    1389 </span>            :                              &amp;plane_sr, &amp;cursor_sr)) {
<span class="lineNum">    1390 </span>            :                 cxsr_enabled = true;
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1392 </span>            :                 cxsr_enabled = false;
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                 plane_sr = cursor_sr = 0;</span>
<span class="lineNum">    1395 </span>            :         }
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span>            :         DRM_DEBUG_KMS(&quot;Setting FIFO watermarks - A: plane=%d, cursor=%d, &quot;
<span class="lineNum">    1398 </span>            :                       &quot;B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n&quot;,
<span class="lineNum">    1399 </span>            :                       planea_wm, cursora_wm,
<span class="lineNum">    1400 </span>            :                       planeb_wm, cursorb_wm,
<span class="lineNum">    1401 </span>            :                       plane_sr, cursor_sr);
<span class="lineNum">    1402 </span>            : 
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW1,</span>
<span class="lineNum">    1404 </span>            :                    FW_WM(plane_sr, SR) |
<span class="lineNum">    1405 </span>            :                    FW_WM(cursorb_wm, CURSORB) |
<span class="lineNum">    1406 </span>            :                    FW_WM(planeb_wm, PLANEB) |
<span class="lineNum">    1407 </span>            :                    FW_WM(planea_wm, PLANEA));
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW2,</span>
<span class="lineNum">    1409 </span>            :                    (I915_READ(DSPFW2) &amp; ~DSPFW_CURSORA_MASK) |
<span class="lineNum">    1410 </span>            :                    FW_WM(cursora_wm, CURSORA));
<span class="lineNum">    1411 </span>            :         /* HPLL off in SR has some issues on G4x... disable it */
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW3,</span>
<span class="lineNum">    1413 </span>            :                    (I915_READ(DSPFW3) &amp; ~(DSPFW_HPLL_SR_EN | DSPFW_CURSOR_SR_MASK)) |
<span class="lineNum">    1414 </span>            :                    FW_WM(cursor_sr, CURSOR_SR));
<span class="lineNum">    1415 </span>            : 
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         if (cxsr_enabled)</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, true);</span>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1419 </span>            : 
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 : static void i965_update_wm(struct drm_crtc *unused_crtc)</span>
<span class="lineNum">    1421 </span>            : {
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         struct drm_device *dev = unused_crtc-&gt;dev;</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1424 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    1425 </span>            :         int srwm = 1;
<span class="lineNum">    1426 </span>            :         int cursor_sr = 16;
<span class="lineNum">    1427 </span>            :         bool cxsr_enabled;
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span>            :         /* Calc sr entries for one plane configs */
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :         crtc = single_enabled_crtc(dev);</span>
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         if (crtc) {</span>
<span class="lineNum">    1432 </span>            :                 /* self-refresh has much higher latency */
<span class="lineNum">    1433 </span>            :                 static const int sr_latency_ns = 12000;
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 const struct drm_display_mode *adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 int clock = adjusted_mode-&gt;crtc_clock;</span>
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                 int htotal = adjusted_mode-&gt;crtc_htotal;</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 int hdisplay = to_intel_crtc(crtc)-&gt;config-&gt;pipe_src_w;</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 int pixel_size = crtc-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    1439 </span>            :                 unsigned long line_time_us;
<span class="lineNum">    1440 </span>            :                 int entries;
<span class="lineNum">    1441 </span>            : 
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 line_time_us = max(htotal * 1000 / clock, 1);</span>
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span>            :                 /* Use ns/us then divide to preserve precision */
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                         pixel_size * hdisplay;</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);</span>
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :                 srwm = I965_FIFO_SIZE - entries;</span>
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                 if (srwm &lt; 0)</span>
<span class="lineNum">    1450 </span>            :                         srwm = 1;
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                 srwm &amp;= 0x1ff;</span>
<span class="lineNum">    1452 </span>            :                 DRM_DEBUG_KMS(&quot;self-refresh entries: %d, wm: %d\n&quot;,
<span class="lineNum">    1453 </span>            :                               entries, srwm);
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :                         pixel_size * crtc-&gt;cursor-&gt;state-&gt;crtc_w;</span>
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                 entries = DIV_ROUND_UP(entries,</span>
<span class="lineNum">    1458 </span>            :                                           i965_cursor_wm_info.cacheline_size);
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                 cursor_sr = i965_cursor_wm_info.fifo_size -</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                         (entries + i965_cursor_wm_info.guard_size);</span>
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :                 if (cursor_sr &gt; i965_cursor_wm_info.max_wm)</span>
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                         cursor_sr = i965_cursor_wm_info.max_wm;</span>
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span>            :                 DRM_DEBUG_KMS(&quot;self-refresh watermark: display plane %d &quot;
<span class="lineNum">    1466 </span>            :                               &quot;cursor %d\n&quot;, srwm, cursor_sr);
<span class="lineNum">    1467 </span>            : 
<span class="lineNum">    1468 </span>            :                 cxsr_enabled = true;
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1470 </span>            :                 cxsr_enabled = false;
<span class="lineNum">    1471 </span>            :                 /* Turn off self refresh if both pipes are enabled */
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    1473 </span>            :         }
<span class="lineNum">    1474 </span>            : 
<span class="lineNum">    1475 </span>            :         DRM_DEBUG_KMS(&quot;Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n&quot;,
<span class="lineNum">    1476 </span>            :                       srwm);
<span class="lineNum">    1477 </span>            : 
<span class="lineNum">    1478 </span>            :         /* 965 has limitations... */
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW1, FW_WM(srwm, SR) |</span>
<span class="lineNum">    1480 </span>            :                    FW_WM(8, CURSORB) |
<span class="lineNum">    1481 </span>            :                    FW_WM(8, PLANEB) |
<span class="lineNum">    1482 </span>            :                    FW_WM(8, PLANEA));
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW2, FW_WM(8, CURSORA) |</span>
<span class="lineNum">    1484 </span>            :                    FW_WM(8, PLANEC_OLD));
<span class="lineNum">    1485 </span>            :         /* update cursor SR watermark */
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPFW3, FW_WM(cursor_sr, CURSOR_SR));</span>
<span class="lineNum">    1487 </span>            : 
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         if (cxsr_enabled)</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, true);</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1491 </span>            : 
<a name="1492"><span class="lineNum">    1492 </span>            : #undef FW_WM</a>
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 : static void i9xx_update_wm(struct drm_crtc *unused_crtc)</span>
<span class="lineNum">    1495 </span>            : {
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :         struct drm_device *dev = unused_crtc-&gt;dev;</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1498 </span>            :         const struct intel_watermark_params *wm_info;
<span class="lineNum">    1499 </span>            :         uint32_t fwater_lo;
<span class="lineNum">    1500 </span>            :         uint32_t fwater_hi;
<span class="lineNum">    1501 </span>            :         int cwm, srwm = 1;
<span class="lineNum">    1502 </span>            :         int fifo_size;
<span class="lineNum">    1503 </span>            :         int planea_wm, planeb_wm;
<span class="lineNum">    1504 </span>            :         struct drm_crtc *crtc, *enabled = NULL;
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         if (IS_I945GM(dev))</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                 wm_info = &amp;i945_wm_info;</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         else if (!IS_GEN2(dev))</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 wm_info = &amp;i915_wm_info;</span>
<span class="lineNum">    1510 </span>            :         else
<span class="lineNum">    1511 </span>            :                 wm_info = &amp;i830_a_wm_info;
<span class="lineNum">    1512 </span>            : 
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :         fifo_size = dev_priv-&gt;display.get_fifo_size(dev, 0);</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         crtc = intel_get_crtc_for_plane(dev, 0);</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         if (intel_crtc_active(crtc)) {</span>
<span class="lineNum">    1516 </span>            :                 const struct drm_display_mode *adjusted_mode;
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 int cpp = crtc-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 if (IS_GEN2(dev))</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                         cpp = 4;</span>
<span class="lineNum">    1520 </span>            : 
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 planea_wm = intel_calculate_wm(adjusted_mode-&gt;crtc_clock,</span>
<span class="lineNum">    1523 </span>            :                                                wm_info, fifo_size, cpp,
<span class="lineNum">    1524 </span>            :                                                pessimal_latency_ns);
<span class="lineNum">    1525 </span>            :                 enabled = crtc;
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                 planea_wm = fifo_size - wm_info-&gt;guard_size;</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 if (planea_wm &gt; (long)wm_info-&gt;max_wm)</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         planea_wm = wm_info-&gt;max_wm;</span>
<span class="lineNum">    1530 </span>            :         }
<span class="lineNum">    1531 </span>            : 
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                 wm_info = &amp;i830_bc_wm_info;</span>
<span class="lineNum">    1534 </span>            : 
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         fifo_size = dev_priv-&gt;display.get_fifo_size(dev, 1);</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :         crtc = intel_get_crtc_for_plane(dev, 1);</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         if (intel_crtc_active(crtc)) {</span>
<span class="lineNum">    1538 </span>            :                 const struct drm_display_mode *adjusted_mode;
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                 int cpp = crtc-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 if (IS_GEN2(dev))</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                         cpp = 4;</span>
<span class="lineNum">    1542 </span>            : 
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                 planeb_wm = intel_calculate_wm(adjusted_mode-&gt;crtc_clock,</span>
<span class="lineNum">    1545 </span>            :                                                wm_info, fifo_size, cpp,
<span class="lineNum">    1546 </span>            :                                                pessimal_latency_ns);
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 if (enabled == NULL)</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                         enabled = crtc;</span>
<span class="lineNum">    1549 </span>            :                 else
<span class="lineNum">    1550 </span>            :                         enabled = NULL;
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                 planeb_wm = fifo_size - wm_info-&gt;guard_size;</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                 if (planeb_wm &gt; (long)wm_info-&gt;max_wm)</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :                         planeb_wm = wm_info-&gt;max_wm;</span>
<span class="lineNum">    1555 </span>            :         }
<span class="lineNum">    1556 </span>            : 
<span class="lineNum">    1557 </span>            :         DRM_DEBUG_KMS(&quot;FIFO watermarks - A: %d, B: %d\n&quot;, planea_wm, planeb_wm);
<span class="lineNum">    1558 </span>            : 
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         if (IS_I915GM(dev) &amp;&amp; enabled) {</span>
<span class="lineNum">    1560 </span>            :                 struct drm_i915_gem_object *obj;
<span class="lineNum">    1561 </span>            : 
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                 obj = intel_fb_obj(enabled-&gt;primary-&gt;state-&gt;fb);</span>
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span>            :                 /* self-refresh seems busted with untiled */
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode == I915_TILING_NONE)</span>
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :                         enabled = NULL;</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1568 </span>            : 
<span class="lineNum">    1569 </span>            :         /*
<span class="lineNum">    1570 </span>            :          * Overlay gets an aggressive default since video jitter is bad.
<span class="lineNum">    1571 </span>            :          */
<span class="lineNum">    1572 </span>            :         cwm = 2;
<span class="lineNum">    1573 </span>            : 
<span class="lineNum">    1574 </span>            :         /* Play safe and disable self-refresh before adjusting watermarks. */
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    1576 </span>            : 
<span class="lineNum">    1577 </span>            :         /* Calc sr entries for one plane configs */
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         if (HAS_FW_BLC(dev) &amp;&amp; enabled) {</span>
<span class="lineNum">    1579 </span>            :                 /* self-refresh has much higher latency */
<span class="lineNum">    1580 </span>            :                 static const int sr_latency_ns = 6000;
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 const struct drm_display_mode *adjusted_mode = &amp;to_intel_crtc(enabled)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 int clock = adjusted_mode-&gt;crtc_clock;</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 int htotal = adjusted_mode-&gt;crtc_htotal;</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 int hdisplay = to_intel_crtc(enabled)-&gt;config-&gt;pipe_src_w;</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                 int pixel_size = enabled-&gt;primary-&gt;state-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    1586 </span>            :                 unsigned long line_time_us;
<span class="lineNum">    1587 </span>            :                 int entries;
<span class="lineNum">    1588 </span>            : 
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                 line_time_us = max(htotal * 1000 / clock, 1);</span>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span>            :                 /* Use ns/us then divide to preserve precision */
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                         pixel_size * hdisplay;</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                 entries = DIV_ROUND_UP(entries, wm_info-&gt;cacheline_size);</span>
<span class="lineNum">    1595 </span>            :                 DRM_DEBUG_KMS(&quot;self-refresh entries: %d\n&quot;, entries);
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                 srwm = wm_info-&gt;fifo_size - entries;</span>
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :                 if (srwm &lt; 0)</span>
<span class="lineNum">    1598 </span>            :                         srwm = 1;
<span class="lineNum">    1599 </span>            : 
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                 if (IS_I945G(dev) || IS_I945GM(dev))</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                         I915_WRITE(FW_BLC_SELF,</span>
<span class="lineNum">    1602 </span>            :                                    FW_BLC_SELF_FIFO_MASK | (srwm &amp; 0xff));
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                 else if (IS_I915GM(dev))</span>
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                         I915_WRITE(FW_BLC_SELF, srwm &amp; 0x3f);</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1606 </span>            : 
<span class="lineNum">    1607 </span>            :         DRM_DEBUG_KMS(&quot;Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n&quot;,
<span class="lineNum">    1608 </span>            :                       planea_wm, planeb_wm, cwm, srwm);
<span class="lineNum">    1609 </span>            : 
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         fwater_lo = ((planeb_wm &amp; 0x3f) &lt;&lt; 16) | (planea_wm &amp; 0x3f);</span>
<span class="lineNum">    1611 </span>            :         fwater_hi = (cwm &amp; 0x1f);
<span class="lineNum">    1612 </span>            : 
<span class="lineNum">    1613 </span>            :         /* Set request length to 8 cachelines per fetch */
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         fwater_lo = fwater_lo | (1 &lt;&lt; 24) | (1 &lt;&lt; 8);</span>
<span class="lineNum">    1615 </span>            :         fwater_hi = fwater_hi | (1 &lt;&lt; 8);
<span class="lineNum">    1616 </span>            : 
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         I915_WRITE(FW_BLC, fwater_lo);</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         I915_WRITE(FW_BLC2, fwater_hi);</span>
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         if (enabled)</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                 intel_set_memory_cxsr(dev_priv, true);</span>
<a name="1622"><span class="lineNum">    1622 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1623 </span>            : 
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 : static void i845_update_wm(struct drm_crtc *unused_crtc)</span>
<span class="lineNum">    1625 </span>            : {
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         struct drm_device *dev = unused_crtc-&gt;dev;</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1628 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    1629 </span>            :         const struct drm_display_mode *adjusted_mode;
<span class="lineNum">    1630 </span>            :         uint32_t fwater_lo;
<span class="lineNum">    1631 </span>            :         int planea_wm;
<span class="lineNum">    1632 </span>            : 
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         crtc = single_enabled_crtc(dev);</span>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         if (crtc == NULL)</span>
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         adjusted_mode = &amp;to_intel_crtc(crtc)-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         planea_wm = intel_calculate_wm(adjusted_mode-&gt;crtc_clock,</span>
<span class="lineNum">    1639 </span>            :                                        &amp;i845_wm_info,
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                                        dev_priv-&gt;display.get_fifo_size(dev, 0),</span>
<span class="lineNum">    1641 </span>            :                                        4, pessimal_latency_ns);
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         fwater_lo = I915_READ(FW_BLC) &amp; ~0xfff;</span>
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         fwater_lo |= (3&lt;&lt;8) | planea_wm;</span>
<span class="lineNum">    1644 </span>            : 
<span class="lineNum">    1645 </span>            :         DRM_DEBUG_KMS(&quot;Setting FIFO watermarks - A: %d\n&quot;, planea_wm);
<span class="lineNum">    1646 </span>            : 
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         I915_WRITE(FW_BLC, fwater_lo);</span>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1649 </span>            : 
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 : uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config)</span>
<span class="lineNum">    1651 </span>            : {
<span class="lineNum">    1652 </span>            :         uint32_t pixel_rate;
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :         pixel_rate = pipe_config-&gt;base.adjusted_mode.crtc_clock;</span>
<span class="lineNum">    1655 </span>            : 
<span class="lineNum">    1656 </span>            :         /* We only use IF-ID interlacing. If we ever use PF-ID we'll need to
<span class="lineNum">    1657 </span>            :          * adjust the pixel_rate here. */
<span class="lineNum">    1658 </span>            : 
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;pch_pfit.enabled) {</span>
<span class="lineNum">    1660 </span>            :                 uint64_t pipe_w, pipe_h, pfit_w, pfit_h;
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                 uint32_t pfit_size = pipe_config-&gt;pch_pfit.size;</span>
<span class="lineNum">    1662 </span>            : 
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 pipe_w = pipe_config-&gt;pipe_src_w;</span>
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :                 pipe_h = pipe_config-&gt;pipe_src_h;</span>
<span class="lineNum">    1665 </span>            : 
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 pfit_w = (pfit_size &gt;&gt; 16) &amp; 0xFFFF;</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 pfit_h = pfit_size &amp; 0xFFFF;</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 if (pipe_w &lt; pfit_w)</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                         pipe_w = pfit_w;</span>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                 if (pipe_h &lt; pfit_h)</span>
<span class="lineNum">    1671 </span><span class="lineNoCov">          0 :                         pipe_h = pfit_h;</span>
<span class="lineNum">    1672 </span>            : 
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                 pixel_rate = div_u64((uint64_t) pixel_rate * pipe_w * pipe_h,</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :                                      pfit_w * pfit_h);</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1676 </span>            : 
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         return pixel_rate;</span>
<span class="lineNum">    1678 </span>            : }
<a name="1679"><span class="lineNum">    1679 </span>            : </a>
<span class="lineNum">    1680 </span>            : /* latency must be in 0.1us units. */
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 : static uint32_t ilk_wm_method1(uint32_t pixel_rate, uint8_t bytes_per_pixel,</span>
<span class="lineNum">    1682 </span>            :                                uint32_t latency)
<span class="lineNum">    1683 </span>            : {
<span class="lineNum">    1684 </span>            :         uint64_t ret;
<span class="lineNum">    1685 </span>            : 
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         if (WARN(latency == 0, &quot;Latency value missing\n&quot;))</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :                 return UINT_MAX;</span>
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         ret = (uint64_t) pixel_rate * bytes_per_pixel * latency;</span>
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         ret = DIV_ROUND_UP_ULL(ret, 64 * 10000) + 2;</span>
<span class="lineNum">    1691 </span>            : 
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 : }</span>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<span class="lineNum">    1695 </span>            : /* latency must be in 0.1us units. */
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 : static uint32_t ilk_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,</span>
<span class="lineNum">    1697 </span>            :                                uint32_t horiz_pixels, uint8_t bytes_per_pixel,
<span class="lineNum">    1698 </span>            :                                uint32_t latency)
<span class="lineNum">    1699 </span>            : {
<span class="lineNum">    1700 </span>            :         uint32_t ret;
<span class="lineNum">    1701 </span>            : 
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         if (WARN(latency == 0, &quot;Latency value missing\n&quot;))</span>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 return UINT_MAX;</span>
<span class="lineNum">    1704 </span>            : 
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         ret = (latency * pixel_rate) / (pipe_htotal * 10000);</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :         ret = (ret + 1) * horiz_pixels * bytes_per_pixel;</span>
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         ret = DIV_ROUND_UP(ret, 64) + 2;</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1710 </span>            : 
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 : static uint32_t ilk_wm_fbc(uint32_t pri_val, uint32_t horiz_pixels,</span>
<span class="lineNum">    1712 </span>            :                            uint8_t bytes_per_pixel)
<span class="lineNum">    1713 </span>            : {
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         return DIV_ROUND_UP(pri_val * 64, horiz_pixels * bytes_per_pixel) + 2;</span>
<span class="lineNum">    1715 </span>            : }
<span class="lineNum">    1716 </span>            : 
<span class="lineNum">    1717 </span>            : struct skl_pipe_wm_parameters {
<span class="lineNum">    1718 </span>            :         bool active;
<span class="lineNum">    1719 </span>            :         uint32_t pipe_htotal;
<span class="lineNum">    1720 </span>            :         uint32_t pixel_rate; /* in KHz */
<span class="lineNum">    1721 </span>            :         struct intel_plane_wm_parameters plane[I915_MAX_PLANES];
<span class="lineNum">    1722 </span>            : };
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span>            : struct ilk_wm_maximums {
<span class="lineNum">    1725 </span>            :         uint16_t pri;
<span class="lineNum">    1726 </span>            :         uint16_t spr;
<span class="lineNum">    1727 </span>            :         uint16_t cur;
<span class="lineNum">    1728 </span>            :         uint16_t fbc;
<span class="lineNum">    1729 </span>            : };
<span class="lineNum">    1730 </span>            : 
<span class="lineNum">    1731 </span>            : /* used in computing the new watermarks state */
<span class="lineNum">    1732 </span>            : struct intel_wm_config {
<span class="lineNum">    1733 </span>            :         unsigned int num_pipes_active;
<span class="lineNum">    1734 </span>            :         bool sprites_enabled;
<span class="lineNum">    1735 </span>            :         bool sprites_scaled;
<span class="lineNum">    1736 </span>            : };
<span class="lineNum">    1737 </span>            : 
<span class="lineNum">    1738 </span>            : /*
<span class="lineNum">    1739 </span>            :  * For both WM_PIPE and WM_LP.
<a name="1740"><span class="lineNum">    1740 </span>            :  * mem_value must be in 0.1us units.</a>
<span class="lineNum">    1741 </span>            :  */
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 : static uint32_t ilk_compute_pri_wm(const struct intel_crtc_state *cstate,</span>
<span class="lineNum">    1743 </span>            :                                    const struct intel_plane_state *pstate,
<span class="lineNum">    1744 </span>            :                                    uint32_t mem_value,
<span class="lineNum">    1745 </span>            :                                    bool is_lp)
<span class="lineNum">    1746 </span>            : {
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         int bpp = pstate-&gt;base.fb ? pstate-&gt;base.fb-&gt;bits_per_pixel / 8 : 0;</span>
<span class="lineNum">    1748 </span>            :         uint32_t method1, method2;
<span class="lineNum">    1749 </span>            : 
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         if (!cstate-&gt;base.active || !pstate-&gt;visible)</span>
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1752 </span>            : 
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), bpp, mem_value);</span>
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         if (!is_lp)</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                 return method1;</span>
<span class="lineNum">    1757 </span>            : 
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),</span>
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :                                  cstate-&gt;base.adjusted_mode.crtc_htotal,</span>
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :                                  drm_rect_width(&amp;pstate-&gt;dst),</span>
<span class="lineNum">    1761 </span>            :                                  bpp,
<span class="lineNum">    1762 </span>            :                                  mem_value);
<span class="lineNum">    1763 </span>            : 
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         return min(method1, method2);</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1766 </span>            : 
<span class="lineNum">    1767 </span>            : /*
<span class="lineNum">    1768 </span>            :  * For both WM_PIPE and WM_LP.
<a name="1769"><span class="lineNum">    1769 </span>            :  * mem_value must be in 0.1us units.</a>
<span class="lineNum">    1770 </span>            :  */
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 : static uint32_t ilk_compute_spr_wm(const struct intel_crtc_state *cstate,</span>
<span class="lineNum">    1772 </span>            :                                    const struct intel_plane_state *pstate,
<span class="lineNum">    1773 </span>            :                                    uint32_t mem_value)
<span class="lineNum">    1774 </span>            : {
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         int bpp = pstate-&gt;base.fb ? pstate-&gt;base.fb-&gt;bits_per_pixel / 8 : 0;</span>
<span class="lineNum">    1776 </span>            :         uint32_t method1, method2;
<span class="lineNum">    1777 </span>            : 
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         if (!cstate-&gt;base.active || !pstate-&gt;visible)</span>
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1780 </span>            : 
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), bpp, mem_value);</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :                                  cstate-&gt;base.adjusted_mode.crtc_htotal,</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :                                  drm_rect_width(&amp;pstate-&gt;dst),</span>
<span class="lineNum">    1785 </span>            :                                  bpp,
<span class="lineNum">    1786 </span>            :                                  mem_value);
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         return min(method1, method2);</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span>            : /*
<span class="lineNum">    1791 </span>            :  * For both WM_PIPE and WM_LP.
<a name="1792"><span class="lineNum">    1792 </span>            :  * mem_value must be in 0.1us units.</a>
<span class="lineNum">    1793 </span>            :  */
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 : static uint32_t ilk_compute_cur_wm(const struct intel_crtc_state *cstate,</span>
<span class="lineNum">    1795 </span>            :                                    const struct intel_plane_state *pstate,
<span class="lineNum">    1796 </span>            :                                    uint32_t mem_value)
<span class="lineNum">    1797 </span>            : {
<span class="lineNum">    1798 </span>            :         /*
<span class="lineNum">    1799 </span>            :          * We treat the cursor plane as always-on for the purposes of watermark
<span class="lineNum">    1800 </span>            :          * calculation.  Until we have two-stage watermark programming merged,
<span class="lineNum">    1801 </span>            :          * this is necessary to avoid flickering.
<span class="lineNum">    1802 </span>            :          */
<span class="lineNum">    1803 </span>            :         int cpp = 4;
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :         int width = pstate-&gt;visible ? pstate-&gt;base.crtc_w : 64;</span>
<span class="lineNum">    1805 </span>            : 
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :         if (!cstate-&gt;base.active)</span>
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         return ilk_wm_method2(ilk_pipe_pixel_rate(cstate),</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                               cstate-&gt;base.adjusted_mode.crtc_htotal,</span>
<span class="lineNum">    1811 </span>            :                               width, cpp, mem_value);
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 : }</span>
<a name="1813"><span class="lineNum">    1813 </span>            : </a>
<span class="lineNum">    1814 </span>            : /* Only for WM_LP. */
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 : static uint32_t ilk_compute_fbc_wm(const struct intel_crtc_state *cstate,</span>
<span class="lineNum">    1816 </span>            :                                    const struct intel_plane_state *pstate,
<span class="lineNum">    1817 </span>            :                                    uint32_t pri_val)
<span class="lineNum">    1818 </span>            : {
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :         int bpp = pstate-&gt;base.fb ? pstate-&gt;base.fb-&gt;bits_per_pixel / 8 : 0;</span>
<span class="lineNum">    1820 </span>            : 
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         if (!cstate-&gt;base.active || !pstate-&gt;visible)</span>
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         return ilk_wm_fbc(pri_val, drm_rect_width(&amp;pstate-&gt;dst), bpp);</span>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1826 </span>            : 
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 : static unsigned int ilk_display_fifo_size(const struct drm_device *dev)</span>
<span class="lineNum">    1828 </span>            : {
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                 return 3072;</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 7)</span>
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                 return 768;</span>
<span class="lineNum">    1833 </span>            :         else
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                 return 512;</span>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1836 </span>            : 
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 : static unsigned int ilk_plane_wm_reg_max(const struct drm_device *dev,</span>
<span class="lineNum">    1838 </span>            :                                          int level, bool is_sprite)
<span class="lineNum">    1839 </span>            : {
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    1841 </span>            :                 /* BDW primary/sprite plane watermarks */
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 return level == 0 ? 255 : 2047;</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 7)</span>
<span class="lineNum">    1844 </span>            :                 /* IVB/HSW primary/sprite plane watermarks */
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                 return level == 0 ? 127 : 1023;</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         else if (!is_sprite)</span>
<span class="lineNum">    1847 </span>            :                 /* ILK/SNB primary plane watermarks */
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :                 return level == 0 ? 127 : 511;</span>
<span class="lineNum">    1849 </span>            :         else
<span class="lineNum">    1850 </span>            :                 /* ILK/SNB sprite plane watermarks */
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                 return level == 0 ? 63 : 255;</span>
<a name="1852"><span class="lineNum">    1852 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 : static unsigned int ilk_cursor_wm_reg_max(const struct drm_device *dev,</span>
<span class="lineNum">    1855 </span>            :                                           int level)
<span class="lineNum">    1856 </span>            : {
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 7)</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                 return level == 0 ? 63 : 255;</span>
<span class="lineNum">    1859 </span>            :         else
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 return level == 0 ? 31 : 63;</span>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1862 </span>            : 
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 : static unsigned int ilk_fbc_wm_reg_max(const struct drm_device *dev)</span>
<span class="lineNum">    1864 </span>            : {
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 return 31;</span>
<span class="lineNum">    1867 </span>            :         else
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 return 15;</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 : }</span>
<a name="1870"><span class="lineNum">    1870 </span>            : </a>
<span class="lineNum">    1871 </span>            : /* Calculate the maximum primary/sprite plane watermark */
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 : static unsigned int ilk_plane_wm_max(const struct drm_device *dev,</span>
<span class="lineNum">    1873 </span>            :                                      int level,
<span class="lineNum">    1874 </span>            :                                      const struct intel_wm_config *config,
<span class="lineNum">    1875 </span>            :                                      enum intel_ddb_partitioning ddb_partitioning,
<span class="lineNum">    1876 </span>            :                                      bool is_sprite)
<span class="lineNum">    1877 </span>            : {
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :         unsigned int fifo_size = ilk_display_fifo_size(dev);</span>
<span class="lineNum">    1879 </span>            : 
<span class="lineNum">    1880 </span>            :         /* if sprites aren't enabled, sprites get nothing */
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         if (is_sprite &amp;&amp; !config-&gt;sprites_enabled)</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1883 </span>            : 
<span class="lineNum">    1884 </span>            :         /* HSW allows LP1+ watermarks even with multiple pipes */
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (level == 0 || config-&gt;num_pipes_active &gt; 1) {</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 fifo_size /= INTEL_INFO(dev)-&gt;num_pipes;</span>
<span class="lineNum">    1887 </span>            : 
<span class="lineNum">    1888 </span>            :                 /*
<span class="lineNum">    1889 </span>            :                  * For some reason the non self refresh
<span class="lineNum">    1890 </span>            :                  * FIFO size is only half of the self
<span class="lineNum">    1891 </span>            :                  * refresh FIFO size on ILK/SNB.
<span class="lineNum">    1892 </span>            :                  */
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt;= 6)</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                         fifo_size /= 2;</span>
<span class="lineNum">    1895 </span>            :         }
<span class="lineNum">    1896 </span>            : 
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         if (config-&gt;sprites_enabled) {</span>
<span class="lineNum">    1898 </span>            :                 /* level 0 is always calculated with 1:1 split */
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                 if (level &gt; 0 &amp;&amp; ddb_partitioning == INTEL_DDB_PART_5_6) {</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                         if (is_sprite)</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                                 fifo_size *= 5;</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                         fifo_size /= 6;</span>
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                         fifo_size /= 2;</span>
<span class="lineNum">    1905 </span>            :                 }
<span class="lineNum">    1906 </span>            :         }
<span class="lineNum">    1907 </span>            : 
<span class="lineNum">    1908 </span>            :         /* clamp to max that the registers can hold */
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         return min(fifo_size, ilk_plane_wm_reg_max(dev, level, is_sprite));</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 : }</span>
<a name="1911"><span class="lineNum">    1911 </span>            : </a>
<span class="lineNum">    1912 </span>            : /* Calculate the maximum cursor plane watermark */
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 : static unsigned int ilk_cursor_wm_max(const struct drm_device *dev,</span>
<span class="lineNum">    1914 </span>            :                                       int level,
<span class="lineNum">    1915 </span>            :                                       const struct intel_wm_config *config)
<span class="lineNum">    1916 </span>            : {
<span class="lineNum">    1917 </span>            :         /* HSW LP1+ watermarks w/ multiple pipes */
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         if (level &gt; 0 &amp;&amp; config-&gt;num_pipes_active &gt; 1)</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                 return 64;</span>
<span class="lineNum">    1920 </span>            : 
<span class="lineNum">    1921 </span>            :         /* otherwise just report max that registers can hold */
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :         return ilk_cursor_wm_reg_max(dev, level);</span>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1924 </span>            : 
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 : static void ilk_compute_wm_maximums(const struct drm_device *dev,</span>
<span class="lineNum">    1926 </span>            :                                     int level,
<span class="lineNum">    1927 </span>            :                                     const struct intel_wm_config *config,
<span class="lineNum">    1928 </span>            :                                     enum intel_ddb_partitioning ddb_partitioning,
<span class="lineNum">    1929 </span>            :                                     struct ilk_wm_maximums *max)
<span class="lineNum">    1930 </span>            : {
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         max-&gt;pri = ilk_plane_wm_max(dev, level, config, ddb_partitioning, false);</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :         max-&gt;spr = ilk_plane_wm_max(dev, level, config, ddb_partitioning, true);</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         max-&gt;cur = ilk_cursor_wm_max(dev, level, config);</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :         max-&gt;fbc = ilk_fbc_wm_reg_max(dev);</span>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 : static void ilk_compute_wm_reg_maximums(struct drm_device *dev,</span>
<span class="lineNum">    1938 </span>            :                                         int level,
<span class="lineNum">    1939 </span>            :                                         struct ilk_wm_maximums *max)
<span class="lineNum">    1940 </span>            : {
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         max-&gt;pri = ilk_plane_wm_reg_max(dev, level, false);</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :         max-&gt;spr = ilk_plane_wm_reg_max(dev, level, true);</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :         max-&gt;cur = ilk_cursor_wm_reg_max(dev, level);</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :         max-&gt;fbc = ilk_fbc_wm_reg_max(dev);</span>
<a name="1945"><span class="lineNum">    1945 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1946 </span>            : 
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 : static bool ilk_validate_wm_level(int level,</span>
<span class="lineNum">    1948 </span>            :                                   const struct ilk_wm_maximums *max,
<span class="lineNum">    1949 </span>            :                                   struct intel_wm_level *result)
<span class="lineNum">    1950 </span>            : {
<span class="lineNum">    1951 </span>            :         bool ret;
<span class="lineNum">    1952 </span>            : 
<span class="lineNum">    1953 </span>            :         /* already determined to be invalid? */
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         if (!result-&gt;enable)</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1956 </span>            : 
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         result-&gt;enable = result-&gt;pri_val &lt;= max-&gt;pri &amp;&amp;</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                          result-&gt;spr_val &lt;= max-&gt;spr &amp;&amp;</span>
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                          result-&gt;cur_val &lt;= max-&gt;cur;</span>
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span>            :         ret = result-&gt;enable;
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span>            :         /*
<span class="lineNum">    1964 </span>            :          * HACK until we can pre-compute everything,
<span class="lineNum">    1965 </span>            :          * and thus fail gracefully if LP0 watermarks
<span class="lineNum">    1966 </span>            :          * are exceeded...
<span class="lineNum">    1967 </span>            :          */
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         if (level == 0 &amp;&amp; !result-&gt;enable) {</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                 if (result-&gt;pri_val &gt; max-&gt;pri)</span>
<span class="lineNum">    1970 </span>            :                         DRM_DEBUG_KMS(&quot;Primary WM%d too large %u (max %u)\n&quot;,
<span class="lineNum">    1971 </span>            :                                       level, result-&gt;pri_val, max-&gt;pri);
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                 if (result-&gt;spr_val &gt; max-&gt;spr)</span>
<span class="lineNum">    1973 </span>            :                         DRM_DEBUG_KMS(&quot;Sprite WM%d too large %u (max %u)\n&quot;,
<span class="lineNum">    1974 </span>            :                                       level, result-&gt;spr_val, max-&gt;spr);
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                 if (result-&gt;cur_val &gt; max-&gt;cur)</span>
<span class="lineNum">    1976 </span>            :                         DRM_DEBUG_KMS(&quot;Cursor WM%d too large %u (max %u)\n&quot;,
<span class="lineNum">    1977 </span>            :                                       level, result-&gt;cur_val, max-&gt;cur);
<span class="lineNum">    1978 </span>            : 
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 result-&gt;pri_val = min_t(uint32_t, result-&gt;pri_val, max-&gt;pri);</span>
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                 result-&gt;spr_val = min_t(uint32_t, result-&gt;spr_val, max-&gt;spr);</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 result-&gt;cur_val = min_t(uint32_t, result-&gt;cur_val, max-&gt;cur);</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                 result-&gt;enable = true;</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1984 </span>            : 
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 : static void ilk_compute_wm_level(const struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1989 </span>            :                                  const struct intel_crtc *intel_crtc,
<span class="lineNum">    1990 </span>            :                                  int level,
<span class="lineNum">    1991 </span>            :                                  struct intel_crtc_state *cstate,
<span class="lineNum">    1992 </span>            :                                  struct intel_wm_level *result)
<span class="lineNum">    1993 </span>            : {
<span class="lineNum">    1994 </span>            :         struct intel_plane *intel_plane;
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :         uint16_t pri_latency = dev_priv-&gt;wm.pri_latency[level];</span>
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :         uint16_t spr_latency = dev_priv-&gt;wm.spr_latency[level];</span>
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         uint16_t cur_latency = dev_priv-&gt;wm.cur_latency[level];</span>
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span>            :         /* WM1+ latency values stored in 0.5us units */
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         if (level &gt; 0) {</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                 pri_latency *= 5;</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                 spr_latency *= 5;</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                 cur_latency *= 5;</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2005 </span>            : 
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev_priv-&gt;dev, intel_crtc, intel_plane) {</span>
<span class="lineNum">    2007 </span>            :                 struct intel_plane_state *pstate =
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                         to_intel_plane_state(intel_plane-&gt;base.state);</span>
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                 switch (intel_plane-&gt;base.type) {</span>
<span class="lineNum">    2011 </span>            :                 case DRM_PLANE_TYPE_PRIMARY:
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                         result-&gt;pri_val = ilk_compute_pri_wm(cstate, pstate,</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                                                              pri_latency,</span>
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :                                                              level);</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                         result-&gt;fbc_val = ilk_compute_fbc_wm(cstate, pstate,</span>
<span class="lineNum">    2016 </span>            :                                                              result-&gt;pri_val);
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2018 </span>            :                 case DRM_PLANE_TYPE_OVERLAY:
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                         result-&gt;spr_val = ilk_compute_spr_wm(cstate, pstate,</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                                                              spr_latency);</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2022 </span>            :                 case DRM_PLANE_TYPE_CURSOR:
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                         result-&gt;cur_val = ilk_compute_cur_wm(cstate, pstate,</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                                                              cur_latency);</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2026 </span>            :                 }
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2028 </span>            : 
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :         result-&gt;enable = true;</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 : }</span>
<a name="2031"><span class="lineNum">    2031 </span>            : </a>
<span class="lineNum">    2032 </span>            : static uint32_t
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 : hsw_compute_linetime_wm(struct drm_device *dev, struct drm_crtc *crtc)</span>
<span class="lineNum">    2034 </span>            : {
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :         const struct drm_display_mode *adjusted_mode = &amp;intel_crtc-&gt;config-&gt;base.adjusted_mode;</span>
<span class="lineNum">    2038 </span>            :         u32 linetime, ips_linetime;
<span class="lineNum">    2039 </span>            : 
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :         if (!intel_crtc-&gt;active)</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2042 </span>            : 
<span class="lineNum">    2043 </span>            :         /* The WM are computed with base on how long it takes to fill a single
<span class="lineNum">    2044 </span>            :          * row at the given clock rate, multiplied by 8.
<span class="lineNum">    2045 </span>            :          * */
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         linetime = DIV_ROUND_CLOSEST(adjusted_mode-&gt;crtc_htotal * 1000 * 8,</span>
<span class="lineNum">    2047 </span>            :                                      adjusted_mode-&gt;crtc_clock);
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         ips_linetime = DIV_ROUND_CLOSEST(adjusted_mode-&gt;crtc_htotal * 1000 * 8,</span>
<span class="lineNum">    2049 </span>            :                                          dev_priv-&gt;cdclk_freq);
<span class="lineNum">    2050 </span>            : 
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         return PIPE_WM_LINETIME_IPS_LINETIME(ips_linetime) |</span>
<span class="lineNum">    2052 </span>            :                PIPE_WM_LINETIME_TIME(linetime);
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2054 </span>            : 
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 : static void intel_read_wm_latency(struct drm_device *dev, uint16_t wm[8])</span>
<span class="lineNum">    2056 </span>            : {
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2058 </span>            : 
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         if (IS_GEN9(dev)) {</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                 uint32_t val;</span>
<span class="lineNum">    2061 </span>            :                 int ret, i;
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    2063 </span>            : 
<span class="lineNum">    2064 </span>            :                 /* read the first set of memory latencies[0:3] */
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                 val = 0; /* data0 to be programmed to 0 for first set */</span>
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                 ret = sandybridge_pcode_read(dev_priv,</span>
<span class="lineNum">    2068 </span>            :                                              GEN9_PCODE_READ_MEM_LATENCY,
<span class="lineNum">    2069 </span>            :                                              &amp;val);
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    2071 </span>            : 
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;SKL Mailbox read error = %d\n&quot;, ret);</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    2075 </span>            :                 }
<span class="lineNum">    2076 </span>            : 
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                 wm[0] = val &amp; GEN9_MEM_LATENCY_LEVEL_MASK;</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                 wm[1] = (val &gt;&gt; GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &amp;</span>
<span class="lineNum">    2079 </span>            :                                 GEN9_MEM_LATENCY_LEVEL_MASK;
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                 wm[2] = (val &gt;&gt; GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &amp;</span>
<span class="lineNum">    2081 </span>            :                                 GEN9_MEM_LATENCY_LEVEL_MASK;
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                 wm[3] = (val &gt;&gt; GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &amp;</span>
<span class="lineNum">    2083 </span>            :                                 GEN9_MEM_LATENCY_LEVEL_MASK;
<span class="lineNum">    2084 </span>            : 
<span class="lineNum">    2085 </span>            :                 /* read the second set of memory latencies[4:7] */
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                 val = 1; /* data0 to be programmed to 1 for second set */</span>
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                 ret = sandybridge_pcode_read(dev_priv,</span>
<span class="lineNum">    2089 </span>            :                                              GEN9_PCODE_READ_MEM_LATENCY,
<span class="lineNum">    2090 </span>            :                                              &amp;val);
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;SKL Mailbox read error = %d\n&quot;, ret);</span>
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    2095 </span>            :                 }
<span class="lineNum">    2096 </span>            : 
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :                 wm[4] = val &amp; GEN9_MEM_LATENCY_LEVEL_MASK;</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                 wm[5] = (val &gt;&gt; GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &amp;</span>
<span class="lineNum">    2099 </span>            :                                 GEN9_MEM_LATENCY_LEVEL_MASK;
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :                 wm[6] = (val &gt;&gt; GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &amp;</span>
<span class="lineNum">    2101 </span>            :                                 GEN9_MEM_LATENCY_LEVEL_MASK;
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                 wm[7] = (val &gt;&gt; GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &amp;</span>
<span class="lineNum">    2103 </span>            :                                 GEN9_MEM_LATENCY_LEVEL_MASK;
<span class="lineNum">    2104 </span>            : 
<span class="lineNum">    2105 </span>            :                 /*
<span class="lineNum">    2106 </span>            :                  * If a level n (n &gt; 1) has a 0us latency, all levels m (m &gt;= n)
<span class="lineNum">    2107 </span>            :                  * need to be disabled. We make sure to sanitize the values out
<span class="lineNum">    2108 </span>            :                  * of the punit to satisfy this requirement.
<span class="lineNum">    2109 </span>            :                  */
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :                 for (level = 1; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                         if (wm[level] == 0) {</span>
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                                 for (i = level + 1; i &lt;= max_level; i++)</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :                                         wm[i] = 0;</span>
<span class="lineNum">    2114 </span>            :                                 break;
<span class="lineNum">    2115 </span>            :                         }
<span class="lineNum">    2116 </span>            :                 }
<span class="lineNum">    2117 </span>            : 
<span class="lineNum">    2118 </span>            :                 /*
<span class="lineNum">    2119 </span>            :                  * WaWmMemoryReadLatency:skl
<span class="lineNum">    2120 </span>            :                  *
<span class="lineNum">    2121 </span>            :                  * punit doesn't take into account the read latency so we need
<span class="lineNum">    2122 </span>            :                  * to add 2us to the various latency levels we retrieve from the
<span class="lineNum">    2123 </span>            :                  * punit when level 0 response data us 0us.
<span class="lineNum">    2124 </span>            :                  */
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :                 if (wm[0] == 0) {</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                         wm[0] += 2;</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                         for (level = 1; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                                 if (wm[level] == 0)</span>
<span class="lineNum">    2129 </span>            :                                         break;
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                                 wm[level] += 2;</span>
<span class="lineNum">    2131 </span>            :                         }
<span class="lineNum">    2132 </span>            :                 }
<span class="lineNum">    2133 </span>            : 
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :         } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :                 uint64_t sskpd = I915_READ64(MCH_SSKPD);</span>
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 wm[0] = (sskpd &gt;&gt; 56) &amp; 0xFF;</span>
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 if (wm[0] == 0)</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                         wm[0] = sskpd &amp; 0xF;</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                 wm[1] = (sskpd &gt;&gt; 4) &amp; 0xFF;</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 wm[2] = (sskpd &gt;&gt; 12) &amp; 0xFF;</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                 wm[3] = (sskpd &gt;&gt; 20) &amp; 0x1FF;</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                 wm[4] = (sskpd &gt;&gt; 32) &amp; 0x1FF;</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                 uint32_t sskpd = I915_READ(MCH_SSKPD);</span>
<span class="lineNum">    2146 </span>            : 
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                 wm[0] = (sskpd &gt;&gt; SSKPD_WM0_SHIFT) &amp; SSKPD_WM_MASK;</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                 wm[1] = (sskpd &gt;&gt; SSKPD_WM1_SHIFT) &amp; SSKPD_WM_MASK;</span>
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                 wm[2] = (sskpd &gt;&gt; SSKPD_WM2_SHIFT) &amp; SSKPD_WM_MASK;</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                 wm[3] = (sskpd &gt;&gt; SSKPD_WM3_SHIFT) &amp; SSKPD_WM_MASK;</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 uint32_t mltr = I915_READ(MLTR_ILK);</span>
<span class="lineNum">    2153 </span>            : 
<span class="lineNum">    2154 </span>            :                 /* ILK primary LP0 latency is 700 ns */
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                 wm[0] = 7;</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 wm[1] = (mltr &gt;&gt; MLTR_WM1_SHIFT) &amp; ILK_SRLT_MASK;</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                 wm[2] = (mltr &gt;&gt; MLTR_WM2_SHIFT) &amp; ILK_SRLT_MASK;</span>
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         }</span>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2160 </span>            : 
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 : static void intel_fixup_spr_wm_latency(struct drm_device *dev, uint16_t wm[5])</span>
<span class="lineNum">    2162 </span>            : {
<span class="lineNum">    2163 </span>            :         /* ILK sprite LP0 latency is 1300 ns */
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen == 5)</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 wm[0] = 13;</span>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2167 </span>            : 
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 : static void intel_fixup_cur_wm_latency(struct drm_device *dev, uint16_t wm[5])</span>
<span class="lineNum">    2169 </span>            : {
<span class="lineNum">    2170 </span>            :         /* ILK cursor LP0 latency is 1300 ns */
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen == 5)</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 wm[0] = 13;</span>
<span class="lineNum">    2173 </span>            : 
<span class="lineNum">    2174 </span>            :         /* WaDoubleCursorLP3Latency:ivb */
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                 wm[3] *= 2;</span>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2178 </span>            : 
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 : int ilk_wm_max_level(const struct drm_device *dev)</span>
<span class="lineNum">    2180 </span>            : {
<span class="lineNum">    2181 </span>            :         /* how many WM levels are we expecting */
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                 return 7;</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         else if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 return 3;</span>
<span class="lineNum">    2188 </span>            :         else
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 return 2;</span>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2191 </span>            : 
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 : static void intel_print_wm_latency(struct drm_device *dev,</span>
<span class="lineNum">    2193 </span>            :                                    const char *name,
<span class="lineNum">    2194 </span>            :                                    const uint16_t wm[8])
<span class="lineNum">    2195 </span>            : {
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                 unsigned int latency = wm[level];</span>
<span class="lineNum">    2200 </span>            : 
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                 if (latency == 0) {</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;%s WM%d latency not provided\n&quot;,</span>
<span class="lineNum">    2203 </span>            :                                   name, level);
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2205 </span>            :                 }
<span class="lineNum">    2206 </span>            : 
<span class="lineNum">    2207 </span>            :                 /*
<span class="lineNum">    2208 </span>            :                  * - latencies are in us on gen9.
<span class="lineNum">    2209 </span>            :                  * - before then, WM1+ latency values are in 0.5us units
<span class="lineNum">    2210 </span>            :                  */
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                 if (IS_GEN9(dev))</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                         latency *= 10;</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                 else if (level &gt; 0)</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                         latency *= 5;</span>
<span class="lineNum">    2215 </span>            : 
<span class="lineNum">    2216 </span>            :                 DRM_DEBUG_KMS(&quot;%s WM%d latency %u (%u.%u usec)\n&quot;,
<span class="lineNum">    2217 </span>            :                               name, level, wm[level],
<span class="lineNum">    2218 </span>            :                               latency / 10, latency % 10);
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         }</span>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2221 </span>            : 
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 : static bool ilk_increase_wm_latency(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2223 </span>            :                                     uint16_t wm[5], uint16_t min)
<span class="lineNum">    2224 </span>            : {
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev_priv-&gt;dev);</span>
<span class="lineNum">    2226 </span>            : 
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :         if (wm[0] &gt;= min)</span>
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2229 </span>            : 
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         wm[0] = max(wm[0], min);</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         for (level = 1; level &lt;= max_level; level++)</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                 wm[level] = max_t(uint16_t, wm[level], DIV_ROUND_UP(min, 5));</span>
<span class="lineNum">    2233 </span>            : 
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="2235"><span class="lineNum">    2235 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2236 </span>            : 
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 : static void snb_wm_latency_quirk(struct drm_device *dev)</span>
<span class="lineNum">    2238 </span>            : {
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2240 </span>            :         bool changed;
<span class="lineNum">    2241 </span>            : 
<span class="lineNum">    2242 </span>            :         /*
<span class="lineNum">    2243 </span>            :          * The BIOS provided WM memory latency values are often
<span class="lineNum">    2244 </span>            :          * inadequate for high resolution displays. Adjust them.
<span class="lineNum">    2245 </span>            :          */
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :         changed = ilk_increase_wm_latency(dev_priv, dev_priv-&gt;wm.pri_latency, 12) |</span>
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                 ilk_increase_wm_latency(dev_priv, dev_priv-&gt;wm.spr_latency, 12) |</span>
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :                 ilk_increase_wm_latency(dev_priv, dev_priv-&gt;wm.cur_latency, 12);</span>
<span class="lineNum">    2249 </span>            : 
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :         if (!changed)</span>
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2252 </span>            : 
<span class="lineNum">    2253 </span>            :         DRM_DEBUG_KMS(&quot;WM latency values increased to avoid potential underruns\n&quot;);
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Primary&quot;, dev_priv-&gt;wm.pri_latency);</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Sprite&quot;, dev_priv-&gt;wm.spr_latency);</span>
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Cursor&quot;, dev_priv-&gt;wm.cur_latency);</span>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2258 </span>            : 
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 : static void ilk_setup_wm_latency(struct drm_device *dev)</span>
<span class="lineNum">    2260 </span>            : {
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2262 </span>            : 
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :         intel_read_wm_latency(dev, dev_priv-&gt;wm.pri_latency);</span>
<span class="lineNum">    2264 </span>            : 
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :         memcpy(dev_priv-&gt;wm.spr_latency, dev_priv-&gt;wm.pri_latency,</span>
<span class="lineNum">    2266 </span>            :                sizeof(dev_priv-&gt;wm.pri_latency));
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         memcpy(dev_priv-&gt;wm.cur_latency, dev_priv-&gt;wm.pri_latency,</span>
<span class="lineNum">    2268 </span>            :                sizeof(dev_priv-&gt;wm.pri_latency));
<span class="lineNum">    2269 </span>            : 
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :         intel_fixup_spr_wm_latency(dev, dev_priv-&gt;wm.spr_latency);</span>
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 :         intel_fixup_cur_wm_latency(dev, dev_priv-&gt;wm.cur_latency);</span>
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Primary&quot;, dev_priv-&gt;wm.pri_latency);</span>
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Sprite&quot;, dev_priv-&gt;wm.spr_latency);</span>
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Cursor&quot;, dev_priv-&gt;wm.cur_latency);</span>
<span class="lineNum">    2276 </span>            : 
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         if (IS_GEN6(dev))</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                 snb_wm_latency_quirk(dev);</span>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2280 </span>            : 
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 : static void skl_setup_wm_latency(struct drm_device *dev)</span>
<span class="lineNum">    2282 </span>            : {
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2284 </span>            : 
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         intel_read_wm_latency(dev, dev_priv-&gt;wm.skl_latency);</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         intel_print_wm_latency(dev, &quot;Gen9 Plane&quot;, dev_priv-&gt;wm.skl_latency);</span>
<a name="2287"><span class="lineNum">    2287 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2288 </span>            : 
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 : static void ilk_compute_wm_config(struct drm_device *dev,</span>
<span class="lineNum">    2290 </span>            :                                   struct intel_wm_config *config)
<span class="lineNum">    2291 </span>            : {
<span class="lineNum">    2292 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">    2293 </span>            : 
<span class="lineNum">    2294 </span>            :         /* Compute the currently _active_ config */
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, intel_crtc) {</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                 const struct intel_pipe_wm *wm = &amp;intel_crtc-&gt;wm.active;</span>
<span class="lineNum">    2297 </span>            : 
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                 if (!wm-&gt;pipe_enabled)</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2300 </span>            : 
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                 config-&gt;sprites_enabled |= wm-&gt;sprites_enabled;</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                 config-&gt;sprites_scaled |= wm-&gt;sprites_scaled;</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                 config-&gt;num_pipes_active++;</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 : }</span>
<a name="2306"><span class="lineNum">    2306 </span>            : </a>
<span class="lineNum">    2307 </span>            : /* Compute new watermarks for the pipe */
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 : static bool intel_compute_pipe_wm(struct intel_crtc_state *cstate,</span>
<span class="lineNum">    2309 </span>            :                                   struct intel_pipe_wm *pipe_wm)
<span class="lineNum">    2310 </span>            : {
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = cstate-&gt;base.crtc;</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         const struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2315 </span>            :         struct intel_plane *intel_plane;
<span class="lineNum">    2316 </span>            :         struct intel_plane_state *sprstate = NULL;
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    2318 </span>            :         /* LP0 watermark maximums depend on this pipe alone */
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :         struct intel_wm_config config = {</span>
<span class="lineNum">    2320 </span>            :                 .num_pipes_active = 1,
<span class="lineNum">    2321 </span>            :         };
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :         struct ilk_wm_maximums max;</span>
<span class="lineNum">    2323 </span>            : 
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                 if (intel_plane-&gt;base.type == DRM_PLANE_TYPE_OVERLAY) {</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                         sprstate = to_intel_plane_state(intel_plane-&gt;base.state);</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2328 </span>            :                 }
<span class="lineNum">    2329 </span>            :         }
<span class="lineNum">    2330 </span>            : 
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :         config.sprites_enabled = sprstate-&gt;visible;</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :         config.sprites_scaled = sprstate-&gt;visible &amp;&amp;</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                 (drm_rect_width(&amp;sprstate-&gt;dst) != drm_rect_width(&amp;sprstate-&gt;src) &gt;&gt; 16 ||</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                 drm_rect_height(&amp;sprstate-&gt;dst) != drm_rect_height(&amp;sprstate-&gt;src) &gt;&gt; 16);</span>
<span class="lineNum">    2335 </span>            : 
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :         pipe_wm-&gt;pipe_enabled = cstate-&gt;base.active;</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :         pipe_wm-&gt;sprites_enabled = sprstate-&gt;visible;</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         pipe_wm-&gt;sprites_scaled = config.sprites_scaled;</span>
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span>            :         /* ILK/SNB: LP2+ watermarks only w/o sprites */
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt;= 6 &amp;&amp; sprstate-&gt;visible)</span>
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                 max_level = 1;</span>
<span class="lineNum">    2343 </span>            : 
<span class="lineNum">    2344 </span>            :         /* ILK/SNB/IVB: LP1+ watermarks only w/o scaling */
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :         if (config.sprites_scaled)</span>
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                 max_level = 0;</span>
<span class="lineNum">    2347 </span>            : 
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :         ilk_compute_wm_level(dev_priv, intel_crtc, 0, cstate, &amp;pipe_wm-&gt;wm[0]);</span>
<span class="lineNum">    2349 </span>            : 
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                 pipe_wm-&gt;linetime = hsw_compute_linetime_wm(dev, crtc);</span>
<span class="lineNum">    2352 </span>            : 
<span class="lineNum">    2353 </span>            :         /* LP0 watermarks always use 1/2 DDB partitioning */
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :         ilk_compute_wm_maximums(dev, 0, &amp;config, INTEL_DDB_PART_1_2, &amp;max);</span>
<span class="lineNum">    2355 </span>            : 
<span class="lineNum">    2356 </span>            :         /* At least LP0 must be valid */
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :         if (!ilk_validate_wm_level(0, &amp;max, &amp;pipe_wm-&gt;wm[0]))</span>
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2359 </span>            : 
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         ilk_compute_wm_reg_maximums(dev, 1, &amp;max);</span>
<span class="lineNum">    2361 </span>            : 
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :         for (level = 1; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :                 struct intel_wm_level wm = {};</span>
<span class="lineNum">    2364 </span>            : 
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                 ilk_compute_wm_level(dev_priv, intel_crtc, level, cstate, &amp;wm);</span>
<span class="lineNum">    2366 </span>            : 
<span class="lineNum">    2367 </span>            :                 /*
<span class="lineNum">    2368 </span>            :                  * Disable any watermark level that exceeds the
<span class="lineNum">    2369 </span>            :                  * register maximums since such watermarks are
<span class="lineNum">    2370 </span>            :                  * always invalid.
<span class="lineNum">    2371 </span>            :                  */
<span class="lineNum">    2372 </span><span class="lineNoCov">          0 :                 if (!ilk_validate_wm_level(level, &amp;max, &amp;wm))</span>
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2374 </span>            : 
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :                 pipe_wm-&gt;wm[level] = wm;</span>
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2377 </span>            : 
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2380 </span>            : 
<span class="lineNum">    2381 </span>            : /*
<a name="2382"><span class="lineNum">    2382 </span>            :  * Merge the watermarks from all active pipes for a specific level.</a>
<span class="lineNum">    2383 </span>            :  */
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 : static void ilk_merge_wm_level(struct drm_device *dev,</span>
<span class="lineNum">    2385 </span>            :                                int level,
<span class="lineNum">    2386 </span>            :                                struct intel_wm_level *ret_wm)
<span class="lineNum">    2387 </span>            : {
<span class="lineNum">    2388 </span>            :         const struct intel_crtc *intel_crtc;
<span class="lineNum">    2389 </span>            : 
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :         ret_wm-&gt;enable = true;</span>
<span class="lineNum">    2391 </span>            : 
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, intel_crtc) {</span>
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :                 const struct intel_pipe_wm *active = &amp;intel_crtc-&gt;wm.active;</span>
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :                 const struct intel_wm_level *wm = &amp;active-&gt;wm[level];</span>
<span class="lineNum">    2395 </span>            : 
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :                 if (!active-&gt;pipe_enabled)</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span>            :                 /*
<span class="lineNum">    2400 </span>            :                  * The watermark values may have been used in the past,
<span class="lineNum">    2401 </span>            :                  * so we must maintain them in the registers for some
<span class="lineNum">    2402 </span>            :                  * time even if the level is now disabled.
<span class="lineNum">    2403 </span>            :                  */
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :                 if (!wm-&gt;enable)</span>
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :                         ret_wm-&gt;enable = false;</span>
<span class="lineNum">    2406 </span>            : 
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :                 ret_wm-&gt;pri_val = max(ret_wm-&gt;pri_val, wm-&gt;pri_val);</span>
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :                 ret_wm-&gt;spr_val = max(ret_wm-&gt;spr_val, wm-&gt;spr_val);</span>
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :                 ret_wm-&gt;cur_val = max(ret_wm-&gt;cur_val, wm-&gt;cur_val);</span>
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 :                 ret_wm-&gt;fbc_val = max(ret_wm-&gt;fbc_val, wm-&gt;fbc_val);</span>
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2413 </span>            : 
<span class="lineNum">    2414 </span>            : /*
<a name="2415"><span class="lineNum">    2415 </span>            :  * Merge all low power watermarks for all active pipes.</a>
<span class="lineNum">    2416 </span>            :  */
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 : static void ilk_wm_merge(struct drm_device *dev,</span>
<span class="lineNum">    2418 </span>            :                          const struct intel_wm_config *config,
<span class="lineNum">    2419 </span>            :                          const struct ilk_wm_maximums *max,
<span class="lineNum">    2420 </span>            :                          struct intel_pipe_wm *merged)
<span class="lineNum">    2421 </span>            : {
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    2424 </span>            :         int last_enabled_level = max_level;
<span class="lineNum">    2425 </span>            : 
<span class="lineNum">    2426 </span>            :         /* ILK/SNB/IVB: LP1+ watermarks only w/ single pipe */
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         if ((INTEL_INFO(dev)-&gt;gen &lt;= 6 || IS_IVYBRIDGE(dev)) &amp;&amp;</span>
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :             config-&gt;num_pipes_active &gt; 1)</span>
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2430 </span>            : 
<span class="lineNum">    2431 </span>            :         /* ILK: FBC WM must be disabled always */
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :         merged-&gt;fbc_wm_enabled = INTEL_INFO(dev)-&gt;gen &gt;= 6;</span>
<span class="lineNum">    2433 </span>            : 
<span class="lineNum">    2434 </span>            :         /* merge each WM1+ level */
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :         for (level = 1; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :                 struct intel_wm_level *wm = &amp;merged-&gt;wm[level];</span>
<span class="lineNum">    2437 </span>            : 
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                 ilk_merge_wm_level(dev, level, wm);</span>
<span class="lineNum">    2439 </span>            : 
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :                 if (level &gt; last_enabled_level)</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                         wm-&gt;enable = false;</span>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :                 else if (!ilk_validate_wm_level(level, max, wm))</span>
<span class="lineNum">    2443 </span>            :                         /* make sure all following levels get disabled */
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                         last_enabled_level = level - 1;</span>
<span class="lineNum">    2445 </span>            : 
<span class="lineNum">    2446 </span>            :                 /*
<span class="lineNum">    2447 </span>            :                  * The spec says it is preferred to disable
<span class="lineNum">    2448 </span>            :                  * FBC WMs instead of disabling a WM level.
<span class="lineNum">    2449 </span>            :                  */
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                 if (wm-&gt;fbc_val &gt; max-&gt;fbc) {</span>
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 :                         if (wm-&gt;enable)</span>
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                                 merged-&gt;fbc_wm_enabled = false;</span>
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :                         wm-&gt;fbc_val = 0;</span>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2455 </span>            :         }
<span class="lineNum">    2456 </span>            : 
<span class="lineNum">    2457 </span>            :         /* ILK: LP2+ must be disabled when FBC WM is disabled but FBC enabled */
<span class="lineNum">    2458 </span>            :         /*
<span class="lineNum">    2459 </span>            :          * FIXME this is racy. FBC might get enabled later.
<span class="lineNum">    2460 </span>            :          * What we should check here is whether FBC can be
<span class="lineNum">    2461 </span>            :          * enabled sometime later.
<span class="lineNum">    2462 </span>            :          */
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev) &amp;&amp; !merged-&gt;fbc_wm_enabled &amp;&amp;</span>
<span class="lineNum">    2464 </span><span class="lineNoCov">          0 :             intel_fbc_enabled(dev_priv)) {</span>
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 :                 for (level = 2; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                         struct intel_wm_level *wm = &amp;merged-&gt;wm[level];</span>
<span class="lineNum">    2467 </span>            : 
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :                         wm-&gt;enable = false;</span>
<span class="lineNum">    2469 </span>            :                 }
<span class="lineNum">    2470 </span>            :         }
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2472 </span>            : 
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 : static int ilk_wm_lp_to_level(int wm_lp, const struct intel_pipe_wm *pipe_wm)</span>
<span class="lineNum">    2474 </span>            : {
<span class="lineNum">    2475 </span>            :         /* LP1,LP2,LP3 levels are either 1,2,3 or 1,3,4 */
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :         return wm_lp + (wm_lp &gt;= 2 &amp;&amp; pipe_wm-&gt;wm[4].enable);</span>
<span class="lineNum">    2477 </span>            : }
<a name="2478"><span class="lineNum">    2478 </span>            : </a>
<span class="lineNum">    2479 </span>            : /* The value we need to program into the WM_LPx latency field */
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 : static unsigned int ilk_wm_lp_latency(struct drm_device *dev, int level)</span>
<span class="lineNum">    2481 </span>            : {
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2483 </span>            : 
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :                 return 2 * level;</span>
<span class="lineNum">    2486 </span>            :         else
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                 return dev_priv-&gt;wm.pri_latency[level];</span>
<a name="2488"><span class="lineNum">    2488 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2489 </span>            : 
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 : static void ilk_compute_wm_results(struct drm_device *dev,</span>
<span class="lineNum">    2491 </span>            :                                    const struct intel_pipe_wm *merged,
<span class="lineNum">    2492 </span>            :                                    enum intel_ddb_partitioning partitioning,
<span class="lineNum">    2493 </span>            :                                    struct ilk_wm_values *results)
<span class="lineNum">    2494 </span>            : {
<span class="lineNum">    2495 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">    2496 </span>            :         int level, wm_lp;
<span class="lineNum">    2497 </span>            : 
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :         results-&gt;enable_fbc_wm = merged-&gt;fbc_wm_enabled;</span>
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         results-&gt;partitioning = partitioning;</span>
<span class="lineNum">    2500 </span>            : 
<span class="lineNum">    2501 </span>            :         /* LP1+ register values */
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         for (wm_lp = 1; wm_lp &lt;= 3; wm_lp++) {</span>
<span class="lineNum">    2503 </span>            :                 const struct intel_wm_level *r;
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 level = ilk_wm_lp_to_level(wm_lp, merged);</span>
<span class="lineNum">    2506 </span>            : 
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                 r = &amp;merged-&gt;wm[level];</span>
<span class="lineNum">    2508 </span>            : 
<span class="lineNum">    2509 </span>            :                 /*
<span class="lineNum">    2510 </span>            :                  * Maintain the watermark values even if the level is
<span class="lineNum">    2511 </span>            :                  * disabled. Doing otherwise could cause underruns.
<span class="lineNum">    2512 </span>            :                  */
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                 results-&gt;wm_lp[wm_lp - 1] =</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :                         (ilk_wm_lp_latency(dev, level) &lt;&lt; WM1_LP_LATENCY_SHIFT) |</span>
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :                         (r-&gt;pri_val &lt;&lt; WM1_LP_SR_SHIFT) |</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                         r-&gt;cur_val;</span>
<span class="lineNum">    2517 </span>            : 
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 if (r-&gt;enable)</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                         results-&gt;wm_lp[wm_lp - 1] |= WM1_LP_SR_EN;</span>
<span class="lineNum">    2520 </span>            : 
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                         results-&gt;wm_lp[wm_lp - 1] |=</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                                 r-&gt;fbc_val &lt;&lt; WM1_LP_FBC_SHIFT_BDW;</span>
<span class="lineNum">    2524 </span>            :                 else
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                         results-&gt;wm_lp[wm_lp - 1] |=</span>
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                                 r-&gt;fbc_val &lt;&lt; WM1_LP_FBC_SHIFT;</span>
<span class="lineNum">    2527 </span>            : 
<span class="lineNum">    2528 </span>            :                 /*
<span class="lineNum">    2529 </span>            :                  * Always set WM1S_LP_EN when spr_val != 0, even if the
<span class="lineNum">    2530 </span>            :                  * level is disabled. Doing otherwise could cause underruns.
<span class="lineNum">    2531 </span>            :                  */
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt;= 6 &amp;&amp; r-&gt;spr_val) {</span>
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                         WARN_ON(wm_lp != 1);</span>
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 :                         results-&gt;wm_lp_spr[wm_lp - 1] = WM1S_LP_EN | r-&gt;spr_val;</span>
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                         results-&gt;wm_lp_spr[wm_lp - 1] = r-&gt;spr_val;</span>
<span class="lineNum">    2537 </span>            :         }
<span class="lineNum">    2538 </span>            : 
<span class="lineNum">    2539 </span>            :         /* LP0 register values */
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, intel_crtc) {</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    2542 </span>            :                 const struct intel_wm_level *r =
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                         &amp;intel_crtc-&gt;wm.active.wm[0];</span>
<span class="lineNum">    2544 </span>            : 
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                 if (WARN_ON(!r-&gt;enable))</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2547 </span>            : 
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                 results-&gt;wm_linetime[pipe] = intel_crtc-&gt;wm.active.linetime;</span>
<span class="lineNum">    2549 </span>            : 
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :                 results-&gt;wm_pipe[pipe] =</span>
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                         (r-&gt;pri_val &lt;&lt; WM0_PIPE_PLANE_SHIFT) |</span>
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                         (r-&gt;spr_val &lt;&lt; WM0_PIPE_SPRITE_SHIFT) |</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                         r-&gt;cur_val;</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2556 </span>            : 
<a name="2557"><span class="lineNum">    2557 </span>            : /* Find the result with the highest level enabled. Check for enable_fbc_wm in</a>
<span class="lineNum">    2558 </span>            :  * case both are at the same level. Prefer r1 in case they're the same. */
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 : static struct intel_pipe_wm *ilk_find_best_result(struct drm_device *dev,</span>
<span class="lineNum">    2560 </span>            :                                                   struct intel_pipe_wm *r1,
<span class="lineNum">    2561 </span>            :                                                   struct intel_pipe_wm *r2)
<span class="lineNum">    2562 </span>            : {
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    2564 </span>            :         int level1 = 0, level2 = 0;
<span class="lineNum">    2565 </span>            : 
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :         for (level = 1; level &lt;= max_level; level++) {</span>
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :                 if (r1-&gt;wm[level].enable)</span>
<span class="lineNum">    2568 </span><span class="lineNoCov">          0 :                         level1 = level;</span>
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :                 if (r2-&gt;wm[level].enable)</span>
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :                         level2 = level;</span>
<span class="lineNum">    2571 </span>            :         }
<span class="lineNum">    2572 </span>            : 
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :         if (level1 == level2) {</span>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :                 if (r2-&gt;fbc_wm_enabled &amp;&amp; !r1-&gt;fbc_wm_enabled)</span>
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :                         return r2;</span>
<span class="lineNum">    2576 </span>            :                 else
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :                         return r1;</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :         } else if (level1 &gt; level2) {</span>
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :                 return r1;</span>
<span class="lineNum">    2580 </span>            :         } else {
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :                 return r2;</span>
<span class="lineNum">    2582 </span>            :         }
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2584 </span>            : 
<span class="lineNum">    2585 </span>            : /* dirty bits used to track which watermarks need changes */
<span class="lineNum">    2586 </span>            : #define WM_DIRTY_PIPE(pipe) (1 &lt;&lt; (pipe))
<span class="lineNum">    2587 </span>            : #define WM_DIRTY_LINETIME(pipe) (1 &lt;&lt; (8 + (pipe)))
<span class="lineNum">    2588 </span>            : #define WM_DIRTY_LP(wm_lp) (1 &lt;&lt; (15 + (wm_lp)))
<span class="lineNum">    2589 </span>            : #define WM_DIRTY_LP_ALL (WM_DIRTY_LP(1) | WM_DIRTY_LP(2) | WM_DIRTY_LP(3))
<span class="lineNum">    2590 </span>            : #define WM_DIRTY_FBC (1 &lt;&lt; 24)
<a name="2591"><span class="lineNum">    2591 </span>            : #define WM_DIRTY_DDB (1 &lt;&lt; 25)</a>
<span class="lineNum">    2592 </span>            : 
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 : static unsigned int ilk_compute_wm_dirty(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2594 </span>            :                                          const struct ilk_wm_values *old,
<span class="lineNum">    2595 </span>            :                                          const struct ilk_wm_values *new)
<span class="lineNum">    2596 </span>            : {
<span class="lineNum">    2597 </span>            :         unsigned int dirty = 0;
<span class="lineNum">    2598 </span>            :         enum pipe pipe;
<span class="lineNum">    2599 </span>            :         int wm_lp;
<span class="lineNum">    2600 </span>            : 
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                 if (old-&gt;wm_linetime[pipe] != new-&gt;wm_linetime[pipe]) {</span>
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                         dirty |= WM_DIRTY_LINETIME(pipe);</span>
<span class="lineNum">    2604 </span>            :                         /* Must disable LP1+ watermarks too */
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                         dirty |= WM_DIRTY_LP_ALL;</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2607 </span>            : 
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                 if (old-&gt;wm_pipe[pipe] != new-&gt;wm_pipe[pipe]) {</span>
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :                         dirty |= WM_DIRTY_PIPE(pipe);</span>
<span class="lineNum">    2610 </span>            :                         /* Must disable LP1+ watermarks too */
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :                         dirty |= WM_DIRTY_LP_ALL;</span>
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2613 </span>            :         }
<span class="lineNum">    2614 </span>            : 
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :         if (old-&gt;enable_fbc_wm != new-&gt;enable_fbc_wm) {</span>
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :                 dirty |= WM_DIRTY_FBC;</span>
<span class="lineNum">    2617 </span>            :                 /* Must disable LP1+ watermarks too */
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :                 dirty |= WM_DIRTY_LP_ALL;</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2620 </span>            : 
<span class="lineNum">    2621 </span><span class="lineNoCov">          0 :         if (old-&gt;partitioning != new-&gt;partitioning) {</span>
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :                 dirty |= WM_DIRTY_DDB;</span>
<span class="lineNum">    2623 </span>            :                 /* Must disable LP1+ watermarks too */
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :                 dirty |= WM_DIRTY_LP_ALL;</span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span>            :         /* LP1+ watermarks already deemed dirty, no need to continue */
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP_ALL)</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :                 return dirty;</span>
<span class="lineNum">    2630 </span>            : 
<span class="lineNum">    2631 </span>            :         /* Find the lowest numbered LP1+ watermark in need of an update... */
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         for (wm_lp = 1; wm_lp &lt;= 3; wm_lp++) {</span>
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :                 if (old-&gt;wm_lp[wm_lp - 1] != new-&gt;wm_lp[wm_lp - 1] ||</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                     old-&gt;wm_lp_spr[wm_lp - 1] != new-&gt;wm_lp_spr[wm_lp - 1])</span>
<span class="lineNum">    2635 </span>            :                         break;
<span class="lineNum">    2636 </span>            :         }
<span class="lineNum">    2637 </span>            : 
<span class="lineNum">    2638 </span>            :         /* ...and mark it and all higher numbered LP1+ watermarks as dirty */
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :         for (; wm_lp &lt;= 3; wm_lp++)</span>
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                 dirty |= WM_DIRTY_LP(wm_lp);</span>
<span class="lineNum">    2641 </span>            : 
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :         return dirty;</span>
<a name="2643"><span class="lineNum">    2643 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2644 </span>            : 
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 : static bool _ilk_disable_lp_wm(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2646 </span>            :                                unsigned int dirty)
<span class="lineNum">    2647 </span>            : {
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :         struct ilk_wm_values *previous = &amp;dev_priv-&gt;wm.hw;</span>
<span class="lineNum">    2649 </span>            :         bool changed = false;
<span class="lineNum">    2650 </span>            : 
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(3) &amp;&amp; previous-&gt;wm_lp[2] &amp; WM1_LP_SR_EN) {</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :                 previous-&gt;wm_lp[2] &amp;= ~WM1_LP_SR_EN;</span>
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM3_LP_ILK, previous-&gt;wm_lp[2]);</span>
<span class="lineNum">    2654 </span>            :                 changed = true;
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(2) &amp;&amp; previous-&gt;wm_lp[1] &amp; WM1_LP_SR_EN) {</span>
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                 previous-&gt;wm_lp[1] &amp;= ~WM1_LP_SR_EN;</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM2_LP_ILK, previous-&gt;wm_lp[1]);</span>
<span class="lineNum">    2659 </span>            :                 changed = true;
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(1) &amp;&amp; previous-&gt;wm_lp[0] &amp; WM1_LP_SR_EN) {</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :                 previous-&gt;wm_lp[0] &amp;= ~WM1_LP_SR_EN;</span>
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM1_LP_ILK, previous-&gt;wm_lp[0]);</span>
<span class="lineNum">    2664 </span>            :                 changed = true;
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2666 </span>            : 
<span class="lineNum">    2667 </span>            :         /*
<span class="lineNum">    2668 </span>            :          * Don't touch WM1S_LP_EN here.
<span class="lineNum">    2669 </span>            :          * Doing so could cause underruns.
<span class="lineNum">    2670 </span>            :          */
<span class="lineNum">    2671 </span>            : 
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :         return changed;</span>
<span class="lineNum">    2673 </span>            : }
<span class="lineNum">    2674 </span>            : 
<span class="lineNum">    2675 </span>            : /*
<span class="lineNum">    2676 </span>            :  * The spec says we shouldn't write when we don't need, because every write
<a name="2677"><span class="lineNum">    2677 </span>            :  * causes WMs to be re-evaluated, expending some power.</a>
<span class="lineNum">    2678 </span>            :  */
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 : static void ilk_write_wm_values(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2680 </span>            :                                 struct ilk_wm_values *results)
<span class="lineNum">    2681 </span>            : {
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :         struct ilk_wm_values *previous = &amp;dev_priv-&gt;wm.hw;</span>
<span class="lineNum">    2684 </span>            :         unsigned int dirty;
<span class="lineNum">    2685 </span>            :         uint32_t val;
<span class="lineNum">    2686 </span>            : 
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :         dirty = ilk_compute_wm_dirty(dev_priv, previous, results);</span>
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :         if (!dirty)</span>
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2690 </span>            : 
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :         _ilk_disable_lp_wm(dev_priv, dirty);</span>
<span class="lineNum">    2692 </span>            : 
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_PIPE(PIPE_A))</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM0_PIPEA_ILK, results-&gt;wm_pipe[0]);</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_PIPE(PIPE_B))</span>
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM0_PIPEB_ILK, results-&gt;wm_pipe[1]);</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_PIPE(PIPE_C))</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM0_PIPEC_IVB, results-&gt;wm_pipe[2]);</span>
<span class="lineNum">    2699 </span>            : 
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LINETIME(PIPE_A))</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_WM_LINETIME(PIPE_A), results-&gt;wm_linetime[0]);</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LINETIME(PIPE_B))</span>
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_WM_LINETIME(PIPE_B), results-&gt;wm_linetime[1]);</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LINETIME(PIPE_C))</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_WM_LINETIME(PIPE_C), results-&gt;wm_linetime[2]);</span>
<span class="lineNum">    2706 </span>            : 
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_DDB) {</span>
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :                 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :                         val = I915_READ(WM_MISC);</span>
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                         if (results-&gt;partitioning == INTEL_DDB_PART_1_2)</span>
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                                 val &amp;= ~WM_MISC_DATA_PARTITION_5_6;</span>
<span class="lineNum">    2712 </span>            :                         else
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :                                 val |= WM_MISC_DATA_PARTITION_5_6;</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :                         I915_WRITE(WM_MISC, val);</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :                         val = I915_READ(DISP_ARB_CTL2);</span>
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                         if (results-&gt;partitioning == INTEL_DDB_PART_1_2)</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                                 val &amp;= ~DISP_DATA_PARTITION_5_6;</span>
<span class="lineNum">    2719 </span>            :                         else
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                                 val |= DISP_DATA_PARTITION_5_6;</span>
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                         I915_WRITE(DISP_ARB_CTL2, val);</span>
<span class="lineNum">    2722 </span>            :                 }
<span class="lineNum">    2723 </span>            :         }
<span class="lineNum">    2724 </span>            : 
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_FBC) {</span>
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :                 val = I915_READ(DISP_ARB_CTL);</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                 if (results-&gt;enable_fbc_wm)</span>
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                         val &amp;= ~DISP_FBC_WM_DIS;</span>
<span class="lineNum">    2729 </span>            :                 else
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                         val |= DISP_FBC_WM_DIS;</span>
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :                 I915_WRITE(DISP_ARB_CTL, val);</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2733 </span>            : 
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(1) &amp;&amp;</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :             previous-&gt;wm_lp_spr[0] != results-&gt;wm_lp_spr[0])</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM1S_LP_ILK, results-&gt;wm_lp_spr[0]);</span>
<span class="lineNum">    2737 </span>            : 
<span class="lineNum">    2738 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 7) {</span>
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :                 if (dirty &amp; WM_DIRTY_LP(2) &amp;&amp; previous-&gt;wm_lp_spr[1] != results-&gt;wm_lp_spr[1])</span>
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                         I915_WRITE(WM2S_LP_IVB, results-&gt;wm_lp_spr[1]);</span>
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :                 if (dirty &amp; WM_DIRTY_LP(3) &amp;&amp; previous-&gt;wm_lp_spr[2] != results-&gt;wm_lp_spr[2])</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :                         I915_WRITE(WM3S_LP_IVB, results-&gt;wm_lp_spr[2]);</span>
<span class="lineNum">    2743 </span>            :         }
<span class="lineNum">    2744 </span>            : 
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(1) &amp;&amp; previous-&gt;wm_lp[0] != results-&gt;wm_lp[0])</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM1_LP_ILK, results-&gt;wm_lp[0]);</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(2) &amp;&amp; previous-&gt;wm_lp[1] != results-&gt;wm_lp[1])</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM2_LP_ILK, results-&gt;wm_lp[1]);</span>
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :         if (dirty &amp; WM_DIRTY_LP(3) &amp;&amp; previous-&gt;wm_lp[2] != results-&gt;wm_lp[2])</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                 I915_WRITE(WM3_LP_ILK, results-&gt;wm_lp[2]);</span>
<span class="lineNum">    2751 </span>            : 
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :         dev_priv-&gt;wm.hw = *results;</span>
<a name="2753"><span class="lineNum">    2753 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2754 </span>            : 
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 : static bool ilk_disable_lp_wm(struct drm_device *dev)</span>
<span class="lineNum">    2756 </span>            : {
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2758 </span>            : 
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :         return _ilk_disable_lp_wm(dev_priv, WM_DIRTY_LP_ALL);</span>
<span class="lineNum">    2760 </span>            : }
<span class="lineNum">    2761 </span>            : 
<span class="lineNum">    2762 </span>            : /*
<span class="lineNum">    2763 </span>            :  * On gen9, we need to allocate Display Data Buffer (DDB) portions to the
<span class="lineNum">    2764 </span>            :  * different active planes.
<span class="lineNum">    2765 </span>            :  */
<span class="lineNum">    2766 </span>            : 
<span class="lineNum">    2767 </span>            : #define SKL_DDB_SIZE            896     /* in blocks */
<span class="lineNum">    2768 </span>            : #define BXT_DDB_SIZE            512
<a name="2769"><span class="lineNum">    2769 </span>            : </a>
<span class="lineNum">    2770 </span>            : static void
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 : skl_ddb_get_pipe_allocation_limits(struct drm_device *dev,</span>
<span class="lineNum">    2772 </span>            :                                    struct drm_crtc *for_crtc,
<span class="lineNum">    2773 </span>            :                                    const struct intel_wm_config *config,
<span class="lineNum">    2774 </span>            :                                    const struct skl_pipe_wm_parameters *params,
<span class="lineNum">    2775 </span>            :                                    struct skl_ddb_entry *alloc /* out */)
<span class="lineNum">    2776 </span>            : {
<span class="lineNum">    2777 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    2778 </span>            :         unsigned int pipe_size, ddb_size;
<span class="lineNum">    2779 </span>            :         int nth_active_pipe;
<span class="lineNum">    2780 </span>            : 
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         if (!params-&gt;active) {</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                 alloc-&gt;start = 0;</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :                 alloc-&gt;end = 0;</span>
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2785 </span>            :         }
<span class="lineNum">    2786 </span>            : 
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev))</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :                 ddb_size = BXT_DDB_SIZE;</span>
<span class="lineNum">    2789 </span>            :         else
<span class="lineNum">    2790 </span>            :                 ddb_size = SKL_DDB_SIZE;
<span class="lineNum">    2791 </span>            : 
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :         ddb_size -= 4; /* 4 blocks for bypass path allocation */</span>
<span class="lineNum">    2793 </span>            : 
<span class="lineNum">    2794 </span>            :         nth_active_pipe = 0;
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc) {</span>
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                 if (!to_intel_crtc(crtc)-&gt;active)</span>
<span class="lineNum">    2797 </span>            :                         continue;
<span class="lineNum">    2798 </span>            : 
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                 if (crtc == for_crtc)</span>
<span class="lineNum">    2800 </span>            :                         break;
<span class="lineNum">    2801 </span>            : 
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 nth_active_pipe++;</span>
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2804 </span>            : 
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :         pipe_size = ddb_size / config-&gt;num_pipes_active;</span>
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :         alloc-&gt;start = nth_active_pipe * ddb_size / config-&gt;num_pipes_active;</span>
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :         alloc-&gt;end = alloc-&gt;start + pipe_size;</span>
<a name="2808"><span class="lineNum">    2808 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2809 </span>            : 
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 : static unsigned int skl_cursor_allocation(const struct intel_wm_config *config)</span>
<span class="lineNum">    2811 </span>            : {
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :         if (config-&gt;num_pipes_active == 1)</span>
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :                 return 32;</span>
<span class="lineNum">    2814 </span>            : 
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :         return 8;</span>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2817 </span>            : 
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 : static void skl_ddb_entry_init_from_hw(struct skl_ddb_entry *entry, u32 reg)</span>
<span class="lineNum">    2819 </span>            : {
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         entry-&gt;start = reg &amp; 0x3ff;</span>
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :         entry-&gt;end = (reg &gt;&gt; 16) &amp; 0x3ff;</span>
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :         if (entry-&gt;end)</span>
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                 entry-&gt;end += 1;</span>
<a name="2824"><span class="lineNum">    2824 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2825 </span>            : 
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 : void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2827 </span>            :                           struct skl_ddb_allocation *ddb /* out */)
<span class="lineNum">    2828 </span>            : {
<span class="lineNum">    2829 </span>            :         enum pipe pipe;
<span class="lineNum">    2830 </span>            :         int plane;
<span class="lineNum">    2831 </span>            :         u32 val;
<span class="lineNum">    2832 </span>            : 
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         memset(ddb, 0, sizeof(*ddb));</span>
<span class="lineNum">    2834 </span>            : 
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :                 if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PIPE(pipe)))</span>
<span class="lineNum">    2837 </span>            :                         continue;
<span class="lineNum">    2838 </span>            : 
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                 for_each_plane(dev_priv, pipe, plane) {</span>
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :                         val = I915_READ(PLANE_BUF_CFG(pipe, plane));</span>
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :                         skl_ddb_entry_init_from_hw(&amp;ddb-&gt;plane[pipe][plane],</span>
<span class="lineNum">    2842 </span>            :                                                    val);
<span class="lineNum">    2843 </span>            :                 }
<span class="lineNum">    2844 </span>            : 
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :                 val = I915_READ(CUR_BUF_CFG(pipe));</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :                 skl_ddb_entry_init_from_hw(&amp;ddb-&gt;plane[pipe][PLANE_CURSOR],</span>
<span class="lineNum">    2847 </span>            :                                            val);
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 : }</span>
<a name="2850"><span class="lineNum">    2850 </span>            : </a>
<span class="lineNum">    2851 </span>            : static unsigned int
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 : skl_plane_relative_data_rate(const struct intel_plane_wm_parameters *p, int y)</span>
<span class="lineNum">    2853 </span>            : {
<span class="lineNum">    2854 </span>            : 
<span class="lineNum">    2855 </span>            :         /* for planar format */
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :         if (p-&gt;y_bytes_per_pixel) {</span>
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :                 if (y)  /* y-plane data rate */</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                         return p-&gt;horiz_pixels * p-&gt;vert_pixels * p-&gt;y_bytes_per_pixel;</span>
<span class="lineNum">    2859 </span>            :                 else    /* uv-plane data rate */
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :                         return (p-&gt;horiz_pixels/2) * (p-&gt;vert_pixels/2) * p-&gt;bytes_per_pixel;</span>
<span class="lineNum">    2861 </span>            :         }
<span class="lineNum">    2862 </span>            : 
<span class="lineNum">    2863 </span>            :         /* for packed formats */
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :         return p-&gt;horiz_pixels * p-&gt;vert_pixels * p-&gt;bytes_per_pixel;</span>
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2866 </span>            : 
<span class="lineNum">    2867 </span>            : /*
<span class="lineNum">    2868 </span>            :  * We don't overflow 32 bits. Worst case is 3 planes enabled, each fetching
<span class="lineNum">    2869 </span>            :  * a 8192x4096@32bpp framebuffer:
<span class="lineNum">    2870 </span>            :  *   3 * 4096 * 8192  * 4 &lt; 2^32
<a name="2871"><span class="lineNum">    2871 </span>            :  */</a>
<span class="lineNum">    2872 </span>            : static unsigned int
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 : skl_get_total_relative_data_rate(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    2874 </span>            :                                  const struct skl_pipe_wm_parameters *params)
<span class="lineNum">    2875 </span>            : {
<span class="lineNum">    2876 </span>            :         unsigned int total_data_rate = 0;
<span class="lineNum">    2877 </span>            :         int plane;
<span class="lineNum">    2878 </span>            : 
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :         for (plane = 0; plane &lt; intel_num_planes(intel_crtc); plane++) {</span>
<span class="lineNum">    2880 </span>            :                 const struct intel_plane_wm_parameters *p;
<span class="lineNum">    2881 </span>            : 
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                 p = &amp;params-&gt;plane[plane];</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :                 if (!p-&gt;enabled)</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2885 </span>            : 
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :                 total_data_rate += skl_plane_relative_data_rate(p, 0); /* packed/uv */</span>
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :                 if (p-&gt;y_bytes_per_pixel) {</span>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :                         total_data_rate += skl_plane_relative_data_rate(p, 1); /* y-plane */</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2891 </span>            : 
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :         return total_data_rate;</span>
<span class="lineNum">    2893 </span>            : }
<a name="2894"><span class="lineNum">    2894 </span>            : </a>
<span class="lineNum">    2895 </span>            : static void
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 : skl_allocate_pipe_ddb(struct drm_crtc *crtc,</span>
<span class="lineNum">    2897 </span>            :                       const struct intel_wm_config *config,
<span class="lineNum">    2898 </span>            :                       const struct skl_pipe_wm_parameters *params,
<span class="lineNum">    2899 </span>            :                       struct skl_ddb_allocation *ddb /* out */)
<span class="lineNum">    2900 </span>            : {
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         struct skl_ddb_entry *alloc = &amp;ddb-&gt;pipe[pipe];</span>
<span class="lineNum">    2906 </span>            :         uint16_t alloc_size, start, cursor_blocks;
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :         uint16_t minimum[I915_MAX_PLANES];</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :         uint16_t y_minimum[I915_MAX_PLANES];</span>
<span class="lineNum">    2909 </span>            :         unsigned int total_data_rate;
<span class="lineNum">    2910 </span>            :         int plane;
<span class="lineNum">    2911 </span>            : 
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :         skl_ddb_get_pipe_allocation_limits(dev, crtc, config, params, alloc);</span>
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :         alloc_size = skl_ddb_entry_size(alloc);</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :         if (alloc_size == 0) {</span>
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                 memset(ddb-&gt;plane[pipe], 0, sizeof(ddb-&gt;plane[pipe]));</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :                 memset(&amp;ddb-&gt;plane[pipe][PLANE_CURSOR], 0,</span>
<span class="lineNum">    2917 </span>            :                        sizeof(ddb-&gt;plane[pipe][PLANE_CURSOR]));
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2919 </span>            :         }
<span class="lineNum">    2920 </span>            : 
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :         cursor_blocks = skl_cursor_allocation(config);</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :         ddb-&gt;plane[pipe][PLANE_CURSOR].start = alloc-&gt;end - cursor_blocks;</span>
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :         ddb-&gt;plane[pipe][PLANE_CURSOR].end = alloc-&gt;end;</span>
<span class="lineNum">    2924 </span>            : 
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :         alloc_size -= cursor_blocks;</span>
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :         alloc-&gt;end -= cursor_blocks;</span>
<span class="lineNum">    2927 </span>            : 
<span class="lineNum">    2928 </span>            :         /* 1. Allocate the mininum required blocks for each active plane */
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :         for_each_plane(dev_priv, pipe, plane) {</span>
<span class="lineNum">    2930 </span>            :                 const struct intel_plane_wm_parameters *p;
<span class="lineNum">    2931 </span>            : 
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                 p = &amp;params-&gt;plane[plane];</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                 if (!p-&gt;enabled)</span>
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2935 </span>            : 
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 :                 minimum[plane] = 8;</span>
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                 alloc_size -= minimum[plane];</span>
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :                 y_minimum[plane] = p-&gt;y_bytes_per_pixel ? 8 : 0;</span>
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :                 alloc_size -= y_minimum[plane];</span>
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2941 </span>            : 
<span class="lineNum">    2942 </span>            :         /*
<span class="lineNum">    2943 </span>            :          * 2. Distribute the remaining space in proportion to the amount of
<span class="lineNum">    2944 </span>            :          * data each plane needs to fetch from memory.
<span class="lineNum">    2945 </span>            :          *
<span class="lineNum">    2946 </span>            :          * FIXME: we may not allocate every single block here.
<span class="lineNum">    2947 </span>            :          */
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :         total_data_rate = skl_get_total_relative_data_rate(intel_crtc, params);</span>
<span class="lineNum">    2949 </span>            : 
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :         start = alloc-&gt;start;</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :         for (plane = 0; plane &lt; intel_num_planes(intel_crtc); plane++) {</span>
<span class="lineNum">    2952 </span>            :                 const struct intel_plane_wm_parameters *p;
<span class="lineNum">    2953 </span>            :                 unsigned int data_rate, y_data_rate;
<span class="lineNum">    2954 </span>            :                 uint16_t plane_blocks, y_plane_blocks = 0;
<span class="lineNum">    2955 </span>            : 
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :                 p = &amp;params-&gt;plane[plane];</span>
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :                 if (!p-&gt;enabled)</span>
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2959 </span>            : 
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :                 data_rate = skl_plane_relative_data_rate(p, 0);</span>
<span class="lineNum">    2961 </span>            : 
<span class="lineNum">    2962 </span>            :                 /*
<span class="lineNum">    2963 </span>            :                  * allocation for (packed formats) or (uv-plane part of planar format):
<span class="lineNum">    2964 </span>            :                  * promote the expression to 64 bits to avoid overflowing, the
<span class="lineNum">    2965 </span>            :                  * result is &lt; available as data_rate / total_data_rate &lt; 1
<span class="lineNum">    2966 </span>            :                  */
<span class="lineNum">    2967 </span><span class="lineNoCov">          0 :                 plane_blocks = minimum[plane];</span>
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :                 plane_blocks += div_u64((uint64_t)alloc_size * data_rate,</span>
<span class="lineNum">    2969 </span>            :                                         total_data_rate);
<span class="lineNum">    2970 </span>            : 
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 :                 ddb-&gt;plane[pipe][plane].start = start;</span>
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :                 ddb-&gt;plane[pipe][plane].end = start + plane_blocks;</span>
<span class="lineNum">    2973 </span>            : 
<span class="lineNum">    2974 </span>            :                 start += plane_blocks;
<span class="lineNum">    2975 </span>            : 
<span class="lineNum">    2976 </span>            :                 /*
<span class="lineNum">    2977 </span>            :                  * allocation for y_plane part of planar format:
<span class="lineNum">    2978 </span>            :                  */
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :                 if (p-&gt;y_bytes_per_pixel) {</span>
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :                         y_data_rate = skl_plane_relative_data_rate(p, 1);</span>
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :                         y_plane_blocks = y_minimum[plane];</span>
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :                         y_plane_blocks += div_u64((uint64_t)alloc_size * y_data_rate,</span>
<span class="lineNum">    2983 </span>            :                                                 total_data_rate);
<span class="lineNum">    2984 </span>            : 
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :                         ddb-&gt;y_plane[pipe][plane].start = start;</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                         ddb-&gt;y_plane[pipe][plane].end = start + y_plane_blocks;</span>
<span class="lineNum">    2987 </span>            : 
<span class="lineNum">    2988 </span>            :                         start += y_plane_blocks;
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2990 </span>            : 
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2992 </span>            : 
<a name="2993"><span class="lineNum">    2993 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2994 </span>            : 
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 : static uint32_t skl_pipe_pixel_rate(const struct intel_crtc_state *config)</span>
<span class="lineNum">    2996 </span>            : {
<span class="lineNum">    2997 </span>            :         /* TODO: Take into account the scalers once we support them */
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :         return config-&gt;base.adjusted_mode.crtc_clock;</span>
<span class="lineNum">    2999 </span>            : }
<span class="lineNum">    3000 </span>            : 
<span class="lineNum">    3001 </span>            : /*
<span class="lineNum">    3002 </span>            :  * The max latency should be 257 (max the punit can code is 255 and we add 2us
<span class="lineNum">    3003 </span>            :  * for the read latency) and bytes_per_pixel should always be &lt;= 8, so that
<span class="lineNum">    3004 </span>            :  * should allow pixel_rate up to ~2 GHz which seems sufficient since max
<a name="3005"><span class="lineNum">    3005 </span>            :  * 2xcdclk is 1350 MHz and the pixel rate should never exceed that.</a>
<span class="lineNum">    3006 </span>            : */
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 : static uint32_t skl_wm_method1(uint32_t pixel_rate, uint8_t bytes_per_pixel,</span>
<span class="lineNum">    3008 </span>            :                                uint32_t latency)
<span class="lineNum">    3009 </span>            : {
<span class="lineNum">    3010 </span>            :         uint32_t wm_intermediate_val, ret;
<span class="lineNum">    3011 </span>            : 
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         if (latency == 0)</span>
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                 return UINT_MAX;</span>
<span class="lineNum">    3014 </span>            : 
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         wm_intermediate_val = latency * pixel_rate * bytes_per_pixel / 512;</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :         ret = DIV_ROUND_UP(wm_intermediate_val, 1000);</span>
<span class="lineNum">    3017 </span>            : 
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3019"><span class="lineNum">    3019 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3020 </span>            : 
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 : static uint32_t skl_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,</span>
<span class="lineNum">    3022 </span>            :                                uint32_t horiz_pixels, uint8_t bytes_per_pixel,
<span class="lineNum">    3023 </span>            :                                uint64_t tiling, uint32_t latency)
<span class="lineNum">    3024 </span>            : {
<span class="lineNum">    3025 </span>            :         uint32_t ret;
<span class="lineNum">    3026 </span>            :         uint32_t plane_bytes_per_line, plane_blocks_per_line;
<span class="lineNum">    3027 </span>            :         uint32_t wm_intermediate_val;
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :         if (latency == 0)</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :                 return UINT_MAX;</span>
<span class="lineNum">    3031 </span>            : 
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         plane_bytes_per_line = horiz_pixels * bytes_per_pixel;</span>
<span class="lineNum">    3033 </span>            : 
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :         if (tiling == I915_FORMAT_MOD_Y_TILED ||</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :             tiling == I915_FORMAT_MOD_Yf_TILED) {</span>
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :                 plane_bytes_per_line *= 4;</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);</span>
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :                 plane_blocks_per_line /= 4;</span>
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :                 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);</span>
<span class="lineNum">    3041 </span>            :         }
<span class="lineNum">    3042 </span>            : 
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :         wm_intermediate_val = latency * pixel_rate;</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :         ret = DIV_ROUND_UP(wm_intermediate_val, pipe_htotal * 1000) *</span>
<span class="lineNum">    3045 </span>            :                                 plane_blocks_per_line;
<span class="lineNum">    3046 </span>            : 
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3049 </span>            : 
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 : static bool skl_ddb_allocation_changed(const struct skl_ddb_allocation *new_ddb,</span>
<span class="lineNum">    3051 </span>            :                                        const struct intel_crtc *intel_crtc)
<span class="lineNum">    3052 </span>            : {
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         const struct skl_ddb_allocation *cur_ddb = &amp;dev_priv-&gt;wm.skl_hw.ddb;</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3057 </span>            : 
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :         if (memcmp(new_ddb-&gt;plane[pipe], cur_ddb-&gt;plane[pipe],</span>
<span class="lineNum">    3059 </span>            :                    sizeof(new_ddb-&gt;plane[pipe])))
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    3061 </span>            : 
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :         if (memcmp(&amp;new_ddb-&gt;plane[pipe][PLANE_CURSOR], &amp;cur_ddb-&gt;plane[pipe][PLANE_CURSOR],</span>
<span class="lineNum">    3063 </span>            :                     sizeof(new_ddb-&gt;plane[pipe][PLANE_CURSOR])))
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    3065 </span>            : 
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="3067"><span class="lineNum">    3067 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3068 </span>            : 
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 : static void skl_compute_wm_global_parameters(struct drm_device *dev,</span>
<span class="lineNum">    3070 </span>            :                                              struct intel_wm_config *config)
<span class="lineNum">    3071 </span>            : {
<span class="lineNum">    3072 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    3073 </span>            :         struct drm_plane *plane;
<span class="lineNum">    3074 </span>            : 
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;dev-&gt;mode_config.crtc_list, head)</span>
<span class="lineNum">    3076 </span><span class="lineNoCov">          0 :                 config-&gt;num_pipes_active += to_intel_crtc(crtc)-&gt;active;</span>
<span class="lineNum">    3077 </span>            : 
<span class="lineNum">    3078 </span>            :         /* FIXME: I don't think we need those two global parameters on SKL */
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         list_for_each_entry(plane, &amp;dev-&gt;mode_config.plane_list, head) {</span>
<span class="lineNum">    3080 </span><span class="lineNoCov">          0 :                 struct intel_plane *intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">    3081 </span>            : 
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :                 config-&gt;sprites_enabled |= intel_plane-&gt;wm.enabled;</span>
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                 config-&gt;sprites_scaled |= intel_plane-&gt;wm.scaled;</span>
<span class="lineNum">    3084 </span>            :         }
<a name="3085"><span class="lineNum">    3085 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3086 </span>            : 
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 : static void skl_compute_wm_pipe_parameters(struct drm_crtc *crtc,</span>
<span class="lineNum">    3088 </span>            :                                            struct skl_pipe_wm_parameters *p)
<span class="lineNum">    3089 </span>            : {
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3093 </span>            :         struct drm_plane *plane;
<span class="lineNum">    3094 </span>            :         struct drm_framebuffer *fb;
<span class="lineNum">    3095 </span>            :         int i = 1; /* Index for sprite planes start */
<span class="lineNum">    3096 </span>            : 
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         p-&gt;active = intel_crtc-&gt;active;</span>
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         if (p-&gt;active) {</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :                 p-&gt;pipe_htotal = intel_crtc-&gt;config-&gt;base.adjusted_mode.crtc_htotal;</span>
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :                 p-&gt;pixel_rate = skl_pipe_pixel_rate(intel_crtc-&gt;config);</span>
<span class="lineNum">    3101 </span>            : 
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :                 fb = crtc-&gt;primary-&gt;state-&gt;fb;</span>
<span class="lineNum">    3103 </span>            :                 /* For planar: Bpp is for uv plane, y_Bpp is for y plane */
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :                 if (fb) {</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].enabled = true;</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].bytes_per_pixel = fb-&gt;pixel_format == DRM_FORMAT_NV12 ?</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :                                 drm_format_plane_cpp(fb-&gt;pixel_format, 1) :</span>
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :                                 drm_format_plane_cpp(fb-&gt;pixel_format, 0);</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].y_bytes_per_pixel = fb-&gt;pixel_format == DRM_FORMAT_NV12 ?</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :                                 drm_format_plane_cpp(fb-&gt;pixel_format, 0) : 0;</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].tiling = fb-&gt;modifier[0];</span>
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].enabled = false;</span>
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].bytes_per_pixel = 0;</span>
<span class="lineNum">    3115 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].y_bytes_per_pixel = 0;</span>
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                         p-&gt;plane[0].tiling = DRM_FORMAT_MOD_NONE;</span>
<span class="lineNum">    3117 </span>            :                 }
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :                 p-&gt;plane[0].horiz_pixels = intel_crtc-&gt;config-&gt;pipe_src_w;</span>
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :                 p-&gt;plane[0].vert_pixels = intel_crtc-&gt;config-&gt;pipe_src_h;</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                 p-&gt;plane[0].rotation = crtc-&gt;primary-&gt;state-&gt;rotation;</span>
<span class="lineNum">    3121 </span>            : 
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :                 fb = crtc-&gt;cursor-&gt;state-&gt;fb;</span>
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                 p-&gt;plane[PLANE_CURSOR].y_bytes_per_pixel = 0;</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                 if (fb) {</span>
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].enabled = true;</span>
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].bytes_per_pixel = fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].horiz_pixels = crtc-&gt;cursor-&gt;state-&gt;crtc_w;</span>
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].vert_pixels = crtc-&gt;cursor-&gt;state-&gt;crtc_h;</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].enabled = false;</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].bytes_per_pixel = 0;</span>
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].horiz_pixels = 64;</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :                         p-&gt;plane[PLANE_CURSOR].vert_pixels = 64;</span>
<span class="lineNum">    3134 </span>            :                 }
<span class="lineNum">    3135 </span>            :         }
<span class="lineNum">    3136 </span>            : 
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :         list_for_each_entry(plane, &amp;dev-&gt;mode_config.plane_list, head) {</span>
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 :                 struct intel_plane *intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">    3139 </span>            : 
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                 if (intel_plane-&gt;pipe == pipe &amp;&amp;</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :                         plane-&gt;type == DRM_PLANE_TYPE_OVERLAY)</span>
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :                         p-&gt;plane[i++] = intel_plane-&gt;wm;</span>
<span class="lineNum">    3143 </span>            :         }
<a name="3144"><span class="lineNum">    3144 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3145 </span>            : 
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 : static bool skl_compute_plane_wm(const struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    3147 </span>            :                                  struct skl_pipe_wm_parameters *p,
<span class="lineNum">    3148 </span>            :                                  struct intel_plane_wm_parameters *p_params,
<span class="lineNum">    3149 </span>            :                                  uint16_t ddb_allocation,
<span class="lineNum">    3150 </span>            :                                  int level,
<span class="lineNum">    3151 </span>            :                                  uint16_t *out_blocks, /* out */
<span class="lineNum">    3152 </span>            :                                  uint8_t *out_lines /* out */)
<span class="lineNum">    3153 </span>            : {
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         uint32_t latency = dev_priv-&gt;wm.skl_latency[level];</span>
<span class="lineNum">    3155 </span>            :         uint32_t method1, method2;
<span class="lineNum">    3156 </span>            :         uint32_t plane_bytes_per_line, plane_blocks_per_line;
<span class="lineNum">    3157 </span>            :         uint32_t res_blocks, res_lines;
<span class="lineNum">    3158 </span>            :         uint32_t selected_result;
<span class="lineNum">    3159 </span>            :         uint8_t bytes_per_pixel;
<span class="lineNum">    3160 </span>            : 
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :         if (latency == 0 || !p-&gt;active || !p_params-&gt;enabled)</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3163 </span>            : 
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :         bytes_per_pixel = p_params-&gt;y_bytes_per_pixel ?</span>
<span class="lineNum">    3165 </span>            :                 p_params-&gt;y_bytes_per_pixel :
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :                 p_params-&gt;bytes_per_pixel;</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :         method1 = skl_wm_method1(p-&gt;pixel_rate,</span>
<span class="lineNum">    3168 </span>            :                                  bytes_per_pixel,
<span class="lineNum">    3169 </span>            :                                  latency);
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         method2 = skl_wm_method2(p-&gt;pixel_rate,</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :                                  p-&gt;pipe_htotal,</span>
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :                                  p_params-&gt;horiz_pixels,</span>
<span class="lineNum">    3173 </span>            :                                  bytes_per_pixel,
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :                                  p_params-&gt;tiling,</span>
<span class="lineNum">    3175 </span>            :                                  latency);
<span class="lineNum">    3176 </span>            : 
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         plane_bytes_per_line = p_params-&gt;horiz_pixels * bytes_per_pixel;</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);</span>
<span class="lineNum">    3179 </span>            : 
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :         if (p_params-&gt;tiling == I915_FORMAT_MOD_Y_TILED ||</span>
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :             p_params-&gt;tiling == I915_FORMAT_MOD_Yf_TILED) {</span>
<span class="lineNum">    3182 </span>            :                 uint32_t min_scanlines = 4;
<span class="lineNum">    3183 </span>            :                 uint32_t y_tile_minimum;
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :                 if (intel_rotation_90_or_270(p_params-&gt;rotation)) {</span>
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :                         switch (p_params-&gt;bytes_per_pixel) {</span>
<span class="lineNum">    3186 </span>            :                         case 1:
<span class="lineNum">    3187 </span>            :                                 min_scanlines = 16;
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3189 </span>            :                         case 2:
<span class="lineNum">    3190 </span>            :                                 min_scanlines = 8;
<span class="lineNum">    3191 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3192 </span>            :                         case 8:
<span class="lineNum">    3193 </span><span class="lineNoCov">          0 :                                 WARN(1, &quot;Unsupported pixel depth for rotation&quot;);</span>
<span class="lineNum">    3194 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3195 </span>            :                 }
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :                 y_tile_minimum = plane_blocks_per_line * min_scanlines;</span>
<span class="lineNum">    3197 </span><span class="lineNoCov">          0 :                 selected_result = max(method2, y_tile_minimum);</span>
<span class="lineNum">    3198 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :                 if ((ddb_allocation / plane_blocks_per_line) &gt;= 1)</span>
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :                         selected_result = min(method1, method2);</span>
<span class="lineNum">    3201 </span>            :                 else
<span class="lineNum">    3202 </span>            :                         selected_result = method1;
<span class="lineNum">    3203 </span>            :         }
<span class="lineNum">    3204 </span>            : 
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         res_blocks = selected_result + 1;</span>
<span class="lineNum">    3206 </span><span class="lineNoCov">          0 :         res_lines = DIV_ROUND_UP(selected_result, plane_blocks_per_line);</span>
<span class="lineNum">    3207 </span>            : 
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         if (level &gt;= 1 &amp;&amp; level &lt;= 7) {</span>
<span class="lineNum">    3209 </span><span class="lineNoCov">          0 :                 if (p_params-&gt;tiling == I915_FORMAT_MOD_Y_TILED ||</span>
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :                     p_params-&gt;tiling == I915_FORMAT_MOD_Yf_TILED)</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                         res_lines += 4;</span>
<span class="lineNum">    3212 </span>            :                 else
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :                         res_blocks++;</span>
<span class="lineNum">    3214 </span>            :         }
<span class="lineNum">    3215 </span>            : 
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         if (res_blocks &gt;= ddb_allocation || res_lines &gt; 31)</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3218 </span>            : 
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :         *out_blocks = res_blocks;</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :         *out_lines = res_lines;</span>
<span class="lineNum">    3221 </span>            : 
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3224 </span>            : 
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 : static void skl_compute_wm_level(const struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    3226 </span>            :                                  struct skl_ddb_allocation *ddb,
<span class="lineNum">    3227 </span>            :                                  struct skl_pipe_wm_parameters *p,
<span class="lineNum">    3228 </span>            :                                  enum pipe pipe,
<span class="lineNum">    3229 </span>            :                                  int level,
<span class="lineNum">    3230 </span>            :                                  int num_planes,
<span class="lineNum">    3231 </span>            :                                  struct skl_wm_level *result)
<span class="lineNum">    3232 </span>            : {
<span class="lineNum">    3233 </span>            :         uint16_t ddb_blocks;
<span class="lineNum">    3234 </span>            :         int i;
<span class="lineNum">    3235 </span>            : 
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_planes; i++) {</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :                 ddb_blocks = skl_ddb_entry_size(&amp;ddb-&gt;plane[pipe][i]);</span>
<span class="lineNum">    3238 </span>            : 
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :                 result-&gt;plane_en[i] = skl_compute_plane_wm(dev_priv,</span>
<span class="lineNum">    3240 </span><span class="lineNoCov">          0 :                                                 p, &amp;p-&gt;plane[i],</span>
<span class="lineNum">    3241 </span>            :                                                 ddb_blocks,
<span class="lineNum">    3242 </span>            :                                                 level,
<span class="lineNum">    3243 </span><span class="lineNoCov">          0 :                                                 &amp;result-&gt;plane_res_b[i],</span>
<span class="lineNum">    3244 </span><span class="lineNoCov">          0 :                                                 &amp;result-&gt;plane_res_l[i]);</span>
<span class="lineNum">    3245 </span>            :         }
<span class="lineNum">    3246 </span>            : 
<span class="lineNum">    3247 </span><span class="lineNoCov">          0 :         ddb_blocks = skl_ddb_entry_size(&amp;ddb-&gt;plane[pipe][PLANE_CURSOR]);</span>
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :         result-&gt;plane_en[PLANE_CURSOR] = skl_compute_plane_wm(dev_priv, p,</span>
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :                                                  &amp;p-&gt;plane[PLANE_CURSOR],</span>
<span class="lineNum">    3250 </span>            :                                                  ddb_blocks, level,
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :                                                  &amp;result-&gt;plane_res_b[PLANE_CURSOR],</span>
<span class="lineNum">    3252 </span><span class="lineNoCov">          0 :                                                  &amp;result-&gt;plane_res_l[PLANE_CURSOR]);</span>
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 : }</span>
<a name="3254"><span class="lineNum">    3254 </span>            : </a>
<span class="lineNum">    3255 </span>            : static uint32_t
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 : skl_compute_linetime_wm(struct drm_crtc *crtc, struct skl_pipe_wm_parameters *p)</span>
<span class="lineNum">    3257 </span>            : {
<span class="lineNum">    3258 </span><span class="lineNoCov">          0 :         if (!to_intel_crtc(crtc)-&gt;active)</span>
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3260 </span>            : 
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :         if (WARN_ON(p-&gt;pixel_rate == 0))</span>
<span class="lineNum">    3262 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3263 </span>            : 
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :         return DIV_ROUND_UP(8 * p-&gt;pipe_htotal * 1000, p-&gt;pixel_rate);</span>
<a name="3265"><span class="lineNum">    3265 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3266 </span>            : 
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 : static void skl_compute_transition_wm(struct drm_crtc *crtc,</span>
<span class="lineNum">    3268 </span>            :                                       struct skl_pipe_wm_parameters *params,
<span class="lineNum">    3269 </span>            :                                       struct skl_wm_level *trans_wm /* out */)
<span class="lineNum">    3270 </span>            : {
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3272 </span>            :         int i;
<span class="lineNum">    3273 </span>            : 
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         if (!params-&gt;active)</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3276 </span>            : 
<span class="lineNum">    3277 </span>            :         /* Until we know more, just disable transition WMs */
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; intel_num_planes(intel_crtc); i++)</span>
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :                 trans_wm-&gt;plane_en[i] = false;</span>
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         trans_wm-&gt;plane_en[PLANE_CURSOR] = false;</span>
<a name="3281"><span class="lineNum">    3281 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3282 </span>            : 
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 : static void skl_compute_pipe_wm(struct drm_crtc *crtc,</span>
<span class="lineNum">    3284 </span>            :                                 struct skl_ddb_allocation *ddb,
<span class="lineNum">    3285 </span>            :                                 struct skl_pipe_wm_parameters *params,
<span class="lineNum">    3286 </span>            :                                 struct skl_pipe_wm *pipe_wm)
<span class="lineNum">    3287 </span>            : {
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         const struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    3292 </span>            : 
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt;= max_level; level++) {</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :                 skl_compute_wm_level(dev_priv, ddb, params, intel_crtc-&gt;pipe,</span>
<span class="lineNum">    3295 </span><span class="lineNoCov">          0 :                                      level, intel_num_planes(intel_crtc),</span>
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :                                      &amp;pipe_wm-&gt;wm[level]);</span>
<span class="lineNum">    3297 </span>            :         }
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         pipe_wm-&gt;linetime = skl_compute_linetime_wm(crtc, params);</span>
<span class="lineNum">    3299 </span>            : 
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         skl_compute_transition_wm(crtc, params, &amp;pipe_wm-&gt;trans_wm);</span>
<a name="3301"><span class="lineNum">    3301 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3302 </span>            : 
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 : static void skl_compute_wm_results(struct drm_device *dev,</span>
<span class="lineNum">    3304 </span>            :                                    struct skl_pipe_wm_parameters *p,
<span class="lineNum">    3305 </span>            :                                    struct skl_pipe_wm *p_wm,
<span class="lineNum">    3306 </span>            :                                    struct skl_wm_values *r,
<span class="lineNum">    3307 </span>            :                                    struct intel_crtc *intel_crtc)
<span class="lineNum">    3308 </span>            : {
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :         int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3311 </span>            :         uint32_t temp;
<span class="lineNum">    3312 </span>            :         int i;
<span class="lineNum">    3313 </span>            : 
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt;= max_level; level++) {</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; intel_num_planes(intel_crtc); i++) {</span>
<span class="lineNum">    3316 </span>            :                         temp = 0;
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :                         temp |= p_wm-&gt;wm[level].plane_res_l[i] &lt;&lt;</span>
<span class="lineNum">    3319 </span>            :                                         PLANE_WM_LINES_SHIFT;
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :                         temp |= p_wm-&gt;wm[level].plane_res_b[i];</span>
<span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                         if (p_wm-&gt;wm[level].plane_en[i])</span>
<span class="lineNum">    3322 </span><span class="lineNoCov">          0 :                                 temp |= PLANE_WM_EN;</span>
<span class="lineNum">    3323 </span>            : 
<span class="lineNum">    3324 </span><span class="lineNoCov">          0 :                         r-&gt;plane[pipe][i][level] = temp;</span>
<span class="lineNum">    3325 </span>            :                 }
<span class="lineNum">    3326 </span>            : 
<span class="lineNum">    3327 </span>            :                 temp = 0;
<span class="lineNum">    3328 </span>            : 
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                 temp |= p_wm-&gt;wm[level].plane_res_l[PLANE_CURSOR] &lt;&lt; PLANE_WM_LINES_SHIFT;</span>
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :                 temp |= p_wm-&gt;wm[level].plane_res_b[PLANE_CURSOR];</span>
<span class="lineNum">    3331 </span>            : 
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :                 if (p_wm-&gt;wm[level].plane_en[PLANE_CURSOR])</span>
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :                         temp |= PLANE_WM_EN;</span>
<span class="lineNum">    3334 </span>            : 
<span class="lineNum">    3335 </span><span class="lineNoCov">          0 :                 r-&gt;plane[pipe][PLANE_CURSOR][level] = temp;</span>
<span class="lineNum">    3336 </span>            : 
<span class="lineNum">    3337 </span>            :         }
<span class="lineNum">    3338 </span>            : 
<span class="lineNum">    3339 </span>            :         /* transition WMs */
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; intel_num_planes(intel_crtc); i++) {</span>
<span class="lineNum">    3341 </span>            :                 temp = 0;
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :                 temp |= p_wm-&gt;trans_wm.plane_res_l[i] &lt;&lt; PLANE_WM_LINES_SHIFT;</span>
<span class="lineNum">    3343 </span><span class="lineNoCov">          0 :                 temp |= p_wm-&gt;trans_wm.plane_res_b[i];</span>
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :                 if (p_wm-&gt;trans_wm.plane_en[i])</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :                         temp |= PLANE_WM_EN;</span>
<span class="lineNum">    3346 </span>            : 
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :                 r-&gt;plane_trans[pipe][i] = temp;</span>
<span class="lineNum">    3348 </span>            :         }
<span class="lineNum">    3349 </span>            : 
<span class="lineNum">    3350 </span>            :         temp = 0;
<span class="lineNum">    3351 </span><span class="lineNoCov">          0 :         temp |= p_wm-&gt;trans_wm.plane_res_l[PLANE_CURSOR] &lt;&lt; PLANE_WM_LINES_SHIFT;</span>
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 :         temp |= p_wm-&gt;trans_wm.plane_res_b[PLANE_CURSOR];</span>
<span class="lineNum">    3353 </span><span class="lineNoCov">          0 :         if (p_wm-&gt;trans_wm.plane_en[PLANE_CURSOR])</span>
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :                 temp |= PLANE_WM_EN;</span>
<span class="lineNum">    3355 </span>            : 
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :         r-&gt;plane_trans[pipe][PLANE_CURSOR] = temp;</span>
<span class="lineNum">    3357 </span>            : 
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :         r-&gt;wm_linetime[pipe] = p_wm-&gt;linetime;</span>
<a name="3359"><span class="lineNum">    3359 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3360 </span>            : 
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 : static void skl_ddb_entry_write(struct drm_i915_private *dev_priv, uint32_t reg,</span>
<span class="lineNum">    3362 </span>            :                                 const struct skl_ddb_entry *entry)
<span class="lineNum">    3363 </span>            : {
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :         if (entry-&gt;end)</span>
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, (entry-&gt;end - 1) &lt;&lt; 16 | entry-&gt;start);</span>
<span class="lineNum">    3366 </span>            :         else
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg, 0);</span>
<a name="3368"><span class="lineNum">    3368 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3369 </span>            : 
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 : static void skl_write_wm_values(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    3371 </span>            :                                 const struct skl_wm_values *new)
<span class="lineNum">    3372 </span>            : {
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    3374 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">    3375 </span>            : 
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;dev-&gt;mode_config.crtc_list, base.head) {</span>
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :                 int i, level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                 enum pipe pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    3379 </span>            : 
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :                 if (!new-&gt;dirty[pipe])</span>
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    3382 </span>            : 
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :                 I915_WRITE(PIPE_WM_LINETIME(pipe), new-&gt;wm_linetime[pipe]);</span>
<span class="lineNum">    3384 </span>            : 
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                 for (level = 0; level &lt;= max_level; level++) {</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; intel_num_planes(crtc); i++)</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :                                 I915_WRITE(PLANE_WM(pipe, i, level),</span>
<span class="lineNum">    3388 </span>            :                                            new-&gt;plane[pipe][i][level]);
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                         I915_WRITE(CUR_WM(pipe, level),</span>
<span class="lineNum">    3390 </span>            :                                    new-&gt;plane[pipe][PLANE_CURSOR][level]);
<span class="lineNum">    3391 </span>            :                 }
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; intel_num_planes(crtc); i++)</span>
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                         I915_WRITE(PLANE_WM_TRANS(pipe, i),</span>
<span class="lineNum">    3394 </span>            :                                    new-&gt;plane_trans[pipe][i]);
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                 I915_WRITE(CUR_WM_TRANS(pipe),</span>
<span class="lineNum">    3396 </span>            :                            new-&gt;plane_trans[pipe][PLANE_CURSOR]);
<span class="lineNum">    3397 </span>            : 
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; intel_num_planes(crtc); i++) {</span>
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                         skl_ddb_entry_write(dev_priv,</span>
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :                                             PLANE_BUF_CFG(pipe, i),</span>
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                                             &amp;new-&gt;ddb.plane[pipe][i]);</span>
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :                         skl_ddb_entry_write(dev_priv,</span>
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :                                             PLANE_NV12_BUF_CFG(pipe, i),</span>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                                             &amp;new-&gt;ddb.y_plane[pipe][i]);</span>
<span class="lineNum">    3405 </span>            :                 }
<span class="lineNum">    3406 </span>            : 
<span class="lineNum">    3407 </span><span class="lineNoCov">          0 :                 skl_ddb_entry_write(dev_priv, CUR_BUF_CFG(pipe),</span>
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                                     &amp;new-&gt;ddb.plane[pipe][PLANE_CURSOR]);</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3411 </span>            : 
<span class="lineNum">    3412 </span>            : /*
<span class="lineNum">    3413 </span>            :  * When setting up a new DDB allocation arrangement, we need to correctly
<span class="lineNum">    3414 </span>            :  * sequence the times at which the new allocations for the pipes are taken into
<span class="lineNum">    3415 </span>            :  * account or we'll have pipes fetching from space previously allocated to
<span class="lineNum">    3416 </span>            :  * another pipe.
<span class="lineNum">    3417 </span>            :  *
<span class="lineNum">    3418 </span>            :  * Roughly the sequence looks like:
<span class="lineNum">    3419 </span>            :  *  1. re-allocate the pipe(s) with the allocation being reduced and not
<span class="lineNum">    3420 </span>            :  *     overlapping with a previous light-up pipe (another way to put it is:
<span class="lineNum">    3421 </span>            :  *     pipes with their new allocation strickly included into their old ones).
<span class="lineNum">    3422 </span>            :  *  2. re-allocate the other pipes that get their allocation reduced
<span class="lineNum">    3423 </span>            :  *  3. allocate the pipes having their allocation increased
<span class="lineNum">    3424 </span>            :  *
<span class="lineNum">    3425 </span>            :  * Steps 1. and 2. are here to take care of the following case:
<span class="lineNum">    3426 </span>            :  * - Initially DDB looks like this:
<span class="lineNum">    3427 </span>            :  *     |   B    |   C    |
<span class="lineNum">    3428 </span>            :  * - enable pipe A.
<span class="lineNum">    3429 </span>            :  * - pipe B has a reduced DDB allocation that overlaps with the old pipe C
<span class="lineNum">    3430 </span>            :  *   allocation
<span class="lineNum">    3431 </span>            :  *     |  A  |  B  |  C  |
<span class="lineNum">    3432 </span>            :  *
<span class="lineNum">    3433 </span>            :  * We need to sequence the re-allocation: C, B, A (and not B, C, A).
<span class="lineNum">    3434 </span>            :  */
<a name="3435"><span class="lineNum">    3435 </span>            : </a>
<span class="lineNum">    3436 </span>            : static void
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 : skl_wm_flush_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, int pass)</span>
<span class="lineNum">    3438 </span>            : {
<span class="lineNum">    3439 </span>            :         int plane;
<span class="lineNum">    3440 </span>            : 
<span class="lineNum">    3441 </span>            :         DRM_DEBUG_KMS(&quot;flush pipe %c (pass %d)\n&quot;, pipe_name(pipe), pass);
<span class="lineNum">    3442 </span>            : 
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 :         for_each_plane(dev_priv, pipe, plane) {</span>
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :                 I915_WRITE(PLANE_SURF(pipe, plane),</span>
<span class="lineNum">    3445 </span>            :                            I915_READ(PLANE_SURF(pipe, plane)));
<span class="lineNum">    3446 </span>            :         }
<span class="lineNum">    3447 </span><span class="lineNoCov">          0 :         I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe)));</span>
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 : }</span>
<a name="3449"><span class="lineNum">    3449 </span>            : </a>
<span class="lineNum">    3450 </span>            : static bool
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 : skl_ddb_allocation_included(const struct skl_ddb_allocation *old,</span>
<span class="lineNum">    3452 </span>            :                             const struct skl_ddb_allocation *new,
<span class="lineNum">    3453 </span>            :                             enum pipe pipe)
<span class="lineNum">    3454 </span>            : {
<span class="lineNum">    3455 </span>            :         uint16_t old_size, new_size;
<span class="lineNum">    3456 </span>            : 
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :         old_size = skl_ddb_entry_size(&amp;old-&gt;pipe[pipe]);</span>
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :         new_size = skl_ddb_entry_size(&amp;new-&gt;pipe[pipe]);</span>
<span class="lineNum">    3459 </span>            : 
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         return old_size != new_size &amp;&amp;</span>
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :                new-&gt;pipe[pipe].start &gt;= old-&gt;pipe[pipe].start &amp;&amp;</span>
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                new-&gt;pipe[pipe].end &lt;= old-&gt;pipe[pipe].end;</span>
<a name="3463"><span class="lineNum">    3463 </span>            : }</a>
<span class="lineNum">    3464 </span>            : 
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 : static void skl_flush_wm_values(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    3466 </span>            :                                 struct skl_wm_values *new_values)
<span class="lineNum">    3467 </span>            : {
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    3469 </span>            :         struct skl_ddb_allocation *cur_ddb, *new_ddb;
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :         bool reallocated[I915_MAX_PIPES] = {};</span>
<span class="lineNum">    3471 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">    3472 </span>            :         enum pipe pipe;
<span class="lineNum">    3473 </span>            : 
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :         new_ddb = &amp;new_values-&gt;ddb;</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :         cur_ddb = &amp;dev_priv-&gt;wm.skl_hw.ddb;</span>
<span class="lineNum">    3476 </span>            : 
<span class="lineNum">    3477 </span>            :         /*
<span class="lineNum">    3478 </span>            :          * First pass: flush the pipes with the new allocation contained into
<span class="lineNum">    3479 </span>            :          * the old space.
<span class="lineNum">    3480 </span>            :          *
<span class="lineNum">    3481 </span>            :          * We'll wait for the vblank on those pipes to ensure we can safely
<span class="lineNum">    3482 </span>            :          * re-allocate the freed space without this pipe fetching from it.
<span class="lineNum">    3483 </span>            :          */
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">    3485 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;active)</span>
<span class="lineNum">    3486 </span>            :                         continue;
<span class="lineNum">    3487 </span>            : 
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                 pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    3489 </span>            : 
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                 if (!skl_ddb_allocation_included(cur_ddb, new_ddb, pipe))</span>
<span class="lineNum">    3491 </span>            :                         continue;
<span class="lineNum">    3492 </span>            : 
<span class="lineNum">    3493 </span><span class="lineNoCov">          0 :                 skl_wm_flush_pipe(dev_priv, pipe, 1);</span>
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, pipe);</span>
<span class="lineNum">    3495 </span>            : 
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :                 reallocated[pipe] = true;</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3498 </span>            : 
<span class="lineNum">    3499 </span>            : 
<span class="lineNum">    3500 </span>            :         /*
<span class="lineNum">    3501 </span>            :          * Second pass: flush the pipes that are having their allocation
<span class="lineNum">    3502 </span>            :          * reduced, but overlapping with a previous allocation.
<span class="lineNum">    3503 </span>            :          *
<span class="lineNum">    3504 </span>            :          * Here as well we need to wait for the vblank to make sure the freed
<span class="lineNum">    3505 </span>            :          * space is not used anymore.
<span class="lineNum">    3506 </span>            :          */
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;active)</span>
<span class="lineNum">    3509 </span>            :                         continue;
<span class="lineNum">    3510 </span>            : 
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :                 pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    3512 </span>            : 
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :                 if (reallocated[pipe])</span>
<span class="lineNum">    3514 </span>            :                         continue;
<span class="lineNum">    3515 </span>            : 
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :                 if (skl_ddb_entry_size(&amp;new_ddb-&gt;pipe[pipe]) &lt;</span>
<span class="lineNum">    3517 </span><span class="lineNoCov">          0 :                     skl_ddb_entry_size(&amp;cur_ddb-&gt;pipe[pipe])) {</span>
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :                         skl_wm_flush_pipe(dev_priv, pipe, 2);</span>
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 :                         intel_wait_for_vblank(dev, pipe);</span>
<span class="lineNum">    3520 </span><span class="lineNoCov">          0 :                         reallocated[pipe] = true;</span>
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3522 </span>            :         }
<span class="lineNum">    3523 </span>            : 
<span class="lineNum">    3524 </span>            :         /*
<span class="lineNum">    3525 </span>            :          * Third pass: flush the pipes that got more space allocated.
<span class="lineNum">    3526 </span>            :          *
<span class="lineNum">    3527 </span>            :          * We don't need to actively wait for the update here, next vblank
<span class="lineNum">    3528 </span>            :          * will just get more DDB space with the correct WM values.
<span class="lineNum">    3529 </span>            :          */
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :         for_each_intel_crtc(dev, crtc) {</span>
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :                 if (!crtc-&gt;active)</span>
<span class="lineNum">    3532 </span>            :                         continue;
<span class="lineNum">    3533 </span>            : 
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :                 pipe = crtc-&gt;pipe;</span>
<span class="lineNum">    3535 </span>            : 
<span class="lineNum">    3536 </span>            :                 /*
<span class="lineNum">    3537 </span>            :                  * At this point, only the pipes more space than before are
<span class="lineNum">    3538 </span>            :                  * left to re-allocate.
<span class="lineNum">    3539 </span>            :                  */
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :                 if (reallocated[pipe])</span>
<span class="lineNum">    3541 </span>            :                         continue;
<span class="lineNum">    3542 </span>            : 
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :                 skl_wm_flush_pipe(dev_priv, pipe, 3);</span>
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         }</span>
<a name="3545"><span class="lineNum">    3545 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3546 </span>            : 
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 : static bool skl_update_pipe_wm(struct drm_crtc *crtc,</span>
<span class="lineNum">    3548 </span>            :                                struct skl_pipe_wm_parameters *params,
<span class="lineNum">    3549 </span>            :                                struct intel_wm_config *config,
<span class="lineNum">    3550 </span>            :                                struct skl_ddb_allocation *ddb, /* out */
<span class="lineNum">    3551 </span>            :                                struct skl_pipe_wm *pipe_wm /* out */)
<span class="lineNum">    3552 </span>            : {
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3554 </span>            : 
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :         skl_compute_wm_pipe_parameters(crtc, params);</span>
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :         skl_allocate_pipe_ddb(crtc, config, params, ddb);</span>
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         skl_compute_pipe_wm(crtc, ddb, params, pipe_wm);</span>
<span class="lineNum">    3558 </span>            : 
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :         if (!memcmp(&amp;intel_crtc-&gt;wm.skl_active, pipe_wm, sizeof(*pipe_wm)))</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3561 </span>            : 
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;wm.skl_active = *pipe_wm;</span>
<span class="lineNum">    3563 </span>            : 
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="3565"><span class="lineNum">    3565 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3566 </span>            : 
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 : static void skl_update_other_pipe_wm(struct drm_device *dev,</span>
<span class="lineNum">    3568 </span>            :                                      struct drm_crtc *crtc,
<span class="lineNum">    3569 </span>            :                                      struct intel_wm_config *config,
<span class="lineNum">    3570 </span>            :                                      struct skl_wm_values *r)
<span class="lineNum">    3571 </span>            : {
<span class="lineNum">    3572 </span>            :         struct intel_crtc *intel_crtc;
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         struct intel_crtc *this_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3574 </span>            : 
<span class="lineNum">    3575 </span>            :         /*
<span class="lineNum">    3576 </span>            :          * If the WM update hasn't changed the allocation for this_crtc (the
<span class="lineNum">    3577 </span>            :          * crtc we are currently computing the new WM values for), other
<span class="lineNum">    3578 </span>            :          * enabled crtcs will keep the same allocation and we don't need to
<span class="lineNum">    3579 </span>            :          * recompute anything for them.
<span class="lineNum">    3580 </span>            :          */
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :         if (!skl_ddb_allocation_changed(&amp;r-&gt;ddb, this_crtc))</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3583 </span>            : 
<span class="lineNum">    3584 </span>            :         /*
<span class="lineNum">    3585 </span>            :          * Otherwise, because of this_crtc being freshly enabled/disabled, the
<span class="lineNum">    3586 </span>            :          * other active pipes need new DDB allocation and WM values.
<span class="lineNum">    3587 </span>            :          */
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :         list_for_each_entry(intel_crtc, &amp;dev-&gt;mode_config.crtc_list,</span>
<span class="lineNum">    3589 </span>            :                                 base.head) {
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :                 struct skl_pipe_wm_parameters params = {};</span>
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :                 struct skl_pipe_wm pipe_wm = {};</span>
<span class="lineNum">    3592 </span>            :                 bool wm_changed;
<span class="lineNum">    3593 </span>            : 
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :                 if (this_crtc-&gt;pipe == intel_crtc-&gt;pipe)</span>
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    3596 </span>            : 
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                 if (!intel_crtc-&gt;active)</span>
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    3599 </span>            : 
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :                 wm_changed = skl_update_pipe_wm(&amp;intel_crtc-&gt;base,</span>
<span class="lineNum">    3601 </span>            :                                                 &amp;params, config,
<span class="lineNum">    3602 </span>            :                                                 &amp;r-&gt;ddb, &amp;pipe_wm);
<span class="lineNum">    3603 </span>            : 
<span class="lineNum">    3604 </span>            :                 /*
<span class="lineNum">    3605 </span>            :                  * If we end up re-computing the other pipe WM values, it's
<span class="lineNum">    3606 </span>            :                  * because it was really needed, so we expect the WM values to
<span class="lineNum">    3607 </span>            :                  * be different.
<span class="lineNum">    3608 </span>            :                  */
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :                 WARN_ON(!wm_changed);</span>
<span class="lineNum">    3610 </span>            : 
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                 skl_compute_wm_results(dev, &amp;params, &amp;pipe_wm, r, intel_crtc);</span>
<span class="lineNum">    3612 </span><span class="lineNoCov">          0 :                 r-&gt;dirty[intel_crtc-&gt;pipe] = true;</span>
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :         }</span>
<a name="3614"><span class="lineNum">    3614 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3615 </span>            : 
<span class="lineNum">    3616 </span><span class="lineNoCov">          0 : static void skl_clear_wm(struct skl_wm_values *watermarks, enum pipe pipe)</span>
<span class="lineNum">    3617 </span>            : {
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :         watermarks-&gt;wm_linetime[pipe] = 0;</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         memset(watermarks-&gt;plane[pipe], 0,</span>
<span class="lineNum">    3620 </span>            :                sizeof(uint32_t) * 8 * I915_MAX_PLANES);
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 :         memset(watermarks-&gt;plane_trans[pipe],</span>
<span class="lineNum">    3622 </span>            :                0, sizeof(uint32_t) * I915_MAX_PLANES);
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :         watermarks-&gt;plane_trans[pipe][PLANE_CURSOR] = 0;</span>
<span class="lineNum">    3624 </span>            : 
<span class="lineNum">    3625 </span>            :         /* Clear ddb entries for pipe */
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :         memset(&amp;watermarks-&gt;ddb.pipe[pipe], 0, sizeof(struct skl_ddb_entry));</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :         memset(&amp;watermarks-&gt;ddb.plane[pipe], 0,</span>
<span class="lineNum">    3628 </span>            :                sizeof(struct skl_ddb_entry) * I915_MAX_PLANES);
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         memset(&amp;watermarks-&gt;ddb.y_plane[pipe], 0,</span>
<span class="lineNum">    3630 </span>            :                sizeof(struct skl_ddb_entry) * I915_MAX_PLANES);
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         memset(&amp;watermarks-&gt;ddb.plane[pipe][PLANE_CURSOR], 0,</span>
<span class="lineNum">    3632 </span>            :                sizeof(struct skl_ddb_entry));
<span class="lineNum">    3633 </span>            : 
<a name="3634"><span class="lineNum">    3634 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3635 </span>            : 
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 : static void skl_update_wm(struct drm_crtc *crtc)</span>
<span class="lineNum">    3637 </span>            : {
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3639 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :         struct skl_pipe_wm_parameters params = {};</span>
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :         struct skl_wm_values *results = &amp;dev_priv-&gt;wm.skl_results;</span>
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :         struct skl_pipe_wm pipe_wm = {};</span>
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :         struct intel_wm_config config = {};</span>
<span class="lineNum">    3645 </span>            : 
<span class="lineNum">    3646 </span>            : 
<span class="lineNum">    3647 </span>            :         /* Clear all dirty flags */
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :         memset(results-&gt;dirty, 0, sizeof(bool) * I915_MAX_PIPES);</span>
<span class="lineNum">    3649 </span>            : 
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :         skl_clear_wm(results, intel_crtc-&gt;pipe);</span>
<span class="lineNum">    3651 </span>            : 
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :         skl_compute_wm_global_parameters(dev, &amp;config);</span>
<span class="lineNum">    3653 </span>            : 
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         if (!skl_update_pipe_wm(crtc, &amp;params, &amp;config,</span>
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :                                 &amp;results-&gt;ddb, &amp;pipe_wm))</span>
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3657 </span>            : 
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         skl_compute_wm_results(dev, &amp;params, &amp;pipe_wm, results, intel_crtc);</span>
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :         results-&gt;dirty[intel_crtc-&gt;pipe] = true;</span>
<span class="lineNum">    3660 </span>            : 
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         skl_update_other_pipe_wm(dev, crtc, &amp;config, results);</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :         skl_write_wm_values(dev_priv, results);</span>
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 :         skl_flush_wm_values(dev_priv, results);</span>
<span class="lineNum">    3664 </span>            : 
<span class="lineNum">    3665 </span>            :         /* store the new configuration */
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :         dev_priv-&gt;wm.skl_hw = *results;</span>
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 : }</span>
<a name="3668"><span class="lineNum">    3668 </span>            : </a>
<span class="lineNum">    3669 </span>            : static void
<span class="lineNum">    3670 </span><span class="lineNoCov">          0 : skl_update_sprite_wm(struct drm_plane *plane, struct drm_crtc *crtc,</span>
<span class="lineNum">    3671 </span>            :                      uint32_t sprite_width, uint32_t sprite_height,
<span class="lineNum">    3672 </span>            :                      int pixel_size, bool enabled, bool scaled)
<span class="lineNum">    3673 </span>            : {
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         struct intel_plane *intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = plane-&gt;state-&gt;fb;</span>
<span class="lineNum">    3676 </span>            : 
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.enabled = enabled;</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.scaled = scaled;</span>
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.horiz_pixels = sprite_width;</span>
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.vert_pixels = sprite_height;</span>
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.tiling = DRM_FORMAT_MOD_NONE;</span>
<span class="lineNum">    3682 </span>            : 
<span class="lineNum">    3683 </span>            :         /* For planar: Bpp is for UV plane, y_Bpp is for Y plane */
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.bytes_per_pixel =</span>
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :                 (fb &amp;&amp; fb-&gt;pixel_format == DRM_FORMAT_NV12) ?</span>
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :                 drm_format_plane_cpp(plane-&gt;state-&gt;fb-&gt;pixel_format, 1) : pixel_size;</span>
<span class="lineNum">    3687 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.y_bytes_per_pixel =</span>
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                 (fb &amp;&amp; fb-&gt;pixel_format == DRM_FORMAT_NV12) ?</span>
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :                 drm_format_plane_cpp(plane-&gt;state-&gt;fb-&gt;pixel_format, 0) : 0;</span>
<span class="lineNum">    3690 </span>            : 
<span class="lineNum">    3691 </span>            :         /*
<span class="lineNum">    3692 </span>            :          * Framebuffer can be NULL on plane disable, but it does not
<span class="lineNum">    3693 </span>            :          * matter for watermarks if we assume no tiling in that case.
<span class="lineNum">    3694 </span>            :          */
<span class="lineNum">    3695 </span><span class="lineNoCov">          0 :         if (fb)</span>
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 :                 intel_plane-&gt;wm.tiling = fb-&gt;modifier[0];</span>
<span class="lineNum">    3697 </span><span class="lineNoCov">          0 :         intel_plane-&gt;wm.rotation = plane-&gt;state-&gt;rotation;</span>
<span class="lineNum">    3698 </span>            : 
<span class="lineNum">    3699 </span><span class="lineNoCov">          0 :         skl_update_wm(crtc);</span>
<a name="3700"><span class="lineNum">    3700 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3701 </span>            : 
<span class="lineNum">    3702 </span><span class="lineNoCov">          0 : static void ilk_update_wm(struct drm_crtc *crtc)</span>
<span class="lineNum">    3703 </span>            : {
<span class="lineNum">    3704 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :         struct intel_crtc_state *cstate = to_intel_crtc_state(crtc-&gt;state);</span>
<span class="lineNum">    3706 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :         struct ilk_wm_maximums max;</span>
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :         struct ilk_wm_values results = {};</span>
<span class="lineNum">    3710 </span>            :         enum intel_ddb_partitioning partitioning;
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :         struct intel_pipe_wm pipe_wm = {};</span>
<span class="lineNum">    3712 </span><span class="lineNoCov">          0 :         struct intel_pipe_wm lp_wm_1_2 = {}, lp_wm_5_6 = {}, *best_lp_wm;</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         struct intel_wm_config config = {};</span>
<span class="lineNum">    3714 </span>            : 
<span class="lineNum">    3715 </span><span class="lineNoCov">          0 :         WARN_ON(cstate-&gt;base.active != intel_crtc-&gt;active);</span>
<span class="lineNum">    3716 </span>            : 
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 :         intel_compute_pipe_wm(cstate, &amp;pipe_wm);</span>
<span class="lineNum">    3718 </span>            : 
<span class="lineNum">    3719 </span><span class="lineNoCov">          0 :         if (!memcmp(&amp;intel_crtc-&gt;wm.active, &amp;pipe_wm, sizeof(pipe_wm)))</span>
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3721 </span>            : 
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :         intel_crtc-&gt;wm.active = pipe_wm;</span>
<span class="lineNum">    3723 </span>            : 
<span class="lineNum">    3724 </span><span class="lineNoCov">          0 :         ilk_compute_wm_config(dev, &amp;config);</span>
<span class="lineNum">    3725 </span>            : 
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :         ilk_compute_wm_maximums(dev, 1, &amp;config, INTEL_DDB_PART_1_2, &amp;max);</span>
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :         ilk_wm_merge(dev, &amp;config, &amp;max, &amp;lp_wm_1_2);</span>
<span class="lineNum">    3728 </span>            : 
<span class="lineNum">    3729 </span>            :         /* 5/6 split only in single pipe config on IVB+ */
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 7 &amp;&amp;</span>
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :             config.num_pipes_active == 1 &amp;&amp; config.sprites_enabled) {</span>
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :                 ilk_compute_wm_maximums(dev, 1, &amp;config, INTEL_DDB_PART_5_6, &amp;max);</span>
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :                 ilk_wm_merge(dev, &amp;config, &amp;max, &amp;lp_wm_5_6);</span>
<span class="lineNum">    3734 </span>            : 
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :                 best_lp_wm = ilk_find_best_result(dev, &amp;lp_wm_1_2, &amp;lp_wm_5_6);</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3737 </span>            :                 best_lp_wm = &amp;lp_wm_1_2;
<span class="lineNum">    3738 </span>            :         }
<span class="lineNum">    3739 </span>            : 
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :         partitioning = (best_lp_wm == &amp;lp_wm_1_2) ?</span>
<span class="lineNum">    3741 </span>            :                        INTEL_DDB_PART_1_2 : INTEL_DDB_PART_5_6;
<span class="lineNum">    3742 </span>            : 
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :         ilk_compute_wm_results(dev, best_lp_wm, partitioning, &amp;results);</span>
<span class="lineNum">    3744 </span>            : 
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :         ilk_write_wm_values(dev_priv, &amp;results);</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 : }</span>
<a name="3747"><span class="lineNum">    3747 </span>            : </a>
<span class="lineNum">    3748 </span>            : static void
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 : ilk_update_sprite_wm(struct drm_plane *plane,</span>
<span class="lineNum">    3750 </span>            :                      struct drm_crtc *crtc,
<span class="lineNum">    3751 </span>            :                      uint32_t sprite_width, uint32_t sprite_height,
<span class="lineNum">    3752 </span>            :                      int pixel_size, bool enabled, bool scaled)
<span class="lineNum">    3753 </span>            : {
<span class="lineNum">    3754 </span><span class="lineNoCov">          0 :         struct drm_device *dev = plane-&gt;dev;</span>
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :         struct intel_plane *intel_plane = to_intel_plane(plane);</span>
<span class="lineNum">    3756 </span>            : 
<span class="lineNum">    3757 </span>            :         /*
<span class="lineNum">    3758 </span>            :          * IVB workaround: must disable low power watermarks for at least
<span class="lineNum">    3759 </span>            :          * one frame before enabling scaling.  LP watermarks can be re-enabled
<span class="lineNum">    3760 </span>            :          * when scaling is disabled.
<span class="lineNum">    3761 </span>            :          *
<span class="lineNum">    3762 </span>            :          * WaCxSRDisabledForSpriteScaling:ivb
<span class="lineNum">    3763 </span>            :          */
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev) &amp;&amp; scaled &amp;&amp; ilk_disable_lp_wm(dev))</span>
<span class="lineNum">    3765 </span><span class="lineNoCov">          0 :                 intel_wait_for_vblank(dev, intel_plane-&gt;pipe);</span>
<span class="lineNum">    3766 </span>            : 
<span class="lineNum">    3767 </span><span class="lineNoCov">          0 :         ilk_update_wm(crtc);</span>
<a name="3768"><span class="lineNum">    3768 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3769 </span>            : 
<span class="lineNum">    3770 </span><span class="lineNoCov">          0 : static void skl_pipe_wm_active_state(uint32_t val,</span>
<span class="lineNum">    3771 </span>            :                                      struct skl_pipe_wm *active,
<span class="lineNum">    3772 </span>            :                                      bool is_transwm,
<span class="lineNum">    3773 </span>            :                                      bool is_cursor,
<span class="lineNum">    3774 </span>            :                                      int i,
<span class="lineNum">    3775 </span>            :                                      int level)
<span class="lineNum">    3776 </span>            : {
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :         bool is_enabled = (val &amp; PLANE_WM_EN) != 0;</span>
<span class="lineNum">    3778 </span>            : 
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         if (!is_transwm) {</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :                 if (!is_cursor) {</span>
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].plane_en[i] = is_enabled;</span>
<span class="lineNum">    3782 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].plane_res_b[i] =</span>
<span class="lineNum">    3783 </span><span class="lineNoCov">          0 :                                         val &amp; PLANE_WM_BLOCKS_MASK;</span>
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].plane_res_l[i] =</span>
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :                                         (val &gt;&gt; PLANE_WM_LINES_SHIFT) &amp;</span>
<span class="lineNum">    3786 </span>            :                                                 PLANE_WM_LINES_MASK;
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].plane_en[PLANE_CURSOR] = is_enabled;</span>
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].plane_res_b[PLANE_CURSOR] =</span>
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :                                         val &amp; PLANE_WM_BLOCKS_MASK;</span>
<span class="lineNum">    3791 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].plane_res_l[PLANE_CURSOR] =</span>
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                                         (val &gt;&gt; PLANE_WM_LINES_SHIFT) &amp;</span>
<span class="lineNum">    3793 </span>            :                                                 PLANE_WM_LINES_MASK;
<span class="lineNum">    3794 </span>            :                 }
<span class="lineNum">    3795 </span>            :         } else {
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :                 if (!is_cursor) {</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :                         active-&gt;trans_wm.plane_en[i] = is_enabled;</span>
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :                         active-&gt;trans_wm.plane_res_b[i] =</span>
<span class="lineNum">    3799 </span><span class="lineNoCov">          0 :                                         val &amp; PLANE_WM_BLOCKS_MASK;</span>
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :                         active-&gt;trans_wm.plane_res_l[i] =</span>
<span class="lineNum">    3801 </span><span class="lineNoCov">          0 :                                         (val &gt;&gt; PLANE_WM_LINES_SHIFT) &amp;</span>
<span class="lineNum">    3802 </span>            :                                                 PLANE_WM_LINES_MASK;
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                         active-&gt;trans_wm.plane_en[PLANE_CURSOR] = is_enabled;</span>
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :                         active-&gt;trans_wm.plane_res_b[PLANE_CURSOR] =</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :                                         val &amp; PLANE_WM_BLOCKS_MASK;</span>
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :                         active-&gt;trans_wm.plane_res_l[PLANE_CURSOR] =</span>
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :                                         (val &gt;&gt; PLANE_WM_LINES_SHIFT) &amp;</span>
<span class="lineNum">    3809 </span>            :                                                 PLANE_WM_LINES_MASK;
<span class="lineNum">    3810 </span>            :                 }
<span class="lineNum">    3811 </span>            :         }
<a name="3812"><span class="lineNum">    3812 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3813 </span>            : 
<span class="lineNum">    3814 </span><span class="lineNoCov">          0 : static void skl_pipe_wm_get_hw_state(struct drm_crtc *crtc)</span>
<span class="lineNum">    3815 </span>            : {
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :         struct skl_wm_values *hw = &amp;dev_priv-&gt;wm.skl_hw;</span>
<span class="lineNum">    3819 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :         struct skl_pipe_wm *active = &amp;intel_crtc-&gt;wm.skl_active;</span>
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3822 </span>            :         int level, i, max_level;
<span class="lineNum">    3823 </span>            :         uint32_t temp;
<span class="lineNum">    3824 </span>            : 
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :         max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    3826 </span>            : 
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 :         hw-&gt;wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));</span>
<span class="lineNum">    3828 </span>            : 
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt;= max_level; level++) {</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; intel_num_planes(intel_crtc); i++)</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :                         hw-&gt;plane[pipe][i][level] =</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :                                         I915_READ(PLANE_WM(pipe, i, level));</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :                 hw-&gt;plane[pipe][PLANE_CURSOR][level] = I915_READ(CUR_WM(pipe, level));</span>
<span class="lineNum">    3834 </span>            :         }
<span class="lineNum">    3835 </span>            : 
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; intel_num_planes(intel_crtc); i++)</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :                 hw-&gt;plane_trans[pipe][i] = I915_READ(PLANE_WM_TRANS(pipe, i));</span>
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         hw-&gt;plane_trans[pipe][PLANE_CURSOR] = I915_READ(CUR_WM_TRANS(pipe));</span>
<span class="lineNum">    3839 </span>            : 
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         if (!intel_crtc-&gt;active)</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3842 </span>            : 
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :         hw-&gt;dirty[pipe] = true;</span>
<span class="lineNum">    3844 </span>            : 
<span class="lineNum">    3845 </span><span class="lineNoCov">          0 :         active-&gt;linetime = hw-&gt;wm_linetime[pipe];</span>
<span class="lineNum">    3846 </span>            : 
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt;= max_level; level++) {</span>
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; intel_num_planes(intel_crtc); i++) {</span>
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :                         temp = hw-&gt;plane[pipe][i][level];</span>
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :                         skl_pipe_wm_active_state(temp, active, false,</span>
<span class="lineNum">    3851 </span>            :                                                 false, i, level);
<span class="lineNum">    3852 </span>            :                 }
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :                 temp = hw-&gt;plane[pipe][PLANE_CURSOR][level];</span>
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :                 skl_pipe_wm_active_state(temp, active, false, true, i, level);</span>
<span class="lineNum">    3855 </span>            :         }
<span class="lineNum">    3856 </span>            : 
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; intel_num_planes(intel_crtc); i++) {</span>
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :                 temp = hw-&gt;plane_trans[pipe][i];</span>
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :                 skl_pipe_wm_active_state(temp, active, true, false, i, 0);</span>
<span class="lineNum">    3860 </span>            :         }
<span class="lineNum">    3861 </span>            : 
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :         temp = hw-&gt;plane_trans[pipe][PLANE_CURSOR];</span>
<span class="lineNum">    3863 </span><span class="lineNoCov">          0 :         skl_pipe_wm_active_state(temp, active, true, true, i, 0);</span>
<a name="3864"><span class="lineNum">    3864 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3865 </span>            : 
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 : void skl_wm_get_hw_state(struct drm_device *dev)</span>
<span class="lineNum">    3867 </span>            : {
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :         struct skl_ddb_allocation *ddb = &amp;dev_priv-&gt;wm.skl_hw.ddb;</span>
<span class="lineNum">    3870 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    3871 </span>            : 
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :         skl_ddb_get_hw_state(dev_priv, ddb);</span>
<span class="lineNum">    3873 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;dev-&gt;mode_config.crtc_list, head)</span>
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :                 skl_pipe_wm_get_hw_state(crtc);</span>
<a name="3875"><span class="lineNum">    3875 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3876 </span>            : 
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 : static void ilk_pipe_wm_get_hw_state(struct drm_crtc *crtc)</span>
<span class="lineNum">    3878 </span>            : {
<span class="lineNum">    3879 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3881 </span><span class="lineNoCov">          0 :         struct ilk_wm_values *hw = &amp;dev_priv-&gt;wm.hw;</span>
<span class="lineNum">    3882 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :         struct intel_pipe_wm *active = &amp;intel_crtc-&gt;wm.active;</span>
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    3885 </span>            :         static const unsigned int wm0_pipe_reg[] = {
<span class="lineNum">    3886 </span>            :                 [PIPE_A] = WM0_PIPEA_ILK,
<span class="lineNum">    3887 </span>            :                 [PIPE_B] = WM0_PIPEB_ILK,
<span class="lineNum">    3888 </span>            :                 [PIPE_C] = WM0_PIPEC_IVB,
<span class="lineNum">    3889 </span>            :         };
<span class="lineNum">    3890 </span>            : 
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :         hw-&gt;wm_pipe[pipe] = I915_READ(wm0_pipe_reg[pipe]);</span>
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    3893 </span><span class="lineNoCov">          0 :                 hw-&gt;wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));</span>
<span class="lineNum">    3894 </span>            : 
<span class="lineNum">    3895 </span><span class="lineNoCov">          0 :         memset(active, 0, sizeof(*active));</span>
<span class="lineNum">    3896 </span>            : 
<span class="lineNum">    3897 </span><span class="lineNoCov">          0 :         active-&gt;pipe_enabled = intel_crtc-&gt;active;</span>
<span class="lineNum">    3898 </span>            : 
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :         if (active-&gt;pipe_enabled) {</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                 u32 tmp = hw-&gt;wm_pipe[pipe];</span>
<span class="lineNum">    3901 </span>            : 
<span class="lineNum">    3902 </span>            :                 /*
<span class="lineNum">    3903 </span>            :                  * For active pipes LP0 watermark is marked as
<span class="lineNum">    3904 </span>            :                  * enabled, and LP1+ watermaks as disabled since
<span class="lineNum">    3905 </span>            :                  * we can't really reverse compute them in case
<span class="lineNum">    3906 </span>            :                  * multiple pipes are active.
<span class="lineNum">    3907 </span>            :                  */
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 :                 active-&gt;wm[0].enable = true;</span>
<span class="lineNum">    3909 </span><span class="lineNoCov">          0 :                 active-&gt;wm[0].pri_val = (tmp &amp; WM0_PIPE_PLANE_MASK) &gt;&gt; WM0_PIPE_PLANE_SHIFT;</span>
<span class="lineNum">    3910 </span><span class="lineNoCov">          0 :                 active-&gt;wm[0].spr_val = (tmp &amp; WM0_PIPE_SPRITE_MASK) &gt;&gt; WM0_PIPE_SPRITE_SHIFT;</span>
<span class="lineNum">    3911 </span><span class="lineNoCov">          0 :                 active-&gt;wm[0].cur_val = tmp &amp; WM0_PIPE_CURSOR_MASK;</span>
<span class="lineNum">    3912 </span><span class="lineNoCov">          0 :                 active-&gt;linetime = hw-&gt;wm_linetime[pipe];</span>
<span class="lineNum">    3913 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :                 int level, max_level = ilk_wm_max_level(dev);</span>
<span class="lineNum">    3915 </span>            : 
<span class="lineNum">    3916 </span>            :                 /*
<span class="lineNum">    3917 </span>            :                  * For inactive pipes, all watermark levels
<span class="lineNum">    3918 </span>            :                  * should be marked as enabled but zeroed,
<span class="lineNum">    3919 </span>            :                  * which is what we'd compute them to.
<span class="lineNum">    3920 </span>            :                  */
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :                 for (level = 0; level &lt;= max_level; level++)</span>
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                         active-&gt;wm[level].enable = true;</span>
<span class="lineNum">    3923 </span>            :         }
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3925 </span>            : 
<span class="lineNum">    3926 </span>            : #define _FW_WM(value, plane) \
<span class="lineNum">    3927 </span>            :         (((value) &amp; DSPFW_ ## plane ## _MASK) &gt;&gt; DSPFW_ ## plane ## _SHIFT)
<span class="lineNum">    3928 </span>            : #define _FW_WM_VLV(value, plane) \
<a name="3929"><span class="lineNum">    3929 </span>            :         (((value) &amp; DSPFW_ ## plane ## _MASK_VLV) &gt;&gt; DSPFW_ ## plane ## _SHIFT)</a>
<span class="lineNum">    3930 </span>            : 
<span class="lineNum">    3931 </span><span class="lineNoCov">          0 : static void vlv_read_wm_values(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    3932 </span>            :                                struct vlv_wm_values *wm)
<span class="lineNum">    3933 </span>            : {
<span class="lineNum">    3934 </span>            :         enum pipe pipe;
<span class="lineNum">    3935 </span>            :         uint32_t tmp;
<span class="lineNum">    3936 </span>            : 
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    3938 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(VLV_DDL(pipe));</span>
<span class="lineNum">    3939 </span>            : 
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].primary =</span>
<span class="lineNum">    3941 </span><span class="lineNoCov">          0 :                         (tmp &gt;&gt; DDL_PLANE_SHIFT) &amp; (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);</span>
<span class="lineNum">    3942 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].cursor =</span>
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :                         (tmp &gt;&gt; DDL_CURSOR_SHIFT) &amp; (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);</span>
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].sprite[0] =</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :                         (tmp &gt;&gt; DDL_SPRITE_SHIFT(0)) &amp; (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);</span>
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :                 wm-&gt;ddl[pipe].sprite[1] =</span>
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :                         (tmp &gt;&gt; DDL_SPRITE_SHIFT(1)) &amp; (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);</span>
<span class="lineNum">    3948 </span>            :         }
<span class="lineNum">    3949 </span>            : 
<span class="lineNum">    3950 </span><span class="lineNoCov">          0 :         tmp = I915_READ(DSPFW1);</span>
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :         wm-&gt;sr.plane = _FW_WM(tmp, SR);</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :         wm-&gt;pipe[PIPE_B].cursor = _FW_WM(tmp, CURSORB);</span>
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :         wm-&gt;pipe[PIPE_B].primary = _FW_WM_VLV(tmp, PLANEB);</span>
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :         wm-&gt;pipe[PIPE_A].primary = _FW_WM_VLV(tmp, PLANEA);</span>
<span class="lineNum">    3955 </span>            : 
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :         tmp = I915_READ(DSPFW2);</span>
<span class="lineNum">    3957 </span><span class="lineNoCov">          0 :         wm-&gt;pipe[PIPE_A].sprite[1] = _FW_WM_VLV(tmp, SPRITEB);</span>
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         wm-&gt;pipe[PIPE_A].cursor = _FW_WM(tmp, CURSORA);</span>
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :         wm-&gt;pipe[PIPE_A].sprite[0] = _FW_WM_VLV(tmp, SPRITEA);</span>
<span class="lineNum">    3960 </span>            : 
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         tmp = I915_READ(DSPFW3);</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :         wm-&gt;sr.cursor = _FW_WM(tmp, CURSOR_SR);</span>
<span class="lineNum">    3963 </span>            : 
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">    3965 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DSPFW7_CHV);</span>
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[1] = _FW_WM_VLV(tmp, SPRITED);</span>
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[0] = _FW_WM_VLV(tmp, SPRITEC);</span>
<span class="lineNum">    3968 </span>            : 
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DSPFW8_CHV);</span>
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].sprite[1] = _FW_WM_VLV(tmp, SPRITEF);</span>
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].sprite[0] = _FW_WM_VLV(tmp, SPRITEE);</span>
<span class="lineNum">    3972 </span>            : 
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DSPFW9_CHV);</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].primary = _FW_WM_VLV(tmp, PLANEC);</span>
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].cursor = _FW_WM(tmp, CURSORC);</span>
<span class="lineNum">    3976 </span>            : 
<span class="lineNum">    3977 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DSPHOWM);</span>
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :                 wm-&gt;sr.plane |= _FW_WM(tmp, SR_HI) &lt;&lt; 9;</span>
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].sprite[1] |= _FW_WM(tmp, SPRITEF_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].sprite[0] |= _FW_WM(tmp, SPRITEE_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_C].primary |= _FW_WM(tmp, PLANEC_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[1] |= _FW_WM(tmp, SPRITED_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[0] |= _FW_WM(tmp, SPRITEC_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].primary |= _FW_WM(tmp, PLANEB_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_A].sprite[1] |= _FW_WM(tmp, SPRITEB_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3986 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_A].sprite[0] |= _FW_WM(tmp, SPRITEA_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3987 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_A].primary |= _FW_WM(tmp, PLANEA_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3988 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3989 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DSPFW7);</span>
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[1] = _FW_WM_VLV(tmp, SPRITED);</span>
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[0] = _FW_WM_VLV(tmp, SPRITEC);</span>
<span class="lineNum">    3992 </span>            : 
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(DSPHOWM);</span>
<span class="lineNum">    3994 </span><span class="lineNoCov">          0 :                 wm-&gt;sr.plane |= _FW_WM(tmp, SR_HI) &lt;&lt; 9;</span>
<span class="lineNum">    3995 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[1] |= _FW_WM(tmp, SPRITED_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].sprite[0] |= _FW_WM(tmp, SPRITEC_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3997 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_B].primary |= _FW_WM(tmp, PLANEB_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_A].sprite[1] |= _FW_WM(tmp, SPRITEB_HI) &lt;&lt; 8;</span>
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_A].sprite[0] |= _FW_WM(tmp, SPRITEA_HI) &lt;&lt; 8;</span>
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :                 wm-&gt;pipe[PIPE_A].primary |= _FW_WM(tmp, PLANEA_HI) &lt;&lt; 8;</span>
<span class="lineNum">    4001 </span>            :         }
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4003 </span>            : 
<span class="lineNum">    4004 </span>            : #undef _FW_WM
<a name="4005"><span class="lineNum">    4005 </span>            : #undef _FW_WM_VLV</a>
<span class="lineNum">    4006 </span>            : 
<span class="lineNum">    4007 </span><span class="lineNoCov">          0 : void vlv_wm_get_hw_state(struct drm_device *dev)</span>
<span class="lineNum">    4008 </span>            : {
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 :         struct vlv_wm_values *wm = &amp;dev_priv-&gt;wm.vlv;</span>
<span class="lineNum">    4011 </span>            :         struct intel_plane *plane;
<span class="lineNum">    4012 </span>            :         enum pipe pipe;
<span class="lineNum">    4013 </span>            :         u32 val;
<span class="lineNum">    4014 </span>            : 
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :         vlv_read_wm_values(dev_priv, wm);</span>
<span class="lineNum">    4016 </span>            : 
<span class="lineNum">    4017 </span><span class="lineNoCov">          0 :         for_each_intel_plane(dev, plane) {</span>
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :                 switch (plane-&gt;base.type) {</span>
<span class="lineNum">    4019 </span>            :                         int sprite;
<span class="lineNum">    4020 </span>            :                 case DRM_PLANE_TYPE_CURSOR:
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :                         plane-&gt;wm.fifo_size = 63;</span>
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4023 </span>            :                 case DRM_PLANE_TYPE_PRIMARY:
<span class="lineNum">    4024 </span><span class="lineNoCov">          0 :                         plane-&gt;wm.fifo_size = vlv_get_fifo_size(dev, plane-&gt;pipe, 0);</span>
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4026 </span>            :                 case DRM_PLANE_TYPE_OVERLAY:
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 :                         sprite = plane-&gt;plane;</span>
<span class="lineNum">    4028 </span><span class="lineNoCov">          0 :                         plane-&gt;wm.fifo_size = vlv_get_fifo_size(dev, plane-&gt;pipe, sprite + 1);</span>
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4030 </span>            :                 }
<span class="lineNum">    4031 </span>            :         }
<span class="lineNum">    4032 </span>            : 
<span class="lineNum">    4033 </span><span class="lineNoCov">          0 :         wm-&gt;cxsr = I915_READ(FW_BLC_SELF_VLV) &amp; FW_CSPWRDWNEN;</span>
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :         wm-&gt;level = VLV_WM_LEVEL_PM2;</span>
<span class="lineNum">    4035 </span>            : 
<span class="lineNum">    4036 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">    4037 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4038 </span>            : 
<span class="lineNum">    4039 </span><span class="lineNoCov">          0 :                 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);</span>
<span class="lineNum">    4040 </span><span class="lineNoCov">          0 :                 if (val &amp; DSP_MAXFIFO_PM5_ENABLE)</span>
<span class="lineNum">    4041 </span><span class="lineNoCov">          0 :                         wm-&gt;level = VLV_WM_LEVEL_PM5;</span>
<span class="lineNum">    4042 </span>            : 
<span class="lineNum">    4043 </span>            :                 /*
<span class="lineNum">    4044 </span>            :                  * If DDR DVFS is disabled in the BIOS, Punit
<span class="lineNum">    4045 </span>            :                  * will never ack the request. So if that happens
<span class="lineNum">    4046 </span>            :                  * assume we don't have to enable/disable DDR DVFS
<span class="lineNum">    4047 </span>            :                  * dynamically. To test that just set the REQ_ACK
<span class="lineNum">    4048 </span>            :                  * bit to poke the Punit, but don't change the
<span class="lineNum">    4049 </span>            :                  * HIGH/LOW bits so that we don't actually change
<span class="lineNum">    4050 </span>            :                  * the current state.
<span class="lineNum">    4051 </span>            :                  */
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :                 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                 val |= FORCE_DDR_FREQ_REQ_ACK;</span>
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :                 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);</span>
<span class="lineNum">    4055 </span>            : 
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :                 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &amp;</span>
<span class="lineNum">    4057 </span>            :                               FORCE_DDR_FREQ_REQ_ACK) == 0, 3)) {
<span class="lineNum">    4058 </span>            :                         DRM_DEBUG_KMS(&quot;Punit not acking DDR DVFS request, &quot;
<span class="lineNum">    4059 </span>            :                                       &quot;assuming DDR DVFS is disabled\n&quot;);
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;wm.max_level = VLV_WM_LEVEL_PM5;</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                         val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);</span>
<span class="lineNum">    4063 </span><span class="lineNoCov">          0 :                         if ((val &amp; FORCE_DDR_HIGH_FREQ) == 0)</span>
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :                                 wm-&gt;level = VLV_WM_LEVEL_DDR_DVFS;</span>
<span class="lineNum">    4065 </span>            :                 }
<span class="lineNum">    4066 </span>            : 
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4069 </span>            : 
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">    4071 </span>            :                 DRM_DEBUG_KMS(&quot;Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n&quot;,
<span class="lineNum">    4072 </span>            :                               pipe_name(pipe), wm-&gt;pipe[pipe].primary, wm-&gt;pipe[pipe].cursor,
<span class="lineNum">    4073 </span>            :                               wm-&gt;pipe[pipe].sprite[0], wm-&gt;pipe[pipe].sprite[1]);
<span class="lineNum">    4074 </span>            : 
<span class="lineNum">    4075 </span>            :         DRM_DEBUG_KMS(&quot;Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n&quot;,
<span class="lineNum">    4076 </span>            :                       wm-&gt;sr.plane, wm-&gt;sr.cursor, wm-&gt;level, wm-&gt;cxsr);
<a name="4077"><span class="lineNum">    4077 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4078 </span>            : 
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 : void ilk_wm_get_hw_state(struct drm_device *dev)</span>
<span class="lineNum">    4080 </span>            : {
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :         struct ilk_wm_values *hw = &amp;dev_priv-&gt;wm.hw;</span>
<span class="lineNum">    4083 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    4084 </span>            : 
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :         for_each_crtc(dev, crtc)</span>
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :                 ilk_pipe_wm_get_hw_state(crtc);</span>
<span class="lineNum">    4087 </span>            : 
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :         hw-&gt;wm_lp[0] = I915_READ(WM1_LP_ILK);</span>
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :         hw-&gt;wm_lp[1] = I915_READ(WM2_LP_ILK);</span>
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         hw-&gt;wm_lp[2] = I915_READ(WM3_LP_ILK);</span>
<span class="lineNum">    4091 </span>            : 
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :         hw-&gt;wm_lp_spr[0] = I915_READ(WM1S_LP_ILK);</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 7) {</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :                 hw-&gt;wm_lp_spr[1] = I915_READ(WM2S_LP_IVB);</span>
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :                 hw-&gt;wm_lp_spr[2] = I915_READ(WM3S_LP_IVB);</span>
<span class="lineNum">    4096 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4097 </span>            : 
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    4099 </span><span class="lineNoCov">          0 :                 hw-&gt;partitioning = (I915_READ(WM_MISC) &amp; WM_MISC_DATA_PARTITION_5_6) ?</span>
<span class="lineNum">    4100 </span>            :                         INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
<span class="lineNum">    4101 </span><span class="lineNoCov">          0 :         else if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :                 hw-&gt;partitioning = (I915_READ(DISP_ARB_CTL2) &amp; DISP_DATA_PARTITION_5_6) ?</span>
<span class="lineNum">    4103 </span>            :                         INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
<span class="lineNum">    4104 </span>            : 
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :         hw-&gt;enable_fbc_wm =</span>
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :                 !(I915_READ(DISP_ARB_CTL) &amp; DISP_FBC_WM_DIS);</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4108 </span>            : 
<span class="lineNum">    4109 </span>            : /**
<span class="lineNum">    4110 </span>            :  * intel_update_watermarks - update FIFO watermark values based on current modes
<span class="lineNum">    4111 </span>            :  *
<span class="lineNum">    4112 </span>            :  * Calculate watermark values for the various WM regs based on current mode
<span class="lineNum">    4113 </span>            :  * and plane configuration.
<span class="lineNum">    4114 </span>            :  *
<span class="lineNum">    4115 </span>            :  * There are several cases to deal with here:
<span class="lineNum">    4116 </span>            :  *   - normal (i.e. non-self-refresh)
<span class="lineNum">    4117 </span>            :  *   - self-refresh (SR) mode
<span class="lineNum">    4118 </span>            :  *   - lines are large relative to FIFO size (buffer can hold up to 2)
<span class="lineNum">    4119 </span>            :  *   - lines are small relative to FIFO size (buffer can hold more than 2
<span class="lineNum">    4120 </span>            :  *     lines), so need to account for TLB latency
<span class="lineNum">    4121 </span>            :  *
<span class="lineNum">    4122 </span>            :  *   The normal calculation is:
<span class="lineNum">    4123 </span>            :  *     watermark = dotclock * bytes per pixel * latency
<span class="lineNum">    4124 </span>            :  *   where latency is platform &amp; configuration dependent (we assume pessimal
<span class="lineNum">    4125 </span>            :  *   values here).
<span class="lineNum">    4126 </span>            :  *
<span class="lineNum">    4127 </span>            :  *   The SR calculation is:
<span class="lineNum">    4128 </span>            :  *     watermark = (trunc(latency/line time)+1) * surface width *
<span class="lineNum">    4129 </span>            :  *       bytes per pixel
<span class="lineNum">    4130 </span>            :  *   where
<span class="lineNum">    4131 </span>            :  *     line time = htotal / dotclock
<span class="lineNum">    4132 </span>            :  *     surface width = hdisplay for normal plane and 64 for cursor
<span class="lineNum">    4133 </span>            :  *   and latency is assumed to be high, as above.
<span class="lineNum">    4134 </span>            :  *
<span class="lineNum">    4135 </span>            :  * The final value programmed to the register should always be rounded up,
<span class="lineNum">    4136 </span>            :  * and include an extra 2 entries to account for clock crossings.
<span class="lineNum">    4137 </span>            :  *
<span class="lineNum">    4138 </span>            :  * We don't use the sprite, so we can ignore that.  And on Crestline we have
<a name="4139"><span class="lineNum">    4139 </span>            :  * to set the non-SR watermarks to 8.</a>
<span class="lineNum">    4140 </span>            :  */
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 : void intel_update_watermarks(struct drm_crtc *crtc)</span>
<span class="lineNum">    4142 </span>            : {
<span class="lineNum">    4143 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    4144 </span>            : 
<span class="lineNum">    4145 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display.update_wm)</span>
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm(crtc);</span>
<a name="4147"><span class="lineNum">    4147 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4148 </span>            : 
<span class="lineNum">    4149 </span><span class="lineNoCov">          0 : void intel_update_sprite_watermarks(struct drm_plane *plane,</span>
<span class="lineNum">    4150 </span>            :                                     struct drm_crtc *crtc,
<span class="lineNum">    4151 </span>            :                                     uint32_t sprite_width,
<span class="lineNum">    4152 </span>            :                                     uint32_t sprite_height,
<span class="lineNum">    4153 </span>            :                                     int pixel_size,
<span class="lineNum">    4154 </span>            :                                     bool enabled, bool scaled)
<span class="lineNum">    4155 </span>            : {
<span class="lineNum">    4156 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = plane-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    4157 </span>            : 
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display.update_sprite_wm)</span>
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_sprite_wm(plane, crtc,</span>
<span class="lineNum">    4160 </span>            :                                                    sprite_width, sprite_height,
<span class="lineNum">    4161 </span>            :                                                    pixel_size, enabled, scaled);
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4163 </span>            : 
<span class="lineNum">    4164 </span>            : /**
<span class="lineNum">    4165 </span>            :  * Lock protecting IPS related data structures
<span class="lineNum">    4166 </span>            :  */
<span class="lineNum">    4167 </span>            : DEFINE_SPINLOCK(mchdev_lock);
<span class="lineNum">    4168 </span>            : 
<span class="lineNum">    4169 </span>            : /* Global for IPS driver to get at the current i915 device. Protected by
<span class="lineNum">    4170 </span>            :  * mchdev_lock. */
<a name="4171"><span class="lineNum">    4171 </span>            : static struct drm_i915_private *i915_mch_dev;</a>
<span class="lineNum">    4172 </span>            : 
<span class="lineNum">    4173 </span><span class="lineNoCov">          0 : bool ironlake_set_drps(struct drm_device *dev, u8 val)</span>
<span class="lineNum">    4174 </span>            : {
<span class="lineNum">    4175 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4176 </span>            :         u16 rgvswctl;
<span class="lineNum">    4177 </span>            : 
<span class="lineNum">    4178 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;mchdev_lock);</span>
<span class="lineNum">    4179 </span>            : 
<span class="lineNum">    4180 </span><span class="lineNoCov">          0 :         rgvswctl = I915_READ16(MEMSWCTL);</span>
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :         if (rgvswctl &amp; MEMCTL_CMD_STS) {</span>
<span class="lineNum">    4182 </span>            :                 DRM_DEBUG(&quot;gpu busy, RCS change rejected\n&quot;);
<span class="lineNum">    4183 </span><span class="lineNoCov">          0 :                 return false; /* still busy with another command */</span>
<span class="lineNum">    4184 </span>            :         }
<span class="lineNum">    4185 </span>            : 
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :         rgvswctl = (MEMCTL_CMD_CHFREQ &lt;&lt; MEMCTL_CMD_SHIFT) |</span>
<span class="lineNum">    4187 </span><span class="lineNoCov">          0 :                 (val &lt;&lt; MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;</span>
<span class="lineNum">    4188 </span><span class="lineNoCov">          0 :         I915_WRITE16(MEMSWCTL, rgvswctl);</span>
<span class="lineNum">    4189 </span><span class="lineNoCov">          0 :         POSTING_READ16(MEMSWCTL);</span>
<span class="lineNum">    4190 </span>            : 
<span class="lineNum">    4191 </span><span class="lineNoCov">          0 :         rgvswctl |= MEMCTL_CMD_STS;</span>
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :         I915_WRITE16(MEMSWCTL, rgvswctl);</span>
<span class="lineNum">    4193 </span>            : 
<span class="lineNum">    4194 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="4195"><span class="lineNum">    4195 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4196 </span>            : 
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 : static void ironlake_enable_drps(struct drm_device *dev)</span>
<span class="lineNum">    4198 </span>            : {
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4200 </span><span class="lineNoCov">          0 :         u32 rgvmodectl = I915_READ(MEMMODECTL);</span>
<span class="lineNum">    4201 </span>            :         u8 fmax, fmin, fstart, vstart;
<span class="lineNum">    4202 </span>            : 
<span class="lineNum">    4203 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    4204 </span>            : 
<span class="lineNum">    4205 </span>            :         /* Enable temp reporting */
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :         I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);</span>
<span class="lineNum">    4207 </span><span class="lineNoCov">          0 :         I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);</span>
<span class="lineNum">    4208 </span>            : 
<span class="lineNum">    4209 </span>            :         /* 100ms RC evaluation intervals */
<span class="lineNum">    4210 </span><span class="lineNoCov">          0 :         I915_WRITE(RCUPEI, 100000);</span>
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :         I915_WRITE(RCDNEI, 100000);</span>
<span class="lineNum">    4212 </span>            : 
<span class="lineNum">    4213 </span>            :         /* Set max/min thresholds to 90ms and 80ms respectively */
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :         I915_WRITE(RCBMAXAVG, 90000);</span>
<span class="lineNum">    4215 </span><span class="lineNoCov">          0 :         I915_WRITE(RCBMINAVG, 80000);</span>
<span class="lineNum">    4216 </span>            : 
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :         I915_WRITE(MEMIHYST, 1);</span>
<span class="lineNum">    4218 </span>            : 
<span class="lineNum">    4219 </span>            :         /* Set up min, max, and cur for interrupt handling */
<span class="lineNum">    4220 </span><span class="lineNoCov">          0 :         fmax = (rgvmodectl &amp; MEMMODE_FMAX_MASK) &gt;&gt; MEMMODE_FMAX_SHIFT;</span>
<span class="lineNum">    4221 </span><span class="lineNoCov">          0 :         fmin = (rgvmodectl &amp; MEMMODE_FMIN_MASK);</span>
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :         fstart = (rgvmodectl &amp; MEMMODE_FSTART_MASK) &gt;&gt;</span>
<span class="lineNum">    4223 </span>            :                 MEMMODE_FSTART_SHIFT;
<span class="lineNum">    4224 </span>            : 
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :         vstart = (I915_READ(PXVFREQ(fstart)) &amp; PXVFREQ_PX_MASK) &gt;&gt;</span>
<span class="lineNum">    4226 </span>            :                 PXVFREQ_PX_SHIFT;
<span class="lineNum">    4227 </span>            : 
<span class="lineNum">    4228 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.fmax = fmax; /* IPS callback will increase this */</span>
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.fstart = fstart;</span>
<span class="lineNum">    4230 </span>            : 
<span class="lineNum">    4231 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.max_delay = fstart;</span>
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.min_delay = fmin;</span>
<span class="lineNum">    4233 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.cur_delay = fstart;</span>
<span class="lineNum">    4234 </span>            : 
<span class="lineNum">    4235 </span>            :         DRM_DEBUG_DRIVER(&quot;fmax: %d, fmin: %d, fstart: %d\n&quot;,
<span class="lineNum">    4236 </span>            :                          fmax, fmin, fstart);
<span class="lineNum">    4237 </span>            : 
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 :         I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);</span>
<span class="lineNum">    4239 </span>            : 
<span class="lineNum">    4240 </span>            :         /*
<span class="lineNum">    4241 </span>            :          * Interrupts will be enabled in ironlake_irq_postinstall
<span class="lineNum">    4242 </span>            :          */
<span class="lineNum">    4243 </span>            : 
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :         I915_WRITE(VIDSTART, vstart);</span>
<span class="lineNum">    4245 </span><span class="lineNoCov">          0 :         POSTING_READ(VIDSTART);</span>
<span class="lineNum">    4246 </span>            : 
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :         rgvmodectl |= MEMMODE_SWMODE_EN;</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :         I915_WRITE(MEMMODECTL, rgvmodectl);</span>
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :         if (wait_for_atomic((I915_READ(MEMSWCTL) &amp; MEMCTL_CMD_STS) == 0, 10))</span>
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;stuck trying to change perf mode\n&quot;);</span>
<span class="lineNum">    4252 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    4253 </span>            : 
<span class="lineNum">    4254 </span><span class="lineNoCov">          0 :         ironlake_set_drps(dev, fstart);</span>
<span class="lineNum">    4255 </span>            : 
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_count1 = I915_READ(DMIEC) +</span>
<span class="lineNum">    4257 </span><span class="lineNoCov">          0 :                 I915_READ(DDREC) + I915_READ(CSIEC);</span>
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_time1 = jiffies_to_msecs(jiffies);</span>
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_count2 = I915_READ(GFXEC);</span>
<span class="lineNum">    4260 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_time2 = ktime_get_raw_ns();</span>
<span class="lineNum">    4261 </span>            : 
<span class="lineNum">    4262 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;mchdev_lock);</span>
<a name="4263"><span class="lineNum">    4263 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4264 </span>            : 
<span class="lineNum">    4265 </span><span class="lineNoCov">          0 : static void ironlake_disable_drps(struct drm_device *dev)</span>
<span class="lineNum">    4266 </span>            : {
<span class="lineNum">    4267 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4268 </span>            :         u16 rgvswctl;
<span class="lineNum">    4269 </span>            : 
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    4271 </span>            : 
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :         rgvswctl = I915_READ16(MEMSWCTL);</span>
<span class="lineNum">    4273 </span>            : 
<span class="lineNum">    4274 </span>            :         /* Ack interrupts, disable EFC interrupt */
<span class="lineNum">    4275 </span><span class="lineNoCov">          0 :         I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) &amp; ~MEMINT_EVAL_CHG_EN);</span>
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :         I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);</span>
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :         I915_WRITE(DEIER, I915_READ(DEIER) &amp; ~DE_PCU_EVENT);</span>
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :         I915_WRITE(DEIIR, DE_PCU_EVENT);</span>
<span class="lineNum">    4279 </span><span class="lineNoCov">          0 :         I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);</span>
<span class="lineNum">    4280 </span>            : 
<span class="lineNum">    4281 </span>            :         /* Go back to the starting frequency */
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :         ironlake_set_drps(dev, dev_priv-&gt;ips.fstart);</span>
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :         rgvswctl |= MEMCTL_CMD_STS;</span>
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :         I915_WRITE(MEMSWCTL, rgvswctl);</span>
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    4287 </span>            : 
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4290 </span>            : 
<span class="lineNum">    4291 </span>            : /* There's a funny hw issue where the hw returns all 0 when reading from
<span class="lineNum">    4292 </span>            :  * GEN6_RP_INTERRUPT_LIMITS. Hence we always need to compute the desired value
<span class="lineNum">    4293 </span>            :  * ourselves, instead of doing a rmw cycle (which might result in us clearing
<a name="4294"><span class="lineNum">    4294 </span>            :  * all limits and the gpu stuck at whatever frequency it is at atm).</a>
<span class="lineNum">    4295 </span>            :  */
<span class="lineNum">    4296 </span><span class="lineNoCov">          0 : static u32 intel_rps_limits(struct drm_i915_private *dev_priv, u8 val)</span>
<span class="lineNum">    4297 </span>            : {
<span class="lineNum">    4298 </span>            :         u32 limits;
<span class="lineNum">    4299 </span>            : 
<span class="lineNum">    4300 </span>            :         /* Only set the down limit when we've reached the lowest level to avoid
<span class="lineNum">    4301 </span>            :          * getting more interrupts, otherwise leave this clear. This prevents a
<span class="lineNum">    4302 </span>            :          * race in the hw when coming out of rc6: There's a tiny window where
<span class="lineNum">    4303 </span>            :          * the hw runs at the minimal clock before selecting the desired
<span class="lineNum">    4304 </span>            :          * frequency, if the down threshold expires in that window we will not
<span class="lineNum">    4305 </span>            :          * receive a down interrupt. */
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :         if (IS_GEN9(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    4307 </span><span class="lineNoCov">          0 :                 limits = (dev_priv-&gt;rps.max_freq_softlimit) &lt;&lt; 23;</span>
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :                 if (val &lt;= dev_priv-&gt;rps.min_freq_softlimit)</span>
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :                         limits |= (dev_priv-&gt;rps.min_freq_softlimit) &lt;&lt; 14;</span>
<span class="lineNum">    4310 </span>            :         } else {
<span class="lineNum">    4311 </span><span class="lineNoCov">          0 :                 limits = dev_priv-&gt;rps.max_freq_softlimit &lt;&lt; 24;</span>
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :                 if (val &lt;= dev_priv-&gt;rps.min_freq_softlimit)</span>
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :                         limits |= dev_priv-&gt;rps.min_freq_softlimit &lt;&lt; 16;</span>
<span class="lineNum">    4314 </span>            :         }
<span class="lineNum">    4315 </span>            : 
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :         return limits;</span>
<a name="4317"><span class="lineNum">    4317 </span>            : }</a>
<span class="lineNum">    4318 </span>            : 
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 : static void gen6_set_rps_thresholds(struct drm_i915_private *dev_priv, u8 val)</span>
<span class="lineNum">    4320 </span>            : {
<span class="lineNum">    4321 </span>            :         int new_power;
<span class="lineNum">    4322 </span>            :         u32 threshold_up = 0, threshold_down = 0; /* in % */
<span class="lineNum">    4323 </span>            :         u32 ei_up = 0, ei_down = 0;
<span class="lineNum">    4324 </span>            : 
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :         new_power = dev_priv-&gt;rps.power;</span>
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :         switch (dev_priv-&gt;rps.power) {</span>
<span class="lineNum">    4327 </span>            :         case LOW_POWER:
<span class="lineNum">    4328 </span><span class="lineNoCov">          0 :                 if (val &gt; dev_priv-&gt;rps.efficient_freq + 1 &amp;&amp; val &gt; dev_priv-&gt;rps.cur_freq)</span>
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :                         new_power = BETWEEN;</span>
<span class="lineNum">    4330 </span>            :                 break;
<span class="lineNum">    4331 </span>            : 
<span class="lineNum">    4332 </span>            :         case BETWEEN:
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :                 if (val &lt;= dev_priv-&gt;rps.efficient_freq &amp;&amp; val &lt; dev_priv-&gt;rps.cur_freq)</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :                         new_power = LOW_POWER;</span>
<span class="lineNum">    4335 </span><span class="lineNoCov">          0 :                 else if (val &gt;= dev_priv-&gt;rps.rp0_freq &amp;&amp; val &gt; dev_priv-&gt;rps.cur_freq)</span>
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :                         new_power = HIGH_POWER;</span>
<span class="lineNum">    4337 </span>            :                 break;
<span class="lineNum">    4338 </span>            : 
<span class="lineNum">    4339 </span>            :         case HIGH_POWER:
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :                 if (val &lt; (dev_priv-&gt;rps.rp1_freq + dev_priv-&gt;rps.rp0_freq) &gt;&gt; 1 &amp;&amp; val &lt; dev_priv-&gt;rps.cur_freq)</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                         new_power = BETWEEN;</span>
<span class="lineNum">    4342 </span>            :                 break;
<span class="lineNum">    4343 </span>            :         }
<span class="lineNum">    4344 </span>            :         /* Max/min bins are special */
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :         if (val &lt;= dev_priv-&gt;rps.min_freq_softlimit)</span>
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :                 new_power = LOW_POWER;</span>
<span class="lineNum">    4347 </span><span class="lineNoCov">          0 :         if (val &gt;= dev_priv-&gt;rps.max_freq_softlimit)</span>
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :                 new_power = HIGH_POWER;</span>
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :         if (new_power == dev_priv-&gt;rps.power)</span>
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4351 </span>            : 
<span class="lineNum">    4352 </span>            :         /* Note the units here are not exactly 1us, but 1280ns. */
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :         switch (new_power) {</span>
<span class="lineNum">    4354 </span>            :         case LOW_POWER:
<span class="lineNum">    4355 </span>            :                 /* Upclock if more than 95% busy over 16ms */
<span class="lineNum">    4356 </span>            :                 ei_up = 16000;
<span class="lineNum">    4357 </span>            :                 threshold_up = 95;
<span class="lineNum">    4358 </span>            : 
<span class="lineNum">    4359 </span>            :                 /* Downclock if less than 85% busy over 32ms */
<span class="lineNum">    4360 </span>            :                 ei_down = 32000;
<span class="lineNum">    4361 </span>            :                 threshold_down = 85;
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4363 </span>            : 
<span class="lineNum">    4364 </span>            :         case BETWEEN:
<span class="lineNum">    4365 </span>            :                 /* Upclock if more than 90% busy over 13ms */
<span class="lineNum">    4366 </span>            :                 ei_up = 13000;
<span class="lineNum">    4367 </span>            :                 threshold_up = 90;
<span class="lineNum">    4368 </span>            : 
<span class="lineNum">    4369 </span>            :                 /* Downclock if less than 75% busy over 32ms */
<span class="lineNum">    4370 </span>            :                 ei_down = 32000;
<span class="lineNum">    4371 </span>            :                 threshold_down = 75;
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4373 </span>            : 
<span class="lineNum">    4374 </span>            :         case HIGH_POWER:
<span class="lineNum">    4375 </span>            :                 /* Upclock if more than 85% busy over 10ms */
<span class="lineNum">    4376 </span>            :                 ei_up = 10000;
<span class="lineNum">    4377 </span>            :                 threshold_up = 85;
<span class="lineNum">    4378 </span>            : 
<span class="lineNum">    4379 </span>            :                 /* Downclock if less than 60% busy over 32ms */
<span class="lineNum">    4380 </span>            :                 ei_down = 32000;
<span class="lineNum">    4381 </span>            :                 threshold_down = 60;
<span class="lineNum">    4382 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4383 </span>            :         }
<span class="lineNum">    4384 </span>            : 
<span class="lineNum">    4385 </span>            :         /* When byt can survive without system hang with dynamic
<span class="lineNum">    4386 </span>            :          * sw freq adjustments, this restriction can be lifted.
<span class="lineNum">    4387 </span>            :          */
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev_priv))</span>
<span class="lineNum">    4389 </span>            :                 goto skip_hw_write;
<span class="lineNum">    4390 </span>            : 
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_EI,</span>
<span class="lineNum">    4392 </span>            :                 GT_INTERVAL_FROM_US(dev_priv, ei_up));
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_THRESHOLD,</span>
<span class="lineNum">    4394 </span>            :                 GT_INTERVAL_FROM_US(dev_priv, (ei_up * threshold_up / 100)));
<span class="lineNum">    4395 </span>            : 
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_EI,</span>
<span class="lineNum">    4397 </span>            :                 GT_INTERVAL_FROM_US(dev_priv, ei_down));
<span class="lineNum">    4398 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_THRESHOLD,</span>
<span class="lineNum">    4399 </span>            :                 GT_INTERVAL_FROM_US(dev_priv, (ei_down * threshold_down / 100)));
<span class="lineNum">    4400 </span>            : 
<span class="lineNum">    4401 </span><span class="lineNoCov">          0 :          I915_WRITE(GEN6_RP_CONTROL,</span>
<span class="lineNum">    4402 </span>            :                     GEN6_RP_MEDIA_TURBO |
<span class="lineNum">    4403 </span>            :                     GEN6_RP_MEDIA_HW_NORMAL_MODE |
<span class="lineNum">    4404 </span>            :                     GEN6_RP_MEDIA_IS_GFX |
<span class="lineNum">    4405 </span>            :                     GEN6_RP_ENABLE |
<span class="lineNum">    4406 </span>            :                     GEN6_RP_UP_BUSY_AVG |
<span class="lineNum">    4407 </span>            :                     GEN6_RP_DOWN_IDLE_AVG);
<span class="lineNum">    4408 </span>            : 
<span class="lineNum">    4409 </span>            : skip_hw_write:
<span class="lineNum">    4410 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.power = new_power;</span>
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.up_threshold = threshold_up;</span>
<span class="lineNum">    4412 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.down_threshold = threshold_down;</span>
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.last_adj = 0;</span>
<a name="4414"><span class="lineNum">    4414 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4415 </span>            : 
<span class="lineNum">    4416 </span><span class="lineNoCov">          0 : static u32 gen6_rps_pm_mask(struct drm_i915_private *dev_priv, u8 val)</span>
<span class="lineNum">    4417 </span>            : {
<span class="lineNum">    4418 </span>            :         u32 mask = 0;
<span class="lineNum">    4419 </span>            : 
<span class="lineNum">    4420 </span>            :         /* We use UP_EI_EXPIRED interupts for both up/down in manual mode */
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :         if (val &gt; dev_priv-&gt;rps.min_freq_softlimit)</span>
<span class="lineNum">    4422 </span><span class="lineNoCov">          0 :                 mask |= GEN6_PM_RP_UP_EI_EXPIRED | GEN6_PM_RP_DOWN_THRESHOLD | GEN6_PM_RP_DOWN_TIMEOUT;</span>
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :         if (val &lt; dev_priv-&gt;rps.max_freq_softlimit)</span>
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :                 mask |= GEN6_PM_RP_UP_EI_EXPIRED | GEN6_PM_RP_UP_THRESHOLD;</span>
<span class="lineNum">    4425 </span>            : 
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :         mask &amp;= dev_priv-&gt;pm_rps_events;</span>
<span class="lineNum">    4427 </span>            : 
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :         return gen6_sanitize_rps_pm_mask(dev_priv, ~mask);</span>
<span class="lineNum">    4429 </span>            : }
<span class="lineNum">    4430 </span>            : 
<span class="lineNum">    4431 </span>            : /* gen6_set_rps is called to update the frequency request, but should also be
<a name="4432"><span class="lineNum">    4432 </span>            :  * called when the range (min_delay and max_delay) is modified so that we can</a>
<span class="lineNum">    4433 </span>            :  * update the GEN6_RP_INTERRUPT_LIMITS register accordingly. */
<span class="lineNum">    4434 </span><span class="lineNoCov">          0 : static void gen6_set_rps(struct drm_device *dev, u8 val)</span>
<span class="lineNum">    4435 </span>            : {
<span class="lineNum">    4436 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4437 </span>            : 
<span class="lineNum">    4438 </span>            :         /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 :         if (IS_BXT_REVID(dev, 0, BXT_REVID_A1))</span>
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4441 </span>            : 
<span class="lineNum">    4442 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :         WARN_ON(val &gt; dev_priv-&gt;rps.max_freq);</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :         WARN_ON(val &lt; dev_priv-&gt;rps.min_freq);</span>
<span class="lineNum">    4445 </span>            : 
<span class="lineNum">    4446 </span>            :         /* min/max delay may still have been modified so be sure to
<span class="lineNum">    4447 </span>            :          * write the limits value.
<span class="lineNum">    4448 </span>            :          */
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 :         if (val != dev_priv-&gt;rps.cur_freq) {</span>
<span class="lineNum">    4450 </span><span class="lineNoCov">          0 :                 gen6_set_rps_thresholds(dev_priv, val);</span>
<span class="lineNum">    4451 </span>            : 
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :                 if (IS_GEN9(dev))</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN6_RPNSWREQ,</span>
<span class="lineNum">    4454 </span>            :                                    GEN9_FREQUENCY(val));
<span class="lineNum">    4455 </span><span class="lineNoCov">          0 :                 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN6_RPNSWREQ,</span>
<span class="lineNum">    4457 </span>            :                                    HSW_FREQUENCY(val));
<span class="lineNum">    4458 </span>            :                 else
<span class="lineNum">    4459 </span><span class="lineNoCov">          0 :                         I915_WRITE(GEN6_RPNSWREQ,</span>
<span class="lineNum">    4460 </span>            :                                    GEN6_FREQUENCY(val) |
<span class="lineNum">    4461 </span>            :                                    GEN6_OFFSET(0) |
<span class="lineNum">    4462 </span>            :                                    GEN6_AGGRESSIVE_TURBO);
<span class="lineNum">    4463 </span>            :         }
<span class="lineNum">    4464 </span>            : 
<span class="lineNum">    4465 </span>            :         /* Make sure we continue to get interrupts
<span class="lineNum">    4466 </span>            :          * until we hit the minimum or maximum frequencies.
<span class="lineNum">    4467 </span>            :          */
<span class="lineNum">    4468 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_INTERRUPT_LIMITS, intel_rps_limits(dev_priv, val));</span>
<span class="lineNum">    4469 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));</span>
<span class="lineNum">    4470 </span>            : 
<span class="lineNum">    4471 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN6_RPNSWREQ);</span>
<span class="lineNum">    4472 </span>            : 
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.cur_freq = val;</span>
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :         trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));</span>
<a name="4475"><span class="lineNum">    4475 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4476 </span>            : 
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 : static void valleyview_set_rps(struct drm_device *dev, u8 val)</span>
<span class="lineNum">    4478 </span>            : {
<span class="lineNum">    4479 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4480 </span>            : 
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :         WARN_ON(val &gt; dev_priv-&gt;rps.max_freq);</span>
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :         WARN_ON(val &lt; dev_priv-&gt;rps.min_freq);</span>
<span class="lineNum">    4484 </span>            : 
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :         if (WARN_ONCE(IS_CHERRYVIEW(dev) &amp;&amp; (val &amp; 1),</span>
<span class="lineNum">    4486 </span>            :                       &quot;Odd GPU freq value\n&quot;))
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 :                 val &amp;= ~1;</span>
<span class="lineNum">    4488 </span>            : 
<span class="lineNum">    4489 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));</span>
<span class="lineNum">    4490 </span>            : 
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :         if (val != dev_priv-&gt;rps.cur_freq) {</span>
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :                 vlv_punit_write(dev_priv, PUNIT_REG_GPU_FREQ_REQ, val);</span>
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :                 if (!IS_CHERRYVIEW(dev_priv))</span>
<span class="lineNum">    4494 </span><span class="lineNoCov">          0 :                         gen6_set_rps_thresholds(dev_priv, val);</span>
<span class="lineNum">    4495 </span>            :         }
<span class="lineNum">    4496 </span>            : 
<span class="lineNum">    4497 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.cur_freq = val;</span>
<span class="lineNum">    4498 </span><span class="lineNoCov">          0 :         trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));</span>
<span class="lineNum">    4499 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4500 </span>            : 
<span class="lineNum">    4501 </span>            : /* vlv_set_rps_idle: Set the frequency to idle, if Gfx clocks are down
<span class="lineNum">    4502 </span>            :  *
<span class="lineNum">    4503 </span>            :  * * If Gfx is Idle, then
<span class="lineNum">    4504 </span>            :  * 1. Forcewake Media well.
<span class="lineNum">    4505 </span>            :  * 2. Request idle freq.
<a name="4506"><span class="lineNum">    4506 </span>            :  * 3. Release Forcewake of Media well.</a>
<span class="lineNum">    4507 </span>            : */
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 : static void vlv_set_rps_idle(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4509 </span>            : {
<span class="lineNum">    4510 </span><span class="lineNoCov">          0 :         u32 val = dev_priv-&gt;rps.idle_freq;</span>
<span class="lineNum">    4511 </span>            : 
<span class="lineNum">    4512 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.cur_freq &lt;= val)</span>
<span class="lineNum">    4513 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4514 </span>            : 
<span class="lineNum">    4515 </span>            :         /* Wake up the media well, as that takes a lot less
<span class="lineNum">    4516 </span>            :          * power than the Render well. */
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_MEDIA);</span>
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :         valleyview_set_rps(dev_priv-&gt;dev, val);</span>
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_MEDIA);</span>
<a name="4520"><span class="lineNum">    4520 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4521 </span>            : 
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 : void gen6_rps_busy(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4523 </span>            : {
<span class="lineNum">    4524 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4525 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.enabled) {</span>
<span class="lineNum">    4526 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;pm_rps_events &amp; GEN6_PM_RP_UP_EI_EXPIRED)</span>
<span class="lineNum">    4527 </span><span class="lineNoCov">          0 :                         gen6_rps_reset_ei(dev_priv);</span>
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_PMINTRMSK,</span>
<span class="lineNum">    4529 </span>            :                            gen6_rps_pm_mask(dev_priv, dev_priv-&gt;rps.cur_freq));
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="4532"><span class="lineNum">    4532 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4533 </span>            : 
<span class="lineNum">    4534 </span><span class="lineNoCov">          0 : void gen6_rps_idle(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    4535 </span>            : {
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    4537 </span>            : 
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.enabled) {</span>
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 :                 if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    4541 </span><span class="lineNoCov">          0 :                         vlv_set_rps_idle(dev_priv);</span>
<span class="lineNum">    4542 </span>            :                 else
<span class="lineNum">    4543 </span><span class="lineNoCov">          0 :                         gen6_set_rps(dev_priv-&gt;dev, dev_priv-&gt;rps.idle_freq);</span>
<span class="lineNum">    4544 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.last_adj = 0;</span>
<span class="lineNum">    4545 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_PMINTRMSK,</span>
<span class="lineNum">    4546 </span>            :                            gen6_sanitize_rps_pm_mask(dev_priv, ~0));
<span class="lineNum">    4547 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4548 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    4549 </span>            : 
<span class="lineNum">    4550 </span><span class="lineNoCov">          0 :         spin_lock(&amp;dev_priv-&gt;rps.client_lock);</span>
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :         while (!list_empty(&amp;dev_priv-&gt;rps.clients))</span>
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :                 list_del_init(dev_priv-&gt;rps.clients.next);</span>
<span class="lineNum">    4553 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;dev_priv-&gt;rps.client_lock);</span>
<a name="4554"><span class="lineNum">    4554 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4555 </span>            : 
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 : void gen6_rps_boost(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    4557 </span>            :                     struct intel_rps_client *rps,
<span class="lineNum">    4558 </span>            :                     unsigned long submitted)
<span class="lineNum">    4559 </span>            : {
<span class="lineNum">    4560 </span>            :         /* This is intentionally racy! We peek at the state here, then
<span class="lineNum">    4561 </span>            :          * validate inside the RPS worker.
<span class="lineNum">    4562 </span>            :          */
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 :         if (!(dev_priv-&gt;mm.busy &amp;&amp;</span>
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 :               dev_priv-&gt;rps.enabled &amp;&amp;</span>
<span class="lineNum">    4565 </span><span class="lineNoCov">          0 :               dev_priv-&gt;rps.cur_freq &lt; dev_priv-&gt;rps.max_freq_softlimit))</span>
<span class="lineNum">    4566 </span>            :                 return;
<span class="lineNum">    4567 </span>            : 
<span class="lineNum">    4568 </span>            :         /* Force a RPS boost (and don't count it against the client) if
<span class="lineNum">    4569 </span>            :          * the GPU is severely congested.
<span class="lineNum">    4570 </span>            :          */
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :         if (rps &amp;&amp; time_after(jiffies, submitted + DRM_I915_THROTTLE_JIFFIES))</span>
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :                 rps = NULL;</span>
<span class="lineNum">    4573 </span>            : 
<span class="lineNum">    4574 </span><span class="lineNoCov">          0 :         spin_lock(&amp;dev_priv-&gt;rps.client_lock);</span>
<span class="lineNum">    4575 </span><span class="lineNoCov">          0 :         if (rps == NULL || list_empty(&amp;rps-&gt;link)) {</span>
<span class="lineNum">    4576 </span><span class="lineNoCov">          0 :                 spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4577 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;rps.interrupts_enabled) {</span>
<span class="lineNum">    4578 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;rps.client_boost = true;</span>
<span class="lineNum">    4579 </span><span class="lineNoCov">          0 :                         queue_work(dev_priv-&gt;wq, &amp;dev_priv-&gt;rps.work);</span>
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :                 spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">    4582 </span>            : 
<span class="lineNum">    4583 </span><span class="lineNoCov">          0 :                 if (rps != NULL) {</span>
<span class="lineNum">    4584 </span><span class="lineNoCov">          0 :                         list_add(&amp;rps-&gt;link, &amp;dev_priv-&gt;rps.clients);</span>
<span class="lineNum">    4585 </span><span class="lineNoCov">          0 :                         rps-&gt;boosts++;</span>
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;rps.boosts++;</span>
<span class="lineNum">    4588 </span>            :         }
<span class="lineNum">    4589 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;dev_priv-&gt;rps.client_lock);</span>
<a name="4590"><span class="lineNum">    4590 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4591 </span>            : 
<span class="lineNum">    4592 </span><span class="lineNoCov">          0 : void intel_set_rps(struct drm_device *dev, u8 val)</span>
<span class="lineNum">    4593 </span>            : {
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :                 valleyview_set_rps(dev, val);</span>
<span class="lineNum">    4596 </span>            :         else
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :                 gen6_set_rps(dev, val);</span>
<a name="4598"><span class="lineNum">    4598 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4599 </span>            : 
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 : static void gen9_disable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4601 </span>            : {
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4603 </span>            : 
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN9_PG_ENABLE, 0);</span>
<a name="4606"><span class="lineNum">    4606 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4607 </span>            : 
<span class="lineNum">    4608 </span><span class="lineNoCov">          0 : static void gen6_disable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4609 </span>            : {
<span class="lineNum">    4610 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4611 </span>            : 
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RPNSWREQ, 1 &lt;&lt; 31);</span>
<a name="4614"><span class="lineNum">    4614 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4615 </span>            : 
<span class="lineNum">    4616 </span><span class="lineNoCov">          0 : static void cherryview_disable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4617 </span>            : {
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4619 </span>            : 
<span class="lineNum">    4620 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<a name="4621"><span class="lineNum">    4621 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4622 </span>            : 
<span class="lineNum">    4623 </span><span class="lineNoCov">          0 : static void valleyview_disable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4624 </span>            : {
<span class="lineNum">    4625 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4626 </span>            : 
<span class="lineNum">    4627 </span>            :         /* we're doing forcewake before Disabling RC6,
<span class="lineNum">    4628 </span>            :          * This what the BIOS expects when going into suspend */
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4630 </span>            : 
<span class="lineNum">    4631 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    4632 </span>            : 
<span class="lineNum">    4633 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<a name="4634"><span class="lineNum">    4634 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4635 </span>            : 
<span class="lineNum">    4636 </span><span class="lineNoCov">          0 : static void intel_print_rc6_info(struct drm_device *dev, u32 mode)</span>
<span class="lineNum">    4637 </span>            : {
<span class="lineNum">    4638 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    4639 </span><span class="lineNoCov">          0 :                 if (mode &amp; (GEN7_RC_CTL_TO_MODE | GEN6_RC_CTL_EI_MODE(1)))</span>
<span class="lineNum">    4640 </span><span class="lineNoCov">          0 :                         mode = GEN6_RC_CTL_RC6_ENABLE;</span>
<span class="lineNum">    4641 </span>            :                 else
<span class="lineNum">    4642 </span>            :                         mode = 0;
<span class="lineNum">    4643 </span>            :         }
<span class="lineNum">    4644 </span><span class="lineNoCov">          0 :         if (HAS_RC6p(dev))</span>
<span class="lineNum">    4645 </span>            :                 DRM_DEBUG_KMS(&quot;Enabling RC6 states: RC6 %s RC6p %s RC6pp %s\n&quot;,
<span class="lineNum">    4646 </span>            :                               (mode &amp; GEN6_RC_CTL_RC6_ENABLE) ? &quot;on&quot; : &quot;off&quot;,
<span class="lineNum">    4647 </span>            :                               (mode &amp; GEN6_RC_CTL_RC6p_ENABLE) ? &quot;on&quot; : &quot;off&quot;,
<span class="lineNum">    4648 </span>            :                               (mode &amp; GEN6_RC_CTL_RC6pp_ENABLE) ? &quot;on&quot; : &quot;off&quot;);
<span class="lineNum">    4649 </span>            : 
<span class="lineNum">    4650 </span>            :         else
<span class="lineNum">    4651 </span>            :                 DRM_DEBUG_KMS(&quot;Enabling RC6 states: RC6 %s\n&quot;,
<span class="lineNum">    4652 </span>            :                               (mode &amp; GEN6_RC_CTL_RC6_ENABLE) ? &quot;on&quot; : &quot;off&quot;);
<a name="4653"><span class="lineNum">    4653 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4654 </span>            : 
<span class="lineNum">    4655 </span><span class="lineNoCov">          0 : static int sanitize_rc6_option(const struct drm_device *dev, int enable_rc6)</span>
<span class="lineNum">    4656 </span>            : {
<span class="lineNum">    4657 </span>            :         /* No RC6 before Ironlake and code is gone for ilk. */
<span class="lineNum">    4658 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 6)</span>
<span class="lineNum">    4659 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4660 </span>            : 
<span class="lineNum">    4661 </span>            :         /* Respect the kernel parameter if it is set */
<span class="lineNum">    4662 </span><span class="lineNoCov">          0 :         if (enable_rc6 &gt;= 0) {</span>
<span class="lineNum">    4663 </span>            :                 int mask;
<span class="lineNum">    4664 </span>            : 
<span class="lineNum">    4665 </span><span class="lineNoCov">          0 :                 if (HAS_RC6p(dev))</span>
<span class="lineNum">    4666 </span><span class="lineNoCov">          0 :                         mask = INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE |</span>
<span class="lineNum">    4667 </span>            :                                INTEL_RC6pp_ENABLE;
<span class="lineNum">    4668 </span>            :                 else
<span class="lineNum">    4669 </span>            :                         mask = INTEL_RC6_ENABLE;
<span class="lineNum">    4670 </span>            : 
<span class="lineNum">    4671 </span><span class="lineNoCov">          0 :                 if ((enable_rc6 &amp; mask) != enable_rc6)</span>
<span class="lineNum">    4672 </span>            :                         DRM_DEBUG_KMS(&quot;Adjusting RC6 mask to %d (requested %d, valid %d)\n&quot;,
<span class="lineNum">    4673 </span>            :                                       enable_rc6 &amp; mask, enable_rc6, mask);
<span class="lineNum">    4674 </span>            : 
<span class="lineNum">    4675 </span>            :                 return enable_rc6 &amp; mask;
<span class="lineNum">    4676 </span>            :         }
<span class="lineNum">    4677 </span>            : 
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    4679 </span><span class="lineNoCov">          0 :                 return (INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE);</span>
<span class="lineNum">    4680 </span>            : 
<span class="lineNum">    4681 </span><span class="lineNoCov">          0 :         return INTEL_RC6_ENABLE;</span>
<a name="4682"><span class="lineNum">    4682 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4683 </span>            : 
<span class="lineNum">    4684 </span><span class="lineNoCov">          0 : int intel_enable_rc6(const struct drm_device *dev)</span>
<span class="lineNum">    4685 </span>            : {
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :         return i915.enable_rc6;</span>
<a name="4687"><span class="lineNum">    4687 </span>            : }</a>
<span class="lineNum">    4688 </span>            : 
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 : static void gen6_init_rps_frequencies(struct drm_device *dev)</span>
<span class="lineNum">    4690 </span>            : {
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4692 </span>            :         uint32_t rp_state_cap;
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :         u32 ddcc_status = 0;</span>
<span class="lineNum">    4694 </span>            :         int ret;
<span class="lineNum">    4695 </span>            : 
<span class="lineNum">    4696 </span>            :         /* All of these values are in units of 50MHz */
<span class="lineNum">    4697 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.cur_freq               = 0;</span>
<span class="lineNum">    4698 </span>            :         /* static values from HW: RP0 &gt; RP1 &gt; RPn (min_freq) */
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev)) {</span>
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :                 rp_state_cap = I915_READ(BXT_RP_STATE_CAP);</span>
<span class="lineNum">    4701 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.rp0_freq = (rp_state_cap &gt;&gt; 16) &amp; 0xff;</span>
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.rp1_freq = (rp_state_cap &gt;&gt;  8) &amp; 0xff;</span>
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.min_freq = (rp_state_cap &gt;&gt;  0) &amp; 0xff;</span>
<span class="lineNum">    4704 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);</span>
<span class="lineNum">    4706 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.rp0_freq = (rp_state_cap &gt;&gt;  0) &amp; 0xff;</span>
<span class="lineNum">    4707 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.rp1_freq = (rp_state_cap &gt;&gt;  8) &amp; 0xff;</span>
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.min_freq = (rp_state_cap &gt;&gt; 16) &amp; 0xff;</span>
<span class="lineNum">    4709 </span>            :         }
<span class="lineNum">    4710 </span>            : 
<span class="lineNum">    4711 </span>            :         /* hw_max = RP0 until we check for overclocking */
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.max_freq               = dev_priv-&gt;rps.rp0_freq;</span>
<span class="lineNum">    4713 </span>            : 
<span class="lineNum">    4714 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.efficient_freq = dev_priv-&gt;rps.rp1_freq;</span>
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev) || IS_BROADWELL(dev) ||</span>
<span class="lineNum">    4716 </span><span class="lineNoCov">          0 :             IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    4717 </span><span class="lineNoCov">          0 :                 ret = sandybridge_pcode_read(dev_priv,</span>
<span class="lineNum">    4718 </span>            :                                         HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL,
<span class="lineNum">    4719 </span>            :                                         &amp;ddcc_status);
<span class="lineNum">    4720 </span><span class="lineNoCov">          0 :                 if (0 == ret)</span>
<span class="lineNum">    4721 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;rps.efficient_freq =</span>
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :                                 clamp_t(u8,</span>
<span class="lineNum">    4723 </span>            :                                         ((ddcc_status &gt;&gt; 8) &amp; 0xff),
<span class="lineNum">    4724 </span>            :                                         dev_priv-&gt;rps.min_freq,
<span class="lineNum">    4725 </span>            :                                         dev_priv-&gt;rps.max_freq);
<span class="lineNum">    4726 </span>            :         }
<span class="lineNum">    4727 </span>            : 
<span class="lineNum">    4728 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    4729 </span>            :                 /* Store the frequency values in 16.66 MHZ units, which is
<span class="lineNum">    4730 </span>            :                    the natural hardware unit for SKL */
<span class="lineNum">    4731 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.rp0_freq *= GEN9_FREQ_SCALER;</span>
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.rp1_freq *= GEN9_FREQ_SCALER;</span>
<span class="lineNum">    4733 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.min_freq *= GEN9_FREQ_SCALER;</span>
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.max_freq *= GEN9_FREQ_SCALER;</span>
<span class="lineNum">    4735 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.efficient_freq *= GEN9_FREQ_SCALER;</span>
<span class="lineNum">    4736 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4737 </span>            : 
<span class="lineNum">    4738 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.idle_freq = dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    4739 </span>            : 
<span class="lineNum">    4740 </span>            :         /* Preserve min/max settings in case of re-init */
<span class="lineNum">    4741 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.max_freq_softlimit == 0)</span>
<span class="lineNum">    4742 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.max_freq_softlimit = dev_priv-&gt;rps.max_freq;</span>
<span class="lineNum">    4743 </span>            : 
<span class="lineNum">    4744 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.min_freq_softlimit == 0) {</span>
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :                 if (IS_HASWELL(dev) || IS_BROADWELL(dev))</span>
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;rps.min_freq_softlimit =</span>
<span class="lineNum">    4747 </span><span class="lineNoCov">          0 :                                 max_t(int, dev_priv-&gt;rps.efficient_freq,</span>
<span class="lineNum">    4748 </span>            :                                       intel_freq_opcode(dev_priv, 450));
<span class="lineNum">    4749 </span>            :                 else
<span class="lineNum">    4750 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;rps.min_freq_softlimit =</span>
<span class="lineNum">    4751 </span><span class="lineNoCov">          0 :                                 dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    4752 </span>            :         }
<span class="lineNum">    4753 </span><span class="lineNoCov">          0 : }</span>
<a name="4754"><span class="lineNum">    4754 </span>            : </a>
<span class="lineNum">    4755 </span>            : /* See the Gen9_GT_PM_Programming_Guide doc for the below */
<span class="lineNum">    4756 </span><span class="lineNoCov">          0 : static void gen9_enable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4757 </span>            : {
<span class="lineNum">    4758 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4759 </span>            : 
<span class="lineNum">    4760 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4761 </span>            : 
<span class="lineNum">    4762 </span><span class="lineNoCov">          0 :         gen6_init_rps_frequencies(dev);</span>
<span class="lineNum">    4763 </span>            : 
<span class="lineNum">    4764 </span>            :         /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
<span class="lineNum">    4765 </span><span class="lineNoCov">          0 :         if (IS_BXT_REVID(dev, 0, BXT_REVID_A1)) {</span>
<span class="lineNum">    4766 </span><span class="lineNoCov">          0 :                 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4767 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4768 </span>            :         }
<span class="lineNum">    4769 </span>            : 
<span class="lineNum">    4770 </span>            :         /* Program defaults and thresholds for RPS*/
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_VIDEO_FREQ,</span>
<span class="lineNum">    4772 </span>            :                 GEN9_FREQUENCY(dev_priv-&gt;rps.rp1_freq));
<span class="lineNum">    4773 </span>            : 
<span class="lineNum">    4774 </span>            :         /* 1 second timeout*/
<span class="lineNum">    4775 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_TIMEOUT,</span>
<span class="lineNum">    4776 </span>            :                 GT_INTERVAL_FROM_US(dev_priv, 1000000));
<span class="lineNum">    4777 </span>            : 
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 0xa);</span>
<span class="lineNum">    4779 </span>            : 
<span class="lineNum">    4780 </span>            :         /* Leaning on the below call to gen6_set_rps to program/setup the
<span class="lineNum">    4781 </span>            :          * Up/Down EI &amp; threshold registers, as well as the RP_CONTROL,
<span class="lineNum">    4782 </span>            :          * RP_INTERRUPT_LIMITS &amp; RPNSWREQ registers */
<span class="lineNum">    4783 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.power = HIGH_POWER; /* force a reset */</span>
<span class="lineNum">    4784 </span><span class="lineNoCov">          0 :         gen6_set_rps(dev_priv-&gt;dev, dev_priv-&gt;rps.min_freq_softlimit);</span>
<span class="lineNum">    4785 </span>            : 
<span class="lineNum">    4786 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<a name="4787"><span class="lineNum">    4787 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4788 </span>            : 
<span class="lineNum">    4789 </span><span class="lineNoCov">          0 : static void gen9_enable_rc6(struct drm_device *dev)</span>
<span class="lineNum">    4790 </span>            : {
<span class="lineNum">    4791 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4792 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    4793 </span>            :         uint32_t rc6_mask = 0;
<span class="lineNum">    4794 </span>            :         int unused;
<span class="lineNum">    4795 </span>            : 
<span class="lineNum">    4796 </span>            :         /* 1a: Software RC state - RC0 */
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_STATE, 0);</span>
<span class="lineNum">    4798 </span>            : 
<span class="lineNum">    4799 </span>            :         /* 1b: Get forcewake during program sequence. Although the driver
<span class="lineNum">    4800 </span>            :          * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
<span class="lineNum">    4801 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4802 </span>            : 
<span class="lineNum">    4803 </span>            :         /* 2a: Disable RC states. */
<span class="lineNum">    4804 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    4805 </span>            : 
<span class="lineNum">    4806 </span>            :         /* 2b: Program RC6 thresholds.*/
<span class="lineNum">    4807 </span>            : 
<span class="lineNum">    4808 </span>            :         /* WaRsDoubleRc6WrlWithCoarsePowerGating: Doubling WRL only when CPG is enabled */
<span class="lineNum">    4809 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev))</span>
<span class="lineNum">    4810 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 108 &lt;&lt; 16);</span>
<span class="lineNum">    4811 </span>            :         else
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 54 &lt;&lt; 16);</span>
<span class="lineNum">    4813 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */</span>
<span class="lineNum">    4814 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */</span>
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, unused)</span>
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_MAX_IDLE(ring-&gt;mmio_base), 10);</span>
<span class="lineNum">    4817 </span>            : 
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :         if (HAS_GUC_UCODE(dev))</span>
<span class="lineNum">    4819 </span><span class="lineNoCov">          0 :                 I915_WRITE(GUC_MAX_IDLE_COUNT, 0xA);</span>
<span class="lineNum">    4820 </span>            : 
<span class="lineNum">    4821 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_SLEEP, 0);</span>
<span class="lineNum">    4822 </span>            : 
<span class="lineNum">    4823 </span>            :         /* 2c: Program Coarse Power Gating Policies. */
<span class="lineNum">    4824 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN9_MEDIA_PG_IDLE_HYSTERESIS, 25);</span>
<span class="lineNum">    4825 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN9_RENDER_PG_IDLE_HYSTERESIS, 25);</span>
<span class="lineNum">    4826 </span>            : 
<span class="lineNum">    4827 </span>            :         /* 3a: Enable RC6 */
<span class="lineNum">    4828 </span><span class="lineNoCov">          0 :         if (intel_enable_rc6(dev) &amp; INTEL_RC6_ENABLE)</span>
<span class="lineNum">    4829 </span><span class="lineNoCov">          0 :                 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;</span>
<span class="lineNum">    4830 </span>            :         DRM_INFO(&quot;RC6 %s\n&quot;, (rc6_mask &amp; GEN6_RC_CTL_RC6_ENABLE) ?
<span class="lineNum">    4831 </span>            :                         &quot;on&quot; : &quot;off&quot;);
<span class="lineNum">    4832 </span>            :         /* WaRsUseTimeoutMode */
<span class="lineNum">    4833 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, 0, SKL_REVID_D0) ||</span>
<span class="lineNum">    4834 </span><span class="lineNoCov">          0 :             IS_BXT_REVID(dev, 0, BXT_REVID_A0)) {</span>
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us */</span>
<span class="lineNum">    4836 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |</span>
<span class="lineNum">    4837 </span>            :                            GEN7_RC_CTL_TO_MODE |
<span class="lineNum">    4838 </span>            :                            rc6_mask);
<span class="lineNum">    4839 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_THRESHOLD, 37500); /* 37.5/125ms per EI */</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |</span>
<span class="lineNum">    4842 </span>            :                            GEN6_RC_CTL_EI_MODE(1) |
<span class="lineNum">    4843 </span>            :                            rc6_mask);
<span class="lineNum">    4844 </span>            :         }
<span class="lineNum">    4845 </span>            : 
<span class="lineNum">    4846 </span>            :         /*
<span class="lineNum">    4847 </span>            :          * 3b: Enable Coarse Power Gating only when RC6 is enabled.
<span class="lineNum">    4848 </span>            :          * WaRsDisableCoarsePowerGating:skl,bxt - Render/Media PG need to be disabled with RC6.
<span class="lineNum">    4849 </span>            :          */
<span class="lineNum">    4850 </span><span class="lineNoCov">          0 :         if (IS_BXT_REVID(dev, 0, BXT_REVID_A1) ||</span>
<span class="lineNum">    4851 </span><span class="lineNoCov">          0 :             ((IS_SKL_GT3(dev) || IS_SKL_GT4(dev)) &amp;&amp;</span>
<span class="lineNum">    4852 </span><span class="lineNoCov">          0 :              IS_SKL_REVID(dev, 0, SKL_REVID_E0)))</span>
<span class="lineNum">    4853 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN9_PG_ENABLE, 0);</span>
<span class="lineNum">    4854 </span>            :         else
<span class="lineNum">    4855 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN9_PG_ENABLE, (rc6_mask &amp; GEN6_RC_CTL_RC6_ENABLE) ?</span>
<span class="lineNum">    4856 </span>            :                                 (GEN9_RENDER_PG_ENABLE | GEN9_MEDIA_PG_ENABLE) : 0);
<span class="lineNum">    4857 </span>            : 
<span class="lineNum">    4858 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4859 </span>            : 
<a name="4860"><span class="lineNum">    4860 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4861 </span>            : 
<span class="lineNum">    4862 </span><span class="lineNoCov">          0 : static void gen8_enable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4863 </span>            : {
<span class="lineNum">    4864 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4865 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    4866 </span>            :         uint32_t rc6_mask = 0;
<span class="lineNum">    4867 </span>            :         int unused;
<span class="lineNum">    4868 </span>            : 
<span class="lineNum">    4869 </span>            :         /* 1a: Software RC state - RC0 */
<span class="lineNum">    4870 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_STATE, 0);</span>
<span class="lineNum">    4871 </span>            : 
<span class="lineNum">    4872 </span>            :         /* 1c &amp; 1d: Get forcewake during program sequence. Although the driver
<span class="lineNum">    4873 </span>            :          * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
<span class="lineNum">    4874 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4875 </span>            : 
<span class="lineNum">    4876 </span>            :         /* 2a: Disable RC states. */
<span class="lineNum">    4877 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    4878 </span>            : 
<span class="lineNum">    4879 </span>            :         /* Initialize rps frequencies */
<span class="lineNum">    4880 </span><span class="lineNoCov">          0 :         gen6_init_rps_frequencies(dev);</span>
<span class="lineNum">    4881 </span>            : 
<span class="lineNum">    4882 </span>            :         /* 2b: Program RC6 thresholds.*/
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 &lt;&lt; 16);</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */</span>
<span class="lineNum">    4885 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */</span>
<span class="lineNum">    4886 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, unused)</span>
<span class="lineNum">    4887 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_MAX_IDLE(ring-&gt;mmio_base), 10);</span>
<span class="lineNum">    4888 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_SLEEP, 0);</span>
<span class="lineNum">    4889 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev))</span>
<span class="lineNum">    4890 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us/1.28 for TO */</span>
<span class="lineNum">    4891 </span>            :         else
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_THRESHOLD, 50000); /* 50/125ms per EI */</span>
<span class="lineNum">    4893 </span>            : 
<span class="lineNum">    4894 </span>            :         /* 3: Enable RC6 */
<span class="lineNum">    4895 </span><span class="lineNoCov">          0 :         if (intel_enable_rc6(dev) &amp; INTEL_RC6_ENABLE)</span>
<span class="lineNum">    4896 </span><span class="lineNoCov">          0 :                 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;</span>
<span class="lineNum">    4897 </span><span class="lineNoCov">          0 :         intel_print_rc6_info(dev, rc6_mask);</span>
<span class="lineNum">    4898 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev))</span>
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |</span>
<span class="lineNum">    4900 </span>            :                                 GEN7_RC_CTL_TO_MODE |
<span class="lineNum">    4901 </span>            :                                 rc6_mask);
<span class="lineNum">    4902 </span>            :         else
<span class="lineNum">    4903 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |</span>
<span class="lineNum">    4904 </span>            :                                 GEN6_RC_CTL_EI_MODE(1) |
<span class="lineNum">    4905 </span>            :                                 rc6_mask);
<span class="lineNum">    4906 </span>            : 
<span class="lineNum">    4907 </span>            :         /* 4 Program defaults and thresholds for RPS*/
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RPNSWREQ,</span>
<span class="lineNum">    4909 </span>            :                    HSW_FREQUENCY(dev_priv-&gt;rps.rp1_freq));
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_VIDEO_FREQ,</span>
<span class="lineNum">    4911 </span>            :                    HSW_FREQUENCY(dev_priv-&gt;rps.rp1_freq));
<span class="lineNum">    4912 </span>            :         /* NB: Docs say 1s, and 1000000 - which aren't equivalent */
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 100000000 / 128); /* 1 second timeout */</span>
<span class="lineNum">    4914 </span>            : 
<span class="lineNum">    4915 </span>            :         /* Docs recommend 900MHz, and 300 MHz respectively */
<span class="lineNum">    4916 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,</span>
<span class="lineNum">    4917 </span>            :                    dev_priv-&gt;rps.max_freq_softlimit &lt;&lt; 24 |
<span class="lineNum">    4918 </span>            :                    dev_priv-&gt;rps.min_freq_softlimit &lt;&lt; 16);
<span class="lineNum">    4919 </span>            : 
<span class="lineNum">    4920 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_THRESHOLD, 7600000 / 128); /* 76ms busyness per EI, 90% */</span>
<span class="lineNum">    4921 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 31300000 / 128); /* 313ms busyness per EI, 70%*/</span>
<span class="lineNum">    4922 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_EI, 66000); /* 84.48ms, XXX: random? */</span>
<span class="lineNum">    4923 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_EI, 350000); /* 448ms, XXX: random? */</span>
<span class="lineNum">    4924 </span>            : 
<span class="lineNum">    4925 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);</span>
<span class="lineNum">    4926 </span>            : 
<span class="lineNum">    4927 </span>            :         /* 5: Enable RPS */
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_CONTROL,</span>
<span class="lineNum">    4929 </span>            :                    GEN6_RP_MEDIA_TURBO |
<span class="lineNum">    4930 </span>            :                    GEN6_RP_MEDIA_HW_NORMAL_MODE |
<span class="lineNum">    4931 </span>            :                    GEN6_RP_MEDIA_IS_GFX |
<span class="lineNum">    4932 </span>            :                    GEN6_RP_ENABLE |
<span class="lineNum">    4933 </span>            :                    GEN6_RP_UP_BUSY_AVG |
<span class="lineNum">    4934 </span>            :                    GEN6_RP_DOWN_IDLE_AVG);
<span class="lineNum">    4935 </span>            : 
<span class="lineNum">    4936 </span>            :         /* 6: Ring frequency + overclocking (our driver does this later */
<span class="lineNum">    4937 </span>            : 
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.power = HIGH_POWER; /* force a reset */</span>
<span class="lineNum">    4939 </span><span class="lineNoCov">          0 :         gen6_set_rps(dev_priv-&gt;dev, dev_priv-&gt;rps.idle_freq);</span>
<span class="lineNum">    4940 </span>            : 
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<a name="4942"><span class="lineNum">    4942 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4943 </span>            : 
<span class="lineNum">    4944 </span><span class="lineNoCov">          0 : static void gen6_enable_rps(struct drm_device *dev)</span>
<span class="lineNum">    4945 </span>            : {
<span class="lineNum">    4946 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    4947 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    4948 </span><span class="lineNoCov">          0 :         u32 rc6vids, pcu_mbox = 0, rc6_mask = 0;</span>
<span class="lineNum">    4949 </span>            :         u32 gtfifodbg;
<span class="lineNum">    4950 </span>            :         int rc6_mode;
<span class="lineNum">    4951 </span>            :         int i, ret;
<span class="lineNum">    4952 </span>            : 
<span class="lineNum">    4953 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    4954 </span>            : 
<span class="lineNum">    4955 </span>            :         /* Here begins a magic sequence of register writes to enable
<span class="lineNum">    4956 </span>            :          * auto-downclocking.
<span class="lineNum">    4957 </span>            :          *
<span class="lineNum">    4958 </span>            :          * Perhaps there might be some value in exposing these to
<span class="lineNum">    4959 </span>            :          * userspace...
<span class="lineNum">    4960 </span>            :          */
<span class="lineNum">    4961 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_STATE, 0);</span>
<span class="lineNum">    4962 </span>            : 
<span class="lineNum">    4963 </span>            :         /* Clear the DBG now so we don't confuse earlier errors */
<span class="lineNum">    4964 </span><span class="lineNoCov">          0 :         if ((gtfifodbg = I915_READ(GTFIFODBG))) {</span>
<span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;GT fifo had a previous error %x\n&quot;, gtfifodbg);</span>
<span class="lineNum">    4966 </span><span class="lineNoCov">          0 :                 I915_WRITE(GTFIFODBG, gtfifodbg);</span>
<span class="lineNum">    4967 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4968 </span>            : 
<span class="lineNum">    4969 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    4970 </span>            : 
<span class="lineNum">    4971 </span>            :         /* Initialize rps frequencies */
<span class="lineNum">    4972 </span><span class="lineNoCov">          0 :         gen6_init_rps_frequencies(dev);</span>
<span class="lineNum">    4973 </span>            : 
<span class="lineNum">    4974 </span>            :         /* disable the counters and set deterministic thresholds */
<span class="lineNum">    4975 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    4976 </span>            : 
<span class="lineNum">    4977 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 &lt;&lt; 16);</span>
<span class="lineNum">    4978 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 &lt;&lt; 16 | 30);</span>
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);</span>
<span class="lineNum">    4980 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);</span>
<span class="lineNum">    4981 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);</span>
<span class="lineNum">    4982 </span>            : 
<span class="lineNum">    4983 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i)</span>
<span class="lineNum">    4984 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_MAX_IDLE(ring-&gt;mmio_base), 10);</span>
<span class="lineNum">    4985 </span>            : 
<span class="lineNum">    4986 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_SLEEP, 0);</span>
<span class="lineNum">    4987 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);</span>
<span class="lineNum">    4988 </span><span class="lineNoCov">          0 :         if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    4989 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_THRESHOLD, 125000);</span>
<span class="lineNum">    4990 </span>            :         else
<span class="lineNum">    4991 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN6_RC6_THRESHOLD, 50000);</span>
<span class="lineNum">    4992 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6p_THRESHOLD, 150000);</span>
<span class="lineNum">    4993 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */</span>
<span class="lineNum">    4994 </span>            : 
<span class="lineNum">    4995 </span>            :         /* Check if we are enabling RC6 */
<span class="lineNum">    4996 </span><span class="lineNoCov">          0 :         rc6_mode = intel_enable_rc6(dev_priv-&gt;dev);</span>
<span class="lineNum">    4997 </span><span class="lineNoCov">          0 :         if (rc6_mode &amp; INTEL_RC6_ENABLE)</span>
<span class="lineNum">    4998 </span><span class="lineNoCov">          0 :                 rc6_mask |= GEN6_RC_CTL_RC6_ENABLE;</span>
<span class="lineNum">    4999 </span>            : 
<span class="lineNum">    5000 </span>            :         /* We don't use those on Haswell */
<span class="lineNum">    5001 </span><span class="lineNoCov">          0 :         if (!IS_HASWELL(dev)) {</span>
<span class="lineNum">    5002 </span><span class="lineNoCov">          0 :                 if (rc6_mode &amp; INTEL_RC6p_ENABLE)</span>
<span class="lineNum">    5003 </span><span class="lineNoCov">          0 :                         rc6_mask |= GEN6_RC_CTL_RC6p_ENABLE;</span>
<span class="lineNum">    5004 </span>            : 
<span class="lineNum">    5005 </span><span class="lineNoCov">          0 :                 if (rc6_mode &amp; INTEL_RC6pp_ENABLE)</span>
<span class="lineNum">    5006 </span><span class="lineNoCov">          0 :                         rc6_mask |= GEN6_RC_CTL_RC6pp_ENABLE;</span>
<span class="lineNum">    5007 </span>            :         }
<span class="lineNum">    5008 </span>            : 
<span class="lineNum">    5009 </span><span class="lineNoCov">          0 :         intel_print_rc6_info(dev, rc6_mask);</span>
<span class="lineNum">    5010 </span>            : 
<span class="lineNum">    5011 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL,</span>
<span class="lineNum">    5012 </span>            :                    rc6_mask |
<span class="lineNum">    5013 </span>            :                    GEN6_RC_CTL_EI_MODE(1) |
<span class="lineNum">    5014 </span>            :                    GEN6_RC_CTL_HW_ENABLE);
<span class="lineNum">    5015 </span>            : 
<span class="lineNum">    5016 </span>            :         /* Power down if completely idle for over 50ms */
<span class="lineNum">    5017 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 50000);</span>
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);</span>
<span class="lineNum">    5019 </span>            : 
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_MIN_FREQ_TABLE, 0);</span>
<span class="lineNum">    5021 </span>            :         if (ret)
<span class="lineNum">    5022 </span>            :                 DRM_DEBUG_DRIVER(&quot;Failed to set the min frequency\n&quot;);
<span class="lineNum">    5023 </span>            : 
<span class="lineNum">    5024 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_read(dev_priv, GEN6_READ_OC_PARAMS, &amp;pcu_mbox);</span>
<span class="lineNum">    5025 </span><span class="lineNoCov">          0 :         if (!ret &amp;&amp; (pcu_mbox &amp; (1&lt;&lt;31))) { /* OC supported */</span>
<span class="lineNum">    5026 </span>            :                 DRM_DEBUG_DRIVER(&quot;Overclocking supported. Max: %dMHz, Overclock max: %dMHz\n&quot;,
<span class="lineNum">    5027 </span>            :                                  (dev_priv-&gt;rps.max_freq_softlimit &amp; 0xff) * 50,
<span class="lineNum">    5028 </span>            :                                  (pcu_mbox &amp; 0xff) * 50);
<span class="lineNum">    5029 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.max_freq = pcu_mbox &amp; 0xff;</span>
<span class="lineNum">    5030 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5031 </span>            : 
<span class="lineNum">    5032 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.power = HIGH_POWER; /* force a reset */</span>
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 :         gen6_set_rps(dev_priv-&gt;dev, dev_priv-&gt;rps.idle_freq);</span>
<span class="lineNum">    5034 </span>            : 
<span class="lineNum">    5035 </span><span class="lineNoCov">          0 :         rc6vids = 0;</span>
<span class="lineNum">    5036 </span><span class="lineNoCov">          0 :         ret = sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &amp;rc6vids);</span>
<span class="lineNum">    5037 </span><span class="lineNoCov">          0 :         if (IS_GEN6(dev) &amp;&amp; ret) {</span>
<span class="lineNum">    5038 </span>            :                 DRM_DEBUG_DRIVER(&quot;Couldn't check for BIOS workaround\n&quot;);
<span class="lineNum">    5039 </span><span class="lineNoCov">          0 :         } else if (IS_GEN6(dev) &amp;&amp; (GEN6_DECODE_RC6_VID(rc6vids &amp; 0xff) &lt; 450)) {</span>
<span class="lineNum">    5040 </span>            :                 DRM_DEBUG_DRIVER(&quot;You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n&quot;,
<span class="lineNum">    5041 </span>            :                           GEN6_DECODE_RC6_VID(rc6vids &amp; 0xff), 450);
<span class="lineNum">    5042 </span><span class="lineNoCov">          0 :                 rc6vids &amp;= 0xffff00;</span>
<span class="lineNum">    5043 </span><span class="lineNoCov">          0 :                 rc6vids |= GEN6_ENCODE_RC6_VID(450);</span>
<span class="lineNum">    5044 </span><span class="lineNoCov">          0 :                 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_RC6VIDS, rc6vids);</span>
<span class="lineNum">    5045 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    5046 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Couldn't fix incorrect rc6 voltage\n&quot;);</span>
<span class="lineNum">    5047 </span>            :         }
<span class="lineNum">    5048 </span>            : 
<span class="lineNum">    5049 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<a name="5050"><span class="lineNum">    5050 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5051 </span>            : 
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 : static void __gen6_update_ring_freq(struct drm_device *dev)</span>
<span class="lineNum">    5053 </span>            : {
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5055 </span>            :         int min_freq = 15;
<span class="lineNum">    5056 </span>            :         unsigned int gpu_freq;
<span class="lineNum">    5057 </span>            :         unsigned int max_ia_freq, min_ring_freq;
<span class="lineNum">    5058 </span>            :         unsigned int max_gpu_freq, min_gpu_freq;
<span class="lineNum">    5059 </span>            :         int scaling_factor = 180;
<span class="lineNum">    5060 </span>            : #ifdef notyet
<span class="lineNum">    5061 </span>            :         struct cpufreq_policy *policy;
<span class="lineNum">    5062 </span>            : #endif
<span class="lineNum">    5063 </span>            : 
<span class="lineNum">    5064 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    5065 </span>            : 
<span class="lineNum">    5066 </span>            : #ifdef notyet
<span class="lineNum">    5067 </span>            :         policy = cpufreq_cpu_get(0);
<span class="lineNum">    5068 </span>            :         if (policy) {
<span class="lineNum">    5069 </span>            :                 max_ia_freq = policy-&gt;cpuinfo.max_freq;
<span class="lineNum">    5070 </span>            :                 cpufreq_cpu_put(policy);
<span class="lineNum">    5071 </span>            :         } else {
<span class="lineNum">    5072 </span>            :                 /*
<span class="lineNum">    5073 </span>            :                  * Default to measured freq if none found, PCU will ensure we
<span class="lineNum">    5074 </span>            :                  * don't go over
<span class="lineNum">    5075 </span>            :                  */
<span class="lineNum">    5076 </span>            :                 max_ia_freq = tsc_khz;
<span class="lineNum">    5077 </span>            :         }
<span class="lineNum">    5078 </span>            : #else
<span class="lineNum">    5079 </span>            :         /* XXX we ideally want the max not cpuspeed... */
<span class="lineNum">    5080 </span><span class="lineNoCov">          0 :         max_ia_freq = cpuspeed;</span>
<span class="lineNum">    5081 </span>            : #endif
<span class="lineNum">    5082 </span>            : 
<span class="lineNum">    5083 </span>            :         /* Convert from kHz to MHz */
<span class="lineNum">    5084 </span><span class="lineNoCov">          0 :         max_ia_freq /= 1000;</span>
<span class="lineNum">    5085 </span>            : 
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :         min_ring_freq = I915_READ(DCLK) &amp; 0xf;</span>
<span class="lineNum">    5087 </span>            :         /* convert DDR frequency from units of 266.6MHz to bandwidth */
<span class="lineNum">    5088 </span><span class="lineNoCov">          0 :         min_ring_freq = mult_frac(min_ring_freq, 8, 3);</span>
<span class="lineNum">    5089 </span>            : 
<span class="lineNum">    5090 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    5091 </span>            :                 /* Convert GT frequency to 50 HZ units */
<span class="lineNum">    5092 </span><span class="lineNoCov">          0 :                 min_gpu_freq = dev_priv-&gt;rps.min_freq / GEN9_FREQ_SCALER;</span>
<span class="lineNum">    5093 </span><span class="lineNoCov">          0 :                 max_gpu_freq = dev_priv-&gt;rps.max_freq / GEN9_FREQ_SCALER;</span>
<span class="lineNum">    5094 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :                 min_gpu_freq = dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    5096 </span><span class="lineNoCov">          0 :                 max_gpu_freq = dev_priv-&gt;rps.max_freq;</span>
<span class="lineNum">    5097 </span>            :         }
<span class="lineNum">    5098 </span>            : 
<span class="lineNum">    5099 </span>            :         /*
<span class="lineNum">    5100 </span>            :          * For each potential GPU frequency, load a ring frequency we'd like
<span class="lineNum">    5101 </span>            :          * to use for memory access.  We do this by specifying the IA frequency
<span class="lineNum">    5102 </span>            :          * the PCU should use as a reference to determine the ring frequency.
<span class="lineNum">    5103 </span>            :          */
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 :         for (gpu_freq = max_gpu_freq; gpu_freq &gt;= min_gpu_freq; gpu_freq--) {</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 :                 int diff = max_gpu_freq - gpu_freq;</span>
<span class="lineNum">    5106 </span>            :                 unsigned int ia_freq = 0, ring_freq = 0;
<span class="lineNum">    5107 </span>            : 
<span class="lineNum">    5108 </span><span class="lineNoCov">          0 :                 if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    5109 </span>            :                         /*
<span class="lineNum">    5110 </span>            :                          * ring_freq = 2 * GT. ring_freq is in 100MHz units
<span class="lineNum">    5111 </span>            :                          * No floor required for ring frequency on SKL.
<span class="lineNum">    5112 </span>            :                          */
<span class="lineNum">    5113 </span>            :                         ring_freq = gpu_freq;
<span class="lineNum">    5114 </span><span class="lineNoCov">          0 :                 } else if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    5115 </span>            :                         /* max(2 * GT, DDR). NB: GT is 50MHz units */
<span class="lineNum">    5116 </span><span class="lineNoCov">          0 :                         ring_freq = max(min_ring_freq, gpu_freq);</span>
<span class="lineNum">    5117 </span><span class="lineNoCov">          0 :                 } else if (IS_HASWELL(dev)) {</span>
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :                         ring_freq = mult_frac(gpu_freq, 5, 4);</span>
<span class="lineNum">    5119 </span><span class="lineNoCov">          0 :                         ring_freq = max(min_ring_freq, ring_freq);</span>
<span class="lineNum">    5120 </span>            :                         /* leave ia_freq as the default, chosen by cpufreq */
<span class="lineNum">    5121 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    5122 </span>            :                         /* On older processors, there is no separate ring
<span class="lineNum">    5123 </span>            :                          * clock domain, so in order to boost the bandwidth
<span class="lineNum">    5124 </span>            :                          * of the ring, we need to upclock the CPU (ia_freq).
<span class="lineNum">    5125 </span>            :                          *
<span class="lineNum">    5126 </span>            :                          * For GPU frequencies less than 750MHz,
<span class="lineNum">    5127 </span>            :                          * just use the lowest ring freq.
<span class="lineNum">    5128 </span>            :                          */
<span class="lineNum">    5129 </span><span class="lineNoCov">          0 :                         if (gpu_freq &lt; min_freq)</span>
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :                                 ia_freq = 800;</span>
<span class="lineNum">    5131 </span>            :                         else
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :                                 ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);</span>
<span class="lineNum">    5133 </span><span class="lineNoCov">          0 :                         ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);</span>
<span class="lineNum">    5134 </span>            :                 }
<span class="lineNum">    5135 </span>            : 
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :                 sandybridge_pcode_write(dev_priv,</span>
<span class="lineNum">    5137 </span>            :                                         GEN6_PCODE_WRITE_MIN_FREQ_TABLE,
<span class="lineNum">    5138 </span><span class="lineNoCov">          0 :                                         ia_freq &lt;&lt; GEN6_PCODE_FREQ_IA_RATIO_SHIFT |</span>
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 :                                         ring_freq &lt;&lt; GEN6_PCODE_FREQ_RING_RATIO_SHIFT |</span>
<span class="lineNum">    5140 </span>            :                                         gpu_freq);
<span class="lineNum">    5141 </span>            :         }
<a name="5142"><span class="lineNum">    5142 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5143 </span>            : 
<span class="lineNum">    5144 </span><span class="lineNoCov">          0 : void gen6_update_ring_freq(struct drm_device *dev)</span>
<span class="lineNum">    5145 </span>            : {
<span class="lineNum">    5146 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5147 </span>            : 
<span class="lineNum">    5148 </span><span class="lineNoCov">          0 :         if (!HAS_CORE_RING_FREQ(dev))</span>
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5150 </span>            : 
<span class="lineNum">    5151 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5152 </span><span class="lineNoCov">          0 :         __gen6_update_ring_freq(dev);</span>
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="5154"><span class="lineNum">    5154 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5155 </span>            : 
<span class="lineNum">    5156 </span><span class="lineNoCov">          0 : static int cherryview_rps_max_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5157 </span>            : {
<span class="lineNum">    5158 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    5159 </span>            :         u32 val, rp0;
<span class="lineNum">    5160 </span>            : 
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);</span>
<span class="lineNum">    5162 </span>            : 
<span class="lineNum">    5163 </span><span class="lineNoCov">          0 :         switch (INTEL_INFO(dev)-&gt;eu_total) {</span>
<span class="lineNum">    5164 </span>            :         case 8:
<span class="lineNum">    5165 </span>            :                 /* (2 * 4) config */
<span class="lineNum">    5166 </span><span class="lineNoCov">          0 :                 rp0 = (val &gt;&gt; FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT);</span>
<span class="lineNum">    5167 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5168 </span>            :         case 12:
<span class="lineNum">    5169 </span>            :                 /* (2 * 6) config */
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :                 rp0 = (val &gt;&gt; FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT);</span>
<span class="lineNum">    5171 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5172 </span>            :         case 16:
<span class="lineNum">    5173 </span>            :                 /* (2 * 8) config */
<span class="lineNum">    5174 </span>            :         default:
<span class="lineNum">    5175 </span>            :                 /* Setting (2 * 8) Min RP0 for any other combination */
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :                 rp0 = (val &gt;&gt; FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT);</span>
<span class="lineNum">    5177 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5178 </span>            :         }
<span class="lineNum">    5179 </span>            : 
<span class="lineNum">    5180 </span><span class="lineNoCov">          0 :         rp0 = (rp0 &amp; FB_GFX_FREQ_FUSE_MASK);</span>
<span class="lineNum">    5181 </span>            : 
<span class="lineNum">    5182 </span><span class="lineNoCov">          0 :         return rp0;</span>
<a name="5183"><span class="lineNum">    5183 </span>            : }</a>
<span class="lineNum">    5184 </span>            : 
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 : static int cherryview_rps_rpe_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5186 </span>            : {
<span class="lineNum">    5187 </span>            :         u32 val, rpe;
<span class="lineNum">    5188 </span>            : 
<span class="lineNum">    5189 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG);</span>
<span class="lineNum">    5190 </span><span class="lineNoCov">          0 :         rpe = (val &gt;&gt; PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT) &amp; PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK;</span>
<span class="lineNum">    5191 </span>            : 
<span class="lineNum">    5192 </span><span class="lineNoCov">          0 :         return rpe;</span>
<a name="5193"><span class="lineNum">    5193 </span>            : }</a>
<span class="lineNum">    5194 </span>            : 
<span class="lineNum">    5195 </span><span class="lineNoCov">          0 : static int cherryview_rps_guar_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5196 </span>            : {
<span class="lineNum">    5197 </span>            :         u32 val, rp1;
<span class="lineNum">    5198 </span>            : 
<span class="lineNum">    5199 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);</span>
<span class="lineNum">    5200 </span><span class="lineNoCov">          0 :         rp1 = (val &amp; FB_GFX_FREQ_FUSE_MASK);</span>
<span class="lineNum">    5201 </span>            : 
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :         return rp1;</span>
<a name="5203"><span class="lineNum">    5203 </span>            : }</a>
<span class="lineNum">    5204 </span>            : 
<span class="lineNum">    5205 </span><span class="lineNoCov">          0 : static int valleyview_rps_guar_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5206 </span>            : {
<span class="lineNum">    5207 </span>            :         u32 val, rp1;
<span class="lineNum">    5208 </span>            : 
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 :         val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);</span>
<span class="lineNum">    5210 </span>            : 
<span class="lineNum">    5211 </span><span class="lineNoCov">          0 :         rp1 = (val &amp; FB_GFX_FGUARANTEED_FREQ_FUSE_MASK) &gt;&gt; FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT;</span>
<span class="lineNum">    5212 </span>            : 
<span class="lineNum">    5213 </span><span class="lineNoCov">          0 :         return rp1;</span>
<a name="5214"><span class="lineNum">    5214 </span>            : }</a>
<span class="lineNum">    5215 </span>            : 
<span class="lineNum">    5216 </span><span class="lineNoCov">          0 : static int valleyview_rps_max_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5217 </span>            : {
<span class="lineNum">    5218 </span>            :         u32 val, rp0;
<span class="lineNum">    5219 </span>            : 
<span class="lineNum">    5220 </span><span class="lineNoCov">          0 :         val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);</span>
<span class="lineNum">    5221 </span>            : 
<span class="lineNum">    5222 </span><span class="lineNoCov">          0 :         rp0 = (val &amp; FB_GFX_MAX_FREQ_FUSE_MASK) &gt;&gt; FB_GFX_MAX_FREQ_FUSE_SHIFT;</span>
<span class="lineNum">    5223 </span>            :         /* Clamp to max */
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :         rp0 = min_t(u32, rp0, 0xea);</span>
<span class="lineNum">    5225 </span>            : 
<span class="lineNum">    5226 </span><span class="lineNoCov">          0 :         return rp0;</span>
<a name="5227"><span class="lineNum">    5227 </span>            : }</a>
<span class="lineNum">    5228 </span>            : 
<span class="lineNum">    5229 </span><span class="lineNoCov">          0 : static int valleyview_rps_rpe_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5230 </span>            : {
<span class="lineNum">    5231 </span>            :         u32 val, rpe;
<span class="lineNum">    5232 </span>            : 
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :         val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_LO);</span>
<span class="lineNum">    5234 </span><span class="lineNoCov">          0 :         rpe = (val &amp; FB_FMAX_VMIN_FREQ_LO_MASK) &gt;&gt; FB_FMAX_VMIN_FREQ_LO_SHIFT;</span>
<span class="lineNum">    5235 </span><span class="lineNoCov">          0 :         val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_HI);</span>
<span class="lineNum">    5236 </span><span class="lineNoCov">          0 :         rpe |= (val &amp; FB_FMAX_VMIN_FREQ_HI_MASK) &lt;&lt; 5;</span>
<span class="lineNum">    5237 </span>            : 
<span class="lineNum">    5238 </span><span class="lineNoCov">          0 :         return rpe;</span>
<a name="5239"><span class="lineNum">    5239 </span>            : }</a>
<span class="lineNum">    5240 </span>            : 
<span class="lineNum">    5241 </span><span class="lineNoCov">          0 : static int valleyview_rps_min_freq(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5242 </span>            : {
<span class="lineNum">    5243 </span><span class="lineNoCov">          0 :         return vlv_punit_read(dev_priv, PUNIT_REG_GPU_LFM) &amp; 0xff;</span>
<span class="lineNum">    5244 </span>            : }
<a name="5245"><span class="lineNum">    5245 </span>            : </a>
<span class="lineNum">    5246 </span>            : /* Check that the pctx buffer wasn't move under us. */
<span class="lineNum">    5247 </span><span class="lineNoCov">          0 : static void valleyview_check_pctx(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5248 </span>            : {
<span class="lineNum">    5249 </span><span class="lineNoCov">          0 :         unsigned long pctx_addr = I915_READ(VLV_PCBR) &amp; ~4095;</span>
<span class="lineNum">    5250 </span>            : 
<span class="lineNum">    5251 </span><span class="lineNoCov">          0 :         WARN_ON(pctx_addr != dev_priv-&gt;mm.stolen_base +</span>
<span class="lineNum">    5252 </span>            :                              dev_priv-&gt;vlv_pctx-&gt;stolen-&gt;start);
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5254 </span>            : 
<a name="5255"><span class="lineNum">    5255 </span>            : </a>
<span class="lineNum">    5256 </span>            : /* Check that the pcbr address is not empty. */
<span class="lineNum">    5257 </span><span class="lineNoCov">          0 : static void cherryview_check_pctx(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5258 </span>            : {
<span class="lineNum">    5259 </span><span class="lineNoCov">          0 :         unsigned long pctx_addr = I915_READ(VLV_PCBR) &amp; ~4095;</span>
<span class="lineNum">    5260 </span>            : 
<span class="lineNum">    5261 </span><span class="lineNoCov">          0 :         WARN_ON((pctx_addr &gt;&gt; VLV_PCBR_ADDR_SHIFT) == 0);</span>
<a name="5262"><span class="lineNum">    5262 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5263 </span>            : 
<span class="lineNum">    5264 </span><span class="lineNoCov">          0 : static void cherryview_setup_pctx(struct drm_device *dev)</span>
<span class="lineNum">    5265 </span>            : {
<span class="lineNum">    5266 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5267 </span>            :         unsigned long pctx_paddr, paddr;
<span class="lineNum">    5268 </span><span class="lineNoCov">          0 :         struct i915_gtt *gtt = &amp;dev_priv-&gt;gtt;</span>
<span class="lineNum">    5269 </span>            :         u32 pcbr;
<span class="lineNum">    5270 </span>            :         int pctx_size = 32*1024;
<span class="lineNum">    5271 </span>            : 
<span class="lineNum">    5272 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev-&gt;struct_mutex));</span>
<span class="lineNum">    5273 </span>            : 
<span class="lineNum">    5274 </span><span class="lineNoCov">          0 :         pcbr = I915_READ(VLV_PCBR);</span>
<span class="lineNum">    5275 </span><span class="lineNoCov">          0 :         if ((pcbr &gt;&gt; VLV_PCBR_ADDR_SHIFT) == 0) {</span>
<span class="lineNum">    5276 </span>            :                 DRM_DEBUG_DRIVER(&quot;BIOS didn't set up PCBR, fixing up\n&quot;);
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                 paddr = (dev_priv-&gt;mm.stolen_base +</span>
<span class="lineNum">    5278 </span><span class="lineNoCov">          0 :                          (gtt-&gt;stolen_size - pctx_size));</span>
<span class="lineNum">    5279 </span>            : 
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 :                 pctx_paddr = (paddr &amp; (~4095));</span>
<span class="lineNum">    5281 </span><span class="lineNoCov">          0 :                 I915_WRITE(VLV_PCBR, pctx_paddr);</span>
<span class="lineNum">    5282 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5283 </span>            : 
<span class="lineNum">    5284 </span>            :         DRM_DEBUG_DRIVER(&quot;PCBR: 0x%08x\n&quot;, I915_READ(VLV_PCBR));
<a name="5285"><span class="lineNum">    5285 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5286 </span>            : 
<span class="lineNum">    5287 </span><span class="lineNoCov">          0 : static void valleyview_setup_pctx(struct drm_device *dev)</span>
<span class="lineNum">    5288 </span>            : {
<span class="lineNum">    5289 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5290 </span>            :         struct drm_i915_gem_object *pctx;
<span class="lineNum">    5291 </span>            :         unsigned long pctx_paddr;
<span class="lineNum">    5292 </span>            :         u32 pcbr;
<span class="lineNum">    5293 </span>            :         int pctx_size = 24*1024;
<span class="lineNum">    5294 </span>            : 
<span class="lineNum">    5295 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev-&gt;struct_mutex));</span>
<span class="lineNum">    5296 </span>            : 
<span class="lineNum">    5297 </span><span class="lineNoCov">          0 :         pcbr = I915_READ(VLV_PCBR);</span>
<span class="lineNum">    5298 </span><span class="lineNoCov">          0 :         if (pcbr) {</span>
<span class="lineNum">    5299 </span>            :                 /* BIOS set it up already, grab the pre-alloc'd space */
<span class="lineNum">    5300 </span>            :                 int pcbr_offset;
<span class="lineNum">    5301 </span>            : 
<span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                 pcbr_offset = (pcbr &amp; (~4095)) - dev_priv-&gt;mm.stolen_base;</span>
<span class="lineNum">    5303 </span><span class="lineNoCov">          0 :                 pctx = i915_gem_object_create_stolen_for_preallocated(dev_priv-&gt;dev,</span>
<span class="lineNum">    5304 </span>            :                                                                       pcbr_offset,
<span class="lineNum">    5305 </span>            :                                                                       I915_GTT_OFFSET_NONE,
<span class="lineNum">    5306 </span>            :                                                                       pctx_size);
<span class="lineNum">    5307 </span>            :                 goto out;
<span class="lineNum">    5308 </span>            :         }
<span class="lineNum">    5309 </span>            : 
<span class="lineNum">    5310 </span>            :         DRM_DEBUG_DRIVER(&quot;BIOS didn't set up PCBR, fixing up\n&quot;);
<span class="lineNum">    5311 </span>            : 
<span class="lineNum">    5312 </span>            :         /*
<span class="lineNum">    5313 </span>            :          * From the Gunit register HAS:
<span class="lineNum">    5314 </span>            :          * The Gfx driver is expected to program this register and ensure
<span class="lineNum">    5315 </span>            :          * proper allocation within Gfx stolen memory.  For example, this
<span class="lineNum">    5316 </span>            :          * register should be programmed such than the PCBR range does not
<span class="lineNum">    5317 </span>            :          * overlap with other ranges, such as the frame buffer, protected
<span class="lineNum">    5318 </span>            :          * memory, or any other relevant ranges.
<span class="lineNum">    5319 </span>            :          */
<span class="lineNum">    5320 </span><span class="lineNoCov">          0 :         pctx = i915_gem_object_create_stolen(dev, pctx_size);</span>
<span class="lineNum">    5321 </span><span class="lineNoCov">          0 :         if (!pctx) {</span>
<span class="lineNum">    5322 </span>            :                 DRM_DEBUG(&quot;not enough stolen space for PCTX, disabling\n&quot;);
<span class="lineNum">    5323 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5324 </span>            :         }
<span class="lineNum">    5325 </span>            : 
<span class="lineNum">    5326 </span><span class="lineNoCov">          0 :         pctx_paddr = dev_priv-&gt;mm.stolen_base + pctx-&gt;stolen-&gt;start;</span>
<span class="lineNum">    5327 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_PCBR, pctx_paddr);</span>
<span class="lineNum">    5328 </span>            : 
<span class="lineNum">    5329 </span>            : out:
<span class="lineNum">    5330 </span>            :         DRM_DEBUG_DRIVER(&quot;PCBR: 0x%08x\n&quot;, I915_READ(VLV_PCBR));
<span class="lineNum">    5331 </span><span class="lineNoCov">          0 :         dev_priv-&gt;vlv_pctx = pctx;</span>
<a name="5332"><span class="lineNum">    5332 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5333 </span>            : 
<span class="lineNum">    5334 </span><span class="lineNoCov">          0 : static void valleyview_cleanup_pctx(struct drm_device *dev)</span>
<span class="lineNum">    5335 </span>            : {
<span class="lineNum">    5336 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5337 </span>            : 
<span class="lineNum">    5338 </span><span class="lineNoCov">          0 :         if (WARN_ON(!dev_priv-&gt;vlv_pctx))</span>
<span class="lineNum">    5339 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5340 </span>            : 
<span class="lineNum">    5341 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;dev_priv-&gt;vlv_pctx-&gt;base);</span>
<span class="lineNum">    5342 </span><span class="lineNoCov">          0 :         dev_priv-&gt;vlv_pctx = NULL;</span>
<a name="5343"><span class="lineNum">    5343 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5344 </span>            : 
<span class="lineNum">    5345 </span><span class="lineNoCov">          0 : static void valleyview_init_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    5346 </span>            : {
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5348 </span>            :         u32 val;
<span class="lineNum">    5349 </span>            : 
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :         valleyview_setup_pctx(dev);</span>
<span class="lineNum">    5351 </span>            : 
<span class="lineNum">    5352 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5353 </span>            : 
<span class="lineNum">    5354 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);</span>
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :         switch ((val &gt;&gt; 6) &amp; 3) {</span>
<span class="lineNum">    5356 </span>            :         case 0:
<span class="lineNum">    5357 </span>            :         case 1:
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 800;</span>
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5360 </span>            :         case 2:
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 1066;</span>
<span class="lineNum">    5362 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5363 </span>            :         case 3:
<span class="lineNum">    5364 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 1333;</span>
<span class="lineNum">    5365 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5366 </span>            :         }
<span class="lineNum">    5367 </span>            :         DRM_DEBUG_DRIVER(&quot;DDR speed: %d MHz\n&quot;, dev_priv-&gt;mem_freq);
<span class="lineNum">    5368 </span>            : 
<span class="lineNum">    5369 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.max_freq = valleyview_rps_max_freq(dev_priv);</span>
<span class="lineNum">    5370 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.rp0_freq = dev_priv-&gt;rps.max_freq;</span>
<span class="lineNum">    5371 </span>            :         DRM_DEBUG_DRIVER(&quot;max GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5372 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.max_freq),
<span class="lineNum">    5373 </span>            :                          dev_priv-&gt;rps.max_freq);
<span class="lineNum">    5374 </span>            : 
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.efficient_freq = valleyview_rps_rpe_freq(dev_priv);</span>
<span class="lineNum">    5376 </span>            :         DRM_DEBUG_DRIVER(&quot;RPe GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5377 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.efficient_freq),
<span class="lineNum">    5378 </span>            :                          dev_priv-&gt;rps.efficient_freq);
<span class="lineNum">    5379 </span>            : 
<span class="lineNum">    5380 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.rp1_freq = valleyview_rps_guar_freq(dev_priv);</span>
<span class="lineNum">    5381 </span>            :         DRM_DEBUG_DRIVER(&quot;RP1(Guar Freq) GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5382 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.rp1_freq),
<span class="lineNum">    5383 </span>            :                          dev_priv-&gt;rps.rp1_freq);
<span class="lineNum">    5384 </span>            : 
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.min_freq = valleyview_rps_min_freq(dev_priv);</span>
<span class="lineNum">    5386 </span>            :         DRM_DEBUG_DRIVER(&quot;min GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5387 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.min_freq),
<span class="lineNum">    5388 </span>            :                          dev_priv-&gt;rps.min_freq);
<span class="lineNum">    5389 </span>            : 
<span class="lineNum">    5390 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.idle_freq = dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    5391 </span>            : 
<span class="lineNum">    5392 </span>            :         /* Preserve min/max settings in case of re-init */
<span class="lineNum">    5393 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.max_freq_softlimit == 0)</span>
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.max_freq_softlimit = dev_priv-&gt;rps.max_freq;</span>
<span class="lineNum">    5395 </span>            : 
<span class="lineNum">    5396 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.min_freq_softlimit == 0)</span>
<span class="lineNum">    5397 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.min_freq_softlimit = dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    5398 </span>            : 
<span class="lineNum">    5399 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="5400"><span class="lineNum">    5400 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5401 </span>            : 
<span class="lineNum">    5402 </span><span class="lineNoCov">          0 : static void cherryview_init_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    5403 </span>            : {
<span class="lineNum">    5404 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5405 </span>            :         u32 val;
<span class="lineNum">    5406 </span>            : 
<span class="lineNum">    5407 </span><span class="lineNoCov">          0 :         cherryview_setup_pctx(dev);</span>
<span class="lineNum">    5408 </span>            : 
<span class="lineNum">    5409 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    5410 </span>            : 
<span class="lineNum">    5411 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    5412 </span><span class="lineNoCov">          0 :         val = vlv_cck_read(dev_priv, CCK_FUSE_REG);</span>
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    5414 </span>            : 
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :         switch ((val &gt;&gt; 2) &amp; 0x7) {</span>
<span class="lineNum">    5416 </span>            :         case 3:
<span class="lineNum">    5417 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 2000;</span>
<span class="lineNum">    5418 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5419 </span>            :         default:
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;mem_freq = 1600;</span>
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5422 </span>            :         }
<span class="lineNum">    5423 </span>            :         DRM_DEBUG_DRIVER(&quot;DDR speed: %d MHz\n&quot;, dev_priv-&gt;mem_freq);
<span class="lineNum">    5424 </span>            : 
<span class="lineNum">    5425 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.max_freq = cherryview_rps_max_freq(dev_priv);</span>
<span class="lineNum">    5426 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.rp0_freq = dev_priv-&gt;rps.max_freq;</span>
<span class="lineNum">    5427 </span>            :         DRM_DEBUG_DRIVER(&quot;max GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5428 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.max_freq),
<span class="lineNum">    5429 </span>            :                          dev_priv-&gt;rps.max_freq);
<span class="lineNum">    5430 </span>            : 
<span class="lineNum">    5431 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.efficient_freq = cherryview_rps_rpe_freq(dev_priv);</span>
<span class="lineNum">    5432 </span>            :         DRM_DEBUG_DRIVER(&quot;RPe GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5433 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.efficient_freq),
<span class="lineNum">    5434 </span>            :                          dev_priv-&gt;rps.efficient_freq);
<span class="lineNum">    5435 </span>            : 
<span class="lineNum">    5436 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.rp1_freq = cherryview_rps_guar_freq(dev_priv);</span>
<span class="lineNum">    5437 </span>            :         DRM_DEBUG_DRIVER(&quot;RP1(Guar) GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5438 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.rp1_freq),
<span class="lineNum">    5439 </span>            :                          dev_priv-&gt;rps.rp1_freq);
<span class="lineNum">    5440 </span>            : 
<span class="lineNum">    5441 </span>            :         /* PUnit validated range is only [RPe, RP0] */
<span class="lineNum">    5442 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.min_freq = dev_priv-&gt;rps.efficient_freq;</span>
<span class="lineNum">    5443 </span>            :         DRM_DEBUG_DRIVER(&quot;min GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5444 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.min_freq),
<span class="lineNum">    5445 </span>            :                          dev_priv-&gt;rps.min_freq);
<span class="lineNum">    5446 </span>            : 
<span class="lineNum">    5447 </span><span class="lineNoCov">          0 :         WARN_ONCE((dev_priv-&gt;rps.max_freq |</span>
<span class="lineNum">    5448 </span>            :                    dev_priv-&gt;rps.efficient_freq |
<span class="lineNum">    5449 </span>            :                    dev_priv-&gt;rps.rp1_freq |
<span class="lineNum">    5450 </span>            :                    dev_priv-&gt;rps.min_freq) &amp; 1,
<span class="lineNum">    5451 </span>            :                   &quot;Odd GPU freq values\n&quot;);
<span class="lineNum">    5452 </span>            : 
<span class="lineNum">    5453 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.idle_freq = dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    5454 </span>            : 
<span class="lineNum">    5455 </span>            :         /* Preserve min/max settings in case of re-init */
<span class="lineNum">    5456 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.max_freq_softlimit == 0)</span>
<span class="lineNum">    5457 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.max_freq_softlimit = dev_priv-&gt;rps.max_freq;</span>
<span class="lineNum">    5458 </span>            : 
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;rps.min_freq_softlimit == 0)</span>
<span class="lineNum">    5460 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.min_freq_softlimit = dev_priv-&gt;rps.min_freq;</span>
<span class="lineNum">    5461 </span>            : 
<span class="lineNum">    5462 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="5463"><span class="lineNum">    5463 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5464 </span>            : 
<span class="lineNum">    5465 </span><span class="lineNoCov">          0 : static void valleyview_cleanup_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    5466 </span>            : {
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :         valleyview_cleanup_pctx(dev);</span>
<a name="5468"><span class="lineNum">    5468 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5469 </span>            : 
<span class="lineNum">    5470 </span><span class="lineNoCov">          0 : static void cherryview_enable_rps(struct drm_device *dev)</span>
<span class="lineNum">    5471 </span>            : {
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5473 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    5474 </span>            :         u32 gtfifodbg, val, rc6_mode = 0, pcbr;
<span class="lineNum">    5475 </span>            :         int i;
<span class="lineNum">    5476 </span>            : 
<span class="lineNum">    5477 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    5478 </span>            : 
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :         gtfifodbg = I915_READ(GTFIFODBG);</span>
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :         if (gtfifodbg) {</span>
<span class="lineNum">    5481 </span>            :                 DRM_DEBUG_DRIVER(&quot;GT fifo had a previous error %x\n&quot;,
<span class="lineNum">    5482 </span>            :                                  gtfifodbg);
<span class="lineNum">    5483 </span><span class="lineNoCov">          0 :                 I915_WRITE(GTFIFODBG, gtfifodbg);</span>
<span class="lineNum">    5484 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5485 </span>            : 
<span class="lineNum">    5486 </span><span class="lineNoCov">          0 :         cherryview_check_pctx(dev_priv);</span>
<span class="lineNum">    5487 </span>            : 
<span class="lineNum">    5488 </span>            :         /* 1a &amp; 1b: Get forcewake during program sequence. Although the driver
<span class="lineNum">    5489 </span>            :          * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
<span class="lineNum">    5490 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    5491 </span>            : 
<span class="lineNum">    5492 </span>            :         /*  Disable RC states. */
<span class="lineNum">    5493 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    5494 </span>            : 
<span class="lineNum">    5495 </span>            :         /* 2a: Program RC6 thresholds.*/
<span class="lineNum">    5496 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 &lt;&lt; 16);</span>
<span class="lineNum">    5497 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */</span>
<span class="lineNum">    5498 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */</span>
<span class="lineNum">    5499 </span>            : 
<span class="lineNum">    5500 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i)</span>
<span class="lineNum">    5501 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_MAX_IDLE(ring-&gt;mmio_base), 10);</span>
<span class="lineNum">    5502 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_SLEEP, 0);</span>
<span class="lineNum">    5503 </span>            : 
<span class="lineNum">    5504 </span>            :         /* TO threshold set to 500 us ( 0x186 * 1.28 us) */
<span class="lineNum">    5505 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6_THRESHOLD, 0x186);</span>
<span class="lineNum">    5506 </span>            : 
<span class="lineNum">    5507 </span>            :         /* allows RC6 residency counter to work */
<span class="lineNum">    5508 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_COUNTER_CONTROL,</span>
<span class="lineNum">    5509 </span>            :                    _MASKED_BIT_ENABLE(VLV_COUNT_RANGE_HIGH |
<span class="lineNum">    5510 </span>            :                                       VLV_MEDIA_RC6_COUNT_EN |
<span class="lineNum">    5511 </span>            :                                       VLV_RENDER_RC6_COUNT_EN));
<span class="lineNum">    5512 </span>            : 
<span class="lineNum">    5513 </span>            :         /* For now we assume BIOS is allocating and populating the PCBR  */
<span class="lineNum">    5514 </span><span class="lineNoCov">          0 :         pcbr = I915_READ(VLV_PCBR);</span>
<span class="lineNum">    5515 </span>            : 
<span class="lineNum">    5516 </span>            :         /* 3: Enable RC6 */
<span class="lineNum">    5517 </span><span class="lineNoCov">          0 :         if ((intel_enable_rc6(dev) &amp; INTEL_RC6_ENABLE) &amp;&amp;</span>
<span class="lineNum">    5518 </span><span class="lineNoCov">          0 :                                                 (pcbr &gt;&gt; VLV_PCBR_ADDR_SHIFT))</span>
<span class="lineNum">    5519 </span><span class="lineNoCov">          0 :                 rc6_mode = GEN7_RC_CTL_TO_MODE;</span>
<span class="lineNum">    5520 </span>            : 
<span class="lineNum">    5521 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, rc6_mode);</span>
<span class="lineNum">    5522 </span>            : 
<span class="lineNum">    5523 </span>            :         /* 4 Program defaults and thresholds for RPS*/
<span class="lineNum">    5524 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);</span>
<span class="lineNum">    5525 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);</span>
<span class="lineNum">    5526 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);</span>
<span class="lineNum">    5527 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_EI, 66000);</span>
<span class="lineNum">    5528 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_EI, 350000);</span>
<span class="lineNum">    5529 </span>            : 
<span class="lineNum">    5530 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);</span>
<span class="lineNum">    5531 </span>            : 
<span class="lineNum">    5532 </span>            :         /* 5: Enable RPS */
<span class="lineNum">    5533 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_CONTROL,</span>
<span class="lineNum">    5534 </span>            :                    GEN6_RP_MEDIA_HW_NORMAL_MODE |
<span class="lineNum">    5535 </span>            :                    GEN6_RP_MEDIA_IS_GFX |
<span class="lineNum">    5536 </span>            :                    GEN6_RP_ENABLE |
<span class="lineNum">    5537 </span>            :                    GEN6_RP_UP_BUSY_AVG |
<span class="lineNum">    5538 </span>            :                    GEN6_RP_DOWN_IDLE_AVG);
<span class="lineNum">    5539 </span>            : 
<span class="lineNum">    5540 </span>            :         /* Setting Fixed Bias */
<span class="lineNum">    5541 </span>            :         val = VLV_OVERRIDE_EN |
<span class="lineNum">    5542 </span>            :                   VLV_SOC_TDP_EN |
<span class="lineNum">    5543 </span>            :                   CHV_BIAS_CPU_50_SOC_50;
<span class="lineNum">    5544 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);</span>
<span class="lineNum">    5545 </span>            : 
<span class="lineNum">    5546 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);</span>
<span class="lineNum">    5547 </span>            : 
<span class="lineNum">    5548 </span>            :         /* RPS code assumes GPLL is used */
<span class="lineNum">    5549 </span><span class="lineNoCov">          0 :         WARN_ONCE((val &amp; GPLLENABLE) == 0, &quot;GPLL not enabled\n&quot;);</span>
<span class="lineNum">    5550 </span>            : 
<span class="lineNum">    5551 </span>            :         DRM_DEBUG_DRIVER(&quot;GPLL enabled? %s\n&quot;, yesno(val &amp; GPLLENABLE));
<span class="lineNum">    5552 </span>            :         DRM_DEBUG_DRIVER(&quot;GPU status: 0x%08x\n&quot;, val);
<span class="lineNum">    5553 </span>            : 
<span class="lineNum">    5554 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.cur_freq = (val &gt;&gt; 8) &amp; 0xff;</span>
<span class="lineNum">    5555 </span>            :         DRM_DEBUG_DRIVER(&quot;current GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5556 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.cur_freq),
<span class="lineNum">    5557 </span>            :                          dev_priv-&gt;rps.cur_freq);
<span class="lineNum">    5558 </span>            : 
<span class="lineNum">    5559 </span>            :         DRM_DEBUG_DRIVER(&quot;setting GPU freq to %d MHz (%u)\n&quot;,
<span class="lineNum">    5560 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.efficient_freq),
<span class="lineNum">    5561 </span>            :                          dev_priv-&gt;rps.efficient_freq);
<span class="lineNum">    5562 </span>            : 
<span class="lineNum">    5563 </span><span class="lineNoCov">          0 :         valleyview_set_rps(dev_priv-&gt;dev, dev_priv-&gt;rps.efficient_freq);</span>
<span class="lineNum">    5564 </span>            : 
<span class="lineNum">    5565 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<a name="5566"><span class="lineNum">    5566 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5567 </span>            : 
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 : static void valleyview_enable_rps(struct drm_device *dev)</span>
<span class="lineNum">    5569 </span>            : {
<span class="lineNum">    5570 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    5571 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    5572 </span>            :         u32 gtfifodbg, val, rc6_mode = 0;
<span class="lineNum">    5573 </span>            :         int i;
<span class="lineNum">    5574 </span>            : 
<span class="lineNum">    5575 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    5576 </span>            : 
<span class="lineNum">    5577 </span><span class="lineNoCov">          0 :         valleyview_check_pctx(dev_priv);</span>
<span class="lineNum">    5578 </span>            : 
<span class="lineNum">    5579 </span><span class="lineNoCov">          0 :         if ((gtfifodbg = I915_READ(GTFIFODBG))) {</span>
<span class="lineNum">    5580 </span>            :                 DRM_DEBUG_DRIVER(&quot;GT fifo had a previous error %x\n&quot;,
<span class="lineNum">    5581 </span>            :                                  gtfifodbg);
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :                 I915_WRITE(GTFIFODBG, gtfifodbg);</span>
<span class="lineNum">    5583 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5584 </span>            : 
<span class="lineNum">    5585 </span>            :         /* If VLV, Forcewake all wells, else re-direct to regular path */
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    5587 </span>            : 
<span class="lineNum">    5588 </span>            :         /*  Disable RC states. */
<span class="lineNum">    5589 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, 0);</span>
<span class="lineNum">    5590 </span>            : 
<span class="lineNum">    5591 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);</span>
<span class="lineNum">    5592 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);</span>
<span class="lineNum">    5593 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);</span>
<span class="lineNum">    5594 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_UP_EI, 66000);</span>
<span class="lineNum">    5595 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_DOWN_EI, 350000);</span>
<span class="lineNum">    5596 </span>            : 
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);</span>
<span class="lineNum">    5598 </span>            : 
<span class="lineNum">    5599 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RP_CONTROL,</span>
<span class="lineNum">    5600 </span>            :                    GEN6_RP_MEDIA_TURBO |
<span class="lineNum">    5601 </span>            :                    GEN6_RP_MEDIA_HW_NORMAL_MODE |
<span class="lineNum">    5602 </span>            :                    GEN6_RP_MEDIA_IS_GFX |
<span class="lineNum">    5603 </span>            :                    GEN6_RP_ENABLE |
<span class="lineNum">    5604 </span>            :                    GEN6_RP_UP_BUSY_AVG |
<span class="lineNum">    5605 </span>            :                    GEN6_RP_DOWN_IDLE_CONT);
<span class="lineNum">    5606 </span>            : 
<span class="lineNum">    5607 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 0x00280000);</span>
<span class="lineNum">    5608 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);</span>
<span class="lineNum">    5609 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);</span>
<span class="lineNum">    5610 </span>            : 
<span class="lineNum">    5611 </span><span class="lineNoCov">          0 :         for_each_ring(ring, dev_priv, i)</span>
<span class="lineNum">    5612 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_MAX_IDLE(ring-&gt;mmio_base), 10);</span>
<span class="lineNum">    5613 </span>            : 
<span class="lineNum">    5614 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC6_THRESHOLD, 0x557);</span>
<span class="lineNum">    5615 </span>            : 
<span class="lineNum">    5616 </span>            :         /* allows RC6 residency counter to work */
<span class="lineNum">    5617 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_COUNTER_CONTROL,</span>
<span class="lineNum">    5618 </span>            :                    _MASKED_BIT_ENABLE(VLV_MEDIA_RC0_COUNT_EN |
<span class="lineNum">    5619 </span>            :                                       VLV_RENDER_RC0_COUNT_EN |
<span class="lineNum">    5620 </span>            :                                       VLV_MEDIA_RC6_COUNT_EN |
<span class="lineNum">    5621 </span>            :                                       VLV_RENDER_RC6_COUNT_EN));
<span class="lineNum">    5622 </span>            : 
<span class="lineNum">    5623 </span><span class="lineNoCov">          0 :         if (intel_enable_rc6(dev) &amp; INTEL_RC6_ENABLE)</span>
<span class="lineNum">    5624 </span><span class="lineNoCov">          0 :                 rc6_mode = GEN7_RC_CTL_TO_MODE | VLV_RC_CTL_CTX_RST_PARALLEL;</span>
<span class="lineNum">    5625 </span>            : 
<span class="lineNum">    5626 </span><span class="lineNoCov">          0 :         intel_print_rc6_info(dev, rc6_mode);</span>
<span class="lineNum">    5627 </span>            : 
<span class="lineNum">    5628 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_CONTROL, rc6_mode);</span>
<span class="lineNum">    5629 </span>            : 
<span class="lineNum">    5630 </span>            :         /* Setting Fixed Bias */
<span class="lineNum">    5631 </span>            :         val = VLV_OVERRIDE_EN |
<span class="lineNum">    5632 </span>            :                   VLV_SOC_TDP_EN |
<span class="lineNum">    5633 </span>            :                   VLV_BIAS_CPU_125_SOC_875;
<span class="lineNum">    5634 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);</span>
<span class="lineNum">    5635 </span>            : 
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 :         val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);</span>
<span class="lineNum">    5637 </span>            : 
<span class="lineNum">    5638 </span>            :         /* RPS code assumes GPLL is used */
<span class="lineNum">    5639 </span><span class="lineNoCov">          0 :         WARN_ONCE((val &amp; GPLLENABLE) == 0, &quot;GPLL not enabled\n&quot;);</span>
<span class="lineNum">    5640 </span>            : 
<span class="lineNum">    5641 </span>            :         DRM_DEBUG_DRIVER(&quot;GPLL enabled? %s\n&quot;, yesno(val &amp; GPLLENABLE));
<span class="lineNum">    5642 </span>            :         DRM_DEBUG_DRIVER(&quot;GPU status: 0x%08x\n&quot;, val);
<span class="lineNum">    5643 </span>            : 
<span class="lineNum">    5644 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.cur_freq = (val &gt;&gt; 8) &amp; 0xff;</span>
<span class="lineNum">    5645 </span>            :         DRM_DEBUG_DRIVER(&quot;current GPU freq: %d MHz (%u)\n&quot;,
<span class="lineNum">    5646 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.cur_freq),
<span class="lineNum">    5647 </span>            :                          dev_priv-&gt;rps.cur_freq);
<span class="lineNum">    5648 </span>            : 
<span class="lineNum">    5649 </span>            :         DRM_DEBUG_DRIVER(&quot;setting GPU freq to %d MHz (%u)\n&quot;,
<span class="lineNum">    5650 </span>            :                          intel_gpu_freq(dev_priv, dev_priv-&gt;rps.efficient_freq),
<span class="lineNum">    5651 </span>            :                          dev_priv-&gt;rps.efficient_freq);
<span class="lineNum">    5652 </span>            : 
<span class="lineNum">    5653 </span><span class="lineNoCov">          0 :         valleyview_set_rps(dev_priv-&gt;dev, dev_priv-&gt;rps.efficient_freq);</span>
<span class="lineNum">    5654 </span>            : 
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<a name="5656"><span class="lineNum">    5656 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5657 </span>            : 
<span class="lineNum">    5658 </span><span class="lineNoCov">          0 : static unsigned long intel_pxfreq(u32 vidfreq)</span>
<span class="lineNum">    5659 </span>            : {
<span class="lineNum">    5660 </span>            :         unsigned long freq;
<span class="lineNum">    5661 </span><span class="lineNoCov">          0 :         int div = (vidfreq &amp; 0x3f0000) &gt;&gt; 16;</span>
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :         int post = (vidfreq &amp; 0x3000) &gt;&gt; 12;</span>
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :         int pre = (vidfreq &amp; 0x7);</span>
<span class="lineNum">    5664 </span>            : 
<span class="lineNum">    5665 </span><span class="lineNoCov">          0 :         if (!pre)</span>
<span class="lineNum">    5666 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5667 </span>            : 
<span class="lineNum">    5668 </span><span class="lineNoCov">          0 :         freq = ((div * 133333) / ((1&lt;&lt;post) * pre));</span>
<span class="lineNum">    5669 </span>            : 
<span class="lineNum">    5670 </span><span class="lineNoCov">          0 :         return freq;</span>
<span class="lineNum">    5671 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5672 </span>            : 
<span class="lineNum">    5673 </span>            : static const struct cparams {
<span class="lineNum">    5674 </span>            :         u16 i;
<span class="lineNum">    5675 </span>            :         u16 t;
<span class="lineNum">    5676 </span>            :         u16 m;
<span class="lineNum">    5677 </span>            :         u16 c;
<span class="lineNum">    5678 </span>            : } cparams[] = {
<span class="lineNum">    5679 </span>            :         { 1, 1333, 301, 28664 },
<span class="lineNum">    5680 </span>            :         { 1, 1066, 294, 24460 },
<span class="lineNum">    5681 </span>            :         { 1, 800, 294, 25192 },
<span class="lineNum">    5682 </span>            :         { 0, 1333, 276, 27605 },
<span class="lineNum">    5683 </span>            :         { 0, 1066, 276, 27605 },
<span class="lineNum">    5684 </span>            :         { 0, 800, 231, 23784 },
<a name="5685"><span class="lineNum">    5685 </span>            : };</a>
<span class="lineNum">    5686 </span>            : 
<span class="lineNum">    5687 </span><span class="lineNoCov">          0 : static unsigned long __i915_chipset_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5688 </span>            : {
<span class="lineNum">    5689 </span>            :         u64 total_count, diff, ret;
<span class="lineNum">    5690 </span>            :         u32 count1, count2, count3, m = 0, c = 0;
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 :         unsigned long now = jiffies_to_msecs(jiffies), diff1;</span>
<span class="lineNum">    5692 </span>            :         int i;
<span class="lineNum">    5693 </span>            : 
<span class="lineNum">    5694 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;mchdev_lock);</span>
<span class="lineNum">    5695 </span>            : 
<span class="lineNum">    5696 </span><span class="lineNoCov">          0 :         diff1 = now - dev_priv-&gt;ips.last_time1;</span>
<span class="lineNum">    5697 </span>            : 
<span class="lineNum">    5698 </span>            :         /* Prevent division-by-zero if we are asking too fast.
<span class="lineNum">    5699 </span>            :          * Also, we don't get interesting results if we are polling
<span class="lineNum">    5700 </span>            :          * faster than once in 10ms, so just return the saved value
<span class="lineNum">    5701 </span>            :          * in such cases.
<span class="lineNum">    5702 </span>            :          */
<span class="lineNum">    5703 </span><span class="lineNoCov">          0 :         if (diff1 &lt;= 10)</span>
<span class="lineNum">    5704 </span><span class="lineNoCov">          0 :                 return dev_priv-&gt;ips.chipset_power;</span>
<span class="lineNum">    5705 </span>            : 
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :         count1 = I915_READ(DMIEC);</span>
<span class="lineNum">    5707 </span><span class="lineNoCov">          0 :         count2 = I915_READ(DDREC);</span>
<span class="lineNum">    5708 </span><span class="lineNoCov">          0 :         count3 = I915_READ(CSIEC);</span>
<span class="lineNum">    5709 </span>            : 
<span class="lineNum">    5710 </span><span class="lineNoCov">          0 :         total_count = count1 + count2 + count3;</span>
<span class="lineNum">    5711 </span>            : 
<span class="lineNum">    5712 </span>            :         /* FIXME: handle per-counter overflow */
<span class="lineNum">    5713 </span><span class="lineNoCov">          0 :         if (total_count &lt; dev_priv-&gt;ips.last_count1) {</span>
<span class="lineNum">    5714 </span><span class="lineNoCov">          0 :                 diff = ~0UL - dev_priv-&gt;ips.last_count1;</span>
<span class="lineNum">    5715 </span><span class="lineNoCov">          0 :                 diff += total_count;</span>
<span class="lineNum">    5716 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5717 </span><span class="lineNoCov">          0 :                 diff = total_count - dev_priv-&gt;ips.last_count1;</span>
<span class="lineNum">    5718 </span>            :         }
<span class="lineNum">    5719 </span>            : 
<span class="lineNum">    5720 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(cparams); i++) {</span>
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 :                 if (cparams[i].i == dev_priv-&gt;ips.c_m &amp;&amp;</span>
<span class="lineNum">    5722 </span><span class="lineNoCov">          0 :                     cparams[i].t == dev_priv-&gt;ips.r_t) {</span>
<span class="lineNum">    5723 </span><span class="lineNoCov">          0 :                         m = cparams[i].m;</span>
<span class="lineNum">    5724 </span><span class="lineNoCov">          0 :                         c = cparams[i].c;</span>
<span class="lineNum">    5725 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5726 </span>            :                 }
<span class="lineNum">    5727 </span>            :         }
<span class="lineNum">    5728 </span>            : 
<span class="lineNum">    5729 </span><span class="lineNoCov">          0 :         diff = div_u64(diff, diff1);</span>
<span class="lineNum">    5730 </span><span class="lineNoCov">          0 :         ret = ((m * diff) + c);</span>
<span class="lineNum">    5731 </span><span class="lineNoCov">          0 :         ret = div_u64(ret, 10);</span>
<span class="lineNum">    5732 </span>            : 
<span class="lineNum">    5733 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_count1 = total_count;</span>
<span class="lineNum">    5734 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_time1 = now;</span>
<span class="lineNum">    5735 </span>            : 
<span class="lineNum">    5736 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.chipset_power = ret;</span>
<span class="lineNum">    5737 </span>            : 
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="5739"><span class="lineNum">    5739 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5740 </span>            : 
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 : unsigned long i915_chipset_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5742 </span>            : {
<span class="lineNum">    5743 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    5744 </span>            :         unsigned long val;
<span class="lineNum">    5745 </span>            : 
<span class="lineNum">    5746 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen != 5)</span>
<span class="lineNum">    5747 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5748 </span>            : 
<span class="lineNum">    5749 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    5750 </span>            : 
<span class="lineNum">    5751 </span><span class="lineNoCov">          0 :         val = __i915_chipset_val(dev_priv);</span>
<span class="lineNum">    5752 </span>            : 
<span class="lineNum">    5753 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    5754 </span>            : 
<span class="lineNum">    5755 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="5756"><span class="lineNum">    5756 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5757 </span>            : 
<span class="lineNum">    5758 </span><span class="lineNoCov">          0 : unsigned long i915_mch_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5759 </span>            : {
<span class="lineNum">    5760 </span>            :         unsigned long m, x, b;
<span class="lineNum">    5761 </span>            :         u32 tsfs;
<span class="lineNum">    5762 </span>            : 
<span class="lineNum">    5763 </span><span class="lineNoCov">          0 :         tsfs = I915_READ(TSFS);</span>
<span class="lineNum">    5764 </span>            : 
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :         m = ((tsfs &amp; TSFS_SLOPE_MASK) &gt;&gt; TSFS_SLOPE_SHIFT);</span>
<span class="lineNum">    5766 </span><span class="lineNoCov">          0 :         x = I915_READ8(TR1);</span>
<span class="lineNum">    5767 </span>            : 
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 :         b = tsfs &amp; TSFS_INTR_MASK;</span>
<span class="lineNum">    5769 </span>            : 
<span class="lineNum">    5770 </span><span class="lineNoCov">          0 :         return ((m * x) / 127) - b;</span>
<a name="5771"><span class="lineNum">    5771 </span>            : }</a>
<span class="lineNum">    5772 </span>            : 
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 : static int _pxvid_to_vd(u8 pxvid)</span>
<span class="lineNum">    5774 </span>            : {
<span class="lineNum">    5775 </span><span class="lineNoCov">          0 :         if (pxvid == 0)</span>
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5777 </span>            : 
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :         if (pxvid &gt;= 8 &amp;&amp; pxvid &lt; 31)</span>
<span class="lineNum">    5779 </span><span class="lineNoCov">          0 :                 pxvid = 31;</span>
<span class="lineNum">    5780 </span>            : 
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 :         return (pxvid + 2) * 125;</span>
<a name="5782"><span class="lineNum">    5782 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5783 </span>            : 
<span class="lineNum">    5784 </span><span class="lineNoCov">          0 : static u32 pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid)</span>
<span class="lineNum">    5785 </span>            : {
<span class="lineNum">    5786 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    5787 </span><span class="lineNoCov">          0 :         const int vd = _pxvid_to_vd(pxvid);</span>
<span class="lineNum">    5788 </span><span class="lineNoCov">          0 :         const int vm = vd - 1125;</span>
<span class="lineNum">    5789 </span>            : 
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;is_mobile)</span>
<span class="lineNum">    5791 </span><span class="lineNoCov">          0 :                 return vm &gt; 0 ? vm : 0;</span>
<span class="lineNum">    5792 </span>            : 
<span class="lineNum">    5793 </span><span class="lineNoCov">          0 :         return vd;</span>
<a name="5794"><span class="lineNum">    5794 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5795 </span>            : 
<span class="lineNum">    5796 </span><span class="lineNoCov">          0 : static void __i915_update_gfx_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5797 </span>            : {
<span class="lineNum">    5798 </span>            :         u64 now, diff, diffms;
<span class="lineNum">    5799 </span>            :         u32 count;
<span class="lineNum">    5800 </span>            : 
<span class="lineNum">    5801 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;mchdev_lock);</span>
<span class="lineNum">    5802 </span>            : 
<span class="lineNum">    5803 </span><span class="lineNoCov">          0 :         now = ktime_get_raw_ns();</span>
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 :         diffms = now - dev_priv-&gt;ips.last_time2;</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :         do_div(diffms, NSEC_PER_MSEC);</span>
<span class="lineNum">    5806 </span>            : 
<span class="lineNum">    5807 </span>            :         /* Don't divide by 0 */
<span class="lineNum">    5808 </span><span class="lineNoCov">          0 :         if (!diffms)</span>
<span class="lineNum">    5809 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5810 </span>            : 
<span class="lineNum">    5811 </span><span class="lineNoCov">          0 :         count = I915_READ(GFXEC);</span>
<span class="lineNum">    5812 </span>            : 
<span class="lineNum">    5813 </span><span class="lineNoCov">          0 :         if (count &lt; dev_priv-&gt;ips.last_count2) {</span>
<span class="lineNum">    5814 </span><span class="lineNoCov">          0 :                 diff = ~0UL - dev_priv-&gt;ips.last_count2;</span>
<span class="lineNum">    5815 </span><span class="lineNoCov">          0 :                 diff += count;</span>
<span class="lineNum">    5816 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5817 </span><span class="lineNoCov">          0 :                 diff = count - dev_priv-&gt;ips.last_count2;</span>
<span class="lineNum">    5818 </span>            :         }
<span class="lineNum">    5819 </span>            : 
<span class="lineNum">    5820 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_count2 = count;</span>
<span class="lineNum">    5821 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.last_time2 = now;</span>
<span class="lineNum">    5822 </span>            : 
<span class="lineNum">    5823 </span>            :         /* More magic constants... */
<span class="lineNum">    5824 </span><span class="lineNoCov">          0 :         diff = diff * 1181;</span>
<span class="lineNum">    5825 </span><span class="lineNoCov">          0 :         diff = div_u64(diff, diffms * 10);</span>
<span class="lineNum">    5826 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.gfx_power = diff;</span>
<a name="5827"><span class="lineNum">    5827 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5828 </span>            : 
<span class="lineNum">    5829 </span><span class="lineNoCov">          0 : void i915_update_gfx_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5830 </span>            : {
<span class="lineNum">    5831 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    5832 </span>            : 
<span class="lineNum">    5833 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen != 5)</span>
<span class="lineNum">    5834 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5835 </span>            : 
<span class="lineNum">    5836 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    5837 </span>            : 
<span class="lineNum">    5838 </span><span class="lineNoCov">          0 :         __i915_update_gfx_val(dev_priv);</span>
<span class="lineNum">    5839 </span>            : 
<span class="lineNum">    5840 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;mchdev_lock);</span>
<a name="5841"><span class="lineNum">    5841 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5842 </span>            : 
<span class="lineNum">    5843 </span><span class="lineNoCov">          0 : static unsigned long __i915_gfx_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5844 </span>            : {
<span class="lineNum">    5845 </span>            :         unsigned long t, corr, state1, corr2, state2;
<span class="lineNum">    5846 </span>            :         u32 pxvid, ext_v;
<span class="lineNum">    5847 </span>            : 
<span class="lineNum">    5848 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;mchdev_lock);</span>
<span class="lineNum">    5849 </span>            : 
<span class="lineNum">    5850 </span><span class="lineNoCov">          0 :         pxvid = I915_READ(PXVFREQ(dev_priv-&gt;rps.cur_freq));</span>
<span class="lineNum">    5851 </span><span class="lineNoCov">          0 :         pxvid = (pxvid &gt;&gt; 24) &amp; 0x7f;</span>
<span class="lineNum">    5852 </span><span class="lineNoCov">          0 :         ext_v = pvid_to_extvid(dev_priv, pxvid);</span>
<span class="lineNum">    5853 </span>            : 
<span class="lineNum">    5854 </span><span class="lineNoCov">          0 :         state1 = ext_v;</span>
<span class="lineNum">    5855 </span>            : 
<span class="lineNum">    5856 </span><span class="lineNoCov">          0 :         t = i915_mch_val(dev_priv);</span>
<span class="lineNum">    5857 </span>            : 
<span class="lineNum">    5858 </span>            :         /* Revel in the empirically derived constants */
<span class="lineNum">    5859 </span>            : 
<span class="lineNum">    5860 </span>            :         /* Correction factor in 1/100000 units */
<span class="lineNum">    5861 </span><span class="lineNoCov">          0 :         if (t &gt; 80)</span>
<span class="lineNum">    5862 </span><span class="lineNoCov">          0 :                 corr = ((t * 2349) + 135940);</span>
<span class="lineNum">    5863 </span><span class="lineNoCov">          0 :         else if (t &gt;= 50)</span>
<span class="lineNum">    5864 </span><span class="lineNoCov">          0 :                 corr = ((t * 964) + 29317);</span>
<span class="lineNum">    5865 </span>            :         else /* &lt; 50 */
<span class="lineNum">    5866 </span><span class="lineNoCov">          0 :                 corr = ((t * 301) + 1004);</span>
<span class="lineNum">    5867 </span>            : 
<span class="lineNum">    5868 </span><span class="lineNoCov">          0 :         corr = corr * ((150142 * state1) / 10000 - 78642);</span>
<span class="lineNum">    5869 </span><span class="lineNoCov">          0 :         corr /= 100000;</span>
<span class="lineNum">    5870 </span><span class="lineNoCov">          0 :         corr2 = (corr * dev_priv-&gt;ips.corr);</span>
<span class="lineNum">    5871 </span>            : 
<span class="lineNum">    5872 </span><span class="lineNoCov">          0 :         state2 = (corr2 * state1) / 10000;</span>
<span class="lineNum">    5873 </span><span class="lineNoCov">          0 :         state2 /= 100; /* convert to mW */</span>
<span class="lineNum">    5874 </span>            : 
<span class="lineNum">    5875 </span><span class="lineNoCov">          0 :         __i915_update_gfx_val(dev_priv);</span>
<span class="lineNum">    5876 </span>            : 
<span class="lineNum">    5877 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;ips.gfx_power + state2;</span>
<a name="5878"><span class="lineNum">    5878 </span>            : }</a>
<span class="lineNum">    5879 </span>            : 
<span class="lineNum">    5880 </span><span class="lineNoCov">          0 : unsigned long i915_gfx_val(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    5881 </span>            : {
<span class="lineNum">    5882 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    5883 </span>            :         unsigned long val;
<span class="lineNum">    5884 </span>            : 
<span class="lineNum">    5885 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen != 5)</span>
<span class="lineNum">    5886 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5887 </span>            : 
<span class="lineNum">    5888 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    5889 </span>            : 
<span class="lineNum">    5890 </span><span class="lineNoCov">          0 :         val = __i915_gfx_val(dev_priv);</span>
<span class="lineNum">    5891 </span>            : 
<span class="lineNum">    5892 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    5893 </span>            : 
<span class="lineNum">    5894 </span><span class="lineNoCov">          0 :         return val;</span>
<span class="lineNum">    5895 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5896 </span>            : 
<span class="lineNum">    5897 </span>            : #ifdef __linux__
<span class="lineNum">    5898 </span>            : /**
<span class="lineNum">    5899 </span>            :  * i915_read_mch_val - return value for IPS use
<span class="lineNum">    5900 </span>            :  *
<span class="lineNum">    5901 </span>            :  * Calculate and return a value for the IPS driver to use when deciding whether
<span class="lineNum">    5902 </span>            :  * we have thermal and power headroom to increase CPU or GPU power budget.
<span class="lineNum">    5903 </span>            :  */
<span class="lineNum">    5904 </span>            : unsigned long i915_read_mch_val(void)
<span class="lineNum">    5905 </span>            : {
<span class="lineNum">    5906 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    5907 </span>            :         unsigned long chipset_val, graphics_val, ret = 0;
<span class="lineNum">    5908 </span>            : 
<span class="lineNum">    5909 </span>            :         spin_lock_irq(&amp;mchdev_lock);
<span class="lineNum">    5910 </span>            :         if (!i915_mch_dev)
<span class="lineNum">    5911 </span>            :                 goto out_unlock;
<span class="lineNum">    5912 </span>            :         dev_priv = i915_mch_dev;
<span class="lineNum">    5913 </span>            : 
<span class="lineNum">    5914 </span>            :         chipset_val = __i915_chipset_val(dev_priv);
<span class="lineNum">    5915 </span>            :         graphics_val = __i915_gfx_val(dev_priv);
<span class="lineNum">    5916 </span>            : 
<span class="lineNum">    5917 </span>            :         ret = chipset_val + graphics_val;
<span class="lineNum">    5918 </span>            : 
<span class="lineNum">    5919 </span>            : out_unlock:
<span class="lineNum">    5920 </span>            :         spin_unlock_irq(&amp;mchdev_lock);
<span class="lineNum">    5921 </span>            : 
<span class="lineNum">    5922 </span>            :         return ret;
<span class="lineNum">    5923 </span>            : }
<span class="lineNum">    5924 </span>            : EXPORT_SYMBOL_GPL(i915_read_mch_val);
<span class="lineNum">    5925 </span>            : 
<span class="lineNum">    5926 </span>            : /**
<span class="lineNum">    5927 </span>            :  * i915_gpu_raise - raise GPU frequency limit
<span class="lineNum">    5928 </span>            :  *
<span class="lineNum">    5929 </span>            :  * Raise the limit; IPS indicates we have thermal headroom.
<span class="lineNum">    5930 </span>            :  */
<span class="lineNum">    5931 </span>            : bool i915_gpu_raise(void)
<span class="lineNum">    5932 </span>            : {
<span class="lineNum">    5933 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    5934 </span>            :         bool ret = true;
<span class="lineNum">    5935 </span>            : 
<span class="lineNum">    5936 </span>            :         spin_lock_irq(&amp;mchdev_lock);
<span class="lineNum">    5937 </span>            :         if (!i915_mch_dev) {
<span class="lineNum">    5938 </span>            :                 ret = false;
<span class="lineNum">    5939 </span>            :                 goto out_unlock;
<span class="lineNum">    5940 </span>            :         }
<span class="lineNum">    5941 </span>            :         dev_priv = i915_mch_dev;
<span class="lineNum">    5942 </span>            : 
<span class="lineNum">    5943 </span>            :         if (dev_priv-&gt;ips.max_delay &gt; dev_priv-&gt;ips.fmax)
<span class="lineNum">    5944 </span>            :                 dev_priv-&gt;ips.max_delay--;
<span class="lineNum">    5945 </span>            : 
<span class="lineNum">    5946 </span>            : out_unlock:
<span class="lineNum">    5947 </span>            :         spin_unlock_irq(&amp;mchdev_lock);
<span class="lineNum">    5948 </span>            : 
<span class="lineNum">    5949 </span>            :         return ret;
<span class="lineNum">    5950 </span>            : }
<span class="lineNum">    5951 </span>            : EXPORT_SYMBOL_GPL(i915_gpu_raise);
<span class="lineNum">    5952 </span>            : 
<span class="lineNum">    5953 </span>            : /**
<span class="lineNum">    5954 </span>            :  * i915_gpu_lower - lower GPU frequency limit
<span class="lineNum">    5955 </span>            :  *
<span class="lineNum">    5956 </span>            :  * IPS indicates we're close to a thermal limit, so throttle back the GPU
<span class="lineNum">    5957 </span>            :  * frequency maximum.
<span class="lineNum">    5958 </span>            :  */
<span class="lineNum">    5959 </span>            : bool i915_gpu_lower(void)
<span class="lineNum">    5960 </span>            : {
<span class="lineNum">    5961 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    5962 </span>            :         bool ret = true;
<span class="lineNum">    5963 </span>            : 
<span class="lineNum">    5964 </span>            :         spin_lock_irq(&amp;mchdev_lock);
<span class="lineNum">    5965 </span>            :         if (!i915_mch_dev) {
<span class="lineNum">    5966 </span>            :                 ret = false;
<span class="lineNum">    5967 </span>            :                 goto out_unlock;
<span class="lineNum">    5968 </span>            :         }
<span class="lineNum">    5969 </span>            :         dev_priv = i915_mch_dev;
<span class="lineNum">    5970 </span>            : 
<span class="lineNum">    5971 </span>            :         if (dev_priv-&gt;ips.max_delay &lt; dev_priv-&gt;ips.min_delay)
<span class="lineNum">    5972 </span>            :                 dev_priv-&gt;ips.max_delay++;
<span class="lineNum">    5973 </span>            : 
<span class="lineNum">    5974 </span>            : out_unlock:
<span class="lineNum">    5975 </span>            :         spin_unlock_irq(&amp;mchdev_lock);
<span class="lineNum">    5976 </span>            : 
<span class="lineNum">    5977 </span>            :         return ret;
<span class="lineNum">    5978 </span>            : }
<span class="lineNum">    5979 </span>            : EXPORT_SYMBOL_GPL(i915_gpu_lower);
<span class="lineNum">    5980 </span>            : 
<span class="lineNum">    5981 </span>            : /**
<span class="lineNum">    5982 </span>            :  * i915_gpu_busy - indicate GPU business to IPS
<span class="lineNum">    5983 </span>            :  *
<span class="lineNum">    5984 </span>            :  * Tell the IPS driver whether or not the GPU is busy.
<span class="lineNum">    5985 </span>            :  */
<span class="lineNum">    5986 </span>            : bool i915_gpu_busy(void)
<span class="lineNum">    5987 </span>            : {
<span class="lineNum">    5988 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    5989 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    5990 </span>            :         bool ret = false;
<span class="lineNum">    5991 </span>            :         int i;
<span class="lineNum">    5992 </span>            : 
<span class="lineNum">    5993 </span>            :         spin_lock_irq(&amp;mchdev_lock);
<span class="lineNum">    5994 </span>            :         if (!i915_mch_dev)
<span class="lineNum">    5995 </span>            :                 goto out_unlock;
<span class="lineNum">    5996 </span>            :         dev_priv = i915_mch_dev;
<span class="lineNum">    5997 </span>            : 
<span class="lineNum">    5998 </span>            :         for_each_ring(ring, dev_priv, i)
<span class="lineNum">    5999 </span>            :                 ret |= !list_empty(&amp;ring-&gt;request_list);
<span class="lineNum">    6000 </span>            : 
<span class="lineNum">    6001 </span>            : out_unlock:
<span class="lineNum">    6002 </span>            :         spin_unlock_irq(&amp;mchdev_lock);
<span class="lineNum">    6003 </span>            : 
<span class="lineNum">    6004 </span>            :         return ret;
<span class="lineNum">    6005 </span>            : }
<span class="lineNum">    6006 </span>            : EXPORT_SYMBOL_GPL(i915_gpu_busy);
<span class="lineNum">    6007 </span>            : 
<span class="lineNum">    6008 </span>            : /**
<span class="lineNum">    6009 </span>            :  * i915_gpu_turbo_disable - disable graphics turbo
<span class="lineNum">    6010 </span>            :  *
<span class="lineNum">    6011 </span>            :  * Disable graphics turbo by resetting the max frequency and setting the
<span class="lineNum">    6012 </span>            :  * current frequency to the default.
<span class="lineNum">    6013 </span>            :  */
<span class="lineNum">    6014 </span>            : bool i915_gpu_turbo_disable(void)
<span class="lineNum">    6015 </span>            : {
<span class="lineNum">    6016 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    6017 </span>            :         bool ret = true;
<span class="lineNum">    6018 </span>            : 
<span class="lineNum">    6019 </span>            :         spin_lock_irq(&amp;mchdev_lock);
<span class="lineNum">    6020 </span>            :         if (!i915_mch_dev) {
<span class="lineNum">    6021 </span>            :                 ret = false;
<span class="lineNum">    6022 </span>            :                 goto out_unlock;
<span class="lineNum">    6023 </span>            :         }
<span class="lineNum">    6024 </span>            :         dev_priv = i915_mch_dev;
<span class="lineNum">    6025 </span>            : 
<span class="lineNum">    6026 </span>            :         dev_priv-&gt;ips.max_delay = dev_priv-&gt;ips.fstart;
<span class="lineNum">    6027 </span>            : 
<span class="lineNum">    6028 </span>            :         if (!ironlake_set_drps(dev_priv-&gt;dev, dev_priv-&gt;ips.fstart))
<span class="lineNum">    6029 </span>            :                 ret = false;
<span class="lineNum">    6030 </span>            : 
<span class="lineNum">    6031 </span>            : out_unlock:
<span class="lineNum">    6032 </span>            :         spin_unlock_irq(&amp;mchdev_lock);
<span class="lineNum">    6033 </span>            : 
<span class="lineNum">    6034 </span>            :         return ret;
<span class="lineNum">    6035 </span>            : }
<span class="lineNum">    6036 </span>            : EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable);
<span class="lineNum">    6037 </span>            : 
<span class="lineNum">    6038 </span>            : /**
<span class="lineNum">    6039 </span>            :  * Tells the intel_ips driver that the i915 driver is now loaded, if
<span class="lineNum">    6040 </span>            :  * IPS got loaded first.
<span class="lineNum">    6041 </span>            :  *
<span class="lineNum">    6042 </span>            :  * This awkward dance is so that neither module has to depend on the
<span class="lineNum">    6043 </span>            :  * other in order for IPS to do the appropriate communication of
<span class="lineNum">    6044 </span>            :  * GPU turbo limits to i915.
<span class="lineNum">    6045 </span>            :  */
<span class="lineNum">    6046 </span>            : static void
<span class="lineNum">    6047 </span>            : ips_ping_for_i915_load(void)
<span class="lineNum">    6048 </span>            : {
<span class="lineNum">    6049 </span>            :         void (*link)(void);
<span class="lineNum">    6050 </span>            : 
<span class="lineNum">    6051 </span>            :         link = symbol_get(ips_link_to_i915_driver);
<span class="lineNum">    6052 </span>            :         if (link) {
<span class="lineNum">    6053 </span>            :                 link();
<span class="lineNum">    6054 </span>            :                 symbol_put(ips_link_to_i915_driver);
<span class="lineNum">    6055 </span>            :         }
<span class="lineNum">    6056 </span>            : }
<a name="6057"><span class="lineNum">    6057 </span>            : #endif</a>
<span class="lineNum">    6058 </span>            : 
<span class="lineNum">    6059 </span><span class="lineNoCov">          0 : void intel_gpu_ips_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    6060 </span>            : {
<span class="lineNum">    6061 </span>            :         /* We only register the i915 ips part with intel-ips once everything is
<span class="lineNum">    6062 </span>            :          * set up, to avoid intel-ips sneaking in and reading bogus values. */
<span class="lineNum">    6063 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    6064 </span><span class="lineNoCov">          0 :         i915_mch_dev = dev_priv;</span>
<span class="lineNum">    6065 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;mchdev_lock);</span>
<span class="lineNum">    6066 </span>            : 
<span class="lineNum">    6067 </span>            : #ifdef __linux__
<span class="lineNum">    6068 </span>            :         ips_ping_for_i915_load();
<span class="lineNum">    6069 </span>            : #endif
<a name="6070"><span class="lineNum">    6070 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6071 </span>            : 
<span class="lineNum">    6072 </span><span class="lineNoCov">          0 : void intel_gpu_ips_teardown(void)</span>
<span class="lineNum">    6073 </span>            : {
<span class="lineNum">    6074 </span>            : #ifdef __linix__
<span class="lineNum">    6075 </span>            :         spin_lock_irq(&amp;mchdev_lock);
<span class="lineNum">    6076 </span>            :         i915_mch_dev = NULL;
<span class="lineNum">    6077 </span>            :         spin_unlock_irq(&amp;mchdev_lock);
<span class="lineNum">    6078 </span>            : #endif
<a name="6079"><span class="lineNum">    6079 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6080 </span>            : 
<span class="lineNum">    6081 </span><span class="lineNoCov">          0 : static void intel_init_emon(struct drm_device *dev)</span>
<span class="lineNum">    6082 </span>            : {
<span class="lineNum">    6083 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6084 </span>            :         u32 lcfuse;
<span class="lineNum">    6085 </span><span class="lineNoCov">          0 :         u8 pxw[16];</span>
<span class="lineNum">    6086 </span>            :         int i;
<span class="lineNum">    6087 </span>            : 
<span class="lineNum">    6088 </span>            :         /* Disable to program */
<span class="lineNum">    6089 </span><span class="lineNoCov">          0 :         I915_WRITE(ECR, 0);</span>
<span class="lineNum">    6090 </span><span class="lineNoCov">          0 :         POSTING_READ(ECR);</span>
<span class="lineNum">    6091 </span>            : 
<span class="lineNum">    6092 </span>            :         /* Program energy weights for various events */
<span class="lineNum">    6093 </span><span class="lineNoCov">          0 :         I915_WRITE(SDEW, 0x15040d00);</span>
<span class="lineNum">    6094 </span><span class="lineNoCov">          0 :         I915_WRITE(CSIEW0, 0x007f0000);</span>
<span class="lineNum">    6095 </span><span class="lineNoCov">          0 :         I915_WRITE(CSIEW1, 0x1e220004);</span>
<span class="lineNum">    6096 </span><span class="lineNoCov">          0 :         I915_WRITE(CSIEW2, 0x04000004);</span>
<span class="lineNum">    6097 </span>            : 
<span class="lineNum">    6098 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 5; i++)</span>
<span class="lineNum">    6099 </span><span class="lineNoCov">          0 :                 I915_WRITE(PEW(i), 0);</span>
<span class="lineNum">    6100 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 3; i++)</span>
<span class="lineNum">    6101 </span><span class="lineNoCov">          0 :                 I915_WRITE(DEW(i), 0);</span>
<span class="lineNum">    6102 </span>            : 
<span class="lineNum">    6103 </span>            :         /* Program P-state weights to account for frequency power adjustment */
<span class="lineNum">    6104 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">    6105 </span><span class="lineNoCov">          0 :                 u32 pxvidfreq = I915_READ(PXVFREQ(i));</span>
<span class="lineNum">    6106 </span><span class="lineNoCov">          0 :                 unsigned long freq = intel_pxfreq(pxvidfreq);</span>
<span class="lineNum">    6107 </span><span class="lineNoCov">          0 :                 unsigned long vid = (pxvidfreq &amp; PXVFREQ_PX_MASK) &gt;&gt;</span>
<span class="lineNum">    6108 </span>            :                         PXVFREQ_PX_SHIFT;
<span class="lineNum">    6109 </span>            :                 unsigned long val;
<span class="lineNum">    6110 </span>            : 
<span class="lineNum">    6111 </span><span class="lineNoCov">          0 :                 val = vid * vid;</span>
<span class="lineNum">    6112 </span><span class="lineNoCov">          0 :                 val *= (freq / 1000);</span>
<span class="lineNum">    6113 </span><span class="lineNoCov">          0 :                 val *= 255;</span>
<span class="lineNum">    6114 </span><span class="lineNoCov">          0 :                 val /= (127*127*900);</span>
<span class="lineNum">    6115 </span><span class="lineNoCov">          0 :                 if (val &gt; 0xff)</span>
<span class="lineNum">    6116 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad pxval: %ld\n&quot;, val);</span>
<span class="lineNum">    6117 </span><span class="lineNoCov">          0 :                 pxw[i] = val;</span>
<span class="lineNum">    6118 </span>            :         }
<span class="lineNum">    6119 </span>            :         /* Render standby states get 0 weight */
<span class="lineNum">    6120 </span><span class="lineNoCov">          0 :         pxw[14] = 0;</span>
<span class="lineNum">    6121 </span><span class="lineNoCov">          0 :         pxw[15] = 0;</span>
<span class="lineNum">    6122 </span>            : 
<span class="lineNum">    6123 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">    6124 </span><span class="lineNoCov">          0 :                 u32 val = (pxw[i*4] &lt;&lt; 24) | (pxw[(i*4)+1] &lt;&lt; 16) |</span>
<span class="lineNum">    6125 </span><span class="lineNoCov">          0 :                         (pxw[(i*4)+2] &lt;&lt; 8) | (pxw[(i*4)+3]);</span>
<span class="lineNum">    6126 </span><span class="lineNoCov">          0 :                 I915_WRITE(PXW(i), val);</span>
<span class="lineNum">    6127 </span>            :         }
<span class="lineNum">    6128 </span>            : 
<span class="lineNum">    6129 </span>            :         /* Adjust magic regs to magic values (more experimental results) */
<span class="lineNum">    6130 </span><span class="lineNoCov">          0 :         I915_WRITE(OGW0, 0);</span>
<span class="lineNum">    6131 </span><span class="lineNoCov">          0 :         I915_WRITE(OGW1, 0);</span>
<span class="lineNum">    6132 </span><span class="lineNoCov">          0 :         I915_WRITE(EG0, 0x00007f00);</span>
<span class="lineNum">    6133 </span><span class="lineNoCov">          0 :         I915_WRITE(EG1, 0x0000000e);</span>
<span class="lineNum">    6134 </span><span class="lineNoCov">          0 :         I915_WRITE(EG2, 0x000e0000);</span>
<span class="lineNum">    6135 </span><span class="lineNoCov">          0 :         I915_WRITE(EG3, 0x68000300);</span>
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 :         I915_WRITE(EG4, 0x42000000);</span>
<span class="lineNum">    6137 </span><span class="lineNoCov">          0 :         I915_WRITE(EG5, 0x00140031);</span>
<span class="lineNum">    6138 </span><span class="lineNoCov">          0 :         I915_WRITE(EG6, 0);</span>
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :         I915_WRITE(EG7, 0);</span>
<span class="lineNum">    6140 </span>            : 
<span class="lineNum">    6141 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++)</span>
<span class="lineNum">    6142 </span><span class="lineNoCov">          0 :                 I915_WRITE(PXWL(i), 0);</span>
<span class="lineNum">    6143 </span>            : 
<span class="lineNum">    6144 </span>            :         /* Enable PMON + select events */
<span class="lineNum">    6145 </span><span class="lineNoCov">          0 :         I915_WRITE(ECR, 0x80000019);</span>
<span class="lineNum">    6146 </span>            : 
<span class="lineNum">    6147 </span><span class="lineNoCov">          0 :         lcfuse = I915_READ(LCFUSE02);</span>
<span class="lineNum">    6148 </span>            : 
<span class="lineNum">    6149 </span><span class="lineNoCov">          0 :         dev_priv-&gt;ips.corr = (lcfuse &amp; LCFUSE_HIV_MASK);</span>
<a name="6150"><span class="lineNum">    6150 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6151 </span>            : 
<span class="lineNum">    6152 </span><span class="lineNoCov">          0 : void intel_init_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    6153 </span>            : {
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 :         i915.enable_rc6 = sanitize_rc6_option(dev, i915.enable_rc6);</span>
<span class="lineNum">    6155 </span>            : 
<span class="lineNum">    6156 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    6157 </span><span class="lineNoCov">          0 :                 cherryview_init_gt_powersave(dev);</span>
<span class="lineNum">    6158 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    6159 </span><span class="lineNoCov">          0 :                 valleyview_init_gt_powersave(dev);</span>
<a name="6160"><span class="lineNum">    6160 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6161 </span>            : 
<span class="lineNum">    6162 </span><span class="lineNoCov">          0 : void intel_cleanup_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    6163 </span>            : {
<span class="lineNum">    6164 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    6165 </span>            :                 return;
<span class="lineNum">    6166 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    6167 </span><span class="lineNoCov">          0 :                 valleyview_cleanup_gt_powersave(dev);</span>
<a name="6168"><span class="lineNum">    6168 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6169 </span>            : 
<span class="lineNum">    6170 </span><span class="lineNoCov">          0 : static void gen6_suspend_rps(struct drm_device *dev)</span>
<span class="lineNum">    6171 </span>            : {
<span class="lineNum">    6172 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6173 </span>            : 
<span class="lineNum">    6174 </span><span class="lineNoCov">          0 :         flush_delayed_work(&amp;dev_priv-&gt;rps.delayed_resume_work);</span>
<span class="lineNum">    6175 </span>            : 
<span class="lineNum">    6176 </span><span class="lineNoCov">          0 :         gen6_disable_rps_interrupts(dev);</span>
<span class="lineNum">    6177 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6178 </span>            : 
<span class="lineNum">    6179 </span>            : /**
<span class="lineNum">    6180 </span>            :  * intel_suspend_gt_powersave - suspend PM work and helper threads
<span class="lineNum">    6181 </span>            :  * @dev: drm device
<span class="lineNum">    6182 </span>            :  *
<span class="lineNum">    6183 </span>            :  * We don't want to disable RC6 or other features here, we just want
<span class="lineNum">    6184 </span>            :  * to make sure any work we've queued has finished and won't bother
<a name="6185"><span class="lineNum">    6185 </span>            :  * us while we're suspended.</a>
<span class="lineNum">    6186 </span>            :  */
<span class="lineNum">    6187 </span><span class="lineNoCov">          0 : void intel_suspend_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    6188 </span>            : {
<span class="lineNum">    6189 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6190 </span>            : 
<span class="lineNum">    6191 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 6)</span>
<span class="lineNum">    6192 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6193 </span>            : 
<span class="lineNum">    6194 </span><span class="lineNoCov">          0 :         gen6_suspend_rps(dev);</span>
<span class="lineNum">    6195 </span>            : 
<span class="lineNum">    6196 </span>            :         /* Force GPU to min freq during suspend */
<span class="lineNum">    6197 </span><span class="lineNoCov">          0 :         gen6_rps_idle(dev_priv);</span>
<a name="6198"><span class="lineNum">    6198 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6199 </span>            : 
<span class="lineNum">    6200 </span><span class="lineNoCov">          0 : void intel_disable_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    6201 </span>            : {
<span class="lineNum">    6202 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6203 </span>            : 
<span class="lineNum">    6204 </span><span class="lineNoCov">          0 :         if (IS_IRONLAKE_M(dev)) {</span>
<span class="lineNum">    6205 </span><span class="lineNoCov">          0 :                 ironlake_disable_drps(dev);</span>
<span class="lineNum">    6206 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    6207 </span><span class="lineNoCov">          0 :                 intel_suspend_gt_powersave(dev);</span>
<span class="lineNum">    6208 </span>            : 
<span class="lineNum">    6209 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    6210 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    6211 </span><span class="lineNoCov">          0 :                         gen9_disable_rps(dev);</span>
<span class="lineNum">    6212 </span><span class="lineNoCov">          0 :                 else if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    6213 </span><span class="lineNoCov">          0 :                         cherryview_disable_rps(dev);</span>
<span class="lineNum">    6214 </span><span class="lineNoCov">          0 :                 else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    6215 </span><span class="lineNoCov">          0 :                         valleyview_disable_rps(dev);</span>
<span class="lineNum">    6216 </span>            :                 else
<span class="lineNum">    6217 </span><span class="lineNoCov">          0 :                         gen6_disable_rps(dev);</span>
<span class="lineNum">    6218 </span>            : 
<span class="lineNum">    6219 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;rps.enabled = false;</span>
<span class="lineNum">    6220 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    6221 </span><span class="lineNoCov">          0 :         }</span>
<a name="6222"><span class="lineNum">    6222 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6223 </span>            : 
<span class="lineNum">    6224 </span><span class="lineNoCov">          0 : static void intel_gen6_powersave_work(struct work_struct *work)</span>
<span class="lineNum">    6225 </span>            : {
<span class="lineNum">    6226 </span>            :         struct drm_i915_private *dev_priv =
<span class="lineNum">    6227 </span><span class="lineNoCov">          0 :                 container_of(work, struct drm_i915_private,</span>
<span class="lineNum">    6228 </span>            :                              rps.delayed_resume_work.work);
<span class="lineNum">    6229 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    6230 </span>            : 
<span class="lineNum">    6231 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    6232 </span>            : 
<span class="lineNum">    6233 </span><span class="lineNoCov">          0 :         gen6_reset_rps_interrupts(dev);</span>
<span class="lineNum">    6234 </span>            : 
<span class="lineNum">    6235 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    6236 </span><span class="lineNoCov">          0 :                 cherryview_enable_rps(dev);</span>
<span class="lineNum">    6237 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    6238 </span><span class="lineNoCov">          0 :                 valleyview_enable_rps(dev);</span>
<span class="lineNum">    6239 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    6240 </span><span class="lineNoCov">          0 :                 gen9_enable_rc6(dev);</span>
<span class="lineNum">    6241 </span><span class="lineNoCov">          0 :                 gen9_enable_rps(dev);</span>
<span class="lineNum">    6242 </span><span class="lineNoCov">          0 :                 if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    6243 </span><span class="lineNoCov">          0 :                         __gen6_update_ring_freq(dev);</span>
<span class="lineNum">    6244 </span><span class="lineNoCov">          0 :         } else if (IS_BROADWELL(dev)) {</span>
<span class="lineNum">    6245 </span><span class="lineNoCov">          0 :                 gen8_enable_rps(dev);</span>
<span class="lineNum">    6246 </span><span class="lineNoCov">          0 :                 __gen6_update_ring_freq(dev);</span>
<span class="lineNum">    6247 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6248 </span><span class="lineNoCov">          0 :                 gen6_enable_rps(dev);</span>
<span class="lineNum">    6249 </span><span class="lineNoCov">          0 :                 __gen6_update_ring_freq(dev);</span>
<span class="lineNum">    6250 </span>            :         }
<span class="lineNum">    6251 </span>            : 
<span class="lineNum">    6252 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;rps.max_freq &lt; dev_priv-&gt;rps.min_freq);</span>
<span class="lineNum">    6253 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;rps.idle_freq &gt; dev_priv-&gt;rps.max_freq);</span>
<span class="lineNum">    6254 </span>            : 
<span class="lineNum">    6255 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;rps.efficient_freq &lt; dev_priv-&gt;rps.min_freq);</span>
<span class="lineNum">    6256 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;rps.efficient_freq &gt; dev_priv-&gt;rps.max_freq);</span>
<span class="lineNum">    6257 </span>            : 
<span class="lineNum">    6258 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.enabled = true;</span>
<span class="lineNum">    6259 </span>            : 
<span class="lineNum">    6260 </span><span class="lineNoCov">          0 :         gen6_enable_rps_interrupts(dev);</span>
<span class="lineNum">    6261 </span>            : 
<span class="lineNum">    6262 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    6263 </span>            : 
<span class="lineNum">    6264 </span><span class="lineNoCov">          0 :         intel_runtime_pm_put(dev_priv);</span>
<a name="6265"><span class="lineNum">    6265 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6266 </span>            : 
<span class="lineNum">    6267 </span><span class="lineNoCov">          0 : void intel_enable_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    6268 </span>            : {
<span class="lineNum">    6269 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6270 </span>            : 
<span class="lineNum">    6271 </span>            :         /* Powersaving is controlled by the host when inside a VM */
<span class="lineNum">    6272 </span><span class="lineNoCov">          0 :         if (intel_vgpu_active(dev))</span>
<span class="lineNum">    6273 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6274 </span>            : 
<span class="lineNum">    6275 </span><span class="lineNoCov">          0 :         if (IS_IRONLAKE_M(dev)) {</span>
<span class="lineNum">    6276 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    6277 </span><span class="lineNoCov">          0 :                 ironlake_enable_drps(dev);</span>
<span class="lineNum">    6278 </span><span class="lineNoCov">          0 :                 intel_init_emon(dev);</span>
<span class="lineNum">    6279 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    6280 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    6281 </span>            :                 /*
<span class="lineNum">    6282 </span>            :                  * PCU communication is slow and this doesn't need to be
<span class="lineNum">    6283 </span>            :                  * done at any specific time, so do this out of our fast path
<span class="lineNum">    6284 </span>            :                  * to make resume and init faster.
<span class="lineNum">    6285 </span>            :                  *
<span class="lineNum">    6286 </span>            :                  * We depend on the HW RC6 power context save/restore
<span class="lineNum">    6287 </span>            :                  * mechanism when entering D3 through runtime PM suspend. So
<span class="lineNum">    6288 </span>            :                  * disable RPM until RPS/RC6 is properly setup. We can only
<span class="lineNum">    6289 </span>            :                  * get here via the driver load/system resume/runtime resume
<span class="lineNum">    6290 </span>            :                  * paths, so the _noresume version is enough (and in case of
<span class="lineNum">    6291 </span>            :                  * runtime resume it's necessary).
<span class="lineNum">    6292 </span>            :                  */
<span class="lineNum">    6293 </span><span class="lineNoCov">          0 :                 if (schedule_delayed_work(&amp;dev_priv-&gt;rps.delayed_resume_work,</span>
<span class="lineNum">    6294 </span><span class="lineNoCov">          0 :                                            round_jiffies_up_relative(HZ)))</span>
<span class="lineNum">    6295 </span><span class="lineNoCov">          0 :                         intel_runtime_pm_get_noresume(dev_priv);</span>
<span class="lineNum">    6296 </span>            :         }
<a name="6297"><span class="lineNum">    6297 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6298 </span>            : 
<span class="lineNum">    6299 </span><span class="lineNoCov">          0 : void intel_reset_gt_powersave(struct drm_device *dev)</span>
<span class="lineNum">    6300 </span>            : {
<span class="lineNum">    6301 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6302 </span>            : 
<span class="lineNum">    6303 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 6)</span>
<span class="lineNum">    6304 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    6305 </span>            : 
<span class="lineNum">    6306 </span><span class="lineNoCov">          0 :         gen6_suspend_rps(dev);</span>
<span class="lineNum">    6307 </span><span class="lineNoCov">          0 :         dev_priv-&gt;rps.enabled = false;</span>
<a name="6308"><span class="lineNum">    6308 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6309 </span>            : 
<span class="lineNum">    6310 </span><span class="lineNoCov">          0 : static void ibx_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6311 </span>            : {
<span class="lineNum">    6312 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6313 </span>            : 
<span class="lineNum">    6314 </span>            :         /*
<span class="lineNum">    6315 </span>            :          * On Ibex Peak and Cougar Point, we need to disable clock
<span class="lineNum">    6316 </span>            :          * gating for the panel power sequencer or it will fail to
<span class="lineNum">    6317 </span>            :          * start up when no ports are active.
<span class="lineNum">    6318 </span>            :          */
<span class="lineNum">    6319 </span><span class="lineNoCov">          0 :         I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);</span>
<a name="6320"><span class="lineNum">    6320 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6321 </span>            : 
<span class="lineNum">    6322 </span><span class="lineNoCov">          0 : static void g4x_disable_trickle_feed(struct drm_device *dev)</span>
<span class="lineNum">    6323 </span>            : {
<span class="lineNum">    6324 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6325 </span>            :         enum pipe pipe;
<span class="lineNum">    6326 </span>            : 
<span class="lineNum">    6327 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    6328 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPCNTR(pipe),</span>
<span class="lineNum">    6329 </span>            :                            I915_READ(DSPCNTR(pipe)) |
<span class="lineNum">    6330 </span>            :                            DISPPLANE_TRICKLE_FEED_DISABLE);
<span class="lineNum">    6331 </span>            : 
<span class="lineNum">    6332 </span><span class="lineNoCov">          0 :                 I915_WRITE(DSPSURF(pipe), I915_READ(DSPSURF(pipe)));</span>
<span class="lineNum">    6333 </span><span class="lineNoCov">          0 :                 POSTING_READ(DSPSURF(pipe));</span>
<span class="lineNum">    6334 </span>            :         }
<a name="6335"><span class="lineNum">    6335 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6336 </span>            : 
<span class="lineNum">    6337 </span><span class="lineNoCov">          0 : static void ilk_init_lp_watermarks(struct drm_device *dev)</span>
<span class="lineNum">    6338 </span>            : {
<span class="lineNum">    6339 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6340 </span>            : 
<span class="lineNum">    6341 </span><span class="lineNoCov">          0 :         I915_WRITE(WM3_LP_ILK, I915_READ(WM3_LP_ILK) &amp; ~WM1_LP_SR_EN);</span>
<span class="lineNum">    6342 </span><span class="lineNoCov">          0 :         I915_WRITE(WM2_LP_ILK, I915_READ(WM2_LP_ILK) &amp; ~WM1_LP_SR_EN);</span>
<span class="lineNum">    6343 </span><span class="lineNoCov">          0 :         I915_WRITE(WM1_LP_ILK, I915_READ(WM1_LP_ILK) &amp; ~WM1_LP_SR_EN);</span>
<span class="lineNum">    6344 </span>            : 
<span class="lineNum">    6345 </span>            :         /*
<span class="lineNum">    6346 </span>            :          * Don't touch WM1S_LP_EN here.
<span class="lineNum">    6347 </span>            :          * Doing so could cause underruns.
<span class="lineNum">    6348 </span>            :          */
<a name="6349"><span class="lineNum">    6349 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6350 </span>            : 
<span class="lineNum">    6351 </span><span class="lineNoCov">          0 : static void ironlake_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6352 </span>            : {
<span class="lineNum">    6353 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6354 </span>            :         uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
<span class="lineNum">    6355 </span>            : 
<span class="lineNum">    6356 </span>            :         /*
<span class="lineNum">    6357 </span>            :          * Required for FBC
<span class="lineNum">    6358 </span>            :          * WaFbcDisableDpfcClockGating:ilk
<span class="lineNum">    6359 </span>            :          */
<span class="lineNum">    6360 </span>            :         dspclk_gate |= ILK_DPFCRUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6361 </span>            :                    ILK_DPFCUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6362 </span>            :                    ILK_DPFDUNIT_CLOCK_GATE_ENABLE;
<span class="lineNum">    6363 </span>            : 
<span class="lineNum">    6364 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_3DCGDIS0,</span>
<span class="lineNum">    6365 </span>            :                    MARIUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6366 </span>            :                    SVSMUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6367 </span><span class="lineNoCov">          0 :         I915_WRITE(PCH_3DCGDIS1,</span>
<span class="lineNum">    6368 </span>            :                    VFMUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6369 </span>            : 
<span class="lineNum">    6370 </span>            :         /*
<span class="lineNum">    6371 </span>            :          * According to the spec the following bits should be set in
<span class="lineNum">    6372 </span>            :          * order to enable memory self-refresh
<span class="lineNum">    6373 </span>            :          * The bit 22/21 of 0x42004
<span class="lineNum">    6374 </span>            :          * The bit 5 of 0x42020
<span class="lineNum">    6375 </span>            :          * The bit 15 of 0x45000
<span class="lineNum">    6376 </span>            :          */
<span class="lineNum">    6377 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DISPLAY_CHICKEN2,</span>
<span class="lineNum">    6378 </span>            :                    (I915_READ(ILK_DISPLAY_CHICKEN2) |
<span class="lineNum">    6379 </span>            :                     ILK_DPARB_GATE | ILK_VSDPFD_FULL));
<span class="lineNum">    6380 </span>            :         dspclk_gate |= ILK_DPARBUNIT_CLOCK_GATE_ENABLE;
<span class="lineNum">    6381 </span>            : 
<span class="lineNum">    6382 </span>            :         /* WaFbcWakeMemOn:skl,bxt,kbl */
<span class="lineNum">    6383 </span><span class="lineNoCov">          0 :         I915_WRITE(DISP_ARB_CTL, I915_READ(DISP_ARB_CTL) |</span>
<span class="lineNum">    6384 </span>            :                    DISP_FBC_WM_DIS |
<span class="lineNum">    6385 </span>            :                    DISP_FBC_MEMORY_WAKE);
<span class="lineNum">    6386 </span>            : 
<span class="lineNum">    6387 </span><span class="lineNoCov">          0 :         ilk_init_lp_watermarks(dev);</span>
<span class="lineNum">    6388 </span>            : 
<span class="lineNum">    6389 </span>            :         /*
<span class="lineNum">    6390 </span>            :          * Based on the document from hardware guys the following bits
<span class="lineNum">    6391 </span>            :          * should be set unconditionally in order to enable FBC.
<span class="lineNum">    6392 </span>            :          * The bit 22 of 0x42000
<span class="lineNum">    6393 </span>            :          * The bit 22 of 0x42004
<span class="lineNum">    6394 </span>            :          * The bit 7,8,9 of 0x42020.
<span class="lineNum">    6395 </span>            :          */
<span class="lineNum">    6396 </span><span class="lineNoCov">          0 :         if (IS_IRONLAKE_M(dev)) {</span>
<span class="lineNum">    6397 </span>            :                 /* WaFbcAsynchFlipDisableFbcQueue:ilk */
<span class="lineNum">    6398 </span><span class="lineNoCov">          0 :                 I915_WRITE(ILK_DISPLAY_CHICKEN1,</span>
<span class="lineNum">    6399 </span>            :                            I915_READ(ILK_DISPLAY_CHICKEN1) |
<span class="lineNum">    6400 </span>            :                            ILK_FBCQ_DIS);
<span class="lineNum">    6401 </span><span class="lineNoCov">          0 :                 I915_WRITE(ILK_DISPLAY_CHICKEN2,</span>
<span class="lineNum">    6402 </span>            :                            I915_READ(ILK_DISPLAY_CHICKEN2) |
<span class="lineNum">    6403 </span>            :                            ILK_DPARB_GATE);
<span class="lineNum">    6404 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6405 </span>            : 
<span class="lineNum">    6406 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);</span>
<span class="lineNum">    6407 </span>            : 
<span class="lineNum">    6408 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DISPLAY_CHICKEN2,</span>
<span class="lineNum">    6409 </span>            :                    I915_READ(ILK_DISPLAY_CHICKEN2) |
<span class="lineNum">    6410 </span>            :                    ILK_ELPIN_409_SELECT);
<span class="lineNum">    6411 </span><span class="lineNoCov">          0 :         I915_WRITE(_3D_CHICKEN2,</span>
<span class="lineNum">    6412 </span>            :                    _3D_CHICKEN2_WM_READ_PIPELINED &lt;&lt; 16 |
<span class="lineNum">    6413 </span>            :                    _3D_CHICKEN2_WM_READ_PIPELINED);
<span class="lineNum">    6414 </span>            : 
<span class="lineNum">    6415 </span>            :         /* WaDisableRenderCachePipelinedFlush:ilk */
<span class="lineNum">    6416 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0,</span>
<span class="lineNum">    6417 </span>            :                    _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
<span class="lineNum">    6418 </span>            : 
<span class="lineNum">    6419 </span>            :         /* WaDisable_RenderCache_OperationalFlush:ilk */
<span class="lineNum">    6420 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<span class="lineNum">    6421 </span>            : 
<span class="lineNum">    6422 </span><span class="lineNoCov">          0 :         g4x_disable_trickle_feed(dev);</span>
<span class="lineNum">    6423 </span>            : 
<span class="lineNum">    6424 </span><span class="lineNoCov">          0 :         ibx_init_clock_gating(dev);</span>
<a name="6425"><span class="lineNum">    6425 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6426 </span>            : 
<span class="lineNum">    6427 </span><span class="lineNoCov">          0 : static void cpt_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6428 </span>            : {
<span class="lineNum">    6429 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6430 </span>            :         int pipe;
<span class="lineNum">    6431 </span>            :         uint32_t val;
<span class="lineNum">    6432 </span>            : 
<span class="lineNum">    6433 </span>            :         /*
<span class="lineNum">    6434 </span>            :          * On Ibex Peak and Cougar Point, we need to disable clock
<span class="lineNum">    6435 </span>            :          * gating for the panel power sequencer or it will fail to
<span class="lineNum">    6436 </span>            :          * start up when no ports are active.
<span class="lineNum">    6437 </span>            :          */
<span class="lineNum">    6438 </span><span class="lineNoCov">          0 :         I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE |</span>
<span class="lineNum">    6439 </span>            :                    PCH_DPLUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6440 </span>            :                    PCH_CPUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6441 </span><span class="lineNoCov">          0 :         I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |</span>
<span class="lineNum">    6442 </span>            :                    DPLS_EDP_PPS_FIX_DIS);
<span class="lineNum">    6443 </span>            :         /* The below fixes the weird display corruption, a few pixels shifted
<span class="lineNum">    6444 </span>            :          * downward, on (only) LVDS of some HP laptops with IVY.
<span class="lineNum">    6445 </span>            :          */
<span class="lineNum">    6446 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    6447 </span><span class="lineNoCov">          0 :                 val = I915_READ(TRANS_CHICKEN2(pipe));</span>
<span class="lineNum">    6448 </span><span class="lineNoCov">          0 :                 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;</span>
<span class="lineNum">    6449 </span><span class="lineNoCov">          0 :                 val &amp;= ~TRANS_CHICKEN2_FDI_POLARITY_REVERSED;</span>
<span class="lineNum">    6450 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;vbt.fdi_rx_polarity_inverted)</span>
<span class="lineNum">    6451 </span><span class="lineNoCov">          0 :                         val |= TRANS_CHICKEN2_FDI_POLARITY_REVERSED;</span>
<span class="lineNum">    6452 </span><span class="lineNoCov">          0 :                 val &amp;= ~TRANS_CHICKEN2_FRAME_START_DELAY_MASK;</span>
<span class="lineNum">    6453 </span><span class="lineNoCov">          0 :                 val &amp;= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER;</span>
<span class="lineNum">    6454 </span><span class="lineNoCov">          0 :                 val &amp;= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH;</span>
<span class="lineNum">    6455 </span><span class="lineNoCov">          0 :                 I915_WRITE(TRANS_CHICKEN2(pipe), val);</span>
<span class="lineNum">    6456 </span>            :         }
<span class="lineNum">    6457 </span>            :         /* WADP0ClockGatingDisable */
<span class="lineNum">    6458 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    6459 </span><span class="lineNoCov">          0 :                 I915_WRITE(TRANS_CHICKEN1(pipe),</span>
<span class="lineNum">    6460 </span>            :                            TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
<span class="lineNum">    6461 </span>            :         }
<a name="6462"><span class="lineNum">    6462 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6463 </span>            : 
<span class="lineNum">    6464 </span><span class="lineNoCov">          0 : static void gen6_check_mch_setup(struct drm_device *dev)</span>
<span class="lineNum">    6465 </span>            : {
<span class="lineNum">    6466 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6467 </span>            :         uint32_t tmp;
<span class="lineNum">    6468 </span>            : 
<span class="lineNum">    6469 </span><span class="lineNoCov">          0 :         tmp = I915_READ(MCH_SSKPD);</span>
<span class="lineNum">    6470 </span><span class="lineNoCov">          0 :         if ((tmp &amp; MCH_SSKPD_WM0_MASK) != MCH_SSKPD_WM0_VAL)</span>
<span class="lineNum">    6471 </span>            :                 DRM_DEBUG_KMS(&quot;Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n&quot;,
<span class="lineNum">    6472 </span>            :                               tmp);
<a name="6473"><span class="lineNum">    6473 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6474 </span>            : 
<span class="lineNum">    6475 </span><span class="lineNoCov">          0 : static void gen6_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6476 </span>            : {
<span class="lineNum">    6477 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6478 </span>            :         uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
<span class="lineNum">    6479 </span>            : 
<span class="lineNum">    6480 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);</span>
<span class="lineNum">    6481 </span>            : 
<span class="lineNum">    6482 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DISPLAY_CHICKEN2,</span>
<span class="lineNum">    6483 </span>            :                    I915_READ(ILK_DISPLAY_CHICKEN2) |
<span class="lineNum">    6484 </span>            :                    ILK_ELPIN_409_SELECT);
<span class="lineNum">    6485 </span>            : 
<span class="lineNum">    6486 </span>            :         /* WaDisableHiZPlanesWhenMSAAEnabled:snb */
<span class="lineNum">    6487 </span><span class="lineNoCov">          0 :         I915_WRITE(_3D_CHICKEN,</span>
<span class="lineNum">    6488 </span>            :                    _MASKED_BIT_ENABLE(_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB));
<span class="lineNum">    6489 </span>            : 
<span class="lineNum">    6490 </span>            :         /* WaDisable_RenderCache_OperationalFlush:snb */
<span class="lineNum">    6491 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<span class="lineNum">    6492 </span>            : 
<span class="lineNum">    6493 </span>            :         /*
<span class="lineNum">    6494 </span>            :          * BSpec recoomends 8x4 when MSAA is used,
<span class="lineNum">    6495 </span>            :          * however in practice 16x4 seems fastest.
<span class="lineNum">    6496 </span>            :          *
<span class="lineNum">    6497 </span>            :          * Note that PS/WM thread counts depend on the WIZ hashing
<span class="lineNum">    6498 </span>            :          * disable bit, which we don't touch here, but it's good
<span class="lineNum">    6499 </span>            :          * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
<span class="lineNum">    6500 </span>            :          */
<span class="lineNum">    6501 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_GT_MODE,</span>
<span class="lineNum">    6502 </span>            :                    _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
<span class="lineNum">    6503 </span>            : 
<span class="lineNum">    6504 </span><span class="lineNoCov">          0 :         ilk_init_lp_watermarks(dev);</span>
<span class="lineNum">    6505 </span>            : 
<span class="lineNum">    6506 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0,</span>
<span class="lineNum">    6507 </span>            :                    _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB));
<span class="lineNum">    6508 </span>            : 
<span class="lineNum">    6509 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_UCGCTL1,</span>
<span class="lineNum">    6510 </span>            :                    I915_READ(GEN6_UCGCTL1) |
<span class="lineNum">    6511 </span>            :                    GEN6_BLBUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6512 </span>            :                    GEN6_CSUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6513 </span>            : 
<span class="lineNum">    6514 </span>            :         /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
<span class="lineNum">    6515 </span>            :          * gating disable must be set.  Failure to set it results in
<span class="lineNum">    6516 </span>            :          * flickering pixels due to Z write ordering failures after
<span class="lineNum">    6517 </span>            :          * some amount of runtime in the Mesa &quot;fire&quot; demo, and Unigine
<span class="lineNum">    6518 </span>            :          * Sanctuary and Tropics, and apparently anything else with
<span class="lineNum">    6519 </span>            :          * alpha test or pixel discard.
<span class="lineNum">    6520 </span>            :          *
<span class="lineNum">    6521 </span>            :          * According to the spec, bit 11 (RCCUNIT) must also be set,
<span class="lineNum">    6522 </span>            :          * but we didn't debug actual testcases to find it out.
<span class="lineNum">    6523 </span>            :          *
<span class="lineNum">    6524 </span>            :          * WaDisableRCCUnitClockGating:snb
<span class="lineNum">    6525 </span>            :          * WaDisableRCPBUnitClockGating:snb
<span class="lineNum">    6526 </span>            :          */
<span class="lineNum">    6527 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_UCGCTL2,</span>
<span class="lineNum">    6528 </span>            :                    GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6529 </span>            :                    GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6530 </span>            : 
<span class="lineNum">    6531 </span>            :         /* WaStripsFansDisableFastClipPerformanceFix:snb */
<span class="lineNum">    6532 </span><span class="lineNoCov">          0 :         I915_WRITE(_3D_CHICKEN3,</span>
<span class="lineNum">    6533 </span>            :                    _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL));
<span class="lineNum">    6534 </span>            : 
<span class="lineNum">    6535 </span>            :         /*
<span class="lineNum">    6536 </span>            :          * Bspec says:
<span class="lineNum">    6537 </span>            :          * &quot;This bit must be set if 3DSTATE_CLIP clip mode is set to normal and
<span class="lineNum">    6538 </span>            :          * 3DSTATE_SF number of SF output attributes is more than 16.&quot;
<span class="lineNum">    6539 </span>            :          */
<span class="lineNum">    6540 </span><span class="lineNoCov">          0 :         I915_WRITE(_3D_CHICKEN3,</span>
<span class="lineNum">    6541 </span>            :                    _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH));
<span class="lineNum">    6542 </span>            : 
<span class="lineNum">    6543 </span>            :         /*
<span class="lineNum">    6544 </span>            :          * According to the spec the following bits should be
<span class="lineNum">    6545 </span>            :          * set in order to enable memory self-refresh and fbc:
<span class="lineNum">    6546 </span>            :          * The bit21 and bit22 of 0x42000
<span class="lineNum">    6547 </span>            :          * The bit21 and bit22 of 0x42004
<span class="lineNum">    6548 </span>            :          * The bit5 and bit7 of 0x42020
<span class="lineNum">    6549 </span>            :          * The bit14 of 0x70180
<span class="lineNum">    6550 </span>            :          * The bit14 of 0x71180
<span class="lineNum">    6551 </span>            :          *
<span class="lineNum">    6552 </span>            :          * WaFbcAsynchFlipDisableFbcQueue:snb
<span class="lineNum">    6553 </span>            :          */
<span class="lineNum">    6554 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DISPLAY_CHICKEN1,</span>
<span class="lineNum">    6555 </span>            :                    I915_READ(ILK_DISPLAY_CHICKEN1) |
<span class="lineNum">    6556 </span>            :                    ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
<span class="lineNum">    6557 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DISPLAY_CHICKEN2,</span>
<span class="lineNum">    6558 </span>            :                    I915_READ(ILK_DISPLAY_CHICKEN2) |
<span class="lineNum">    6559 </span>            :                    ILK_DPARB_GATE | ILK_VSDPFD_FULL);
<span class="lineNum">    6560 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DSPCLK_GATE_D,</span>
<span class="lineNum">    6561 </span>            :                    I915_READ(ILK_DSPCLK_GATE_D) |
<span class="lineNum">    6562 </span>            :                    ILK_DPARBUNIT_CLOCK_GATE_ENABLE  |
<span class="lineNum">    6563 </span>            :                    ILK_DPFDUNIT_CLOCK_GATE_ENABLE);
<span class="lineNum">    6564 </span>            : 
<span class="lineNum">    6565 </span><span class="lineNoCov">          0 :         g4x_disable_trickle_feed(dev);</span>
<span class="lineNum">    6566 </span>            : 
<span class="lineNum">    6567 </span><span class="lineNoCov">          0 :         cpt_init_clock_gating(dev);</span>
<span class="lineNum">    6568 </span>            : 
<span class="lineNum">    6569 </span><span class="lineNoCov">          0 :         gen6_check_mch_setup(dev);</span>
<a name="6570"><span class="lineNum">    6570 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6571 </span>            : 
<span class="lineNum">    6572 </span><span class="lineNoCov">          0 : static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    6573 </span>            : {
<span class="lineNum">    6574 </span><span class="lineNoCov">          0 :         uint32_t reg = I915_READ(GEN7_FF_THREAD_MODE);</span>
<span class="lineNum">    6575 </span>            : 
<span class="lineNum">    6576 </span>            :         /*
<span class="lineNum">    6577 </span>            :          * WaVSThreadDispatchOverride:ivb,vlv
<span class="lineNum">    6578 </span>            :          *
<span class="lineNum">    6579 </span>            :          * This actually overrides the dispatch
<span class="lineNum">    6580 </span>            :          * mode for all thread types.
<span class="lineNum">    6581 </span>            :          */
<span class="lineNum">    6582 </span><span class="lineNoCov">          0 :         reg &amp;= ~GEN7_FF_SCHED_MASK;</span>
<span class="lineNum">    6583 </span>            :         reg |= GEN7_FF_TS_SCHED_HW;
<span class="lineNum">    6584 </span>            :         reg |= GEN7_FF_VS_SCHED_HW;
<span class="lineNum">    6585 </span>            :         reg |= GEN7_FF_DS_SCHED_HW;
<span class="lineNum">    6586 </span>            : 
<span class="lineNum">    6587 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_FF_THREAD_MODE, reg);</span>
<a name="6588"><span class="lineNum">    6588 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6589 </span>            : 
<span class="lineNum">    6590 </span><span class="lineNoCov">          0 : static void lpt_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6591 </span>            : {
<span class="lineNum">    6592 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6593 </span>            : 
<span class="lineNum">    6594 </span>            :         /*
<span class="lineNum">    6595 </span>            :          * TODO: this bit should only be enabled when really needed, then
<span class="lineNum">    6596 </span>            :          * disabled when not needed anymore in order to save power.
<span class="lineNum">    6597 </span>            :          */
<span class="lineNum">    6598 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT_LP(dev))</span>
<span class="lineNum">    6599 </span><span class="lineNoCov">          0 :                 I915_WRITE(SOUTH_DSPCLK_GATE_D,</span>
<span class="lineNum">    6600 </span>            :                            I915_READ(SOUTH_DSPCLK_GATE_D) |
<span class="lineNum">    6601 </span>            :                            PCH_LP_PARTITION_LEVEL_DISABLE);
<span class="lineNum">    6602 </span>            : 
<span class="lineNum">    6603 </span>            :         /* WADPOClockGatingDisable:hsw */
<span class="lineNum">    6604 </span><span class="lineNoCov">          0 :         I915_WRITE(TRANS_CHICKEN1(PIPE_A),</span>
<span class="lineNum">    6605 </span>            :                    I915_READ(TRANS_CHICKEN1(PIPE_A)) |
<span class="lineNum">    6606 </span>            :                    TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
<a name="6607"><span class="lineNum">    6607 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6608 </span>            : 
<span class="lineNum">    6609 </span><span class="lineNoCov">          0 : static void lpt_suspend_hw(struct drm_device *dev)</span>
<span class="lineNum">    6610 </span>            : {
<span class="lineNum">    6611 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6612 </span>            : 
<span class="lineNum">    6613 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT_LP(dev)) {</span>
<span class="lineNum">    6614 </span><span class="lineNoCov">          0 :                 uint32_t val = I915_READ(SOUTH_DSPCLK_GATE_D);</span>
<span class="lineNum">    6615 </span>            : 
<span class="lineNum">    6616 </span><span class="lineNoCov">          0 :                 val &amp;= ~PCH_LP_PARTITION_LEVEL_DISABLE;</span>
<span class="lineNum">    6617 </span><span class="lineNoCov">          0 :                 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);</span>
<span class="lineNum">    6618 </span><span class="lineNoCov">          0 :         }</span>
<a name="6619"><span class="lineNum">    6619 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6620 </span>            : 
<span class="lineNum">    6621 </span><span class="lineNoCov">          0 : static void broadwell_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6622 </span>            : {
<span class="lineNum">    6623 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6624 </span>            :         enum pipe pipe;
<span class="lineNum">    6625 </span>            :         uint32_t misccpctl;
<span class="lineNum">    6626 </span>            : 
<span class="lineNum">    6627 </span><span class="lineNoCov">          0 :         ilk_init_lp_watermarks(dev);</span>
<span class="lineNum">    6628 </span>            : 
<span class="lineNum">    6629 </span>            :         /* WaSwitchSolVfFArbitrationPriority:bdw */
<span class="lineNum">    6630 </span><span class="lineNoCov">          0 :         I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);</span>
<span class="lineNum">    6631 </span>            : 
<span class="lineNum">    6632 </span>            :         /* WaPsrDPAMaskVBlankInSRD:bdw */
<span class="lineNum">    6633 </span><span class="lineNoCov">          0 :         I915_WRITE(CHICKEN_PAR1_1,</span>
<span class="lineNum">    6634 </span>            :                    I915_READ(CHICKEN_PAR1_1) | DPA_MASK_VBLANK_SRD);
<span class="lineNum">    6635 </span>            : 
<span class="lineNum">    6636 </span>            :         /* WaPsrDPRSUnmaskVBlankInSRD:bdw */
<span class="lineNum">    6637 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe) {</span>
<span class="lineNum">    6638 </span><span class="lineNoCov">          0 :                 I915_WRITE(CHICKEN_PIPESL_1(pipe),</span>
<span class="lineNum">    6639 </span>            :                            I915_READ(CHICKEN_PIPESL_1(pipe)) |
<span class="lineNum">    6640 </span>            :                            BDW_DPRS_MASK_VBLANK_SRD);
<span class="lineNum">    6641 </span>            :         }
<span class="lineNum">    6642 </span>            : 
<span class="lineNum">    6643 </span>            :         /* WaVSRefCountFullforceMissDisable:bdw */
<span class="lineNum">    6644 </span>            :         /* WaDSRefCountFullforceMissDisable:bdw */
<span class="lineNum">    6645 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_FF_THREAD_MODE,</span>
<span class="lineNum">    6646 </span>            :                    I915_READ(GEN7_FF_THREAD_MODE) &amp;
<span class="lineNum">    6647 </span>            :                    ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
<span class="lineNum">    6648 </span>            : 
<span class="lineNum">    6649 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,</span>
<span class="lineNum">    6650 </span>            :                    _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
<span class="lineNum">    6651 </span>            : 
<span class="lineNum">    6652 </span>            :         /* WaDisableSDEUnitClockGating:bdw */
<span class="lineNum">    6653 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |</span>
<span class="lineNum">    6654 </span>            :                    GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6655 </span>            : 
<span class="lineNum">    6656 </span>            :         /*
<span class="lineNum">    6657 </span>            :          * WaProgramL3SqcReg1Default:bdw
<span class="lineNum">    6658 </span>            :          * WaTempDisableDOPClkGating:bdw
<span class="lineNum">    6659 </span>            :          */
<span class="lineNum">    6660 </span><span class="lineNoCov">          0 :         misccpctl = I915_READ(GEN7_MISCCPCTL);</span>
<span class="lineNum">    6661 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_MISCCPCTL, misccpctl &amp; ~GEN7_DOP_CLOCK_GATE_ENABLE);</span>
<span class="lineNum">    6662 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_L3SQCREG1, BDW_WA_L3SQCREG1_DEFAULT);</span>
<span class="lineNum">    6663 </span>            :         /*
<span class="lineNum">    6664 </span>            :          * Wait at least 100 clocks before re-enabling clock gating. See
<span class="lineNum">    6665 </span>            :          * the definition of L3SQCREG1 in BSpec.
<span class="lineNum">    6666 </span>            :          */
<span class="lineNum">    6667 </span><span class="lineNoCov">          0 :         POSTING_READ(GEN8_L3SQCREG1);</span>
<span class="lineNum">    6668 </span><span class="lineNoCov">          0 :         udelay(1);</span>
<span class="lineNum">    6669 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_MISCCPCTL, misccpctl);</span>
<span class="lineNum">    6670 </span>            : 
<span class="lineNum">    6671 </span>            :         /*
<span class="lineNum">    6672 </span>            :          * WaGttCachingOffByDefault:bdw
<span class="lineNum">    6673 </span>            :          * GTT cache may not work with big pages, so if those
<span class="lineNum">    6674 </span>            :          * are ever enabled GTT cache may need to be disabled.
<span class="lineNum">    6675 </span>            :          */
<span class="lineNum">    6676 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);</span>
<span class="lineNum">    6677 </span>            : 
<span class="lineNum">    6678 </span><span class="lineNoCov">          0 :         lpt_init_clock_gating(dev);</span>
<a name="6679"><span class="lineNum">    6679 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6680 </span>            : 
<span class="lineNum">    6681 </span><span class="lineNoCov">          0 : static void haswell_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6682 </span>            : {
<span class="lineNum">    6683 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6684 </span>            : 
<span class="lineNum">    6685 </span><span class="lineNoCov">          0 :         ilk_init_lp_watermarks(dev);</span>
<span class="lineNum">    6686 </span>            : 
<span class="lineNum">    6687 </span>            :         /* L3 caching of data atomics doesn't work -- disable it. */
<span class="lineNum">    6688 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);</span>
<span class="lineNum">    6689 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_ROW_CHICKEN3,</span>
<span class="lineNum">    6690 </span>            :                    _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE));
<span class="lineNum">    6691 </span>            : 
<span class="lineNum">    6692 </span>            :         /* This is required by WaCatErrorRejectionIssue:hsw */
<span class="lineNum">    6693 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,</span>
<span class="lineNum">    6694 </span>            :                         I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
<span class="lineNum">    6695 </span>            :                         GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
<span class="lineNum">    6696 </span>            : 
<span class="lineNum">    6697 </span>            :         /* WaVSRefCountFullforceMissDisable:hsw */
<span class="lineNum">    6698 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_FF_THREAD_MODE,</span>
<span class="lineNum">    6699 </span>            :                    I915_READ(GEN7_FF_THREAD_MODE) &amp; ~GEN7_FF_VS_REF_CNT_FFME);
<span class="lineNum">    6700 </span>            : 
<span class="lineNum">    6701 </span>            :         /* WaDisable_RenderCache_OperationalFlush:hsw */
<span class="lineNum">    6702 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<span class="lineNum">    6703 </span>            : 
<span class="lineNum">    6704 </span>            :         /* enable HiZ Raw Stall Optimization */
<span class="lineNum">    6705 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0_GEN7,</span>
<span class="lineNum">    6706 </span>            :                    _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
<span class="lineNum">    6707 </span>            : 
<span class="lineNum">    6708 </span>            :         /* WaDisable4x2SubspanOptimization:hsw */
<span class="lineNum">    6709 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_1,</span>
<span class="lineNum">    6710 </span>            :                    _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
<span class="lineNum">    6711 </span>            : 
<span class="lineNum">    6712 </span>            :         /*
<span class="lineNum">    6713 </span>            :          * BSpec recommends 8x4 when MSAA is used,
<span class="lineNum">    6714 </span>            :          * however in practice 16x4 seems fastest.
<span class="lineNum">    6715 </span>            :          *
<span class="lineNum">    6716 </span>            :          * Note that PS/WM thread counts depend on the WIZ hashing
<span class="lineNum">    6717 </span>            :          * disable bit, which we don't touch here, but it's good
<span class="lineNum">    6718 </span>            :          * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
<span class="lineNum">    6719 </span>            :          */
<span class="lineNum">    6720 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_GT_MODE,</span>
<span class="lineNum">    6721 </span>            :                    _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
<span class="lineNum">    6722 </span>            : 
<span class="lineNum">    6723 </span>            :         /* WaSampleCChickenBitEnable:hsw */
<span class="lineNum">    6724 </span><span class="lineNoCov">          0 :         I915_WRITE(HALF_SLICE_CHICKEN3,</span>
<span class="lineNum">    6725 </span>            :                    _MASKED_BIT_ENABLE(HSW_SAMPLE_C_PERFORMANCE));
<span class="lineNum">    6726 </span>            : 
<span class="lineNum">    6727 </span>            :         /* WaSwitchSolVfFArbitrationPriority:hsw */
<span class="lineNum">    6728 </span><span class="lineNoCov">          0 :         I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);</span>
<span class="lineNum">    6729 </span>            : 
<span class="lineNum">    6730 </span>            :         /* WaRsPkgCStateDisplayPMReq:hsw */
<span class="lineNum">    6731 </span><span class="lineNoCov">          0 :         I915_WRITE(CHICKEN_PAR1_1,</span>
<span class="lineNum">    6732 </span>            :                    I915_READ(CHICKEN_PAR1_1) | FORCE_ARB_IDLE_PLANES);
<span class="lineNum">    6733 </span>            : 
<span class="lineNum">    6734 </span><span class="lineNoCov">          0 :         lpt_init_clock_gating(dev);</span>
<a name="6735"><span class="lineNum">    6735 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6736 </span>            : 
<span class="lineNum">    6737 </span><span class="lineNoCov">          0 : static void ivybridge_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6738 </span>            : {
<span class="lineNum">    6739 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6740 </span>            :         uint32_t snpcr;
<span class="lineNum">    6741 </span>            : 
<span class="lineNum">    6742 </span><span class="lineNoCov">          0 :         ilk_init_lp_watermarks(dev);</span>
<span class="lineNum">    6743 </span>            : 
<span class="lineNum">    6744 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_DSPCLK_GATE_D, ILK_VRHUNIT_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    6745 </span>            : 
<span class="lineNum">    6746 </span>            :         /* WaDisableEarlyCull:ivb */
<span class="lineNum">    6747 </span><span class="lineNoCov">          0 :         I915_WRITE(_3D_CHICKEN3,</span>
<span class="lineNum">    6748 </span>            :                    _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
<span class="lineNum">    6749 </span>            : 
<span class="lineNum">    6750 </span>            :         /* WaDisableBackToBackFlipFix:ivb */
<span class="lineNum">    6751 </span><span class="lineNoCov">          0 :         I915_WRITE(IVB_CHICKEN3,</span>
<span class="lineNum">    6752 </span>            :                    CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
<span class="lineNum">    6753 </span>            :                    CHICKEN3_DGMG_DONE_FIX_DISABLE);
<span class="lineNum">    6754 </span>            : 
<span class="lineNum">    6755 </span>            :         /* WaDisablePSDDualDispatchEnable:ivb */
<span class="lineNum">    6756 </span><span class="lineNoCov">          0 :         if (IS_IVB_GT1(dev))</span>
<span class="lineNum">    6757 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,</span>
<span class="lineNum">    6758 </span>            :                            _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
<span class="lineNum">    6759 </span>            : 
<span class="lineNum">    6760 </span>            :         /* WaDisable_RenderCache_OperationalFlush:ivb */
<span class="lineNum">    6761 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<span class="lineNum">    6762 </span>            : 
<span class="lineNum">    6763 </span>            :         /* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */
<span class="lineNum">    6764 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,</span>
<span class="lineNum">    6765 </span>            :                    GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
<span class="lineNum">    6766 </span>            : 
<span class="lineNum">    6767 </span>            :         /* WaApplyL3ControlAndL3ChickenMode:ivb */
<span class="lineNum">    6768 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_L3CNTLREG1,</span>
<span class="lineNum">    6769 </span>            :                         GEN7_WA_FOR_GEN7_L3_CONTROL);
<span class="lineNum">    6770 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,</span>
<span class="lineNum">    6771 </span>            :                    GEN7_WA_L3_CHICKEN_MODE);
<span class="lineNum">    6772 </span><span class="lineNoCov">          0 :         if (IS_IVB_GT1(dev))</span>
<span class="lineNum">    6773 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_ROW_CHICKEN2,</span>
<span class="lineNum">    6774 </span>            :                            _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
<span class="lineNum">    6775 </span>            :         else {
<span class="lineNum">    6776 </span>            :                 /* must write both registers */
<span class="lineNum">    6777 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_ROW_CHICKEN2,</span>
<span class="lineNum">    6778 </span>            :                            _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
<span class="lineNum">    6779 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_ROW_CHICKEN2_GT2,</span>
<span class="lineNum">    6780 </span>            :                            _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
<span class="lineNum">    6781 </span>            :         }
<span class="lineNum">    6782 </span>            : 
<span class="lineNum">    6783 </span>            :         /* WaForceL3Serialization:ivb */
<span class="lineNum">    6784 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &amp;</span>
<span class="lineNum">    6785 </span>            :                    ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
<span class="lineNum">    6786 </span>            : 
<span class="lineNum">    6787 </span>            :         /*
<span class="lineNum">    6788 </span>            :          * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
<span class="lineNum">    6789 </span>            :          * This implements the WaDisableRCZUnitClockGating:ivb workaround.
<span class="lineNum">    6790 </span>            :          */
<span class="lineNum">    6791 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_UCGCTL2,</span>
<span class="lineNum">    6792 </span>            :                    GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6793 </span>            : 
<span class="lineNum">    6794 </span>            :         /* This is required by WaCatErrorRejectionIssue:ivb */
<span class="lineNum">    6795 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,</span>
<span class="lineNum">    6796 </span>            :                         I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
<span class="lineNum">    6797 </span>            :                         GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
<span class="lineNum">    6798 </span>            : 
<span class="lineNum">    6799 </span><span class="lineNoCov">          0 :         g4x_disable_trickle_feed(dev);</span>
<span class="lineNum">    6800 </span>            : 
<span class="lineNum">    6801 </span><span class="lineNoCov">          0 :         gen7_setup_fixed_func_scheduler(dev_priv);</span>
<span class="lineNum">    6802 </span>            : 
<span class="lineNum">    6803 </span>            :         if (0) { /* causes HiZ corruption on ivb:gt1 */
<span class="lineNum">    6804 </span>            :                 /* enable HiZ Raw Stall Optimization */
<span class="lineNum">    6805 </span>            :                 I915_WRITE(CACHE_MODE_0_GEN7,
<span class="lineNum">    6806 </span>            :                            _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
<span class="lineNum">    6807 </span>            :         }
<span class="lineNum">    6808 </span>            : 
<span class="lineNum">    6809 </span>            :         /* WaDisable4x2SubspanOptimization:ivb */
<span class="lineNum">    6810 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_1,</span>
<span class="lineNum">    6811 </span>            :                    _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
<span class="lineNum">    6812 </span>            : 
<span class="lineNum">    6813 </span>            :         /*
<span class="lineNum">    6814 </span>            :          * BSpec recommends 8x4 when MSAA is used,
<span class="lineNum">    6815 </span>            :          * however in practice 16x4 seems fastest.
<span class="lineNum">    6816 </span>            :          *
<span class="lineNum">    6817 </span>            :          * Note that PS/WM thread counts depend on the WIZ hashing
<span class="lineNum">    6818 </span>            :          * disable bit, which we don't touch here, but it's good
<span class="lineNum">    6819 </span>            :          * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
<span class="lineNum">    6820 </span>            :          */
<span class="lineNum">    6821 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_GT_MODE,</span>
<span class="lineNum">    6822 </span>            :                    _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
<span class="lineNum">    6823 </span>            : 
<span class="lineNum">    6824 </span><span class="lineNoCov">          0 :         snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);</span>
<span class="lineNum">    6825 </span><span class="lineNoCov">          0 :         snpcr &amp;= ~GEN6_MBC_SNPCR_MASK;</span>
<span class="lineNum">    6826 </span><span class="lineNoCov">          0 :         snpcr |= GEN6_MBC_SNPCR_MED;</span>
<span class="lineNum">    6827 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);</span>
<span class="lineNum">    6828 </span>            : 
<span class="lineNum">    6829 </span><span class="lineNoCov">          0 :         if (!HAS_PCH_NOP(dev))</span>
<span class="lineNum">    6830 </span><span class="lineNoCov">          0 :                 cpt_init_clock_gating(dev);</span>
<span class="lineNum">    6831 </span>            : 
<span class="lineNum">    6832 </span><span class="lineNoCov">          0 :         gen6_check_mch_setup(dev);</span>
<a name="6833"><span class="lineNum">    6833 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6834 </span>            : 
<span class="lineNum">    6835 </span><span class="lineNoCov">          0 : static void vlv_init_display_clock_gating(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    6836 </span>            : {
<span class="lineNum">    6837 </span>            :         u32 val;
<span class="lineNum">    6838 </span>            : 
<span class="lineNum">    6839 </span>            :         /*
<span class="lineNum">    6840 </span>            :         * On driver load, a pipe may be active and driving a DSI display.
<span class="lineNum">    6841 </span>            :         * Preserve DPOUNIT_CLOCK_GATE_DISABLE to avoid the pipe getting stuck
<span class="lineNum">    6842 </span>            :         * (and never recovering) in this case. intel_dsi_post_disable() will
<span class="lineNum">    6843 </span>            :         * clear it when we turn off the display.
<span class="lineNum">    6844 </span>            :         */
<span class="lineNum">    6845 </span><span class="lineNoCov">          0 :         val = I915_READ(DSPCLK_GATE_D);</span>
<span class="lineNum">    6846 </span><span class="lineNoCov">          0 :         val &amp;= DPOUNIT_CLOCK_GATE_DISABLE;</span>
<span class="lineNum">    6847 </span><span class="lineNoCov">          0 :         val |= VRHUNIT_CLOCK_GATE_DISABLE;</span>
<span class="lineNum">    6848 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPCLK_GATE_D, val);</span>
<span class="lineNum">    6849 </span>            : 
<span class="lineNum">    6850 </span>            :         /*
<span class="lineNum">    6851 </span>            :          * Disable trickle feed and enable pnd deadline calculation
<span class="lineNum">    6852 </span>            :          */
<span class="lineNum">    6853 </span><span class="lineNoCov">          0 :         I915_WRITE(MI_ARB_VLV, MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE);</span>
<span class="lineNum">    6854 </span><span class="lineNoCov">          0 :         I915_WRITE(CBR1_VLV, 0);</span>
<a name="6855"><span class="lineNum">    6855 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6856 </span>            : 
<span class="lineNum">    6857 </span><span class="lineNoCov">          0 : static void valleyview_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6858 </span>            : {
<span class="lineNum">    6859 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6860 </span>            : 
<span class="lineNum">    6861 </span><span class="lineNoCov">          0 :         vlv_init_display_clock_gating(dev_priv);</span>
<span class="lineNum">    6862 </span>            : 
<span class="lineNum">    6863 </span>            :         /* WaDisableEarlyCull:vlv */
<span class="lineNum">    6864 </span><span class="lineNoCov">          0 :         I915_WRITE(_3D_CHICKEN3,</span>
<span class="lineNum">    6865 </span>            :                    _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
<span class="lineNum">    6866 </span>            : 
<span class="lineNum">    6867 </span>            :         /* WaDisableBackToBackFlipFix:vlv */
<span class="lineNum">    6868 </span><span class="lineNoCov">          0 :         I915_WRITE(IVB_CHICKEN3,</span>
<span class="lineNum">    6869 </span>            :                    CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
<span class="lineNum">    6870 </span>            :                    CHICKEN3_DGMG_DONE_FIX_DISABLE);
<span class="lineNum">    6871 </span>            : 
<span class="lineNum">    6872 </span>            :         /* WaPsdDispatchEnable:vlv */
<span class="lineNum">    6873 </span>            :         /* WaDisablePSDDualDispatchEnable:vlv */
<span class="lineNum">    6874 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,</span>
<span class="lineNum">    6875 </span>            :                    _MASKED_BIT_ENABLE(GEN7_MAX_PS_THREAD_DEP |
<span class="lineNum">    6876 </span>            :                                       GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
<span class="lineNum">    6877 </span>            : 
<span class="lineNum">    6878 </span>            :         /* WaDisable_RenderCache_OperationalFlush:vlv */
<span class="lineNum">    6879 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<span class="lineNum">    6880 </span>            : 
<span class="lineNum">    6881 </span>            :         /* WaForceL3Serialization:vlv */
<span class="lineNum">    6882 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &amp;</span>
<span class="lineNum">    6883 </span>            :                    ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
<span class="lineNum">    6884 </span>            : 
<span class="lineNum">    6885 </span>            :         /* WaDisableDopClockGating:vlv */
<span class="lineNum">    6886 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_ROW_CHICKEN2,</span>
<span class="lineNum">    6887 </span>            :                    _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
<span class="lineNum">    6888 </span>            : 
<span class="lineNum">    6889 </span>            :         /* This is required by WaCatErrorRejectionIssue:vlv */
<span class="lineNum">    6890 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,</span>
<span class="lineNum">    6891 </span>            :                    I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
<span class="lineNum">    6892 </span>            :                    GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
<span class="lineNum">    6893 </span>            : 
<span class="lineNum">    6894 </span><span class="lineNoCov">          0 :         gen7_setup_fixed_func_scheduler(dev_priv);</span>
<span class="lineNum">    6895 </span>            : 
<span class="lineNum">    6896 </span>            :         /*
<span class="lineNum">    6897 </span>            :          * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
<span class="lineNum">    6898 </span>            :          * This implements the WaDisableRCZUnitClockGating:vlv workaround.
<span class="lineNum">    6899 </span>            :          */
<span class="lineNum">    6900 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_UCGCTL2,</span>
<span class="lineNum">    6901 </span>            :                    GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6902 </span>            : 
<span class="lineNum">    6903 </span>            :         /* WaDisableL3Bank2xClockGate:vlv
<span class="lineNum">    6904 </span>            :          * Disabling L3 clock gating- MMIO 940c[25] = 1
<span class="lineNum">    6905 </span>            :          * Set bit 25, to disable L3_BANK_2x_CLK_GATING */
<span class="lineNum">    6906 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_UCGCTL4,</span>
<span class="lineNum">    6907 </span>            :                    I915_READ(GEN7_UCGCTL4) | GEN7_L3BANK2X_CLOCK_GATE_DISABLE);
<span class="lineNum">    6908 </span>            : 
<span class="lineNum">    6909 </span>            :         /*
<span class="lineNum">    6910 </span>            :          * BSpec says this must be set, even though
<span class="lineNum">    6911 </span>            :          * WaDisable4x2SubspanOptimization isn't listed for VLV.
<span class="lineNum">    6912 </span>            :          */
<span class="lineNum">    6913 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_1,</span>
<span class="lineNum">    6914 </span>            :                    _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
<span class="lineNum">    6915 </span>            : 
<span class="lineNum">    6916 </span>            :         /*
<span class="lineNum">    6917 </span>            :          * BSpec recommends 8x4 when MSAA is used,
<span class="lineNum">    6918 </span>            :          * however in practice 16x4 seems fastest.
<span class="lineNum">    6919 </span>            :          *
<span class="lineNum">    6920 </span>            :          * Note that PS/WM thread counts depend on the WIZ hashing
<span class="lineNum">    6921 </span>            :          * disable bit, which we don't touch here, but it's good
<span class="lineNum">    6922 </span>            :          * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
<span class="lineNum">    6923 </span>            :          */
<span class="lineNum">    6924 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_GT_MODE,</span>
<span class="lineNum">    6925 </span>            :                    _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
<span class="lineNum">    6926 </span>            : 
<span class="lineNum">    6927 </span>            :         /*
<span class="lineNum">    6928 </span>            :          * WaIncreaseL3CreditsForVLVB0:vlv
<span class="lineNum">    6929 </span>            :          * This is the hardware default actually.
<span class="lineNum">    6930 </span>            :          */
<span class="lineNum">    6931 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_L3SQCREG1, VLV_B0_WA_L3SQCREG1_VALUE);</span>
<span class="lineNum">    6932 </span>            : 
<span class="lineNum">    6933 </span>            :         /*
<span class="lineNum">    6934 </span>            :          * WaDisableVLVClockGating_VBIIssue:vlv
<span class="lineNum">    6935 </span>            :          * Disable clock gating on th GCFG unit to prevent a delay
<span class="lineNum">    6936 </span>            :          * in the reporting of vblank events.
<span class="lineNum">    6937 </span>            :          */
<span class="lineNum">    6938 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_GUNIT_CLOCK_GATE, GCFG_DIS);</span>
<a name="6939"><span class="lineNum">    6939 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6940 </span>            : 
<span class="lineNum">    6941 </span><span class="lineNoCov">          0 : static void cherryview_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6942 </span>            : {
<span class="lineNum">    6943 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6944 </span>            : 
<span class="lineNum">    6945 </span><span class="lineNoCov">          0 :         vlv_init_display_clock_gating(dev_priv);</span>
<span class="lineNum">    6946 </span>            : 
<span class="lineNum">    6947 </span>            :         /* WaVSRefCountFullforceMissDisable:chv */
<span class="lineNum">    6948 </span>            :         /* WaDSRefCountFullforceMissDisable:chv */
<span class="lineNum">    6949 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN7_FF_THREAD_MODE,</span>
<span class="lineNum">    6950 </span>            :                    I915_READ(GEN7_FF_THREAD_MODE) &amp;
<span class="lineNum">    6951 </span>            :                    ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
<span class="lineNum">    6952 </span>            : 
<span class="lineNum">    6953 </span>            :         /* WaDisableSemaphoreAndSyncFlipWait:chv */
<span class="lineNum">    6954 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,</span>
<span class="lineNum">    6955 </span>            :                    _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
<span class="lineNum">    6956 </span>            : 
<span class="lineNum">    6957 </span>            :         /* WaDisableCSUnitClockGating:chv */
<span class="lineNum">    6958 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_UCGCTL1, I915_READ(GEN6_UCGCTL1) |</span>
<span class="lineNum">    6959 </span>            :                    GEN6_CSUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6960 </span>            : 
<span class="lineNum">    6961 </span>            :         /* WaDisableSDEUnitClockGating:chv */
<span class="lineNum">    6962 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |</span>
<span class="lineNum">    6963 </span>            :                    GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6964 </span>            : 
<span class="lineNum">    6965 </span>            :         /*
<span class="lineNum">    6966 </span>            :          * GTT cache may not work with big pages, so if those
<span class="lineNum">    6967 </span>            :          * are ever enabled GTT cache may need to be disabled.
<span class="lineNum">    6968 </span>            :          */
<span class="lineNum">    6969 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);</span>
<a name="6970"><span class="lineNum">    6970 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6971 </span>            : 
<span class="lineNum">    6972 </span><span class="lineNoCov">          0 : static void g4x_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    6973 </span>            : {
<span class="lineNum">    6974 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    6975 </span>            :         uint32_t dspclk_gate;
<span class="lineNum">    6976 </span>            : 
<span class="lineNum">    6977 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D1, 0);</span>
<span class="lineNum">    6978 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |</span>
<span class="lineNum">    6979 </span>            :                    GS_UNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6980 </span>            :                    CL_UNIT_CLOCK_GATE_DISABLE);
<span class="lineNum">    6981 </span><span class="lineNoCov">          0 :         I915_WRITE(RAMCLK_GATE_D, 0);</span>
<span class="lineNum">    6982 </span>            :         dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6983 </span>            :                 OVRUNIT_CLOCK_GATE_DISABLE |
<span class="lineNum">    6984 </span>            :                 OVCUNIT_CLOCK_GATE_DISABLE;
<span class="lineNum">    6985 </span><span class="lineNoCov">          0 :         if (IS_GM45(dev))</span>
<span class="lineNum">    6986 </span><span class="lineNoCov">          0 :                 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;</span>
<span class="lineNum">    6987 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPCLK_GATE_D, dspclk_gate);</span>
<span class="lineNum">    6988 </span>            : 
<span class="lineNum">    6989 </span>            :         /* WaDisableRenderCachePipelinedFlush */
<span class="lineNum">    6990 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0,</span>
<span class="lineNum">    6991 </span>            :                    _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
<span class="lineNum">    6992 </span>            : 
<span class="lineNum">    6993 </span>            :         /* WaDisable_RenderCache_OperationalFlush:g4x */
<span class="lineNum">    6994 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<span class="lineNum">    6995 </span>            : 
<span class="lineNum">    6996 </span><span class="lineNoCov">          0 :         g4x_disable_trickle_feed(dev);</span>
<a name="6997"><span class="lineNum">    6997 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    6998 </span>            : 
<span class="lineNum">    6999 </span><span class="lineNoCov">          0 : static void crestline_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    7000 </span>            : {
<span class="lineNum">    7001 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7002 </span>            : 
<span class="lineNum">    7003 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    7004 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D2, 0);</span>
<span class="lineNum">    7005 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPCLK_GATE_D, 0);</span>
<span class="lineNum">    7006 </span><span class="lineNoCov">          0 :         I915_WRITE(RAMCLK_GATE_D, 0);</span>
<span class="lineNum">    7007 </span><span class="lineNoCov">          0 :         I915_WRITE16(DEUC, 0);</span>
<span class="lineNum">    7008 </span><span class="lineNoCov">          0 :         I915_WRITE(MI_ARB_STATE,</span>
<span class="lineNum">    7009 </span>            :                    _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
<span class="lineNum">    7010 </span>            : 
<span class="lineNum">    7011 </span>            :         /* WaDisable_RenderCache_OperationalFlush:gen4 */
<span class="lineNum">    7012 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<a name="7013"><span class="lineNum">    7013 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7014 </span>            : 
<span class="lineNum">    7015 </span><span class="lineNoCov">          0 : static void broadwater_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    7016 </span>            : {
<span class="lineNum">    7017 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7018 </span>            : 
<span class="lineNum">    7019 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |</span>
<span class="lineNum">    7020 </span>            :                    I965_RCC_CLOCK_GATE_DISABLE |
<span class="lineNum">    7021 </span>            :                    I965_RCPB_CLOCK_GATE_DISABLE |
<span class="lineNum">    7022 </span>            :                    I965_ISC_CLOCK_GATE_DISABLE |
<span class="lineNum">    7023 </span>            :                    I965_FBC_CLOCK_GATE_DISABLE);
<span class="lineNum">    7024 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D2, 0);</span>
<span class="lineNum">    7025 </span><span class="lineNoCov">          0 :         I915_WRITE(MI_ARB_STATE,</span>
<span class="lineNum">    7026 </span>            :                    _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
<span class="lineNum">    7027 </span>            : 
<span class="lineNum">    7028 </span>            :         /* WaDisable_RenderCache_OperationalFlush:gen4 */
<span class="lineNum">    7029 </span><span class="lineNoCov">          0 :         I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));</span>
<a name="7030"><span class="lineNum">    7030 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7031 </span>            : 
<span class="lineNum">    7032 </span><span class="lineNoCov">          0 : static void gen3_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    7033 </span>            : {
<span class="lineNum">    7034 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7035 </span><span class="lineNoCov">          0 :         u32 dstate = I915_READ(D_STATE);</span>
<span class="lineNum">    7036 </span>            : 
<span class="lineNum">    7037 </span><span class="lineNoCov">          0 :         dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |</span>
<span class="lineNum">    7038 </span>            :                 DSTATE_DOT_CLOCK_GATING;
<span class="lineNum">    7039 </span><span class="lineNoCov">          0 :         I915_WRITE(D_STATE, dstate);</span>
<span class="lineNum">    7040 </span>            : 
<span class="lineNum">    7041 </span><span class="lineNoCov">          0 :         if (IS_PINEVIEW(dev))</span>
<span class="lineNum">    7042 </span><span class="lineNoCov">          0 :                 I915_WRITE(ECOSKPD, _MASKED_BIT_ENABLE(ECO_GATING_CX_ONLY));</span>
<span class="lineNum">    7043 </span>            : 
<span class="lineNum">    7044 </span>            :         /* IIR &quot;flip pending&quot; means done if this bit is set */
<span class="lineNum">    7045 </span><span class="lineNoCov">          0 :         I915_WRITE(ECOSKPD, _MASKED_BIT_DISABLE(ECO_FLIP_DONE));</span>
<span class="lineNum">    7046 </span>            : 
<span class="lineNum">    7047 </span>            :         /* interrupts should cause a wake up from C3 */
<span class="lineNum">    7048 </span><span class="lineNoCov">          0 :         I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_INT_EN));</span>
<span class="lineNum">    7049 </span>            : 
<span class="lineNum">    7050 </span>            :         /* On GEN3 we really need to make sure the ARB C3 LP bit is set */
<span class="lineNum">    7051 </span><span class="lineNoCov">          0 :         I915_WRITE(MI_ARB_STATE, _MASKED_BIT_ENABLE(MI_ARB_C3_LP_WRITE_ENABLE));</span>
<span class="lineNum">    7052 </span>            : 
<span class="lineNum">    7053 </span><span class="lineNoCov">          0 :         I915_WRITE(MI_ARB_STATE,</span>
<span class="lineNum">    7054 </span>            :                    _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
<a name="7055"><span class="lineNum">    7055 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7056 </span>            : 
<span class="lineNum">    7057 </span><span class="lineNoCov">          0 : static void i85x_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    7058 </span>            : {
<span class="lineNum">    7059 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7060 </span>            : 
<span class="lineNum">    7061 </span><span class="lineNoCov">          0 :         I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    7062 </span>            : 
<span class="lineNum">    7063 </span>            :         /* interrupts should cause a wake up from C3 */
<span class="lineNum">    7064 </span><span class="lineNoCov">          0 :         I915_WRITE(MI_STATE, _MASKED_BIT_ENABLE(MI_AGPBUSY_INT_EN) |</span>
<span class="lineNum">    7065 </span>            :                    _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE));
<span class="lineNum">    7066 </span>            : 
<span class="lineNum">    7067 </span><span class="lineNoCov">          0 :         I915_WRITE(MEM_MODE,</span>
<span class="lineNum">    7068 </span>            :                    _MASKED_BIT_ENABLE(MEM_DISPLAY_TRICKLE_FEED_DISABLE));
<a name="7069"><span class="lineNum">    7069 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7070 </span>            : 
<span class="lineNum">    7071 </span><span class="lineNoCov">          0 : static void i830_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    7072 </span>            : {
<span class="lineNum">    7073 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7074 </span>            : 
<span class="lineNum">    7075 </span><span class="lineNoCov">          0 :         I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    7076 </span>            : 
<span class="lineNum">    7077 </span><span class="lineNoCov">          0 :         I915_WRITE(MEM_MODE,</span>
<span class="lineNum">    7078 </span>            :                    _MASKED_BIT_ENABLE(MEM_DISPLAY_A_TRICKLE_FEED_DISABLE) |
<span class="lineNum">    7079 </span>            :                    _MASKED_BIT_ENABLE(MEM_DISPLAY_B_TRICKLE_FEED_DISABLE));
<a name="7080"><span class="lineNum">    7080 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7081 </span>            : 
<span class="lineNum">    7082 </span><span class="lineNoCov">          0 : void intel_init_clock_gating(struct drm_device *dev)</span>
<span class="lineNum">    7083 </span>            : {
<span class="lineNum">    7084 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7085 </span>            : 
<span class="lineNum">    7086 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;display.init_clock_gating)</span>
<span class="lineNum">    7087 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.init_clock_gating(dev);</span>
<a name="7088"><span class="lineNum">    7088 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7089 </span>            : 
<span class="lineNum">    7090 </span><span class="lineNoCov">          0 : void intel_suspend_hw(struct drm_device *dev)</span>
<span class="lineNum">    7091 </span>            : {
<span class="lineNum">    7092 </span><span class="lineNoCov">          0 :         if (HAS_PCH_LPT(dev))</span>
<span class="lineNum">    7093 </span><span class="lineNoCov">          0 :                 lpt_suspend_hw(dev);</span>
<span class="lineNum">    7094 </span><span class="lineNoCov">          0 : }</span>
<a name="7095"><span class="lineNum">    7095 </span>            : </a>
<span class="lineNum">    7096 </span>            : /* Set up chip specific power management-related functions */
<span class="lineNum">    7097 </span><span class="lineNoCov">          0 : void intel_init_pm(struct drm_device *dev)</span>
<span class="lineNum">    7098 </span>            : {
<span class="lineNum">    7099 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7100 </span>            : 
<span class="lineNum">    7101 </span><span class="lineNoCov">          0 :         intel_fbc_init(dev_priv);</span>
<span class="lineNum">    7102 </span>            : 
<span class="lineNum">    7103 </span>            :         /* For cxsr */
<span class="lineNum">    7104 </span><span class="lineNoCov">          0 :         if (IS_PINEVIEW(dev))</span>
<span class="lineNum">    7105 </span><span class="lineNoCov">          0 :                 i915_pineview_get_mem_freq(dev);</span>
<span class="lineNum">    7106 </span><span class="lineNoCov">          0 :         else if (IS_GEN5(dev))</span>
<span class="lineNum">    7107 </span><span class="lineNoCov">          0 :                 i915_ironlake_get_mem_freq(dev);</span>
<span class="lineNum">    7108 </span>            : 
<span class="lineNum">    7109 </span>            :         /* For FIFO watermark updates */
<span class="lineNum">    7110 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 9) {</span>
<span class="lineNum">    7111 </span><span class="lineNoCov">          0 :                 skl_setup_wm_latency(dev);</span>
<span class="lineNum">    7112 </span>            : 
<span class="lineNum">    7113 </span><span class="lineNoCov">          0 :                 if (IS_BROXTON(dev))</span>
<span class="lineNum">    7114 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating =</span>
<span class="lineNum">    7115 </span>            :                                 bxt_init_clock_gating;
<span class="lineNum">    7116 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm = skl_update_wm;</span>
<span class="lineNum">    7117 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_sprite_wm = skl_update_sprite_wm;</span>
<span class="lineNum">    7118 </span><span class="lineNoCov">          0 :         } else if (HAS_PCH_SPLIT(dev)) {</span>
<span class="lineNum">    7119 </span><span class="lineNoCov">          0 :                 ilk_setup_wm_latency(dev);</span>
<span class="lineNum">    7120 </span>            : 
<span class="lineNum">    7121 </span><span class="lineNoCov">          0 :                 if ((IS_GEN5(dev) &amp;&amp; dev_priv-&gt;wm.pri_latency[1] &amp;&amp;</span>
<span class="lineNum">    7122 </span><span class="lineNoCov">          0 :                      dev_priv-&gt;wm.spr_latency[1] &amp;&amp; dev_priv-&gt;wm.cur_latency[1]) ||</span>
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 :                     (!IS_GEN5(dev) &amp;&amp; dev_priv-&gt;wm.pri_latency[0] &amp;&amp;</span>
<span class="lineNum">    7124 </span><span class="lineNoCov">          0 :                      dev_priv-&gt;wm.spr_latency[0] &amp;&amp; dev_priv-&gt;wm.cur_latency[0])) {</span>
<span class="lineNum">    7125 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.update_wm = ilk_update_wm;</span>
<span class="lineNum">    7126 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.update_sprite_wm = ilk_update_sprite_wm;</span>
<span class="lineNum">    7127 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7128 </span>            :                         DRM_DEBUG_KMS(&quot;Failed to read display plane latency. &quot;
<span class="lineNum">    7129 </span>            :                                       &quot;Disable CxSR\n&quot;);
<span class="lineNum">    7130 </span>            :                 }
<span class="lineNum">    7131 </span>            : 
<span class="lineNum">    7132 </span><span class="lineNoCov">          0 :                 if (IS_GEN5(dev))</span>
<span class="lineNum">    7133 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = ironlake_init_clock_gating;</span>
<span class="lineNum">    7134 </span><span class="lineNoCov">          0 :                 else if (IS_GEN6(dev))</span>
<span class="lineNum">    7135 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = gen6_init_clock_gating;</span>
<span class="lineNum">    7136 </span><span class="lineNoCov">          0 :                 else if (IS_IVYBRIDGE(dev))</span>
<span class="lineNum">    7137 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = ivybridge_init_clock_gating;</span>
<span class="lineNum">    7138 </span><span class="lineNoCov">          0 :                 else if (IS_HASWELL(dev))</span>
<span class="lineNum">    7139 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = haswell_init_clock_gating;</span>
<span class="lineNum">    7140 </span><span class="lineNoCov">          0 :                 else if (INTEL_INFO(dev)-&gt;gen == 8)</span>
<span class="lineNum">    7141 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = broadwell_init_clock_gating;</span>
<span class="lineNum">    7142 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    7143 </span><span class="lineNoCov">          0 :                 vlv_setup_wm_latency(dev);</span>
<span class="lineNum">    7144 </span>            : 
<span class="lineNum">    7145 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm = vlv_update_wm;</span>
<span class="lineNum">    7146 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.init_clock_gating =</span>
<span class="lineNum">    7147 </span>            :                         cherryview_init_clock_gating;
<span class="lineNum">    7148 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    7149 </span><span class="lineNoCov">          0 :                 vlv_setup_wm_latency(dev);</span>
<span class="lineNum">    7150 </span>            : 
<span class="lineNum">    7151 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm = vlv_update_wm;</span>
<span class="lineNum">    7152 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.init_clock_gating =</span>
<span class="lineNum">    7153 </span>            :                         valleyview_init_clock_gating;
<span class="lineNum">    7154 </span><span class="lineNoCov">          0 :         } else if (IS_PINEVIEW(dev)) {</span>
<span class="lineNum">    7155 </span><span class="lineNoCov">          0 :                 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev),</span>
<span class="lineNum">    7156 </span><span class="lineNoCov">          0 :                                             dev_priv-&gt;is_ddr3,</span>
<span class="lineNum">    7157 </span><span class="lineNoCov">          0 :                                             dev_priv-&gt;fsb_freq,</span>
<span class="lineNum">    7158 </span><span class="lineNoCov">          0 :                                             dev_priv-&gt;mem_freq)) {</span>
<span class="lineNum">    7159 </span>            :                         DRM_INFO(&quot;failed to find known CxSR latency &quot;
<span class="lineNum">    7160 </span>            :                                  &quot;(found ddr%s fsb freq %d, mem freq %d), &quot;
<span class="lineNum">    7161 </span>            :                                  &quot;disabling CxSR\n&quot;,
<span class="lineNum">    7162 </span>            :                                  (dev_priv-&gt;is_ddr3 == 1) ? &quot;3&quot; : &quot;2&quot;,
<span class="lineNum">    7163 </span>            :                                  dev_priv-&gt;fsb_freq, dev_priv-&gt;mem_freq);
<span class="lineNum">    7164 </span>            :                         /* Disable CxSR and never update its watermark again */
<span class="lineNum">    7165 </span><span class="lineNoCov">          0 :                         intel_set_memory_cxsr(dev_priv, false);</span>
<span class="lineNum">    7166 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.update_wm = NULL;</span>
<span class="lineNum">    7167 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    7168 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.update_wm = pineview_update_wm;</span>
<span class="lineNum">    7169 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.init_clock_gating = gen3_init_clock_gating;</span>
<span class="lineNum">    7170 </span><span class="lineNoCov">          0 :         } else if (IS_G4X(dev)) {</span>
<span class="lineNum">    7171 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm = g4x_update_wm;</span>
<span class="lineNum">    7172 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.init_clock_gating = g4x_init_clock_gating;</span>
<span class="lineNum">    7173 </span><span class="lineNoCov">          0 :         } else if (IS_GEN4(dev)) {</span>
<span class="lineNum">    7174 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm = i965_update_wm;</span>
<span class="lineNum">    7175 </span><span class="lineNoCov">          0 :                 if (IS_CRESTLINE(dev))</span>
<span class="lineNum">    7176 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = crestline_init_clock_gating;</span>
<span class="lineNum">    7177 </span><span class="lineNoCov">          0 :                 else if (IS_BROADWATER(dev))</span>
<span class="lineNum">    7178 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = broadwater_init_clock_gating;</span>
<span class="lineNum">    7179 </span><span class="lineNoCov">          0 :         } else if (IS_GEN3(dev)) {</span>
<span class="lineNum">    7180 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.update_wm = i9xx_update_wm;</span>
<span class="lineNum">    7181 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.get_fifo_size = i9xx_get_fifo_size;</span>
<span class="lineNum">    7182 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;display.init_clock_gating = gen3_init_clock_gating;</span>
<span class="lineNum">    7183 </span><span class="lineNoCov">          0 :         } else if (IS_GEN2(dev)) {</span>
<span class="lineNum">    7184 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;num_pipes == 1) {</span>
<span class="lineNum">    7185 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.update_wm = i845_update_wm;</span>
<span class="lineNum">    7186 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.get_fifo_size = i845_get_fifo_size;</span>
<span class="lineNum">    7187 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7188 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.update_wm = i9xx_update_wm;</span>
<span class="lineNum">    7189 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.get_fifo_size = i830_get_fifo_size;</span>
<span class="lineNum">    7190 </span>            :                 }
<span class="lineNum">    7191 </span>            : 
<span class="lineNum">    7192 </span><span class="lineNoCov">          0 :                 if (IS_I85X(dev) || IS_I865G(dev))</span>
<span class="lineNum">    7193 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = i85x_init_clock_gating;</span>
<span class="lineNum">    7194 </span>            :                 else
<span class="lineNum">    7195 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;display.init_clock_gating = i830_init_clock_gating;</span>
<span class="lineNum">    7196 </span>            :         } else {
<span class="lineNum">    7197 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unexpected fall-through in intel_init_pm\n&quot;);</span>
<span class="lineNum">    7198 </span>            :         }
<a name="7199"><span class="lineNum">    7199 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7200 </span>            : 
<span class="lineNum">    7201 </span><span class="lineNoCov">          0 : int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val)</span>
<span class="lineNum">    7202 </span>            : {
<span class="lineNum">    7203 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    7204 </span>            : 
<span class="lineNum">    7205 </span><span class="lineNoCov">          0 :         if (I915_READ(GEN6_PCODE_MAILBOX) &amp; GEN6_PCODE_READY) {</span>
<span class="lineNum">    7206 </span>            :                 DRM_DEBUG_DRIVER(&quot;warning: pcode (read) mailbox access failed\n&quot;);
<span class="lineNum">    7207 </span><span class="lineNoCov">          0 :                 return -EAGAIN;</span>
<span class="lineNum">    7208 </span>            :         }
<span class="lineNum">    7209 </span>            : 
<span class="lineNum">    7210 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_DATA, *val);</span>
<span class="lineNum">    7211 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_DATA1, 0);</span>
<span class="lineNum">    7212 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);</span>
<span class="lineNum">    7213 </span>            : 
<span class="lineNum">    7214 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) &amp; GEN6_PCODE_READY) == 0,</span>
<span class="lineNum">    7215 </span>            :                      500)) {
<span class="lineNum">    7216 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout waiting for pcode read (%d) to finish\n&quot;, mbox);</span>
<span class="lineNum">    7217 </span><span class="lineNoCov">          0 :                 return -ETIMEDOUT;</span>
<span class="lineNum">    7218 </span>            :         }
<span class="lineNum">    7219 </span>            : 
<span class="lineNum">    7220 </span><span class="lineNoCov">          0 :         *val = I915_READ(GEN6_PCODE_DATA);</span>
<span class="lineNum">    7221 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_DATA, 0);</span>
<span class="lineNum">    7222 </span>            : 
<span class="lineNum">    7223 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="7224"><span class="lineNum">    7224 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7225 </span>            : 
<span class="lineNum">    7226 </span><span class="lineNoCov">          0 : int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val)</span>
<span class="lineNum">    7227 </span>            : {
<span class="lineNum">    7228 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">    7229 </span>            : 
<span class="lineNum">    7230 </span><span class="lineNoCov">          0 :         if (I915_READ(GEN6_PCODE_MAILBOX) &amp; GEN6_PCODE_READY) {</span>
<span class="lineNum">    7231 </span>            :                 DRM_DEBUG_DRIVER(&quot;warning: pcode (write) mailbox access failed\n&quot;);
<span class="lineNum">    7232 </span><span class="lineNoCov">          0 :                 return -EAGAIN;</span>
<span class="lineNum">    7233 </span>            :         }
<span class="lineNum">    7234 </span>            : 
<span class="lineNum">    7235 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_DATA, val);</span>
<span class="lineNum">    7236 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);</span>
<span class="lineNum">    7237 </span>            : 
<span class="lineNum">    7238 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) &amp; GEN6_PCODE_READY) == 0,</span>
<span class="lineNum">    7239 </span>            :                      500)) {
<span class="lineNum">    7240 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout waiting for pcode write (%d) to finish\n&quot;, mbox);</span>
<span class="lineNum">    7241 </span><span class="lineNoCov">          0 :                 return -ETIMEDOUT;</span>
<span class="lineNum">    7242 </span>            :         }
<span class="lineNum">    7243 </span>            : 
<span class="lineNum">    7244 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_PCODE_DATA, 0);</span>
<span class="lineNum">    7245 </span>            : 
<span class="lineNum">    7246 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="7247"><span class="lineNum">    7247 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7248 </span>            : 
<span class="lineNum">    7249 </span><span class="lineNoCov">          0 : static int vlv_gpu_freq_div(unsigned int czclk_freq)</span>
<span class="lineNum">    7250 </span>            : {
<span class="lineNum">    7251 </span><span class="lineNoCov">          0 :         switch (czclk_freq) {</span>
<span class="lineNum">    7252 </span>            :         case 200:
<span class="lineNum">    7253 </span><span class="lineNoCov">          0 :                 return 10;</span>
<span class="lineNum">    7254 </span>            :         case 267:
<span class="lineNum">    7255 </span><span class="lineNoCov">          0 :                 return 12;</span>
<span class="lineNum">    7256 </span>            :         case 320:
<span class="lineNum">    7257 </span>            :         case 333:
<span class="lineNum">    7258 </span><span class="lineNoCov">          0 :                 return 16;</span>
<span class="lineNum">    7259 </span>            :         case 400:
<span class="lineNum">    7260 </span><span class="lineNoCov">          0 :                 return 20;</span>
<span class="lineNum">    7261 </span>            :         default:
<span class="lineNum">    7262 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    7263 </span>            :         }
<a name="7264"><span class="lineNum">    7264 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7265 </span>            : 
<span class="lineNum">    7266 </span><span class="lineNoCov">          0 : static int byt_gpu_freq(struct drm_i915_private *dev_priv, int val)</span>
<span class="lineNum">    7267 </span>            : {
<span class="lineNum">    7268 </span><span class="lineNoCov">          0 :         int div, czclk_freq = DIV_ROUND_CLOSEST(dev_priv-&gt;czclk_freq, 1000);</span>
<span class="lineNum">    7269 </span>            : 
<span class="lineNum">    7270 </span><span class="lineNoCov">          0 :         div = vlv_gpu_freq_div(czclk_freq);</span>
<span class="lineNum">    7271 </span><span class="lineNoCov">          0 :         if (div &lt; 0)</span>
<span class="lineNum">    7272 </span><span class="lineNoCov">          0 :                 return div;</span>
<span class="lineNum">    7273 </span>            : 
<span class="lineNum">    7274 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(czclk_freq * (val + 6 - 0xbd), div);</span>
<a name="7275"><span class="lineNum">    7275 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7276 </span>            : 
<span class="lineNum">    7277 </span><span class="lineNoCov">          0 : static int byt_freq_opcode(struct drm_i915_private *dev_priv, int val)</span>
<span class="lineNum">    7278 </span>            : {
<span class="lineNum">    7279 </span><span class="lineNoCov">          0 :         int mul, czclk_freq = DIV_ROUND_CLOSEST(dev_priv-&gt;czclk_freq, 1000);</span>
<span class="lineNum">    7280 </span>            : 
<span class="lineNum">    7281 </span><span class="lineNoCov">          0 :         mul = vlv_gpu_freq_div(czclk_freq);</span>
<span class="lineNum">    7282 </span><span class="lineNoCov">          0 :         if (mul &lt; 0)</span>
<span class="lineNum">    7283 </span><span class="lineNoCov">          0 :                 return mul;</span>
<span class="lineNum">    7284 </span>            : 
<span class="lineNum">    7285 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(mul * val, czclk_freq) + 0xbd - 6;</span>
<a name="7286"><span class="lineNum">    7286 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7287 </span>            : 
<span class="lineNum">    7288 </span><span class="lineNoCov">          0 : static int chv_gpu_freq(struct drm_i915_private *dev_priv, int val)</span>
<span class="lineNum">    7289 </span>            : {
<span class="lineNum">    7290 </span><span class="lineNoCov">          0 :         int div, czclk_freq = DIV_ROUND_CLOSEST(dev_priv-&gt;czclk_freq, 1000);</span>
<span class="lineNum">    7291 </span>            : 
<span class="lineNum">    7292 </span><span class="lineNoCov">          0 :         div = vlv_gpu_freq_div(czclk_freq) / 2;</span>
<span class="lineNum">    7293 </span><span class="lineNoCov">          0 :         if (div &lt; 0)</span>
<span class="lineNum">    7294 </span><span class="lineNoCov">          0 :                 return div;</span>
<span class="lineNum">    7295 </span>            : 
<span class="lineNum">    7296 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(czclk_freq * val, 2 * div) / 2;</span>
<a name="7297"><span class="lineNum">    7297 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7298 </span>            : 
<span class="lineNum">    7299 </span><span class="lineNoCov">          0 : static int chv_freq_opcode(struct drm_i915_private *dev_priv, int val)</span>
<span class="lineNum">    7300 </span>            : {
<span class="lineNum">    7301 </span><span class="lineNoCov">          0 :         int mul, czclk_freq = DIV_ROUND_CLOSEST(dev_priv-&gt;czclk_freq, 1000);</span>
<span class="lineNum">    7302 </span>            : 
<span class="lineNum">    7303 </span><span class="lineNoCov">          0 :         mul = vlv_gpu_freq_div(czclk_freq) / 2;</span>
<span class="lineNum">    7304 </span><span class="lineNoCov">          0 :         if (mul &lt; 0)</span>
<span class="lineNum">    7305 </span><span class="lineNoCov">          0 :                 return mul;</span>
<span class="lineNum">    7306 </span>            : 
<span class="lineNum">    7307 </span>            :         /* CHV needs even values */
<span class="lineNum">    7308 </span><span class="lineNoCov">          0 :         return DIV_ROUND_CLOSEST(val * 2 * mul, czclk_freq) * 2;</span>
<a name="7309"><span class="lineNum">    7309 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7310 </span>            : 
<span class="lineNum">    7311 </span><span class="lineNoCov">          0 : int intel_gpu_freq(struct drm_i915_private *dev_priv, int val)</span>
<span class="lineNum">    7312 </span>            : {
<span class="lineNum">    7313 </span><span class="lineNoCov">          0 :         if (IS_GEN9(dev_priv-&gt;dev))</span>
<span class="lineNum">    7314 </span><span class="lineNoCov">          0 :                 return DIV_ROUND_CLOSEST(val * GT_FREQUENCY_MULTIPLIER,</span>
<span class="lineNum">    7315 </span>            :                                          GEN9_FREQ_SCALER);
<span class="lineNum">    7316 </span><span class="lineNoCov">          0 :         else if (IS_CHERRYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">    7317 </span><span class="lineNoCov">          0 :                 return chv_gpu_freq(dev_priv, val);</span>
<span class="lineNum">    7318 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">    7319 </span><span class="lineNoCov">          0 :                 return byt_gpu_freq(dev_priv, val);</span>
<span class="lineNum">    7320 </span>            :         else
<span class="lineNum">    7321 </span><span class="lineNoCov">          0 :                 return val * GT_FREQUENCY_MULTIPLIER;</span>
<a name="7322"><span class="lineNum">    7322 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7323 </span>            : 
<span class="lineNum">    7324 </span><span class="lineNoCov">          0 : int intel_freq_opcode(struct drm_i915_private *dev_priv, int val)</span>
<span class="lineNum">    7325 </span>            : {
<span class="lineNum">    7326 </span><span class="lineNoCov">          0 :         if (IS_GEN9(dev_priv-&gt;dev))</span>
<span class="lineNum">    7327 </span><span class="lineNoCov">          0 :                 return DIV_ROUND_CLOSEST(val * GEN9_FREQ_SCALER,</span>
<span class="lineNum">    7328 </span>            :                                          GT_FREQUENCY_MULTIPLIER);
<span class="lineNum">    7329 </span><span class="lineNoCov">          0 :         else if (IS_CHERRYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">    7330 </span><span class="lineNoCov">          0 :                 return chv_freq_opcode(dev_priv, val);</span>
<span class="lineNum">    7331 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">    7332 </span><span class="lineNoCov">          0 :                 return byt_freq_opcode(dev_priv, val);</span>
<span class="lineNum">    7333 </span>            :         else
<span class="lineNum">    7334 </span><span class="lineNoCov">          0 :                 return DIV_ROUND_CLOSEST(val, GT_FREQUENCY_MULTIPLIER);</span>
<span class="lineNum">    7335 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7336 </span>            : 
<span class="lineNum">    7337 </span>            : struct request_boost {
<span class="lineNum">    7338 </span>            :         struct work_struct work;
<span class="lineNum">    7339 </span>            :         struct drm_i915_gem_request *req;
<a name="7340"><span class="lineNum">    7340 </span>            : };</a>
<span class="lineNum">    7341 </span>            : 
<span class="lineNum">    7342 </span><span class="lineNoCov">          0 : static void __intel_rps_boost_work(struct work_struct *work)</span>
<span class="lineNum">    7343 </span>            : {
<span class="lineNum">    7344 </span><span class="lineNoCov">          0 :         struct request_boost *boost = container_of(work, struct request_boost, work);</span>
<span class="lineNum">    7345 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_request *req = boost-&gt;req;</span>
<span class="lineNum">    7346 </span>            : 
<span class="lineNum">    7347 </span><span class="lineNoCov">          0 :         if (!i915_gem_request_completed(req, true))</span>
<span class="lineNum">    7348 </span><span class="lineNoCov">          0 :                 gen6_rps_boost(to_i915(req-&gt;ring-&gt;dev), NULL,</span>
<span class="lineNum">    7349 </span><span class="lineNoCov">          0 :                                req-&gt;emitted_jiffies);</span>
<span class="lineNum">    7350 </span>            : 
<span class="lineNum">    7351 </span><span class="lineNoCov">          0 :         i915_gem_request_unreference__unlocked(req);</span>
<span class="lineNum">    7352 </span><span class="lineNoCov">          0 :         kfree(boost);</span>
<a name="7353"><span class="lineNum">    7353 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7354 </span>            : 
<span class="lineNum">    7355 </span><span class="lineNoCov">          0 : void intel_queue_rps_boost_for_request(struct drm_device *dev,</span>
<span class="lineNum">    7356 </span>            :                                        struct drm_i915_gem_request *req)
<span class="lineNum">    7357 </span>            : {
<span class="lineNum">    7358 </span>            :         struct request_boost *boost;
<span class="lineNum">    7359 </span>            : 
<span class="lineNum">    7360 </span><span class="lineNoCov">          0 :         if (req == NULL || INTEL_INFO(dev)-&gt;gen &lt; 6)</span>
<span class="lineNum">    7361 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7362 </span>            : 
<span class="lineNum">    7363 </span><span class="lineNoCov">          0 :         if (i915_gem_request_completed(req, true))</span>
<span class="lineNum">    7364 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7365 </span>            : 
<span class="lineNum">    7366 </span><span class="lineNoCov">          0 :         boost = kmalloc(sizeof(*boost), GFP_ATOMIC);</span>
<span class="lineNum">    7367 </span><span class="lineNoCov">          0 :         if (boost == NULL)</span>
<span class="lineNum">    7368 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7369 </span>            : 
<span class="lineNum">    7370 </span><span class="lineNoCov">          0 :         i915_gem_request_reference(req);</span>
<span class="lineNum">    7371 </span><span class="lineNoCov">          0 :         boost-&gt;req = req;</span>
<span class="lineNum">    7372 </span>            : 
<span class="lineNum">    7373 </span><span class="lineNoCov">          0 :         INIT_WORK(&amp;boost-&gt;work, __intel_rps_boost_work);</span>
<span class="lineNum">    7374 </span><span class="lineNoCov">          0 :         queue_work(to_i915(dev)-&gt;wq, &amp;boost-&gt;work);</span>
<a name="7375"><span class="lineNum">    7375 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    7376 </span>            : 
<span class="lineNum">    7377 </span><span class="lineNoCov">          0 : void intel_pm_setup(struct drm_device *dev)</span>
<span class="lineNum">    7378 </span>            : {
<span class="lineNum">    7379 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    7380 </span>            : 
<span class="lineNum">    7381 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;rps.hw_lock, &quot;rpshw&quot;);</span>
<span class="lineNum">    7382 </span><span class="lineNoCov">          0 :         mtx_init(&amp;dev_priv-&gt;rps.client_lock, IPL_NONE);</span>
<span class="lineNum">    7383 </span>            : 
<span class="lineNum">    7384 </span><span class="lineNoCov">          0 :         INIT_DELAYED_WORK(&amp;dev_priv-&gt;rps.delayed_resume_work,</span>
<span class="lineNum">    7385 </span>            :                           intel_gen6_powersave_work);
<span class="lineNum">    7386 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;dev_priv-&gt;rps.clients);</span>
<span class="lineNum">    7387 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;dev_priv-&gt;rps.semaphores.link);</span>
<span class="lineNum">    7388 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;dev_priv-&gt;rps.mmioflips.link);</span>
<span class="lineNum">    7389 </span>            : 
<span class="lineNum">    7390 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pm.suspended = false;</span>
<span class="lineNum">    7391 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
