#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun 12 16:39:44 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.fdc(line number: 2)] | Port CLKout has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.fdc(line number: 28)] | Port CLR has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.fdc(line number: 43)] | Port SET has been placed at location H14, whose type is share pin.
W: ConstraintEditor-4019: Port 'CP' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:exCLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports exCLK
Executing : get_ports exCLK successfully.
Executing : create_clock -name jk|exCLK [get_ports exCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jk|exCLK [get_ports exCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jk|exCLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jk|exCLK successfully.
C: SDC-2025: Clock source 'n:CLKout' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (119.7%)

Start mod-gen.
W: Public-4008: Instance 'U1/Q2n' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U1/Q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on N28 (bmsWIDEINV).
I: Constant propagation done on N29 (bmsWIDEINV).
I: Constant propagation done on N30 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.026s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
I: Constant propagation done on U1/N31_0[0] (bmsWIDEMUX).
I: Constant propagation done on U1/N31_0[1] (bmsWIDEMUX).
I: Constant propagation done on U1/N31_1[0] (bmsWIDEMUX).
I: Constant propagation done on U1/N31_1[1] (bmsWIDEMUX).
Executing : logic-optimization successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (112.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
C: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v(line number:9)] register U1/Q1 has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v(line number:9)] register U1/Q1n has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.019s wall, 0.047s user + 0.000s system = 0.047s CPU (245.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: prevent name conflict by renaming net U1/N32 to U1/N32_rnmt

Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_DLATCH_C                  2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      2 uses
GTP_LUT5                      8 uses
GTP_LUT5CARRY                24 uses

I/O ports: 9
GTP_INBUF                   6 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 39 of 17536 (0.22%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 39
Total Registers: 30 of 26304 (0.11%)
Total Latches: 2

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 9 of 240 (3.75%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             2
  YES            NO              0
  YES            YES             0
************************************************

Design 'jk' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jk_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Q1_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Q1_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Q1_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Q1n_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Q1n_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Q1n_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'CLKout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q1' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'CLKen' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'CLR' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'CP' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'J' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'K' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SET' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun 12 16:39:47 2024
Action synthesize: Peak memory pool usage is 286 MB
