<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- Copyright (c) 2021 ArSysOp
 
  This program and the accompanying materials are made available under the
  terms of the Eclipse Public License 2.0 which is available at
  https://www.eclipse.org/legal/epl-2.0/.
 
  SPDX-License-Identifier: EPL-2.0
 
  Contributors:
      ArSysOp - initial API and implementation -->
<html>

<head>
	<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
	<title>First of all</title>
</head>

<body>
	<h1>First of all</h1>
	CORE-V is a series of RISC-V based open-source cores with associated processor subsystem IP, tools and softwarefor
	electronic system designers. The CORE-V family provides quality core IP in line with industry best practicesin both
	silicon and FPGA optimized implementations. These cores can be used to facilitate rapid design innovationand ensure
	effective manufacturability of production SoCs.
</body>

</html>