
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061c0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000152c  08006280  08006280  00007280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077ac  080077ac  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080077ac  080077ac  00009068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080077ac  080077ac  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077ac  080077ac  000087ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077b0  080077b0  000087b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080077b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  20000068  0800781c  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a0  0800781c  000096a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001893d  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047a8  00000000  00000000  000219cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00026178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8a  00000000  00000000  00027598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178e8  00000000  00000000  00028522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bfac  00000000  00000000  0003fe0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088573  00000000  00000000  0005bdb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4329  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ebc  00000000  00000000  000e436c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e9228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006268 	.word	0x08006268

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08006268 	.word	0x08006268

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	0002      	movs	r2, r0
 800023c:	1dfb      	adds	r3, r7, #7
 800023e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000240:	1dfb      	adds	r3, r7, #7
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	2b7f      	cmp	r3, #127	@ 0x7f
 8000246:	d809      	bhi.n	800025c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000248:	1dfb      	adds	r3, r7, #7
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	001a      	movs	r2, r3
 800024e:	231f      	movs	r3, #31
 8000250:	401a      	ands	r2, r3
 8000252:	4b04      	ldr	r3, [pc, #16]	@ (8000264 <__NVIC_EnableIRQ+0x30>)
 8000254:	2101      	movs	r1, #1
 8000256:	4091      	lsls	r1, r2
 8000258:	000a      	movs	r2, r1
 800025a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800025c:	46c0      	nop			@ (mov r8, r8)
 800025e:	46bd      	mov	sp, r7
 8000260:	b002      	add	sp, #8
 8000262:	bd80      	pop	{r7, pc}
 8000264:	e000e100 	.word	0xe000e100

08000268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000268:	b590      	push	{r4, r7, lr}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	0002      	movs	r2, r0
 8000270:	6039      	str	r1, [r7, #0]
 8000272:	1dfb      	adds	r3, r7, #7
 8000274:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000276:	1dfb      	adds	r3, r7, #7
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b7f      	cmp	r3, #127	@ 0x7f
 800027c:	d828      	bhi.n	80002d0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800027e:	4a2f      	ldr	r2, [pc, #188]	@ (800033c <__NVIC_SetPriority+0xd4>)
 8000280:	1dfb      	adds	r3, r7, #7
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	b25b      	sxtb	r3, r3
 8000286:	089b      	lsrs	r3, r3, #2
 8000288:	33c0      	adds	r3, #192	@ 0xc0
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	589b      	ldr	r3, [r3, r2]
 800028e:	1dfa      	adds	r2, r7, #7
 8000290:	7812      	ldrb	r2, [r2, #0]
 8000292:	0011      	movs	r1, r2
 8000294:	2203      	movs	r2, #3
 8000296:	400a      	ands	r2, r1
 8000298:	00d2      	lsls	r2, r2, #3
 800029a:	21ff      	movs	r1, #255	@ 0xff
 800029c:	4091      	lsls	r1, r2
 800029e:	000a      	movs	r2, r1
 80002a0:	43d2      	mvns	r2, r2
 80002a2:	401a      	ands	r2, r3
 80002a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	019b      	lsls	r3, r3, #6
 80002aa:	22ff      	movs	r2, #255	@ 0xff
 80002ac:	401a      	ands	r2, r3
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	0018      	movs	r0, r3
 80002b4:	2303      	movs	r3, #3
 80002b6:	4003      	ands	r3, r0
 80002b8:	00db      	lsls	r3, r3, #3
 80002ba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002bc:	481f      	ldr	r0, [pc, #124]	@ (800033c <__NVIC_SetPriority+0xd4>)
 80002be:	1dfb      	adds	r3, r7, #7
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	b25b      	sxtb	r3, r3
 80002c4:	089b      	lsrs	r3, r3, #2
 80002c6:	430a      	orrs	r2, r1
 80002c8:	33c0      	adds	r3, #192	@ 0xc0
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002ce:	e031      	b.n	8000334 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000340 <__NVIC_SetPriority+0xd8>)
 80002d2:	1dfb      	adds	r3, r7, #7
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	0019      	movs	r1, r3
 80002d8:	230f      	movs	r3, #15
 80002da:	400b      	ands	r3, r1
 80002dc:	3b08      	subs	r3, #8
 80002de:	089b      	lsrs	r3, r3, #2
 80002e0:	3306      	adds	r3, #6
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	18d3      	adds	r3, r2, r3
 80002e6:	3304      	adds	r3, #4
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	1dfa      	adds	r2, r7, #7
 80002ec:	7812      	ldrb	r2, [r2, #0]
 80002ee:	0011      	movs	r1, r2
 80002f0:	2203      	movs	r2, #3
 80002f2:	400a      	ands	r2, r1
 80002f4:	00d2      	lsls	r2, r2, #3
 80002f6:	21ff      	movs	r1, #255	@ 0xff
 80002f8:	4091      	lsls	r1, r2
 80002fa:	000a      	movs	r2, r1
 80002fc:	43d2      	mvns	r2, r2
 80002fe:	401a      	ands	r2, r3
 8000300:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	019b      	lsls	r3, r3, #6
 8000306:	22ff      	movs	r2, #255	@ 0xff
 8000308:	401a      	ands	r2, r3
 800030a:	1dfb      	adds	r3, r7, #7
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	0018      	movs	r0, r3
 8000310:	2303      	movs	r3, #3
 8000312:	4003      	ands	r3, r0
 8000314:	00db      	lsls	r3, r3, #3
 8000316:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000318:	4809      	ldr	r0, [pc, #36]	@ (8000340 <__NVIC_SetPriority+0xd8>)
 800031a:	1dfb      	adds	r3, r7, #7
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	001c      	movs	r4, r3
 8000320:	230f      	movs	r3, #15
 8000322:	4023      	ands	r3, r4
 8000324:	3b08      	subs	r3, #8
 8000326:	089b      	lsrs	r3, r3, #2
 8000328:	430a      	orrs	r2, r1
 800032a:	3306      	adds	r3, #6
 800032c:	009b      	lsls	r3, r3, #2
 800032e:	18c3      	adds	r3, r0, r3
 8000330:	3304      	adds	r3, #4
 8000332:	601a      	str	r2, [r3, #0]
}
 8000334:	46c0      	nop			@ (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b003      	add	sp, #12
 800033a:	bd90      	pop	{r4, r7, pc}
 800033c:	e000e100 	.word	0xe000e100
 8000340:	e000ed00 	.word	0xe000ed00

08000344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	1e5a      	subs	r2, r3, #1
 8000350:	2380      	movs	r3, #128	@ 0x80
 8000352:	045b      	lsls	r3, r3, #17
 8000354:	429a      	cmp	r2, r3
 8000356:	d301      	bcc.n	800035c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000358:	2301      	movs	r3, #1
 800035a:	e010      	b.n	800037e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800035c:	4b0a      	ldr	r3, [pc, #40]	@ (8000388 <SysTick_Config+0x44>)
 800035e:	687a      	ldr	r2, [r7, #4]
 8000360:	3a01      	subs	r2, #1
 8000362:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000364:	2301      	movs	r3, #1
 8000366:	425b      	negs	r3, r3
 8000368:	2103      	movs	r1, #3
 800036a:	0018      	movs	r0, r3
 800036c:	f7ff ff7c 	bl	8000268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000370:	4b05      	ldr	r3, [pc, #20]	@ (8000388 <SysTick_Config+0x44>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000376:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <SysTick_Config+0x44>)
 8000378:	2207      	movs	r2, #7
 800037a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800037c:	2300      	movs	r3, #0
}
 800037e:	0018      	movs	r0, r3
 8000380:	46bd      	mov	sp, r7
 8000382:	b002      	add	sp, #8
 8000384:	bd80      	pop	{r7, pc}
 8000386:	46c0      	nop			@ (mov r8, r8)
 8000388:	e000e010 	.word	0xe000e010

0800038c <Q_onError>:
#endif

//============================================================================
// Error handler and ISRs...

Q_NORETURN Q_onError(char const * const module, int_t const id) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
    Q_UNUSED_PAR(id);
    QS_ASSERTION(module, id, 10000U);

#ifndef NDEBUG
    // light up the user LED
    GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
 8000396:	23a0      	movs	r3, #160	@ 0xa0
 8000398:	05db      	lsls	r3, r3, #23
 800039a:	2220      	movs	r2, #32
 800039c:	619a      	str	r2, [r3, #24]
    // for debugging, hang on in an endless loop...
    for (;;) {
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	e7fd      	b.n	800039e <Q_onError+0x12>
	...

080003a4 <SysTick_Handler>:
// ISRs used in the application ============================================

static volatile uint32_t sysTickCounter = 0;

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
    QK_ISR_ENTRY();   // inform QK about entering an ISR
    sysTickCounter++;
 80003a8:	4b0b      	ldr	r3, [pc, #44]	@ (80003d8 <SysTick_Handler+0x34>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	1c5a      	adds	r2, r3, #1
 80003ae:	4b0a      	ldr	r3, [pc, #40]	@ (80003d8 <SysTick_Handler+0x34>)
 80003b0:	601a      	str	r2, [r3, #0]
    QF_TICK_X(0U, (void *)0);
 80003b2:	2100      	movs	r1, #0
 80003b4:	2000      	movs	r0, #0
 80003b6:	f004 fb63 	bl	8004a80 <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 80003ba:	f003 fb25 	bl	8003a08 <QF_int_disable_>
 80003be:	f004 fc25 	bl	8004c0c <QK_sched_>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d003      	beq.n	80003ce <SysTick_Handler+0x2a>
 80003c6:	4b05      	ldr	r3, [pc, #20]	@ (80003dc <SysTick_Handler+0x38>)
 80003c8:	2280      	movs	r2, #128	@ 0x80
 80003ca:	0552      	lsls	r2, r2, #21
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	f003 fb2b 	bl	8003a28 <QF_int_enable_>
}
 80003d2:	46c0      	nop			@ (mov r8, r8)
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	20000084 	.word	0x20000084
 80003dc:	e000ed04 	.word	0xe000ed04

080003e0 <BSP_delayMs>:

void BSP_delayMs(uint32_t ms) {
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
    uint32_t start = sysTickCounter;
 80003e8:	4b07      	ldr	r3, [pc, #28]	@ (8000408 <BSP_delayMs+0x28>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	60fb      	str	r3, [r7, #12]
    while ((sysTickCounter - start) < ms ); // *10 cause my systick fires slower since i deivide by 100 not 1000
 80003ee:	46c0      	nop			@ (mov r8, r8)
 80003f0:	4b05      	ldr	r3, [pc, #20]	@ (8000408 <BSP_delayMs+0x28>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	1ad3      	subs	r3, r2, r3
 80003f8:	687a      	ldr	r2, [r7, #4]
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d8f8      	bhi.n	80003f0 <BSP_delayMs+0x10>
}
 80003fe:	46c0      	nop			@ (mov r8, r8)
 8000400:	46c0      	nop			@ (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b004      	add	sp, #16
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000084 	.word	0x20000084

0800040c <EXTI0_1_IRQHandler>:
static uint32_t buttonPressTime = 0;
static uint8_t buttonPressed = 0;

void EXTI0_1_IRQHandler(void);
void EXTI0_1_IRQHandler(void)
{
 800040c:	b590      	push	{r4, r7, lr}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
	QK_ISR_ENTRY();

	__HAL_GPIO_EXTI_CLEAR_IT(TEST_BUTTON_PIN);
 8000412:	4b2b      	ldr	r3, [pc, #172]	@ (80004c0 <EXTI0_1_IRQHandler+0xb4>)
 8000414:	2201      	movs	r2, #1
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	4b29      	ldr	r3, [pc, #164]	@ (80004c0 <EXTI0_1_IRQHandler+0xb4>)
 800041a:	2201      	movs	r2, #1
 800041c:	611a      	str	r2, [r3, #16]



	if (HAL_GPIO_ReadPin(TEST_BUTTON_PORT, TEST_BUTTON_PIN) == GPIO_PIN_RESET) {
 800041e:	23a0      	movs	r3, #160	@ 0xa0
 8000420:	05db      	lsls	r3, r3, #23
 8000422:	2101      	movs	r1, #1
 8000424:	0018      	movs	r0, r3
 8000426:	f001 f92f 	bl	8001688 <HAL_GPIO_ReadPin>
 800042a:	1e03      	subs	r3, r0, #0
 800042c:	d107      	bne.n	800043e <EXTI0_1_IRQHandler+0x32>
				// Button pressed (assuming active low)
				buttonPressed = 1;
 800042e:	4b25      	ldr	r3, [pc, #148]	@ (80004c4 <EXTI0_1_IRQHandler+0xb8>)
 8000430:	2201      	movs	r2, #1
 8000432:	701a      	strb	r2, [r3, #0]
				buttonPressTime = sysTickCounter;
 8000434:	4b24      	ldr	r3, [pc, #144]	@ (80004c8 <EXTI0_1_IRQHandler+0xbc>)
 8000436:	681a      	ldr	r2, [r3, #0]
 8000438:	4b24      	ldr	r3, [pc, #144]	@ (80004cc <EXTI0_1_IRQHandler+0xc0>)
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	e02f      	b.n	800049e <EXTI0_1_IRQHandler+0x92>
			}
	else
	{
	if (buttonPressed) {
 800043e:	4b21      	ldr	r3, [pc, #132]	@ (80004c4 <EXTI0_1_IRQHandler+0xb8>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	2b00      	cmp	r3, #0
 8000444:	d02b      	beq.n	800049e <EXTI0_1_IRQHandler+0x92>
	                uint32_t pressDuration = sysTickCounter - buttonPressTime;
 8000446:	4b20      	ldr	r3, [pc, #128]	@ (80004c8 <EXTI0_1_IRQHandler+0xbc>)
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	4b20      	ldr	r3, [pc, #128]	@ (80004cc <EXTI0_1_IRQHandler+0xc0>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	1ad3      	subs	r3, r2, r3
 8000450:	603b      	str	r3, [r7, #0]

	                // Check if it was debounced press
	                if (pressDuration > (DEBOUNCE_TIME_MS / 10)) {  // /10 because 100Hz tick
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	2b05      	cmp	r3, #5
 8000456:	d91f      	bls.n	8000498 <EXTI0_1_IRQHandler+0x8c>
	                	bool posted;

	                    static QEvt const buttonShortEvt = {BUTTON_SHORT_SIG, 0U, 0U};
	                    static QEvt const buttonLongEvt = {BUTTON_LONG_SIG, 0U, 0U};

	                    if (pressDuration > (LONG_PRESS_TIME_MS / 10)) {
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	2b64      	cmp	r3, #100	@ 0x64
 800045c:	d909      	bls.n	8000472 <EXTI0_1_IRQHandler+0x66>
	                        // Long press
	                    	posted = QACTIVE_POST_X(&MainApp_inst, &buttonLongEvt,0U, &l_EXTI_IRQHandler);
 800045e:	1dfc      	adds	r4, r7, #7
 8000460:	491b      	ldr	r1, [pc, #108]	@ (80004d0 <EXTI0_1_IRQHandler+0xc4>)
 8000462:	481c      	ldr	r0, [pc, #112]	@ (80004d4 <EXTI0_1_IRQHandler+0xc8>)
 8000464:	2300      	movs	r3, #0
 8000466:	2200      	movs	r2, #0
 8000468:	f003 fef2 	bl	8004250 <QActive_post_>
 800046c:	0003      	movs	r3, r0
 800046e:	7023      	strb	r3, [r4, #0]
 8000470:	e008      	b.n	8000484 <EXTI0_1_IRQHandler+0x78>
	                    } else {
	                        // Short press
	                    	posted = QACTIVE_POST_X(&MainApp_inst, &buttonShortEvt,0U, &l_EXTI_IRQHandler);
 8000472:	1dfc      	adds	r4, r7, #7
 8000474:	4918      	ldr	r1, [pc, #96]	@ (80004d8 <EXTI0_1_IRQHandler+0xcc>)
 8000476:	4817      	ldr	r0, [pc, #92]	@ (80004d4 <EXTI0_1_IRQHandler+0xc8>)
 8000478:	2300      	movs	r3, #0
 800047a:	2200      	movs	r2, #0
 800047c:	f003 fee8 	bl	8004250 <QActive_post_>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
	                    }

	                    if (!posted) {
 8000484:	1dfb      	adds	r3, r7, #7
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2201      	movs	r2, #1
 800048a:	4053      	eors	r3, r2
 800048c:	b2db      	uxtb	r3, r3
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <EXTI0_1_IRQHandler+0x8c>
	                    					buttonPressed = 0;
 8000492:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <EXTI0_1_IRQHandler+0xb8>)
 8000494:	2200      	movs	r2, #0
 8000496:	701a      	strb	r2, [r3, #0]
	                    				}
	                }
	                buttonPressed = 0;
 8000498:	4b0a      	ldr	r3, [pc, #40]	@ (80004c4 <EXTI0_1_IRQHandler+0xb8>)
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
	            }

	        }

	    QK_ISR_EXIT();
 800049e:	f003 fab3 	bl	8003a08 <QF_int_disable_>
 80004a2:	f004 fbb3 	bl	8004c0c <QK_sched_>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d003      	beq.n	80004b2 <EXTI0_1_IRQHandler+0xa6>
 80004aa:	4b0c      	ldr	r3, [pc, #48]	@ (80004dc <EXTI0_1_IRQHandler+0xd0>)
 80004ac:	2280      	movs	r2, #128	@ 0x80
 80004ae:	0552      	lsls	r2, r2, #21
 80004b0:	601a      	str	r2, [r3, #0]
 80004b2:	f003 fab9 	bl	8003a28 <QF_int_enable_>
}
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	b003      	add	sp, #12
 80004bc:	bd90      	pop	{r4, r7, pc}
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	40021800 	.word	0x40021800
 80004c4:	2000008c 	.word	0x2000008c
 80004c8:	20000084 	.word	0x20000084
 80004cc:	20000088 	.word	0x20000088
 80004d0:	0800630c 	.word	0x0800630c
 80004d4:	20000214 	.word	0x20000214
 80004d8:	08006314 	.word	0x08006314
 80004dc:	e000ed04 	.word	0xe000ed04

080004e0 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 80004e4:	f000 fe3f 	bl	8001166 <HAL_Init>
    SystemClock_Config();  // configure system clock
 80004e8:	f000 f8be 	bl	8000668 <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 100U); // 100Hz -> 100ticks per sec
 80004ec:	f002 f930 	bl	8002750 <HAL_RCC_GetHCLKFreq>
 80004f0:	0003      	movs	r3, r0
 80004f2:	2164      	movs	r1, #100	@ 0x64
 80004f4:	0018      	movs	r0, r3
 80004f6:	f7ff fe11 	bl	800011c <__udivsi3>
 80004fa:	0003      	movs	r3, r0
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 ff44 	bl	800138a <HAL_SYSTICK_Config>

    // start TIM14
	if (HAL_TIM_Base_Start(&htim14) != HAL_OK) {
 8000502:	4b06      	ldr	r3, [pc, #24]	@ (800051c <BSP_init+0x3c>)
 8000504:	0018      	movs	r0, r3
 8000506:	f002 fa9d 	bl	8002a44 <HAL_TIM_Base_Start>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <BSP_init+0x32>
		Error_Handler();
 800050e:	f000 fa23 	bl	8000958 <Error_Handler>
	}

	ssd1306_Init();
 8000512:	f003 f835 	bl	8003580 <ssd1306_Init>
}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	200000e4 	.word	0x200000e4

08000520 <QF_onStartup>:
    Q_UNUSED_PAR(result);
}

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000524:	4b0e      	ldr	r3, [pc, #56]	@ (8000560 <QF_onStartup+0x40>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	2164      	movs	r1, #100	@ 0x64
 800052a:	0018      	movs	r0, r3
 800052c:	f7ff fdf6 	bl	800011c <__udivsi3>
 8000530:	0003      	movs	r3, r0
 8000532:	0018      	movs	r0, r3
 8000534:	f7ff ff06 	bl	8000344 <SysTick_Config>
    // assign all priority bits for preemption-prio. and none to sub-prio.
    // NOTE: this might have been changed by STM32Cube.
    NVIC_SetPriorityGrouping(0U);

    // set priorities of ALL ISRs used in the system, see NOTE1
    NVIC_SetPriority(USART2_IRQn,    0U); // kernel UNAWARE interrupt
 8000538:	2100      	movs	r1, #0
 800053a:	201c      	movs	r0, #28
 800053c:	f7ff fe94 	bl	8000268 <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI0_1_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 0U);
 8000540:	2100      	movs	r1, #0
 8000542:	2005      	movs	r0, #5
 8000544:	f7ff fe90 	bl	8000268 <__NVIC_SetPriority>
    NVIC_SetPriority(SysTick_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 1U);
 8000548:	2301      	movs	r3, #1
 800054a:	425b      	negs	r3, r3
 800054c:	2101      	movs	r1, #1
 800054e:	0018      	movs	r0, r3
 8000550:	f7ff fe8a 	bl	8000268 <__NVIC_SetPriority>
    // ...

    // enable IRQs...
    NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000554:	2005      	movs	r0, #5
 8000556:	f7ff fe6d 	bl	8000234 <__NVIC_EnableIRQ>

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000000 	.word	0x20000000

08000564 <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
    // Put the CPU and peripherals to the low-power mode.
    // you might need to customize the clock management for your application,
    // see the datasheet for your particular Cortex-M MCU.
    __WFI(); // Wait-For-Interrupt
#endif
}
 8000568:	46c0      	nop			@ (mov r8, r8)
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
	...

08000570 <display_temp>:


static void display_text(char * text, uint8_t x, uint8_t y);

void display_temp(uint16_t temp)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b087      	sub	sp, #28
 8000574:	af00      	add	r7, sp, #0
 8000576:	0002      	movs	r2, r0
 8000578:	1dbb      	adds	r3, r7, #6
 800057a:	801a      	strh	r2, [r3, #0]
	char buffer[16];
	sprintf(buffer, "%u", temp);
 800057c:	1dbb      	adds	r3, r7, #6
 800057e:	881a      	ldrh	r2, [r3, #0]
 8000580:	490a      	ldr	r1, [pc, #40]	@ (80005ac <display_temp+0x3c>)
 8000582:	2408      	movs	r4, #8
 8000584:	193b      	adds	r3, r7, r4
 8000586:	0018      	movs	r0, r3
 8000588:	f004 fe10 	bl	80051ac <siprintf>
	display_text(buffer, 0,4 );
 800058c:	193b      	adds	r3, r7, r4
 800058e:	2204      	movs	r2, #4
 8000590:	2100      	movs	r1, #0
 8000592:	0018      	movs	r0, r3
 8000594:	f000 f80e 	bl	80005b4 <display_text>
	display_text("C", 30,4 );
 8000598:	4b05      	ldr	r3, [pc, #20]	@ (80005b0 <display_temp+0x40>)
 800059a:	2204      	movs	r2, #4
 800059c:	211e      	movs	r1, #30
 800059e:	0018      	movs	r0, r3
 80005a0:	f000 f808 	bl	80005b4 <display_text>
}
 80005a4:	46c0      	nop			@ (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b007      	add	sp, #28
 80005aa:	bd90      	pop	{r4, r7, pc}
 80005ac:	08006280 	.word	0x08006280
 80005b0:	08006284 	.word	0x08006284

080005b4 <display_text>:



static void display_text(char * text, uint8_t x, uint8_t y) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af02      	add	r7, sp, #8
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	0008      	movs	r0, r1
 80005be:	0011      	movs	r1, r2
 80005c0:	1cfb      	adds	r3, r7, #3
 80005c2:	1c02      	adds	r2, r0, #0
 80005c4:	701a      	strb	r2, [r3, #0]
 80005c6:	1cbb      	adds	r3, r7, #2
 80005c8:	1c0a      	adds	r2, r1, #0
 80005ca:	701a      	strb	r2, [r3, #0]
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);
 80005cc:	1cbb      	adds	r3, r7, #2
 80005ce:	781a      	ldrb	r2, [r3, #0]
 80005d0:	1cfb      	adds	r3, r7, #3
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	0011      	movs	r1, r2
 80005d6:	0018      	movs	r0, r3
 80005d8:	f003 f9be 	bl	8003958 <ssd1306_SetCursor>

    ssd1306_WriteString(text, Font_16x26, White);
 80005dc:	4b07      	ldr	r3, [pc, #28]	@ (80005fc <display_text+0x48>)
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	2201      	movs	r2, #1
 80005e2:	9200      	str	r2, [sp, #0]
 80005e4:	6819      	ldr	r1, [r3, #0]
 80005e6:	685a      	ldr	r2, [r3, #4]
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	f003 f989 	bl	8003900 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 80005ee:	f003 f84d 	bl	800368c <ssd1306_UpdateScreen>
}
 80005f2:	46c0      	nop			@ (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b002      	add	sp, #8
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	080076e0 	.word	0x080076e0

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f000 fdae 	bl	8001166 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f82d 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 f90d 	bl	800082c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000612:	f000 f8d7 	bl	80007c4 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000616:	f000 f8af 	bl	8000778 <MX_TIM14_Init>
  MX_I2C1_Init();
 800061a:	f000 f86d 	bl	80006f8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("hello\n");
 800061e:	4b0f      	ldr	r3, [pc, #60]	@ (800065c <main+0x5c>)
 8000620:	0018      	movs	r0, r3
 8000622:	f004 fdb9 	bl	8005198 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  QF_init();       // initialize the framework and the underlying RT kernel
 8000626:	f004 fc15 	bl	8004e54 <QF_init>
  BSP_init();      // initialize the BSP
 800062a:	f7ff ff59 	bl	80004e0 <BSP_init>

  Main_App_ctor(&MainApp_inst);
 800062e:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <main+0x60>)
 8000630:	0018      	movs	r0, r3
 8000632:	f000 fa67 	bl	8000b04 <Main_App_ctor>

  // 4. Start the Active Object
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8000636:	4a0b      	ldr	r2, [pc, #44]	@ (8000664 <main+0x64>)
 8000638:	4809      	ldr	r0, [pc, #36]	@ (8000660 <main+0x60>)
 800063a:	2300      	movs	r3, #0
 800063c:	9302      	str	r3, [sp, #8]
 800063e:	2300      	movs	r3, #0
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	2300      	movs	r3, #0
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2314      	movs	r3, #20
 8000648:	2101      	movs	r1, #1
 800064a:	f004 fc27 	bl	8004e9c <QActive_start>
                    (void *)0,              // Stack storage (0 for bare-metal)
                    0U,                     // Stack size (0 for bare-metal)
                    (void *)0);             // Initial event (optional)

  //BSP_start();     // start the AOs/Threads
  return QF_run(); // run the QF application
 800064e:	f004 fc0f 	bl	8004e70 <QF_run>
 8000652:	0003      	movs	r3, r0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000654:	0018      	movs	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	46c0      	nop			@ (mov r8, r8)
 800065c:	08006288 	.word	0x08006288
 8000660:	20000214 	.word	0x20000214
 8000664:	200001c4 	.word	0x200001c4

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b08d      	sub	sp, #52	@ 0x34
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	2414      	movs	r4, #20
 8000670:	193b      	adds	r3, r7, r4
 8000672:	0018      	movs	r0, r3
 8000674:	231c      	movs	r3, #28
 8000676:	001a      	movs	r2, r3
 8000678:	2100      	movs	r1, #0
 800067a:	f004 fea5 	bl	80053c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067e:	003b      	movs	r3, r7
 8000680:	0018      	movs	r0, r3
 8000682:	2314      	movs	r3, #20
 8000684:	001a      	movs	r2, r3
 8000686:	2100      	movs	r1, #0
 8000688:	f004 fe9e 	bl	80053c8 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <SystemClock_Config+0x8c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2207      	movs	r2, #7
 8000692:	4393      	bics	r3, r2
 8000694:	001a      	movs	r2, r3
 8000696:	4b17      	ldr	r3, [pc, #92]	@ (80006f4 <SystemClock_Config+0x8c>)
 8000698:	2101      	movs	r1, #1
 800069a:	430a      	orrs	r2, r1
 800069c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2201      	movs	r2, #1
 80006a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	2280      	movs	r2, #128	@ 0x80
 80006a8:	0252      	lsls	r2, r2, #9
 80006aa:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ac:	193b      	adds	r3, r7, r4
 80006ae:	0018      	movs	r0, r3
 80006b0:	f001 fd2a 	bl	8002108 <HAL_RCC_OscConfig>
 80006b4:	1e03      	subs	r3, r0, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x54>
  {
    Error_Handler();
 80006b8:	f000 f94e 	bl	8000958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	003b      	movs	r3, r7
 80006be:	2207      	movs	r2, #7
 80006c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80006c2:	003b      	movs	r3, r7
 80006c4:	2201      	movs	r2, #1
 80006c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006c8:	003b      	movs	r3, r7
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006ce:	003b      	movs	r3, r7
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006d4:	003b      	movs	r3, r7
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006da:	003b      	movs	r3, r7
 80006dc:	2101      	movs	r1, #1
 80006de:	0018      	movs	r0, r3
 80006e0:	f001 fef6 	bl	80024d0 <HAL_RCC_ClockConfig>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006e8:	f000 f936 	bl	8000958 <Error_Handler>
  }
}
 80006ec:	46c0      	nop			@ (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b00d      	add	sp, #52	@ 0x34
 80006f2:	bd90      	pop	{r4, r7, pc}
 80006f4:	40022000 	.word	0x40022000

080006f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006fc:	4b1b      	ldr	r3, [pc, #108]	@ (800076c <MX_I2C1_Init+0x74>)
 80006fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000770 <MX_I2C1_Init+0x78>)
 8000700:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8000702:	4b1a      	ldr	r3, [pc, #104]	@ (800076c <MX_I2C1_Init+0x74>)
 8000704:	4a1b      	ldr	r2, [pc, #108]	@ (8000774 <MX_I2C1_Init+0x7c>)
 8000706:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000708:	4b18      	ldr	r3, [pc, #96]	@ (800076c <MX_I2C1_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800070e:	4b17      	ldr	r3, [pc, #92]	@ (800076c <MX_I2C1_Init+0x74>)
 8000710:	2201      	movs	r2, #1
 8000712:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000714:	4b15      	ldr	r3, [pc, #84]	@ (800076c <MX_I2C1_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800071a:	4b14      	ldr	r3, [pc, #80]	@ (800076c <MX_I2C1_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000720:	4b12      	ldr	r3, [pc, #72]	@ (800076c <MX_I2C1_Init+0x74>)
 8000722:	2200      	movs	r2, #0
 8000724:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000726:	4b11      	ldr	r3, [pc, #68]	@ (800076c <MX_I2C1_Init+0x74>)
 8000728:	2200      	movs	r2, #0
 800072a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800072c:	4b0f      	ldr	r3, [pc, #60]	@ (800076c <MX_I2C1_Init+0x74>)
 800072e:	2200      	movs	r2, #0
 8000730:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000732:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <MX_I2C1_Init+0x74>)
 8000734:	0018      	movs	r0, r3
 8000736:	f000 ffe1 	bl	80016fc <HAL_I2C_Init>
 800073a:	1e03      	subs	r3, r0, #0
 800073c:	d001      	beq.n	8000742 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800073e:	f000 f90b 	bl	8000958 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000742:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <MX_I2C1_Init+0x74>)
 8000744:	2100      	movs	r1, #0
 8000746:	0018      	movs	r0, r3
 8000748:	f001 fc46 	bl	8001fd8 <HAL_I2CEx_ConfigAnalogFilter>
 800074c:	1e03      	subs	r3, r0, #0
 800074e:	d001      	beq.n	8000754 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000750:	f000 f902 	bl	8000958 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000754:	4b05      	ldr	r3, [pc, #20]	@ (800076c <MX_I2C1_Init+0x74>)
 8000756:	2100      	movs	r1, #0
 8000758:	0018      	movs	r0, r3
 800075a:	f001 fc89 	bl	8002070 <HAL_I2CEx_ConfigDigitalFilter>
 800075e:	1e03      	subs	r3, r0, #0
 8000760:	d001      	beq.n	8000766 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000762:	f000 f8f9 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000090 	.word	0x20000090
 8000770:	40005400 	.word	0x40005400
 8000774:	0090194b 	.word	0x0090194b

08000778 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800077c:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_TIM14_Init+0x40>)
 800077e:	4a0f      	ldr	r2, [pc, #60]	@ (80007bc <MX_TIM14_Init+0x44>)
 8000780:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 47;
 8000782:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <MX_TIM14_Init+0x40>)
 8000784:	222f      	movs	r2, #47	@ 0x2f
 8000786:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000788:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_TIM14_Init+0x40>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800078e:	4b0a      	ldr	r3, [pc, #40]	@ (80007b8 <MX_TIM14_Init+0x40>)
 8000790:	4a0b      	ldr	r2, [pc, #44]	@ (80007c0 <MX_TIM14_Init+0x48>)
 8000792:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000794:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_TIM14_Init+0x40>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800079a:	4b07      	ldr	r3, [pc, #28]	@ (80007b8 <MX_TIM14_Init+0x40>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007a0:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <MX_TIM14_Init+0x40>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f002 f8f6 	bl	8002994 <HAL_TIM_Base_Init>
 80007a8:	1e03      	subs	r3, r0, #0
 80007aa:	d001      	beq.n	80007b0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80007ac:	f000 f8d4 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80007b0:	46c0      	nop			@ (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	200000e4 	.word	0x200000e4
 80007bc:	40002000 	.word	0x40002000
 80007c0:	0000ffff 	.word	0x0000ffff

080007c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007c8:	4b16      	ldr	r3, [pc, #88]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007ca:	4a17      	ldr	r2, [pc, #92]	@ (8000828 <MX_USART2_UART_Init+0x64>)
 80007cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ce:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007d0:	22e1      	movs	r2, #225	@ 0xe1
 80007d2:	0252      	lsls	r2, r2, #9
 80007d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b13      	ldr	r3, [pc, #76]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 8000802:	2200      	movs	r2, #0
 8000804:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 8000808:	2200      	movs	r2, #0
 800080a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <MX_USART2_UART_Init+0x60>)
 800080e:	0018      	movs	r0, r3
 8000810:	f002 f9d0 	bl	8002bb4 <HAL_UART_Init>
 8000814:	1e03      	subs	r3, r0, #0
 8000816:	d001      	beq.n	800081c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000818:	f000 f89e 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800081c:	46c0      	nop			@ (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	20000130 	.word	0x20000130
 8000828:	40004400 	.word	0x40004400

0800082c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800082c:	b590      	push	{r4, r7, lr}
 800082e:	b089      	sub	sp, #36	@ 0x24
 8000830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	240c      	movs	r4, #12
 8000834:	193b      	adds	r3, r7, r4
 8000836:	0018      	movs	r0, r3
 8000838:	2314      	movs	r3, #20
 800083a:	001a      	movs	r2, r3
 800083c:	2100      	movs	r1, #0
 800083e:	f004 fdc3 	bl	80053c8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b41      	ldr	r3, [pc, #260]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000844:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000846:	4b40      	ldr	r3, [pc, #256]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000848:	2104      	movs	r1, #4
 800084a:	430a      	orrs	r2, r1
 800084c:	635a      	str	r2, [r3, #52]	@ 0x34
 800084e:	4b3e      	ldr	r3, [pc, #248]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000852:	2204      	movs	r2, #4
 8000854:	4013      	ands	r3, r2
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800085a:	4b3b      	ldr	r3, [pc, #236]	@ (8000948 <MX_GPIO_Init+0x11c>)
 800085c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800085e:	4b3a      	ldr	r3, [pc, #232]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000860:	2120      	movs	r1, #32
 8000862:	430a      	orrs	r2, r1
 8000864:	635a      	str	r2, [r3, #52]	@ 0x34
 8000866:	4b38      	ldr	r3, [pc, #224]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800086a:	2220      	movs	r2, #32
 800086c:	4013      	ands	r3, r2
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	4b35      	ldr	r3, [pc, #212]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000876:	4b34      	ldr	r3, [pc, #208]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000878:	2101      	movs	r1, #1
 800087a:	430a      	orrs	r2, r1
 800087c:	635a      	str	r2, [r3, #52]	@ 0x34
 800087e:	4b32      	ldr	r3, [pc, #200]	@ (8000948 <MX_GPIO_Init+0x11c>)
 8000880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000882:	2201      	movs	r2, #1
 8000884:	4013      	ands	r3, r2
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 800088a:	23a0      	movs	r3, #160	@ 0xa0
 800088c:	05db      	lsls	r3, r3, #23
 800088e:	2200      	movs	r2, #0
 8000890:	2102      	movs	r1, #2
 8000892:	0018      	movs	r0, r3
 8000894:	f000 ff15 	bl	80016c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 8000898:	23a0      	movs	r3, #160	@ 0xa0
 800089a:	05db      	lsls	r3, r3, #23
 800089c:	2201      	movs	r2, #1
 800089e:	2120      	movs	r1, #32
 80008a0:	0018      	movs	r0, r3
 80008a2:	f000 ff0e 	bl	80016c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	2280      	movs	r2, #128	@ 0x80
 80008aa:	0192      	lsls	r2, r2, #6
 80008ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	4a26      	ldr	r2, [pc, #152]	@ (800094c <MX_GPIO_Init+0x120>)
 80008b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	4a24      	ldr	r2, [pc, #144]	@ (8000950 <MX_GPIO_Init+0x124>)
 80008be:	0019      	movs	r1, r3
 80008c0:	0010      	movs	r0, r2
 80008c2:	f000 fd6f 	bl	80013a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80008c6:	193b      	adds	r3, r7, r4
 80008c8:	2201      	movs	r2, #1
 80008ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80008cc:	193b      	adds	r3, r7, r4
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <MX_GPIO_Init+0x128>)
 80008d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	2201      	movs	r2, #1
 80008d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80008d8:	193a      	adds	r2, r7, r4
 80008da:	23a0      	movs	r3, #160	@ 0xa0
 80008dc:	05db      	lsls	r3, r3, #23
 80008de:	0011      	movs	r1, r2
 80008e0:	0018      	movs	r0, r3
 80008e2:	f000 fd5f 	bl	80013a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_Pin */
  GPIO_InitStruct.Pin = TEMP_Pin;
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	2202      	movs	r2, #2
 80008ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	193b      	adds	r3, r7, r4
 80008ee:	2201      	movs	r2, #1
 80008f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 80008fe:	193a      	adds	r2, r7, r4
 8000900:	23a0      	movs	r3, #160	@ 0xa0
 8000902:	05db      	lsls	r3, r3, #23
 8000904:	0011      	movs	r1, r2
 8000906:	0018      	movs	r0, r3
 8000908:	f000 fd4c 	bl	80013a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 800090c:	0021      	movs	r1, r4
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2220      	movs	r2, #32
 8000912:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	2201      	movs	r2, #1
 8000918:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	187b      	adds	r3, r7, r1
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000920:	187b      	adds	r3, r7, r1
 8000922:	2203      	movs	r2, #3
 8000924:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000926:	187a      	adds	r2, r7, r1
 8000928:	23a0      	movs	r3, #160	@ 0xa0
 800092a:	05db      	lsls	r3, r3, #23
 800092c:	0011      	movs	r1, r2
 800092e:	0018      	movs	r0, r3
 8000930:	f000 fd38 	bl	80013a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000934:	2200      	movs	r2, #0
 8000936:	2100      	movs	r1, #0
 8000938:	2005      	movs	r0, #5
 800093a:	f000 fd11 	bl	8001360 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	b009      	add	sp, #36	@ 0x24
 8000944:	bd90      	pop	{r4, r7, pc}
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	40021000 	.word	0x40021000
 800094c:	10110000 	.word	0x10110000
 8000950:	50000800 	.word	0x50000800
 8000954:	10310000 	.word	0x10310000

08000958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800095c:	b672      	cpsid	i
}
 800095e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 8000960:	4b02      	ldr	r3, [pc, #8]	@ (800096c <Error_Handler+0x14>)
 8000962:	2100      	movs	r1, #0
 8000964:	0018      	movs	r0, r3
 8000966:	f7ff fd11 	bl	800038c <Q_onError>
 800096a:	46c0      	nop			@ (mov r8, r8)
 800096c:	08006290 	.word	0x08006290

08000970 <MainApp_initial>:

//${AOs::MainApp} ............................................................
MainApp MainApp_inst;

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
    //${AOs::MainApp::SM::initial}
    return Q_TRAN(&MainApp_temperature);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a03      	ldr	r2, [pc, #12]	@ (800098c <MainApp_initial+0x1c>)
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	2303      	movs	r3, #3
}
 8000982:	0018      	movs	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			@ (mov r8, r8)
 800098c:	08000a49 	.word	0x08000a49

08000990 <MainApp_display_Stats>:

//${AOs::MainApp::SM::display_Stats} .........................................
QState MainApp_display_Stats(MainApp * const me, QEvt const * const e) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
        default: {
            status_ = Q_SUPER(&QHsm_top);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a04      	ldr	r2, [pc, #16]	@ (80009b0 <MainApp_display_Stats+0x20>)
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
            break;
 80009a4:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 80009a6:	68fb      	ldr	r3, [r7, #12]
}
 80009a8:	0018      	movs	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	b004      	add	sp, #16
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	08003b79 	.word	0x08003b79

080009b4 <MainApp_dryness>:

//${AOs::MainApp::SM::display_Stats::dryness} ................................
QState MainApp_dryness(MainApp * const me, QEvt const * const e) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	2b07      	cmp	r3, #7
 80009c4:	d027      	beq.n	8000a16 <MainApp_dryness+0x62>
 80009c6:	dc2c      	bgt.n	8000a22 <MainApp_dryness+0x6e>
 80009c8:	2b05      	cmp	r3, #5
 80009ca:	d01d      	beq.n	8000a08 <MainApp_dryness+0x54>
 80009cc:	dc29      	bgt.n	8000a22 <MainApp_dryness+0x6e>
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d002      	beq.n	80009d8 <MainApp_dryness+0x24>
 80009d2:	2b02      	cmp	r3, #2
 80009d4:	d010      	beq.n	80009f8 <MainApp_dryness+0x44>
 80009d6:	e024      	b.n	8000a22 <MainApp_dryness+0x6e>
        //${AOs::MainApp::SM::display_Stats::dryness}
        case Q_ENTRY_SIG: {
            printf("Hello entering dryness\n");
 80009d8:	4b17      	ldr	r3, [pc, #92]	@ (8000a38 <MainApp_dryness+0x84>)
 80009da:	0018      	movs	r0, r3
 80009dc:	f004 fbdc 	bl	8005198 <puts>
            QTimeEvt_armX(&me->tempPollEvt,
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3324      	adds	r3, #36	@ 0x24
 80009e4:	22c8      	movs	r2, #200	@ 0xc8
 80009e6:	0052      	lsls	r2, r2, #1
 80009e8:	21c8      	movs	r1, #200	@ 0xc8
 80009ea:	0049      	lsls	r1, r1, #1
 80009ec:	0018      	movs	r0, r3
 80009ee:	f003 ffa9 	bl	8004944 <QTimeEvt_armX>
                          400U,    // Fire after 10 seconds
                          400U);   // Then repeat every 10 seconds
            status_ = Q_HANDLED();
 80009f2:	2302      	movs	r3, #2
 80009f4:	60fb      	str	r3, [r7, #12]
            break;
 80009f6:	e01a      	b.n	8000a2e <MainApp_dryness+0x7a>
        }
        //${AOs::MainApp::SM::display_Stats::dryness}
        case Q_EXIT_SIG: {
            QTimeEvt_disarm(&me->tempPollEvt);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3324      	adds	r3, #36	@ 0x24
 80009fc:	0018      	movs	r0, r3
 80009fe:	f004 f811 	bl	8004a24 <QTimeEvt_disarm>
            status_ = Q_HANDLED();
 8000a02:	2302      	movs	r3, #2
 8000a04:	60fb      	str	r3, [r7, #12]
            break;
 8000a06:	e012      	b.n	8000a2e <MainApp_dryness+0x7a>
        }
        //${AOs::MainApp::SM::display_Stats::dryness::TEMP_POLL}
        case TEMP_POLL_SIG: {
            printf("hahahah\n");
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <MainApp_dryness+0x88>)
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f004 fbc4 	bl	8005198 <puts>
            status_ = Q_HANDLED();
 8000a10:	2302      	movs	r3, #2
 8000a12:	60fb      	str	r3, [r7, #12]
            break;
 8000a14:	e00b      	b.n	8000a2e <MainApp_dryness+0x7a>
        }
        //${AOs::MainApp::SM::display_Stats::dryness::BUTTON_LONG}
        case BUTTON_LONG_SIG: {
            status_ = Q_TRAN(&MainApp_temperature);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a09      	ldr	r2, [pc, #36]	@ (8000a40 <MainApp_dryness+0x8c>)
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	60fb      	str	r3, [r7, #12]
            break;
 8000a20:	e005      	b.n	8000a2e <MainApp_dryness+0x7a>
        }
        default: {
            status_ = Q_SUPER(&MainApp_display_Stats);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a07      	ldr	r2, [pc, #28]	@ (8000a44 <MainApp_dryness+0x90>)
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60fb      	str	r3, [r7, #12]
            break;
 8000a2c:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
}
 8000a30:	0018      	movs	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	b004      	add	sp, #16
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	0800629c 	.word	0x0800629c
 8000a3c:	080062b4 	.word	0x080062b4
 8000a40:	08000a49 	.word	0x08000a49
 8000a44:	08000991 	.word	0x08000991

08000a48 <MainApp_temperature>:

//${AOs::MainApp::SM::display_Stats::temperature} ............................
QState MainApp_temperature(MainApp * const me, QEvt const * const e) {
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	881b      	ldrh	r3, [r3, #0]
 8000a56:	2b06      	cmp	r3, #6
 8000a58:	d03a      	beq.n	8000ad0 <MainApp_temperature+0x88>
 8000a5a:	dc3f      	bgt.n	8000adc <MainApp_temperature+0x94>
 8000a5c:	2b05      	cmp	r3, #5
 8000a5e:	d01d      	beq.n	8000a9c <MainApp_temperature+0x54>
 8000a60:	dc3c      	bgt.n	8000adc <MainApp_temperature+0x94>
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d002      	beq.n	8000a6c <MainApp_temperature+0x24>
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d010      	beq.n	8000a8c <MainApp_temperature+0x44>
 8000a6a:	e037      	b.n	8000adc <MainApp_temperature+0x94>
        //${AOs::MainApp::SM::display_Stats::temperature}
        case Q_ENTRY_SIG: {
            printf("enter, arming timer for temperature \n");
 8000a6c:	4b21      	ldr	r3, [pc, #132]	@ (8000af4 <MainApp_temperature+0xac>)
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f004 fb92 	bl	8005198 <puts>
            QTimeEvt_armX(&me->tempPollEvt,
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3324      	adds	r3, #36	@ 0x24
 8000a78:	22c8      	movs	r2, #200	@ 0xc8
 8000a7a:	0052      	lsls	r2, r2, #1
 8000a7c:	21c8      	movs	r1, #200	@ 0xc8
 8000a7e:	0049      	lsls	r1, r1, #1
 8000a80:	0018      	movs	r0, r3
 8000a82:	f003 ff5f 	bl	8004944 <QTimeEvt_armX>
                          400U,    // Fire after 10 seconds
                          400U);   // Then repeat every 10 seconds
            status_ = Q_HANDLED();
 8000a86:	2302      	movs	r3, #2
 8000a88:	60fb      	str	r3, [r7, #12]
            break;
 8000a8a:	e02d      	b.n	8000ae8 <MainApp_temperature+0xa0>
        }
        //${AOs::MainApp::SM::display_Stats::temperature}
        case Q_EXIT_SIG: {
            QTimeEvt_disarm(&me->tempPollEvt);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3324      	adds	r3, #36	@ 0x24
 8000a90:	0018      	movs	r0, r3
 8000a92:	f003 ffc7 	bl	8004a24 <QTimeEvt_disarm>
            status_ = Q_HANDLED();
 8000a96:	2302      	movs	r3, #2
 8000a98:	60fb      	str	r3, [r7, #12]
            break;
 8000a9a:	e025      	b.n	8000ae8 <MainApp_temperature+0xa0>
        }
        //${AOs::MainApp::SM::display_Stats::temperature::TEMP_POLL}
        case TEMP_POLL_SIG: {
            DHT11_Read(&me->currentTemp);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	3340      	adds	r3, #64	@ 0x40
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f000 f9f7 	bl	8000e94 <DHT11_Read>
            uint16_t temp = me->currentTemp;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2240      	movs	r2, #64	@ 0x40
 8000aaa:	5c9a      	ldrb	r2, [r3, r2]
 8000aac:	240a      	movs	r4, #10
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	801a      	strh	r2, [r3, #0]
            printf("Temperature: %u\n" , temp);
 8000ab2:	193b      	adds	r3, r7, r4
 8000ab4:	881a      	ldrh	r2, [r3, #0]
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <MainApp_temperature+0xb0>)
 8000ab8:	0011      	movs	r1, r2
 8000aba:	0018      	movs	r0, r3
 8000abc:	f004 fb06 	bl	80050cc <iprintf>
            display_temp(temp);
 8000ac0:	193b      	adds	r3, r7, r4
 8000ac2:	881b      	ldrh	r3, [r3, #0]
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f7ff fd53 	bl	8000570 <display_temp>
            status_ = Q_HANDLED();
 8000aca:	2302      	movs	r3, #2
 8000acc:	60fb      	str	r3, [r7, #12]
            break;
 8000ace:	e00b      	b.n	8000ae8 <MainApp_temperature+0xa0>
        }
        //${AOs::MainApp::SM::display_Stats::temperature::BUTTON_SHORT}
        case BUTTON_SHORT_SIG: {
            status_ = Q_TRAN(&MainApp_dryness);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8000afc <MainApp_temperature+0xb4>)
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	60fb      	str	r3, [r7, #12]
            break;
 8000ada:	e005      	b.n	8000ae8 <MainApp_temperature+0xa0>
        }
        default: {
            status_ = Q_SUPER(&MainApp_display_Stats);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a08      	ldr	r2, [pc, #32]	@ (8000b00 <MainApp_temperature+0xb8>)
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
            break;
 8000ae6:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
}
 8000aea:	0018      	movs	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b005      	add	sp, #20
 8000af0:	bd90      	pop	{r4, r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	080062bc 	.word	0x080062bc
 8000af8:	080062e4 	.word	0x080062e4
 8000afc:	080009b5 	.word	0x080009b5
 8000b00:	08000991 	.word	0x08000991

08000b04 <Main_App_ctor>:
//$enddef${AOs::MainApp} ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
//$define${Shared::Main_App_ctor} vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b38 <Main_App_ctor+0x34>)
 8000b10:	0011      	movs	r1, r2
 8000b12:	0018      	movs	r0, r3
 8000b14:	f003 fd90 	bl	8004638 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, TEMP_POLL_SIG, 0U);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3324      	adds	r3, #36	@ 0x24
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	6879      	ldr	r1, [r7, #4]
 8000b20:	2300      	movs	r3, #0
 8000b22:	2205      	movs	r2, #5
 8000b24:	f003 fecc 	bl	80048c0 <QTimeEvt_ctorX>
    me->currentTemp = 0.0f;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2240      	movs	r2, #64	@ 0x40
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	5499      	strb	r1, [r3, r2]
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b002      	add	sp, #8
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	08000971 	.word	0x08000971

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b42:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <HAL_MspInit+0x44>)
 8000b44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <HAL_MspInit+0x44>)
 8000b48:	2101      	movs	r1, #1
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <HAL_MspInit+0x44>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b52:	2201      	movs	r2, #1
 8000b54:	4013      	ands	r3, r2
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <HAL_MspInit+0x44>)
 8000b5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b5e:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <HAL_MspInit+0x44>)
 8000b60:	2180      	movs	r1, #128	@ 0x80
 8000b62:	0549      	lsls	r1, r1, #21
 8000b64:	430a      	orrs	r2, r1
 8000b66:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b68:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <HAL_MspInit+0x44>)
 8000b6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b6c:	2380      	movs	r3, #128	@ 0x80
 8000b6e:	055b      	lsls	r3, r3, #21
 8000b70:	4013      	ands	r3, r2
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	b002      	add	sp, #8
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	46c0      	nop			@ (mov r8, r8)
 8000b80:	40021000 	.word	0x40021000

08000b84 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b091      	sub	sp, #68	@ 0x44
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	232c      	movs	r3, #44	@ 0x2c
 8000b8e:	18fb      	adds	r3, r7, r3
 8000b90:	0018      	movs	r0, r3
 8000b92:	2314      	movs	r3, #20
 8000b94:	001a      	movs	r2, r3
 8000b96:	2100      	movs	r1, #0
 8000b98:	f004 fc16 	bl	80053c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b9c:	2410      	movs	r4, #16
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	231c      	movs	r3, #28
 8000ba4:	001a      	movs	r2, r3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	f004 fc0e 	bl	80053c8 <memset>
  if(hi2c->Instance==I2C1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a23      	ldr	r2, [pc, #140]	@ (8000c40 <HAL_I2C_MspInit+0xbc>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d13f      	bne.n	8000c36 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	2202      	movs	r2, #2
 8000bba:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bc2:	193b      	adds	r3, r7, r4
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f001 fdf9 	bl	80027bc <HAL_RCCEx_PeriphCLKConfig>
 8000bca:	1e03      	subs	r3, r0, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000bce:	f7ff fec3 	bl	8000958 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c44 <HAL_I2C_MspInit+0xc0>)
 8000bd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c44 <HAL_I2C_MspInit+0xc0>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bde:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <HAL_I2C_MspInit+0xc0>)
 8000be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bea:	212c      	movs	r1, #44	@ 0x2c
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	22c0      	movs	r2, #192	@ 0xc0
 8000bf0:	00d2      	lsls	r2, r2, #3
 8000bf2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2212      	movs	r2, #18
 8000bf8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	187b      	adds	r3, r7, r1
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2206      	movs	r2, #6
 8000c0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	187a      	adds	r2, r7, r1
 8000c0e:	23a0      	movs	r3, #160	@ 0xa0
 8000c10:	05db      	lsls	r3, r3, #23
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f000 fbc5 	bl	80013a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c44 <HAL_I2C_MspInit+0xc0>)
 8000c1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c1e:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <HAL_I2C_MspInit+0xc0>)
 8000c20:	2180      	movs	r1, #128	@ 0x80
 8000c22:	0389      	lsls	r1, r1, #14
 8000c24:	430a      	orrs	r2, r1
 8000c26:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <HAL_I2C_MspInit+0xc0>)
 8000c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c2c:	2380      	movs	r3, #128	@ 0x80
 8000c2e:	039b      	lsls	r3, r3, #14
 8000c30:	4013      	ands	r3, r2
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c36:	46c0      	nop			@ (mov r8, r8)
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b011      	add	sp, #68	@ 0x44
 8000c3c:	bd90      	pop	{r4, r7, pc}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	40005400 	.word	0x40005400
 8000c44:	40021000 	.word	0x40021000

08000c48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0a      	ldr	r2, [pc, #40]	@ (8000c80 <HAL_TIM_Base_MspInit+0x38>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d10d      	bne.n	8000c76 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <HAL_TIM_Base_MspInit+0x3c>)
 8000c5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <HAL_TIM_Base_MspInit+0x3c>)
 8000c60:	2180      	movs	r1, #128	@ 0x80
 8000c62:	0209      	lsls	r1, r1, #8
 8000c64:	430a      	orrs	r2, r1
 8000c66:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c68:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <HAL_TIM_Base_MspInit+0x3c>)
 8000c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c6c:	2380      	movs	r3, #128	@ 0x80
 8000c6e:	021b      	lsls	r3, r3, #8
 8000c70:	4013      	ands	r3, r2
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b004      	add	sp, #16
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	40002000 	.word	0x40002000
 8000c84:	40021000 	.word	0x40021000

08000c88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b08b      	sub	sp, #44	@ 0x2c
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	2414      	movs	r4, #20
 8000c92:	193b      	adds	r3, r7, r4
 8000c94:	0018      	movs	r0, r3
 8000c96:	2314      	movs	r3, #20
 8000c98:	001a      	movs	r2, r3
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	f004 fb94 	bl	80053c8 <memset>
  if(huart->Instance==USART2)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d14 <HAL_UART_MspInit+0x8c>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d130      	bne.n	8000d0c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000caa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000cac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cae:	4b1a      	ldr	r3, [pc, #104]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000cb0:	2180      	movs	r1, #128	@ 0x80
 8000cb2:	0289      	lsls	r1, r1, #10
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cb8:	4b17      	ldr	r3, [pc, #92]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000cba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cbc:	2380      	movs	r3, #128	@ 0x80
 8000cbe:	029b      	lsls	r3, r3, #10
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
 8000cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	4b14      	ldr	r3, [pc, #80]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000cc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cca:	4b13      	ldr	r3, [pc, #76]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000ccc:	2101      	movs	r1, #1
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cd2:	4b11      	ldr	r3, [pc, #68]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000cde:	0021      	movs	r1, r4
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	220c      	movs	r2, #12
 8000ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	187b      	adds	r3, r7, r1
 8000ce8:	2202      	movs	r2, #2
 8000cea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfe:	187a      	adds	r2, r7, r1
 8000d00:	23a0      	movs	r3, #160	@ 0xa0
 8000d02:	05db      	lsls	r3, r3, #23
 8000d04:	0011      	movs	r1, r2
 8000d06:	0018      	movs	r0, r3
 8000d08:	f000 fb4c 	bl	80013a4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d0c:	46c0      	nop			@ (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b00b      	add	sp, #44	@ 0x2c
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	40004400 	.word	0x40004400
 8000d18:	40021000 	.word	0x40021000

08000d1c <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d20:	b672      	cpsid	i
}
 8000d22:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <HardFault_Handler+0x18>)
 8000d26:	2100      	movs	r1, #0
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f7ff fb2f 	bl	800038c <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	e7fd      	b.n	8000d2e <HardFault_Handler+0x12>
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	080062f8 	.word	0x080062f8

08000d38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d3c:	46c0      	nop			@ (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	60f8      	str	r0, [r7, #12]
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	e00a      	b.n	8000d6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d54:	e000      	b.n	8000d58 <_read+0x16>
 8000d56:	bf00      	nop
 8000d58:	0001      	movs	r1, r0
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	1c5a      	adds	r2, r3, #1
 8000d5e:	60ba      	str	r2, [r7, #8]
 8000d60:	b2ca      	uxtb	r2, r1
 8000d62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	3301      	adds	r3, #1
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	697a      	ldr	r2, [r7, #20]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	dbf0      	blt.n	8000d54 <_read+0x12>
  }

  return len;
 8000d72:	687b      	ldr	r3, [r7, #4]
}
 8000d74:	0018      	movs	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	b006      	add	sp, #24
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	617b      	str	r3, [r7, #20]
 8000d8c:	46c0      	nop			@ (mov r8, r8)
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	429a      	cmp	r2, r3
 8000d94:	da09      	bge.n	8000daa <_write+0x2e>
  {
    //__io_putchar(*ptr++);
  // transmit via HAL UART in blocking mode
	  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	425b      	negs	r3, r3
 8000d9e:	68b9      	ldr	r1, [r7, #8]
 8000da0:	4804      	ldr	r0, [pc, #16]	@ (8000db4 <_write+0x38>)
 8000da2:	f001 ff5d 	bl	8002c60 <HAL_UART_Transmit>
	  return len;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	e000      	b.n	8000dac <_write+0x30>

  }
  return len;
 8000daa:	687b      	ldr	r3, [r7, #4]
}
 8000dac:	0018      	movs	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b006      	add	sp, #24
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000130 	.word	0x20000130

08000db8 <_close>:

int _close(int file)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	425b      	negs	r3, r3
}
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b002      	add	sp, #8
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	2280      	movs	r2, #128	@ 0x80
 8000dda:	0192      	lsls	r2, r2, #6
 8000ddc:	605a      	str	r2, [r3, #4]
  return 0;
 8000dde:	2300      	movs	r3, #0
}
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b002      	add	sp, #8
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <_isatty>:

int _isatty(int file)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000df0:	2301      	movs	r3, #1
}
 8000df2:	0018      	movs	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b002      	add	sp, #8
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b084      	sub	sp, #16
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e06:	2300      	movs	r3, #0
}
 8000e08:	0018      	movs	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b004      	add	sp, #16
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e18:	4a14      	ldr	r2, [pc, #80]	@ (8000e6c <_sbrk+0x5c>)
 8000e1a:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <_sbrk+0x60>)
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e24:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <_sbrk+0x64>)
 8000e2e:	4a12      	ldr	r2, [pc, #72]	@ (8000e78 <_sbrk+0x68>)
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e32:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	18d3      	adds	r3, r2, r3
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d207      	bcs.n	8000e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e40:	f004 fb18 	bl	8005474 <__errno>
 8000e44:	0003      	movs	r3, r0
 8000e46:	220c      	movs	r2, #12
 8000e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	425b      	negs	r3, r3
 8000e4e:	e009      	b.n	8000e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e50:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e56:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <_sbrk+0x64>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	18d2      	adds	r2, r2, r3
 8000e5e:	4b05      	ldr	r3, [pc, #20]	@ (8000e74 <_sbrk+0x64>)
 8000e60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e62:	68fb      	ldr	r3, [r7, #12]
}
 8000e64:	0018      	movs	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b006      	add	sp, #24
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20003000 	.word	0x20003000
 8000e70:	00000400 	.word	0x00000400
 8000e74:	20000258 	.word	0x20000258
 8000e78:	200006a0 	.word	0x200006a0

08000e7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e80:	4b03      	ldr	r3, [pc, #12]	@ (8000e90 <SystemInit+0x14>)
 8000e82:	2280      	movs	r2, #128	@ 0x80
 8000e84:	0512      	lsls	r2, r2, #20
 8000e86:	609a      	str	r2, [r3, #8]
#endif
}
 8000e88:	46c0      	nop			@ (mov r8, r8)
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <DHT11_Read>:

extern TIM_HandleTypeDef  htim14;


uint8_t DHT11_Read(uint8_t *temp_data)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
    uint8_t bits[5] = {0};
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	001a      	movs	r2, r3
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	f004 fa8e 	bl	80053c8 <memset>
    uint8_t i, j;

    // Start signal
    DHT11_SetPinOutput();
 8000eac:	f000 f8d6 	bl	800105c <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000eb0:	23a0      	movs	r3, #160	@ 0xa0
 8000eb2:	05db      	lsls	r3, r3, #23
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f000 fc02 	bl	80016c2 <HAL_GPIO_WritePin>
    //HAL_Delay(20); // Pull low for 18ms
    BSP_delayMs(2);
 8000ebe:	2002      	movs	r0, #2
 8000ec0:	f7ff fa8e 	bl	80003e0 <BSP_delayMs>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000ec4:	23a0      	movs	r3, #160	@ 0xa0
 8000ec6:	05db      	lsls	r3, r3, #23
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2102      	movs	r1, #2
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f000 fbf8 	bl	80016c2 <HAL_GPIO_WritePin>
    //BSP_delayMs(30);
    Delay_us(30);
 8000ed2:	201e      	movs	r0, #30
 8000ed4:	f000 f8fe 	bl	80010d4 <Delay_us>
    DHT11_SetPinInput();
 8000ed8:	f000 f8de 	bl	8001098 <DHT11_SetPinInput>

    // Wait for DHT11 response
    uint32_t timeout = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000ee0:	e00e      	b.n	8000f00 <DHT11_Read+0x6c>
        if (++timeout > 100)
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	2b64      	cmp	r3, #100	@ 0x64
 8000eec:	d905      	bls.n	8000efa <DHT11_Read+0x66>
		{
        	printf("timeout\n");
 8000eee:	4b5a      	ldr	r3, [pc, #360]	@ (8001058 <DHT11_Read+0x1c4>)
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f004 f951 	bl	8005198 <puts>
        	return 1;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e0a9      	b.n	800104e <DHT11_Read+0x1ba>
		}
        Delay_us(1);
 8000efa:	2001      	movs	r0, #1
 8000efc:	f000 f8ea 	bl	80010d4 <Delay_us>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000f00:	23a0      	movs	r3, #160	@ 0xa0
 8000f02:	05db      	lsls	r3, r3, #23
 8000f04:	2102      	movs	r1, #2
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fbbe 	bl	8001688 <HAL_GPIO_ReadPin>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d0e7      	beq.n	8000ee2 <DHT11_Read+0x4e>
    }
    timeout = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8000f16:	e00a      	b.n	8000f2e <DHT11_Read+0x9a>
        if (++timeout > 100) return 1;
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	2b64      	cmp	r3, #100	@ 0x64
 8000f22:	d901      	bls.n	8000f28 <DHT11_Read+0x94>
 8000f24:	2301      	movs	r3, #1
 8000f26:	e092      	b.n	800104e <DHT11_Read+0x1ba>
        Delay_us(1);
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f000 f8d3 	bl	80010d4 <Delay_us>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8000f2e:	23a0      	movs	r3, #160	@ 0xa0
 8000f30:	05db      	lsls	r3, r3, #23
 8000f32:	2102      	movs	r1, #2
 8000f34:	0018      	movs	r0, r3
 8000f36:	f000 fba7 	bl	8001688 <HAL_GPIO_ReadPin>
 8000f3a:	1e03      	subs	r3, r0, #0
 8000f3c:	d0ec      	beq.n	8000f18 <DHT11_Read+0x84>
    }
    timeout = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000f42:	e00a      	b.n	8000f5a <DHT11_Read+0xc6>
        if (++timeout > 100) return 1;
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	3301      	adds	r3, #1
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	2b64      	cmp	r3, #100	@ 0x64
 8000f4e:	d901      	bls.n	8000f54 <DHT11_Read+0xc0>
 8000f50:	2301      	movs	r3, #1
 8000f52:	e07c      	b.n	800104e <DHT11_Read+0x1ba>
        Delay_us(1);
 8000f54:	2001      	movs	r0, #1
 8000f56:	f000 f8bd 	bl	80010d4 <Delay_us>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000f5a:	23a0      	movs	r3, #160	@ 0xa0
 8000f5c:	05db      	lsls	r3, r3, #23
 8000f5e:	2102      	movs	r1, #2
 8000f60:	0018      	movs	r0, r3
 8000f62:	f000 fb91 	bl	8001688 <HAL_GPIO_ReadPin>
 8000f66:	0003      	movs	r3, r0
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d0eb      	beq.n	8000f44 <DHT11_Read+0xb0>
    }

    // Read 5 bytes (40 bits)
    for (j = 0; j < 5; j++) {
 8000f6c:	2316      	movs	r3, #22
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
 8000f74:	e04b      	b.n	800100e <DHT11_Read+0x17a>
        for (i = 0; i < 8; i++) {
 8000f76:	2317      	movs	r3, #23
 8000f78:	18fb      	adds	r3, r7, r3
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
 8000f7e:	e03b      	b.n	8000ff8 <DHT11_Read+0x164>
            // Wait for the start of the bit (low signal)
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET);
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	23a0      	movs	r3, #160	@ 0xa0
 8000f84:	05db      	lsls	r3, r3, #23
 8000f86:	2102      	movs	r1, #2
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f000 fb7d 	bl	8001688 <HAL_GPIO_ReadPin>
 8000f8e:	1e03      	subs	r3, r0, #0
 8000f90:	d0f7      	beq.n	8000f82 <DHT11_Read+0xee>
            Delay_us(30);
 8000f92:	201e      	movs	r0, #30
 8000f94:	f000 f89e 	bl	80010d4 <Delay_us>
            if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000f98:	23a0      	movs	r3, #160	@ 0xa0
 8000f9a:	05db      	lsls	r3, r3, #23
 8000f9c:	2102      	movs	r1, #2
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f000 fb72 	bl	8001688 <HAL_GPIO_ReadPin>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d116      	bne.n	8000fd8 <DHT11_Read+0x144>
                bits[j] |= (1 << (7 - i));
 8000faa:	2016      	movs	r0, #22
 8000fac:	183b      	adds	r3, r7, r0
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2408      	movs	r4, #8
 8000fb2:	193a      	adds	r2, r7, r4
 8000fb4:	5cd3      	ldrb	r3, [r2, r3]
 8000fb6:	b25a      	sxtb	r2, r3
 8000fb8:	2317      	movs	r3, #23
 8000fba:	18fb      	adds	r3, r7, r3
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2107      	movs	r1, #7
 8000fc0:	1acb      	subs	r3, r1, r3
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	4099      	lsls	r1, r3
 8000fc6:	000b      	movs	r3, r1
 8000fc8:	b25b      	sxtb	r3, r3
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	b25a      	sxtb	r2, r3
 8000fce:	183b      	adds	r3, r7, r0
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b2d1      	uxtb	r1, r2
 8000fd4:	193a      	adds	r2, r7, r4
 8000fd6:	54d1      	strb	r1, [r2, r3]
            // Wait for end of bit
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET);
 8000fd8:	46c0      	nop			@ (mov r8, r8)
 8000fda:	23a0      	movs	r3, #160	@ 0xa0
 8000fdc:	05db      	lsls	r3, r3, #23
 8000fde:	2102      	movs	r1, #2
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f000 fb51 	bl	8001688 <HAL_GPIO_ReadPin>
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d0f6      	beq.n	8000fda <DHT11_Read+0x146>
        for (i = 0; i < 8; i++) {
 8000fec:	2117      	movs	r1, #23
 8000fee:	187b      	adds	r3, r7, r1
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	187b      	adds	r3, r7, r1
 8000ff4:	3201      	adds	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
 8000ff8:	2317      	movs	r3, #23
 8000ffa:	18fb      	adds	r3, r7, r3
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b07      	cmp	r3, #7
 8001000:	d9be      	bls.n	8000f80 <DHT11_Read+0xec>
    for (j = 0; j < 5; j++) {
 8001002:	2116      	movs	r1, #22
 8001004:	187b      	adds	r3, r7, r1
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	187b      	adds	r3, r7, r1
 800100a:	3201      	adds	r2, #1
 800100c:	701a      	strb	r2, [r3, #0]
 800100e:	2316      	movs	r3, #22
 8001010:	18fb      	adds	r3, r7, r3
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b04      	cmp	r3, #4
 8001016:	d9ae      	bls.n	8000f76 <DHT11_Read+0xe2>
        }
    }

    // Verify checksum
    if ((uint8_t)(bits[0] + bits[1] + bits[2] + bits[3]) != bits[4])
 8001018:	2108      	movs	r1, #8
 800101a:	187b      	adds	r3, r7, r1
 800101c:	781a      	ldrb	r2, [r3, #0]
 800101e:	187b      	adds	r3, r7, r1
 8001020:	785b      	ldrb	r3, [r3, #1]
 8001022:	18d3      	adds	r3, r2, r3
 8001024:	b2da      	uxtb	r2, r3
 8001026:	187b      	adds	r3, r7, r1
 8001028:	789b      	ldrb	r3, [r3, #2]
 800102a:	18d3      	adds	r3, r2, r3
 800102c:	b2da      	uxtb	r2, r3
 800102e:	187b      	adds	r3, r7, r1
 8001030:	78db      	ldrb	r3, [r3, #3]
 8001032:	18d3      	adds	r3, r2, r3
 8001034:	b2da      	uxtb	r2, r3
 8001036:	187b      	adds	r3, r7, r1
 8001038:	791b      	ldrb	r3, [r3, #4]
 800103a:	429a      	cmp	r2, r3
 800103c:	d001      	beq.n	8001042 <DHT11_Read+0x1ae>
        return 2; // checksum error
 800103e:	2302      	movs	r3, #2
 8001040:	e005      	b.n	800104e <DHT11_Read+0x1ba>

    *temp_data = bits[2];
 8001042:	2308      	movs	r3, #8
 8001044:	18fb      	adds	r3, r7, r3
 8001046:	789a      	ldrb	r2, [r3, #2]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	701a      	strb	r2, [r3, #0]

    return 0; // success
 800104c:	2300      	movs	r3, #0
}
 800104e:	0018      	movs	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	b007      	add	sp, #28
 8001054:	bd90      	pop	{r4, r7, pc}
 8001056:	46c0      	nop			@ (mov r8, r8)
 8001058:	08006304 	.word	0x08006304

0800105c <DHT11_SetPinOutput>:


static void DHT11_SetPinOutput(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	0018      	movs	r0, r3
 8001066:	2314      	movs	r3, #20
 8001068:	001a      	movs	r2, r3
 800106a:	2100      	movs	r1, #0
 800106c:	f004 f9ac 	bl	80053c8 <memset>
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	2202      	movs	r2, #2
 8001074:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2201      	movs	r2, #1
 800107a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001082:	1d3a      	adds	r2, r7, #4
 8001084:	23a0      	movs	r3, #160	@ 0xa0
 8001086:	05db      	lsls	r3, r3, #23
 8001088:	0011      	movs	r1, r2
 800108a:	0018      	movs	r0, r3
 800108c:	f000 f98a 	bl	80013a4 <HAL_GPIO_Init>
}
 8001090:	46c0      	nop			@ (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b006      	add	sp, #24
 8001096:	bd80      	pop	{r7, pc}

08001098 <DHT11_SetPinInput>:

// Set pin as input
static void DHT11_SetPinInput(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	0018      	movs	r0, r3
 80010a2:	2314      	movs	r3, #20
 80010a4:	001a      	movs	r2, r3
 80010a6:	2100      	movs	r1, #0
 80010a8:	f004 f98e 	bl	80053c8 <memset>
    GPIO_InitStruct.Pin = DHT11_PIN;
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	2202      	movs	r2, #2
 80010b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	2200      	movs	r2, #0
 80010b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80010be:	1d3a      	adds	r2, r7, #4
 80010c0:	23a0      	movs	r3, #160	@ 0xa0
 80010c2:	05db      	lsls	r3, r3, #23
 80010c4:	0011      	movs	r1, r2
 80010c6:	0018      	movs	r0, r3
 80010c8:	f000 f96c 	bl	80013a4 <HAL_GPIO_Init>
}
 80010cc:	46c0      	nop			@ (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b006      	add	sp, #24
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <Delay_us>:

static void Delay_us(uint16_t us)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	0002      	movs	r2, r0
 80010dc:	1dbb      	adds	r3, r7, #6
 80010de:	801a      	strh	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&htim14, 0);  // Reset counter
 80010e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001110 <Delay_us+0x3c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2200      	movs	r2, #0
 80010e6:	625a      	str	r2, [r3, #36]	@ 0x24

    // Wait for reset to take effect (important!)
        while (__HAL_TIM_GET_COUNTER(&htim14) > 100);
 80010e8:	46c0      	nop			@ (mov r8, r8)
 80010ea:	4b09      	ldr	r3, [pc, #36]	@ (8001110 <Delay_us+0x3c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f0:	2b64      	cmp	r3, #100	@ 0x64
 80010f2:	d8fa      	bhi.n	80010ea <Delay_us+0x16>

    while (__HAL_TIM_GET_COUNTER(&htim14) < us);
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <Delay_us+0x3c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010fc:	1dbb      	adds	r3, r7, #6
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d3f8      	bcc.n	80010f6 <Delay_us+0x22>

}
 8001104:	46c0      	nop			@ (mov r8, r8)
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b002      	add	sp, #8
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			@ (mov r8, r8)
 8001110:	200000e4 	.word	0x200000e4

08001114 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001114:	480d      	ldr	r0, [pc, #52]	@ (800114c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001116:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001118:	f7ff feb0 	bl	8000e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800111c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800111e:	e003      	b.n	8001128 <LoopCopyDataInit>

08001120 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001122:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001124:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001126:	3104      	adds	r1, #4

08001128 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001128:	480a      	ldr	r0, [pc, #40]	@ (8001154 <LoopForever+0xa>)
  ldr r3, =_edata
 800112a:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <LoopForever+0xe>)
  adds r2, r0, r1
 800112c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800112e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001130:	d3f6      	bcc.n	8001120 <CopyDataInit>
  ldr r2, =_sbss
 8001132:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <LoopForever+0x12>)
  b LoopFillZerobss
 8001134:	e002      	b.n	800113c <LoopFillZerobss>

08001136 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  str  r3, [r2]
 8001138:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800113a:	3204      	adds	r2, #4

0800113c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800113c:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <LoopForever+0x16>)
  cmp r2, r3
 800113e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001140:	d3f9      	bcc.n	8001136 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001142:	f004 f99d 	bl	8005480 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001146:	f7ff fa5b 	bl	8000600 <main>

0800114a <LoopForever>:

LoopForever:
    b LoopForever
 800114a:	e7fe      	b.n	800114a <LoopForever>
  ldr   r0, =_estack
 800114c:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8001150:	080077b4 	.word	0x080077b4
  ldr r0, =_sdata
 8001154:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001158:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 800115c:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8001160:	200006a0 	.word	0x200006a0

08001164 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001164:	e7fe      	b.n	8001164 <ADC1_IRQHandler>

08001166 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800116c:	1dfb      	adds	r3, r7, #7
 800116e:	2200      	movs	r2, #0
 8001170:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001172:	2003      	movs	r0, #3
 8001174:	f000 f80e 	bl	8001194 <HAL_InitTick>
 8001178:	1e03      	subs	r3, r0, #0
 800117a:	d003      	beq.n	8001184 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800117c:	1dfb      	adds	r3, r7, #7
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
 8001182:	e001      	b.n	8001188 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001184:	f7ff fcda 	bl	8000b3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001188:	1dfb      	adds	r3, r7, #7
 800118a:	781b      	ldrb	r3, [r3, #0]
}
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	b002      	add	sp, #8
 8001192:	bd80      	pop	{r7, pc}

08001194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800119c:	230f      	movs	r3, #15
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 80011a4:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <HAL_InitTick+0x88>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d02b      	beq.n	8001204 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80011ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001220 <HAL_InitTick+0x8c>)
 80011ae:	681c      	ldr	r4, [r3, #0]
 80011b0:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <HAL_InitTick+0x88>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	0019      	movs	r1, r3
 80011b6:	23fa      	movs	r3, #250	@ 0xfa
 80011b8:	0098      	lsls	r0, r3, #2
 80011ba:	f7fe ffaf 	bl	800011c <__udivsi3>
 80011be:	0003      	movs	r3, r0
 80011c0:	0019      	movs	r1, r3
 80011c2:	0020      	movs	r0, r4
 80011c4:	f7fe ffaa 	bl	800011c <__udivsi3>
 80011c8:	0003      	movs	r3, r0
 80011ca:	0018      	movs	r0, r3
 80011cc:	f000 f8dd 	bl	800138a <HAL_SYSTICK_Config>
 80011d0:	1e03      	subs	r3, r0, #0
 80011d2:	d112      	bne.n	80011fa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d80a      	bhi.n	80011f0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	2301      	movs	r3, #1
 80011de:	425b      	negs	r3, r3
 80011e0:	2200      	movs	r2, #0
 80011e2:	0018      	movs	r0, r3
 80011e4:	f000 f8bc 	bl	8001360 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <HAL_InitTick+0x90>)
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	e00d      	b.n	800120c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80011f0:	230f      	movs	r3, #15
 80011f2:	18fb      	adds	r3, r7, r3
 80011f4:	2201      	movs	r2, #1
 80011f6:	701a      	strb	r2, [r3, #0]
 80011f8:	e008      	b.n	800120c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011fa:	230f      	movs	r3, #15
 80011fc:	18fb      	adds	r3, r7, r3
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	e003      	b.n	800120c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001204:	230f      	movs	r3, #15
 8001206:	18fb      	adds	r3, r7, r3
 8001208:	2201      	movs	r2, #1
 800120a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800120c:	230f      	movs	r3, #15
 800120e:	18fb      	adds	r3, r7, r3
 8001210:	781b      	ldrb	r3, [r3, #0]
}
 8001212:	0018      	movs	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	b005      	add	sp, #20
 8001218:	bd90      	pop	{r4, r7, pc}
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	20000008 	.word	0x20000008
 8001220:	20000000 	.word	0x20000000
 8001224:	20000004 	.word	0x20000004

08001228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  return uwTick;
 800122c:	4b02      	ldr	r3, [pc, #8]	@ (8001238 <HAL_GetTick+0x10>)
 800122e:	681b      	ldr	r3, [r3, #0]
}
 8001230:	0018      	movs	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	46c0      	nop			@ (mov r8, r8)
 8001238:	2000025c 	.word	0x2000025c

0800123c <__NVIC_SetPriority>:
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	0002      	movs	r2, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	1dfb      	adds	r3, r7, #7
 8001248:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001250:	d828      	bhi.n	80012a4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001252:	4a2f      	ldr	r2, [pc, #188]	@ (8001310 <__NVIC_SetPriority+0xd4>)
 8001254:	1dfb      	adds	r3, r7, #7
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b25b      	sxtb	r3, r3
 800125a:	089b      	lsrs	r3, r3, #2
 800125c:	33c0      	adds	r3, #192	@ 0xc0
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	589b      	ldr	r3, [r3, r2]
 8001262:	1dfa      	adds	r2, r7, #7
 8001264:	7812      	ldrb	r2, [r2, #0]
 8001266:	0011      	movs	r1, r2
 8001268:	2203      	movs	r2, #3
 800126a:	400a      	ands	r2, r1
 800126c:	00d2      	lsls	r2, r2, #3
 800126e:	21ff      	movs	r1, #255	@ 0xff
 8001270:	4091      	lsls	r1, r2
 8001272:	000a      	movs	r2, r1
 8001274:	43d2      	mvns	r2, r2
 8001276:	401a      	ands	r2, r3
 8001278:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	019b      	lsls	r3, r3, #6
 800127e:	22ff      	movs	r2, #255	@ 0xff
 8001280:	401a      	ands	r2, r3
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	0018      	movs	r0, r3
 8001288:	2303      	movs	r3, #3
 800128a:	4003      	ands	r3, r0
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001290:	481f      	ldr	r0, [pc, #124]	@ (8001310 <__NVIC_SetPriority+0xd4>)
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b25b      	sxtb	r3, r3
 8001298:	089b      	lsrs	r3, r3, #2
 800129a:	430a      	orrs	r2, r1
 800129c:	33c0      	adds	r3, #192	@ 0xc0
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	501a      	str	r2, [r3, r0]
}
 80012a2:	e031      	b.n	8001308 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001314 <__NVIC_SetPriority+0xd8>)
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	0019      	movs	r1, r3
 80012ac:	230f      	movs	r3, #15
 80012ae:	400b      	ands	r3, r1
 80012b0:	3b08      	subs	r3, #8
 80012b2:	089b      	lsrs	r3, r3, #2
 80012b4:	3306      	adds	r3, #6
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	18d3      	adds	r3, r2, r3
 80012ba:	3304      	adds	r3, #4
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	1dfa      	adds	r2, r7, #7
 80012c0:	7812      	ldrb	r2, [r2, #0]
 80012c2:	0011      	movs	r1, r2
 80012c4:	2203      	movs	r2, #3
 80012c6:	400a      	ands	r2, r1
 80012c8:	00d2      	lsls	r2, r2, #3
 80012ca:	21ff      	movs	r1, #255	@ 0xff
 80012cc:	4091      	lsls	r1, r2
 80012ce:	000a      	movs	r2, r1
 80012d0:	43d2      	mvns	r2, r2
 80012d2:	401a      	ands	r2, r3
 80012d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	019b      	lsls	r3, r3, #6
 80012da:	22ff      	movs	r2, #255	@ 0xff
 80012dc:	401a      	ands	r2, r3
 80012de:	1dfb      	adds	r3, r7, #7
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	0018      	movs	r0, r3
 80012e4:	2303      	movs	r3, #3
 80012e6:	4003      	ands	r3, r0
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012ec:	4809      	ldr	r0, [pc, #36]	@ (8001314 <__NVIC_SetPriority+0xd8>)
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	001c      	movs	r4, r3
 80012f4:	230f      	movs	r3, #15
 80012f6:	4023      	ands	r3, r4
 80012f8:	3b08      	subs	r3, #8
 80012fa:	089b      	lsrs	r3, r3, #2
 80012fc:	430a      	orrs	r2, r1
 80012fe:	3306      	adds	r3, #6
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	18c3      	adds	r3, r0, r3
 8001304:	3304      	adds	r3, #4
 8001306:	601a      	str	r2, [r3, #0]
}
 8001308:	46c0      	nop			@ (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b003      	add	sp, #12
 800130e:	bd90      	pop	{r4, r7, pc}
 8001310:	e000e100 	.word	0xe000e100
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <SysTick_Config>:
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	1e5a      	subs	r2, r3, #1
 8001324:	2380      	movs	r3, #128	@ 0x80
 8001326:	045b      	lsls	r3, r3, #17
 8001328:	429a      	cmp	r2, r3
 800132a:	d301      	bcc.n	8001330 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 800132c:	2301      	movs	r3, #1
 800132e:	e010      	b.n	8001352 <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <SysTick_Config+0x44>)
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	3a01      	subs	r2, #1
 8001336:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001338:	2301      	movs	r3, #1
 800133a:	425b      	negs	r3, r3
 800133c:	2103      	movs	r1, #3
 800133e:	0018      	movs	r0, r3
 8001340:	f7ff ff7c 	bl	800123c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001344:	4b05      	ldr	r3, [pc, #20]	@ (800135c <SysTick_Config+0x44>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800134a:	4b04      	ldr	r3, [pc, #16]	@ (800135c <SysTick_Config+0x44>)
 800134c:	2207      	movs	r2, #7
 800134e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001350:	2300      	movs	r3, #0
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b002      	add	sp, #8
 8001358:	bd80      	pop	{r7, pc}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	e000e010 	.word	0xe000e010

08001360 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	210f      	movs	r1, #15
 800136c:	187b      	adds	r3, r7, r1
 800136e:	1c02      	adds	r2, r0, #0
 8001370:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	187b      	adds	r3, r7, r1
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	b25b      	sxtb	r3, r3
 800137a:	0011      	movs	r1, r2
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff ff5d 	bl	800123c <__NVIC_SetPriority>
}
 8001382:	46c0      	nop			@ (mov r8, r8)
 8001384:	46bd      	mov	sp, r7
 8001386:	b004      	add	sp, #16
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	0018      	movs	r0, r3
 8001396:	f7ff ffbf 	bl	8001318 <SysTick_Config>
 800139a:	0003      	movs	r3, r0
}
 800139c:	0018      	movs	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80013b2:	e153      	b.n	800165c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2101      	movs	r1, #1
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4091      	lsls	r1, r2
 80013be:	000a      	movs	r2, r1
 80013c0:	4013      	ands	r3, r2
 80013c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d100      	bne.n	80013cc <HAL_GPIO_Init+0x28>
 80013ca:	e144      	b.n	8001656 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d003      	beq.n	80013dc <HAL_GPIO_Init+0x38>
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	2b12      	cmp	r3, #18
 80013da:	d125      	bne.n	8001428 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	08da      	lsrs	r2, r3, #3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3208      	adds	r2, #8
 80013e4:	0092      	lsls	r2, r2, #2
 80013e6:	58d3      	ldr	r3, [r2, r3]
 80013e8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	2207      	movs	r2, #7
 80013ee:	4013      	ands	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	220f      	movs	r2, #15
 80013f4:	409a      	lsls	r2, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	43da      	mvns	r2, r3
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	4013      	ands	r3, r2
 80013fe:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	220f      	movs	r2, #15
 8001406:	401a      	ands	r2, r3
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	2107      	movs	r1, #7
 800140c:	400b      	ands	r3, r1
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	409a      	lsls	r2, r3
 8001412:	0013      	movs	r3, r2
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	4313      	orrs	r3, r2
 8001418:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	08da      	lsrs	r2, r3, #3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	3208      	adds	r2, #8
 8001422:	0092      	lsls	r2, r2, #2
 8001424:	6979      	ldr	r1, [r7, #20]
 8001426:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	2203      	movs	r2, #3
 8001434:	409a      	lsls	r2, r3
 8001436:	0013      	movs	r3, r2
 8001438:	43da      	mvns	r2, r3
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	4013      	ands	r3, r2
 800143e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2203      	movs	r2, #3
 8001446:	401a      	ands	r2, r3
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	409a      	lsls	r2, r3
 800144e:	0013      	movs	r3, r2
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	4313      	orrs	r3, r2
 8001454:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d00b      	beq.n	800147c <HAL_GPIO_Init+0xd8>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b02      	cmp	r3, #2
 800146a:	d007      	beq.n	800147c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001470:	2b11      	cmp	r3, #17
 8001472:	d003      	beq.n	800147c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	2b12      	cmp	r3, #18
 800147a:	d130      	bne.n	80014de <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	2203      	movs	r2, #3
 8001488:	409a      	lsls	r2, r3
 800148a:	0013      	movs	r3, r2
 800148c:	43da      	mvns	r2, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	4013      	ands	r3, r2
 8001492:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	68da      	ldr	r2, [r3, #12]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	409a      	lsls	r2, r3
 800149e:	0013      	movs	r3, r2
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014b2:	2201      	movs	r2, #1
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	409a      	lsls	r2, r3
 80014b8:	0013      	movs	r3, r2
 80014ba:	43da      	mvns	r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	4013      	ands	r3, r2
 80014c0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	091b      	lsrs	r3, r3, #4
 80014c8:	2201      	movs	r2, #1
 80014ca:	401a      	ands	r2, r3
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	2b03      	cmp	r3, #3
 80014e4:	d017      	beq.n	8001516 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	2203      	movs	r2, #3
 80014f2:	409a      	lsls	r2, r3
 80014f4:	0013      	movs	r3, r2
 80014f6:	43da      	mvns	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	4013      	ands	r3, r2
 80014fc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	409a      	lsls	r2, r3
 8001508:	0013      	movs	r3, r2
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	4313      	orrs	r3, r2
 800150e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	2380      	movs	r3, #128	@ 0x80
 800151c:	055b      	lsls	r3, r3, #21
 800151e:	4013      	ands	r3, r2
 8001520:	d100      	bne.n	8001524 <HAL_GPIO_Init+0x180>
 8001522:	e098      	b.n	8001656 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001524:	4a53      	ldr	r2, [pc, #332]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	089b      	lsrs	r3, r3, #2
 800152a:	3318      	adds	r3, #24
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	589b      	ldr	r3, [r3, r2]
 8001530:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	2203      	movs	r2, #3
 8001536:	4013      	ands	r3, r2
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	220f      	movs	r2, #15
 800153c:	409a      	lsls	r2, r3
 800153e:	0013      	movs	r3, r2
 8001540:	43da      	mvns	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	4013      	ands	r3, r2
 8001546:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	23a0      	movs	r3, #160	@ 0xa0
 800154c:	05db      	lsls	r3, r3, #23
 800154e:	429a      	cmp	r2, r3
 8001550:	d019      	beq.n	8001586 <HAL_GPIO_Init+0x1e2>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a48      	ldr	r2, [pc, #288]	@ (8001678 <HAL_GPIO_Init+0x2d4>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d013      	beq.n	8001582 <HAL_GPIO_Init+0x1de>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4a47      	ldr	r2, [pc, #284]	@ (800167c <HAL_GPIO_Init+0x2d8>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d00d      	beq.n	800157e <HAL_GPIO_Init+0x1da>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a46      	ldr	r2, [pc, #280]	@ (8001680 <HAL_GPIO_Init+0x2dc>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d007      	beq.n	800157a <HAL_GPIO_Init+0x1d6>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a45      	ldr	r2, [pc, #276]	@ (8001684 <HAL_GPIO_Init+0x2e0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d101      	bne.n	8001576 <HAL_GPIO_Init+0x1d2>
 8001572:	2305      	movs	r3, #5
 8001574:	e008      	b.n	8001588 <HAL_GPIO_Init+0x1e4>
 8001576:	2306      	movs	r3, #6
 8001578:	e006      	b.n	8001588 <HAL_GPIO_Init+0x1e4>
 800157a:	2303      	movs	r3, #3
 800157c:	e004      	b.n	8001588 <HAL_GPIO_Init+0x1e4>
 800157e:	2302      	movs	r3, #2
 8001580:	e002      	b.n	8001588 <HAL_GPIO_Init+0x1e4>
 8001582:	2301      	movs	r3, #1
 8001584:	e000      	b.n	8001588 <HAL_GPIO_Init+0x1e4>
 8001586:	2300      	movs	r3, #0
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	2103      	movs	r1, #3
 800158c:	400a      	ands	r2, r1
 800158e:	00d2      	lsls	r2, r2, #3
 8001590:	4093      	lsls	r3, r2
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	4313      	orrs	r3, r2
 8001596:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001598:	4936      	ldr	r1, [pc, #216]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	089b      	lsrs	r3, r3, #2
 800159e:	3318      	adds	r3, #24
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80015a6:	4a33      	ldr	r2, [pc, #204]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	58d3      	ldr	r3, [r2, r3]
 80015ac:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	43da      	mvns	r2, r3
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	4013      	ands	r3, r2
 80015b6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	2380      	movs	r3, #128	@ 0x80
 80015be:	025b      	lsls	r3, r3, #9
 80015c0:	4013      	ands	r3, r2
 80015c2:	d003      	beq.n	80015cc <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80015cc:	4929      	ldr	r1, [pc, #164]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 80015ce:	2280      	movs	r2, #128	@ 0x80
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80015d4:	4a27      	ldr	r2, [pc, #156]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 80015d6:	2384      	movs	r3, #132	@ 0x84
 80015d8:	58d3      	ldr	r3, [r2, r3]
 80015da:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	43da      	mvns	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	4013      	ands	r3, r2
 80015e4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	2380      	movs	r3, #128	@ 0x80
 80015ec:	029b      	lsls	r3, r3, #10
 80015ee:	4013      	ands	r3, r2
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80015fa:	491e      	ldr	r1, [pc, #120]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 80015fc:	2284      	movs	r2, #132	@ 0x84
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	43da      	mvns	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	4013      	ands	r3, r2
 8001610:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	2380      	movs	r3, #128	@ 0x80
 8001618:	035b      	lsls	r3, r3, #13
 800161a:	4013      	ands	r3, r2
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001626:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 8001628:	697a      	ldr	r2, [r7, #20]
 800162a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800162c:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	43da      	mvns	r2, r3
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	4013      	ands	r3, r2
 800163a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	039b      	lsls	r3, r3, #14
 8001644:	4013      	ands	r3, r2
 8001646:	d003      	beq.n	8001650 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4313      	orrs	r3, r2
 800164e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <HAL_GPIO_Init+0x2d0>)
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	3301      	adds	r3, #1
 800165a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	40da      	lsrs	r2, r3
 8001664:	1e13      	subs	r3, r2, #0
 8001666:	d000      	beq.n	800166a <HAL_GPIO_Init+0x2c6>
 8001668:	e6a4      	b.n	80013b4 <HAL_GPIO_Init+0x10>
  }
}
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	46c0      	nop			@ (mov r8, r8)
 800166e:	46bd      	mov	sp, r7
 8001670:	b006      	add	sp, #24
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40021800 	.word	0x40021800
 8001678:	50000400 	.word	0x50000400
 800167c:	50000800 	.word	0x50000800
 8001680:	50000c00 	.word	0x50000c00
 8001684:	50001400 	.word	0x50001400

08001688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	000a      	movs	r2, r1
 8001692:	1cbb      	adds	r3, r7, #2
 8001694:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	1cba      	adds	r2, r7, #2
 800169c:	8812      	ldrh	r2, [r2, #0]
 800169e:	4013      	ands	r3, r2
 80016a0:	d004      	beq.n	80016ac <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80016a2:	230f      	movs	r3, #15
 80016a4:	18fb      	adds	r3, r7, r3
 80016a6:	2201      	movs	r2, #1
 80016a8:	701a      	strb	r2, [r3, #0]
 80016aa:	e003      	b.n	80016b4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ac:	230f      	movs	r3, #15
 80016ae:	18fb      	adds	r3, r7, r3
 80016b0:	2200      	movs	r2, #0
 80016b2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80016b4:	230f      	movs	r3, #15
 80016b6:	18fb      	adds	r3, r7, r3
 80016b8:	781b      	ldrb	r3, [r3, #0]
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b004      	add	sp, #16
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	0008      	movs	r0, r1
 80016cc:	0011      	movs	r1, r2
 80016ce:	1cbb      	adds	r3, r7, #2
 80016d0:	1c02      	adds	r2, r0, #0
 80016d2:	801a      	strh	r2, [r3, #0]
 80016d4:	1c7b      	adds	r3, r7, #1
 80016d6:	1c0a      	adds	r2, r1, #0
 80016d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016da:	1c7b      	adds	r3, r7, #1
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d004      	beq.n	80016ec <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016e2:	1cbb      	adds	r3, r7, #2
 80016e4:	881a      	ldrh	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016ea:	e003      	b.n	80016f4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016ec:	1cbb      	adds	r3, r7, #2
 80016ee:	881a      	ldrh	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016f4:	46c0      	nop			@ (mov r8, r8)
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b002      	add	sp, #8
 80016fa:	bd80      	pop	{r7, pc}

080016fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e08f      	b.n	800182e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2241      	movs	r2, #65	@ 0x41
 8001712:	5c9b      	ldrb	r3, [r3, r2]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d107      	bne.n	800172a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2240      	movs	r2, #64	@ 0x40
 800171e:	2100      	movs	r1, #0
 8001720:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	0018      	movs	r0, r3
 8001726:	f7ff fa2d 	bl	8000b84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2241      	movs	r2, #65	@ 0x41
 800172e:	2124      	movs	r1, #36	@ 0x24
 8001730:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2101      	movs	r1, #1
 800173e:	438a      	bics	r2, r1
 8001740:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	493b      	ldr	r1, [pc, #236]	@ (8001838 <HAL_I2C_Init+0x13c>)
 800174c:	400a      	ands	r2, r1
 800174e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4938      	ldr	r1, [pc, #224]	@ (800183c <HAL_I2C_Init+0x140>)
 800175c:	400a      	ands	r2, r1
 800175e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d108      	bne.n	800177a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2180      	movs	r1, #128	@ 0x80
 8001772:	0209      	lsls	r1, r1, #8
 8001774:	430a      	orrs	r2, r1
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	e007      	b.n	800178a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2184      	movs	r1, #132	@ 0x84
 8001784:	0209      	lsls	r1, r1, #8
 8001786:	430a      	orrs	r2, r1
 8001788:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b02      	cmp	r3, #2
 8001790:	d109      	bne.n	80017a6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2180      	movs	r1, #128	@ 0x80
 800179e:	0109      	lsls	r1, r1, #4
 80017a0:	430a      	orrs	r2, r1
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	e007      	b.n	80017b6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4923      	ldr	r1, [pc, #140]	@ (8001840 <HAL_I2C_Init+0x144>)
 80017b2:	400a      	ands	r2, r1
 80017b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4920      	ldr	r1, [pc, #128]	@ (8001844 <HAL_I2C_Init+0x148>)
 80017c2:	430a      	orrs	r2, r1
 80017c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	491a      	ldr	r1, [pc, #104]	@ (800183c <HAL_I2C_Init+0x140>)
 80017d2:	400a      	ands	r2, r1
 80017d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	691a      	ldr	r2, [r3, #16]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	431a      	orrs	r2, r3
 80017e0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69d9      	ldr	r1, [r3, #28]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a1a      	ldr	r2, [r3, #32]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	430a      	orrs	r2, r1
 80017fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2101      	movs	r1, #1
 800180c:	430a      	orrs	r2, r1
 800180e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2241      	movs	r2, #65	@ 0x41
 800181a:	2120      	movs	r1, #32
 800181c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2242      	movs	r2, #66	@ 0x42
 8001828:	2100      	movs	r1, #0
 800182a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b002      	add	sp, #8
 8001834:	bd80      	pop	{r7, pc}
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	f0ffffff 	.word	0xf0ffffff
 800183c:	ffff7fff 	.word	0xffff7fff
 8001840:	fffff7ff 	.word	0xfffff7ff
 8001844:	02008000 	.word	0x02008000

08001848 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001848:	b590      	push	{r4, r7, lr}
 800184a:	b089      	sub	sp, #36	@ 0x24
 800184c:	af02      	add	r7, sp, #8
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	000c      	movs	r4, r1
 8001852:	0010      	movs	r0, r2
 8001854:	0019      	movs	r1, r3
 8001856:	230a      	movs	r3, #10
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	1c22      	adds	r2, r4, #0
 800185c:	801a      	strh	r2, [r3, #0]
 800185e:	2308      	movs	r3, #8
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	1c02      	adds	r2, r0, #0
 8001864:	801a      	strh	r2, [r3, #0]
 8001866:	1dbb      	adds	r3, r7, #6
 8001868:	1c0a      	adds	r2, r1, #0
 800186a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2241      	movs	r2, #65	@ 0x41
 8001870:	5c9b      	ldrb	r3, [r3, r2]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b20      	cmp	r3, #32
 8001876:	d000      	beq.n	800187a <HAL_I2C_Mem_Write+0x32>
 8001878:	e10c      	b.n	8001a94 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800187a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800187c:	2b00      	cmp	r3, #0
 800187e:	d004      	beq.n	800188a <HAL_I2C_Mem_Write+0x42>
 8001880:	232c      	movs	r3, #44	@ 0x2c
 8001882:	18fb      	adds	r3, r7, r3
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d105      	bne.n	8001896 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2280      	movs	r2, #128	@ 0x80
 800188e:	0092      	lsls	r2, r2, #2
 8001890:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e0ff      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2240      	movs	r2, #64	@ 0x40
 800189a:	5c9b      	ldrb	r3, [r3, r2]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d101      	bne.n	80018a4 <HAL_I2C_Mem_Write+0x5c>
 80018a0:	2302      	movs	r3, #2
 80018a2:	e0f8      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2240      	movs	r2, #64	@ 0x40
 80018a8:	2101      	movs	r1, #1
 80018aa:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018ac:	f7ff fcbc 	bl	8001228 <HAL_GetTick>
 80018b0:	0003      	movs	r3, r0
 80018b2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018b4:	2380      	movs	r3, #128	@ 0x80
 80018b6:	0219      	lsls	r1, r3, #8
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	2319      	movs	r3, #25
 80018c0:	2201      	movs	r2, #1
 80018c2:	f000 f975 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 80018c6:	1e03      	subs	r3, r0, #0
 80018c8:	d001      	beq.n	80018ce <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e0e3      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2241      	movs	r2, #65	@ 0x41
 80018d2:	2121      	movs	r1, #33	@ 0x21
 80018d4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2242      	movs	r2, #66	@ 0x42
 80018da:	2140      	movs	r1, #64	@ 0x40
 80018dc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	222c      	movs	r2, #44	@ 0x2c
 80018ee:	18ba      	adds	r2, r7, r2
 80018f0:	8812      	ldrh	r2, [r2, #0]
 80018f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2200      	movs	r2, #0
 80018f8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018fa:	1dbb      	adds	r3, r7, #6
 80018fc:	881c      	ldrh	r4, [r3, #0]
 80018fe:	2308      	movs	r3, #8
 8001900:	18fb      	adds	r3, r7, r3
 8001902:	881a      	ldrh	r2, [r3, #0]
 8001904:	230a      	movs	r3, #10
 8001906:	18fb      	adds	r3, r7, r3
 8001908:	8819      	ldrh	r1, [r3, #0]
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	0023      	movs	r3, r4
 8001916:	f000 f8c5 	bl	8001aa4 <I2C_RequestMemoryWrite>
 800191a:	1e03      	subs	r3, r0, #0
 800191c:	d005      	beq.n	800192a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2240      	movs	r2, #64	@ 0x40
 8001922:	2100      	movs	r1, #0
 8001924:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e0b5      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800192e:	b29b      	uxth	r3, r3
 8001930:	2bff      	cmp	r3, #255	@ 0xff
 8001932:	d911      	bls.n	8001958 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	22ff      	movs	r2, #255	@ 0xff
 8001938:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800193e:	b2da      	uxtb	r2, r3
 8001940:	2380      	movs	r3, #128	@ 0x80
 8001942:	045c      	lsls	r4, r3, #17
 8001944:	230a      	movs	r3, #10
 8001946:	18fb      	adds	r3, r7, r3
 8001948:	8819      	ldrh	r1, [r3, #0]
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	2300      	movs	r3, #0
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	0023      	movs	r3, r4
 8001952:	f000 fb07 	bl	8001f64 <I2C_TransferConfig>
 8001956:	e012      	b.n	800197e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800195c:	b29a      	uxth	r2, r3
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001966:	b2da      	uxtb	r2, r3
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	049c      	lsls	r4, r3, #18
 800196c:	230a      	movs	r3, #10
 800196e:	18fb      	adds	r3, r7, r3
 8001970:	8819      	ldrh	r1, [r3, #0]
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	2300      	movs	r3, #0
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	0023      	movs	r3, r4
 800197a:	f000 faf3 	bl	8001f64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	0018      	movs	r0, r3
 8001986:	f000 f96b 	bl	8001c60 <I2C_WaitOnTXISFlagUntilTimeout>
 800198a:	1e03      	subs	r3, r0, #0
 800198c:	d001      	beq.n	8001992 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e081      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001996:	781a      	ldrb	r2, [r3, #0]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a2:	1c5a      	adds	r2, r3, #1
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	3b01      	subs	r3, #1
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ba:	3b01      	subs	r3, #1
 80019bc:	b29a      	uxth	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d03a      	beq.n	8001a42 <HAL_I2C_Mem_Write+0x1fa>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d136      	bne.n	8001a42 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	0013      	movs	r3, r2
 80019de:	2200      	movs	r2, #0
 80019e0:	2180      	movs	r1, #128	@ 0x80
 80019e2:	f000 f8e5 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 80019e6:	1e03      	subs	r3, r0, #0
 80019e8:	d001      	beq.n	80019ee <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e053      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	2bff      	cmp	r3, #255	@ 0xff
 80019f6:	d911      	bls.n	8001a1c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	22ff      	movs	r2, #255	@ 0xff
 80019fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a02:	b2da      	uxtb	r2, r3
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	045c      	lsls	r4, r3, #17
 8001a08:	230a      	movs	r3, #10
 8001a0a:	18fb      	adds	r3, r7, r3
 8001a0c:	8819      	ldrh	r1, [r3, #0]
 8001a0e:	68f8      	ldr	r0, [r7, #12]
 8001a10:	2300      	movs	r3, #0
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	0023      	movs	r3, r4
 8001a16:	f000 faa5 	bl	8001f64 <I2C_TransferConfig>
 8001a1a:	e012      	b.n	8001a42 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a2a:	b2da      	uxtb	r2, r3
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	049c      	lsls	r4, r3, #18
 8001a30:	230a      	movs	r3, #10
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	8819      	ldrh	r1, [r3, #0]
 8001a36:	68f8      	ldr	r0, [r7, #12]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	0023      	movs	r3, r4
 8001a3e:	f000 fa91 	bl	8001f64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d198      	bne.n	800197e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	0018      	movs	r0, r3
 8001a54:	f000 f94a 	bl	8001cec <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a58:	1e03      	subs	r3, r0, #0
 8001a5a:	d001      	beq.n	8001a60 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e01a      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2220      	movs	r2, #32
 8001a66:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	490b      	ldr	r1, [pc, #44]	@ (8001aa0 <HAL_I2C_Mem_Write+0x258>)
 8001a74:	400a      	ands	r2, r1
 8001a76:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2241      	movs	r2, #65	@ 0x41
 8001a7c:	2120      	movs	r1, #32
 8001a7e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2242      	movs	r2, #66	@ 0x42
 8001a84:	2100      	movs	r1, #0
 8001a86:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2240      	movs	r2, #64	@ 0x40
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	e000      	b.n	8001a96 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001a94:	2302      	movs	r3, #2
  }
}
 8001a96:	0018      	movs	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b007      	add	sp, #28
 8001a9c:	bd90      	pop	{r4, r7, pc}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	fe00e800 	.word	0xfe00e800

08001aa4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001aa4:	b5b0      	push	{r4, r5, r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	000c      	movs	r4, r1
 8001aae:	0010      	movs	r0, r2
 8001ab0:	0019      	movs	r1, r3
 8001ab2:	250a      	movs	r5, #10
 8001ab4:	197b      	adds	r3, r7, r5
 8001ab6:	1c22      	adds	r2, r4, #0
 8001ab8:	801a      	strh	r2, [r3, #0]
 8001aba:	2308      	movs	r3, #8
 8001abc:	18fb      	adds	r3, r7, r3
 8001abe:	1c02      	adds	r2, r0, #0
 8001ac0:	801a      	strh	r2, [r3, #0]
 8001ac2:	1dbb      	adds	r3, r7, #6
 8001ac4:	1c0a      	adds	r2, r1, #0
 8001ac6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001ac8:	1dbb      	adds	r3, r7, #6
 8001aca:	881b      	ldrh	r3, [r3, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	2380      	movs	r3, #128	@ 0x80
 8001ad0:	045c      	lsls	r4, r3, #17
 8001ad2:	197b      	adds	r3, r7, r5
 8001ad4:	8819      	ldrh	r1, [r3, #0]
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	4b23      	ldr	r3, [pc, #140]	@ (8001b68 <I2C_RequestMemoryWrite+0xc4>)
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	0023      	movs	r3, r4
 8001ade:	f000 fa41 	bl	8001f64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ae4:	6a39      	ldr	r1, [r7, #32]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f000 f8b9 	bl	8001c60 <I2C_WaitOnTXISFlagUntilTimeout>
 8001aee:	1e03      	subs	r3, r0, #0
 8001af0:	d001      	beq.n	8001af6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e033      	b.n	8001b5e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001af6:	1dbb      	adds	r3, r7, #6
 8001af8:	881b      	ldrh	r3, [r3, #0]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d107      	bne.n	8001b0e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001afe:	2308      	movs	r3, #8
 8001b00:	18fb      	adds	r3, r7, r3
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b0c:	e019      	b.n	8001b42 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001b0e:	2308      	movs	r3, #8
 8001b10:	18fb      	adds	r3, r7, r3
 8001b12:	881b      	ldrh	r3, [r3, #0]
 8001b14:	0a1b      	lsrs	r3, r3, #8
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b22:	6a39      	ldr	r1, [r7, #32]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f000 f89a 	bl	8001c60 <I2C_WaitOnTXISFlagUntilTimeout>
 8001b2c:	1e03      	subs	r3, r0, #0
 8001b2e:	d001      	beq.n	8001b34 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e014      	b.n	8001b5e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b34:	2308      	movs	r3, #8
 8001b36:	18fb      	adds	r3, r7, r3
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001b42:	6a3a      	ldr	r2, [r7, #32]
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	0013      	movs	r3, r2
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	2180      	movs	r1, #128	@ 0x80
 8001b50:	f000 f82e 	bl	8001bb0 <I2C_WaitOnFlagUntilTimeout>
 8001b54:	1e03      	subs	r3, r0, #0
 8001b56:	d001      	beq.n	8001b5c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e000      	b.n	8001b5e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	0018      	movs	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b004      	add	sp, #16
 8001b64:	bdb0      	pop	{r4, r5, r7, pc}
 8001b66:	46c0      	nop			@ (mov r8, r8)
 8001b68:	80002000 	.word	0x80002000

08001b6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d103      	bne.n	8001b8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	2201      	movs	r2, #1
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d007      	beq.n	8001ba8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	699a      	ldr	r2, [r3, #24]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	619a      	str	r2, [r3, #24]
  }
}
 8001ba8:	46c0      	nop			@ (mov r8, r8)
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b002      	add	sp, #8
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	1dfb      	adds	r3, r7, #7
 8001bbe:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bc0:	e03a      	b.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	6839      	ldr	r1, [r7, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f000 f8d3 	bl	8001d74 <I2C_IsErrorOccurred>
 8001bce:	1e03      	subs	r3, r0, #0
 8001bd0:	d001      	beq.n	8001bd6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e040      	b.n	8001c58 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	d02d      	beq.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bdc:	f7ff fb24 	bl	8001228 <HAL_GetTick>
 8001be0:	0002      	movs	r2, r0
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d302      	bcc.n	8001bf2 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d122      	bne.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	425a      	negs	r2, r3
 8001c02:	4153      	adcs	r3, r2
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	001a      	movs	r2, r3
 8001c08:	1dfb      	adds	r3, r7, #7
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d113      	bne.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c14:	2220      	movs	r2, #32
 8001c16:	431a      	orrs	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2241      	movs	r2, #65	@ 0x41
 8001c20:	2120      	movs	r1, #32
 8001c22:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2242      	movs	r2, #66	@ 0x42
 8001c28:	2100      	movs	r1, #0
 8001c2a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2240      	movs	r2, #64	@ 0x40
 8001c30:	2100      	movs	r1, #0
 8001c32:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e00f      	b.n	8001c58 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	4013      	ands	r3, r2
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	425a      	negs	r2, r3
 8001c48:	4153      	adcs	r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	001a      	movs	r2, r3
 8001c4e:	1dfb      	adds	r3, r7, #7
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d0b5      	beq.n	8001bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	0018      	movs	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	b004      	add	sp, #16
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c6c:	e032      	b.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	0018      	movs	r0, r3
 8001c76:	f000 f87d 	bl	8001d74 <I2C_IsErrorOccurred>
 8001c7a:	1e03      	subs	r3, r0, #0
 8001c7c:	d001      	beq.n	8001c82 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e030      	b.n	8001ce4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	3301      	adds	r3, #1
 8001c86:	d025      	beq.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c88:	f7ff face 	bl	8001228 <HAL_GetTick>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	68ba      	ldr	r2, [r7, #8]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d302      	bcc.n	8001c9e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d11a      	bne.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d013      	beq.n	8001cd4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb0:	2220      	movs	r2, #32
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2241      	movs	r2, #65	@ 0x41
 8001cbc:	2120      	movs	r1, #32
 8001cbe:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2242      	movs	r2, #66	@ 0x42
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2240      	movs	r2, #64	@ 0x40
 8001ccc:	2100      	movs	r1, #0
 8001cce:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e007      	b.n	8001ce4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d1c5      	bne.n	8001c6e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b004      	add	sp, #16
 8001cea:	bd80      	pop	{r7, pc}

08001cec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cf8:	e02f      	b.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	68b9      	ldr	r1, [r7, #8]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	0018      	movs	r0, r3
 8001d02:	f000 f837 	bl	8001d74 <I2C_IsErrorOccurred>
 8001d06:	1e03      	subs	r3, r0, #0
 8001d08:	d001      	beq.n	8001d0e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e02d      	b.n	8001d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d0e:	f7ff fa8b 	bl	8001228 <HAL_GetTick>
 8001d12:	0002      	movs	r2, r0
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	68ba      	ldr	r2, [r7, #8]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d302      	bcc.n	8001d24 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d11a      	bne.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b20      	cmp	r3, #32
 8001d30:	d013      	beq.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	2220      	movs	r2, #32
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2241      	movs	r2, #65	@ 0x41
 8001d42:	2120      	movs	r1, #32
 8001d44:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2242      	movs	r2, #66	@ 0x42
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2240      	movs	r2, #64	@ 0x40
 8001d52:	2100      	movs	r1, #0
 8001d54:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e007      	b.n	8001d6a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	2220      	movs	r2, #32
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b20      	cmp	r3, #32
 8001d66:	d1c8      	bne.n	8001cfa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b004      	add	sp, #16
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	@ 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d80:	2327      	movs	r3, #39	@ 0x27
 8001d82:	18fb      	adds	r3, r7, r3
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001d90:	2300      	movs	r3, #0
 8001d92:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2210      	movs	r2, #16
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d100      	bne.n	8001da2 <I2C_IsErrorOccurred+0x2e>
 8001da0:	e079      	b.n	8001e96 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2210      	movs	r2, #16
 8001da8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001daa:	e057      	b.n	8001e5c <I2C_IsErrorOccurred+0xe8>
 8001dac:	2227      	movs	r2, #39	@ 0x27
 8001dae:	18bb      	adds	r3, r7, r2
 8001db0:	18ba      	adds	r2, r7, r2
 8001db2:	7812      	ldrb	r2, [r2, #0]
 8001db4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	3301      	adds	r3, #1
 8001dba:	d04f      	beq.n	8001e5c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001dbc:	f7ff fa34 	bl	8001228 <HAL_GetTick>
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	68ba      	ldr	r2, [r7, #8]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d302      	bcc.n	8001dd2 <I2C_IsErrorOccurred+0x5e>
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d144      	bne.n	8001e5c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	2380      	movs	r3, #128	@ 0x80
 8001dda:	01db      	lsls	r3, r3, #7
 8001ddc:	4013      	ands	r3, r2
 8001dde:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001de0:	2013      	movs	r0, #19
 8001de2:	183b      	adds	r3, r7, r0
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	2142      	movs	r1, #66	@ 0x42
 8001de8:	5c52      	ldrb	r2, [r2, r1]
 8001dea:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	699a      	ldr	r2, [r3, #24]
 8001df2:	2380      	movs	r3, #128	@ 0x80
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	401a      	ands	r2, r3
 8001df8:	2380      	movs	r3, #128	@ 0x80
 8001dfa:	021b      	lsls	r3, r3, #8
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d126      	bne.n	8001e4e <I2C_IsErrorOccurred+0xda>
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	2380      	movs	r3, #128	@ 0x80
 8001e04:	01db      	lsls	r3, r3, #7
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d021      	beq.n	8001e4e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001e0a:	183b      	adds	r3, r7, r0
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	2b20      	cmp	r3, #32
 8001e10:	d01d      	beq.n	8001e4e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2180      	movs	r1, #128	@ 0x80
 8001e1e:	01c9      	lsls	r1, r1, #7
 8001e20:	430a      	orrs	r2, r1
 8001e22:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e24:	f7ff fa00 	bl	8001228 <HAL_GetTick>
 8001e28:	0003      	movs	r3, r0
 8001e2a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e2c:	e00f      	b.n	8001e4e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e2e:	f7ff f9fb 	bl	8001228 <HAL_GetTick>
 8001e32:	0002      	movs	r2, r0
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	2b19      	cmp	r3, #25
 8001e3a:	d908      	bls.n	8001e4e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	2220      	movs	r2, #32
 8001e40:	4313      	orrs	r3, r2
 8001e42:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001e44:	2327      	movs	r3, #39	@ 0x27
 8001e46:	18fb      	adds	r3, r7, r3
 8001e48:	2201      	movs	r2, #1
 8001e4a:	701a      	strb	r2, [r3, #0]

              break;
 8001e4c:	e006      	b.n	8001e5c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	2220      	movs	r2, #32
 8001e56:	4013      	ands	r3, r2
 8001e58:	2b20      	cmp	r3, #32
 8001e5a:	d1e8      	bne.n	8001e2e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	2220      	movs	r2, #32
 8001e64:	4013      	ands	r3, r2
 8001e66:	2b20      	cmp	r3, #32
 8001e68:	d004      	beq.n	8001e74 <I2C_IsErrorOccurred+0x100>
 8001e6a:	2327      	movs	r3, #39	@ 0x27
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d09b      	beq.n	8001dac <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001e74:	2327      	movs	r3, #39	@ 0x27
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d103      	bne.n	8001e86 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2220      	movs	r2, #32
 8001e84:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	2204      	movs	r2, #4
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001e8e:	2327      	movs	r3, #39	@ 0x27
 8001e90:	18fb      	adds	r3, r7, r3
 8001e92:	2201      	movs	r2, #1
 8001e94:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	2380      	movs	r3, #128	@ 0x80
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d00c      	beq.n	8001ec2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001ea8:	6a3b      	ldr	r3, [r7, #32]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	4313      	orrs	r3, r2
 8001eae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2280      	movs	r2, #128	@ 0x80
 8001eb6:	0052      	lsls	r2, r2, #1
 8001eb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001eba:	2327      	movs	r3, #39	@ 0x27
 8001ebc:	18fb      	adds	r3, r7, r3
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	2380      	movs	r3, #128	@ 0x80
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d00c      	beq.n	8001ee6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	2208      	movs	r2, #8
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2280      	movs	r2, #128	@ 0x80
 8001eda:	00d2      	lsls	r2, r2, #3
 8001edc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ede:	2327      	movs	r3, #39	@ 0x27
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	2380      	movs	r3, #128	@ 0x80
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4013      	ands	r3, r2
 8001eee:	d00c      	beq.n	8001f0a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2280      	movs	r2, #128	@ 0x80
 8001efe:	0092      	lsls	r2, r2, #2
 8001f00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f02:	2327      	movs	r3, #39	@ 0x27
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001f0a:	2327      	movs	r3, #39	@ 0x27
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01d      	beq.n	8001f50 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f7ff fe28 	bl	8001b6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	490e      	ldr	r1, [pc, #56]	@ (8001f60 <I2C_IsErrorOccurred+0x1ec>)
 8001f28:	400a      	ands	r2, r1
 8001f2a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f30:	6a3b      	ldr	r3, [r7, #32]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2241      	movs	r2, #65	@ 0x41
 8001f3c:	2120      	movs	r1, #32
 8001f3e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2242      	movs	r2, #66	@ 0x42
 8001f44:	2100      	movs	r1, #0
 8001f46:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2240      	movs	r2, #64	@ 0x40
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001f50:	2327      	movs	r3, #39	@ 0x27
 8001f52:	18fb      	adds	r3, r7, r3
 8001f54:	781b      	ldrb	r3, [r3, #0]
}
 8001f56:	0018      	movs	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b00a      	add	sp, #40	@ 0x28
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	fe00e800 	.word	0xfe00e800

08001f64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f64:	b590      	push	{r4, r7, lr}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	0008      	movs	r0, r1
 8001f6e:	0011      	movs	r1, r2
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	240a      	movs	r4, #10
 8001f74:	193b      	adds	r3, r7, r4
 8001f76:	1c02      	adds	r2, r0, #0
 8001f78:	801a      	strh	r2, [r3, #0]
 8001f7a:	2009      	movs	r0, #9
 8001f7c:	183b      	adds	r3, r7, r0
 8001f7e:	1c0a      	adds	r2, r1, #0
 8001f80:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f82:	193b      	adds	r3, r7, r4
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	059b      	lsls	r3, r3, #22
 8001f88:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f8a:	183b      	adds	r3, r7, r0
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	0419      	lsls	r1, r3, #16
 8001f90:	23ff      	movs	r3, #255	@ 0xff
 8001f92:	041b      	lsls	r3, r3, #16
 8001f94:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f96:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	085b      	lsrs	r3, r3, #1
 8001fa4:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fae:	0d51      	lsrs	r1, r2, #21
 8001fb0:	2280      	movs	r2, #128	@ 0x80
 8001fb2:	00d2      	lsls	r2, r2, #3
 8001fb4:	400a      	ands	r2, r1
 8001fb6:	4907      	ldr	r1, [pc, #28]	@ (8001fd4 <I2C_TransferConfig+0x70>)
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	43d2      	mvns	r2, r2
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	0011      	movs	r1, r2
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001fca:	46c0      	nop			@ (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b007      	add	sp, #28
 8001fd0:	bd90      	pop	{r4, r7, pc}
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	03ff63ff 	.word	0x03ff63ff

08001fd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2241      	movs	r2, #65	@ 0x41
 8001fe6:	5c9b      	ldrb	r3, [r3, r2]
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b20      	cmp	r3, #32
 8001fec:	d138      	bne.n	8002060 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2240      	movs	r2, #64	@ 0x40
 8001ff2:	5c9b      	ldrb	r3, [r3, r2]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e032      	b.n	8002062 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2240      	movs	r2, #64	@ 0x40
 8002000:	2101      	movs	r1, #1
 8002002:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2241      	movs	r2, #65	@ 0x41
 8002008:	2124      	movs	r1, #36	@ 0x24
 800200a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2101      	movs	r1, #1
 8002018:	438a      	bics	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4911      	ldr	r1, [pc, #68]	@ (800206c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002028:	400a      	ands	r2, r1
 800202a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6819      	ldr	r1, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2101      	movs	r1, #1
 8002048:	430a      	orrs	r2, r1
 800204a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2241      	movs	r2, #65	@ 0x41
 8002050:	2120      	movs	r1, #32
 8002052:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2240      	movs	r2, #64	@ 0x40
 8002058:	2100      	movs	r1, #0
 800205a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800205c:	2300      	movs	r3, #0
 800205e:	e000      	b.n	8002062 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002060:	2302      	movs	r3, #2
  }
}
 8002062:	0018      	movs	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	b002      	add	sp, #8
 8002068:	bd80      	pop	{r7, pc}
 800206a:	46c0      	nop			@ (mov r8, r8)
 800206c:	ffffefff 	.word	0xffffefff

08002070 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2241      	movs	r2, #65	@ 0x41
 800207e:	5c9b      	ldrb	r3, [r3, r2]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b20      	cmp	r3, #32
 8002084:	d139      	bne.n	80020fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2240      	movs	r2, #64	@ 0x40
 800208a:	5c9b      	ldrb	r3, [r3, r2]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002090:	2302      	movs	r3, #2
 8002092:	e033      	b.n	80020fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2240      	movs	r2, #64	@ 0x40
 8002098:	2101      	movs	r1, #1
 800209a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2241      	movs	r2, #65	@ 0x41
 80020a0:	2124      	movs	r1, #36	@ 0x24
 80020a2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2101      	movs	r1, #1
 80020b0:	438a      	bics	r2, r1
 80020b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4a11      	ldr	r2, [pc, #68]	@ (8002104 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	021b      	lsls	r3, r3, #8
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2101      	movs	r1, #1
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2241      	movs	r2, #65	@ 0x41
 80020ea:	2120      	movs	r1, #32
 80020ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2240      	movs	r2, #64	@ 0x40
 80020f2:	2100      	movs	r1, #0
 80020f4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e000      	b.n	80020fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020fa:	2302      	movs	r3, #2
  }
}
 80020fc:	0018      	movs	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	b004      	add	sp, #16
 8002102:	bd80      	pop	{r7, pc}
 8002104:	fffff0ff 	.word	0xfffff0ff

08002108 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e1d0      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2201      	movs	r2, #1
 8002120:	4013      	ands	r3, r2
 8002122:	d100      	bne.n	8002126 <HAL_RCC_OscConfig+0x1e>
 8002124:	e069      	b.n	80021fa <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002126:	4bc8      	ldr	r3, [pc, #800]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2238      	movs	r2, #56	@ 0x38
 800212c:	4013      	ands	r3, r2
 800212e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	2b08      	cmp	r3, #8
 8002134:	d105      	bne.n	8002142 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d15d      	bne.n	80021fa <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e1bc      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	2380      	movs	r3, #128	@ 0x80
 8002148:	025b      	lsls	r3, r3, #9
 800214a:	429a      	cmp	r2, r3
 800214c:	d107      	bne.n	800215e <HAL_RCC_OscConfig+0x56>
 800214e:	4bbe      	ldr	r3, [pc, #760]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4bbd      	ldr	r3, [pc, #756]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002154:	2180      	movs	r1, #128	@ 0x80
 8002156:	0249      	lsls	r1, r1, #9
 8002158:	430a      	orrs	r2, r1
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	e020      	b.n	80021a0 <HAL_RCC_OscConfig+0x98>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	23a0      	movs	r3, #160	@ 0xa0
 8002164:	02db      	lsls	r3, r3, #11
 8002166:	429a      	cmp	r2, r3
 8002168:	d10e      	bne.n	8002188 <HAL_RCC_OscConfig+0x80>
 800216a:	4bb7      	ldr	r3, [pc, #732]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	4bb6      	ldr	r3, [pc, #728]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	02c9      	lsls	r1, r1, #11
 8002174:	430a      	orrs	r2, r1
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	4bb3      	ldr	r3, [pc, #716]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4bb2      	ldr	r3, [pc, #712]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800217e:	2180      	movs	r1, #128	@ 0x80
 8002180:	0249      	lsls	r1, r1, #9
 8002182:	430a      	orrs	r2, r1
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	e00b      	b.n	80021a0 <HAL_RCC_OscConfig+0x98>
 8002188:	4baf      	ldr	r3, [pc, #700]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4bae      	ldr	r3, [pc, #696]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800218e:	49af      	ldr	r1, [pc, #700]	@ (800244c <HAL_RCC_OscConfig+0x344>)
 8002190:	400a      	ands	r2, r1
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	4bac      	ldr	r3, [pc, #688]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4bab      	ldr	r3, [pc, #684]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800219a:	49ad      	ldr	r1, [pc, #692]	@ (8002450 <HAL_RCC_OscConfig+0x348>)
 800219c:	400a      	ands	r2, r1
 800219e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d014      	beq.n	80021d2 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a8:	f7ff f83e 	bl	8001228 <HAL_GetTick>
 80021ac:	0003      	movs	r3, r0
 80021ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80021b2:	f7ff f839 	bl	8001228 <HAL_GetTick>
 80021b6:	0002      	movs	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b64      	cmp	r3, #100	@ 0x64
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e17b      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021c4:	4ba0      	ldr	r3, [pc, #640]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	2380      	movs	r3, #128	@ 0x80
 80021ca:	029b      	lsls	r3, r3, #10
 80021cc:	4013      	ands	r3, r2
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0xaa>
 80021d0:	e013      	b.n	80021fa <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d2:	f7ff f829 	bl	8001228 <HAL_GetTick>
 80021d6:	0003      	movs	r3, r0
 80021d8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80021dc:	f7ff f824 	bl	8001228 <HAL_GetTick>
 80021e0:	0002      	movs	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b64      	cmp	r3, #100	@ 0x64
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e166      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ee:	4b96      	ldr	r3, [pc, #600]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	2380      	movs	r3, #128	@ 0x80
 80021f4:	029b      	lsls	r3, r3, #10
 80021f6:	4013      	ands	r3, r2
 80021f8:	d1f0      	bne.n	80021dc <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2202      	movs	r2, #2
 8002200:	4013      	ands	r3, r2
 8002202:	d100      	bne.n	8002206 <HAL_RCC_OscConfig+0xfe>
 8002204:	e086      	b.n	8002314 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002206:	4b90      	ldr	r3, [pc, #576]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2238      	movs	r2, #56	@ 0x38
 800220c:	4013      	ands	r3, r2
 800220e:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d12f      	bne.n	8002276 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e14c      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002222:	4b89      	ldr	r3, [pc, #548]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4a8b      	ldr	r2, [pc, #556]	@ (8002454 <HAL_RCC_OscConfig+0x34c>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	021a      	lsls	r2, r3, #8
 8002232:	4b85      	ldr	r3, [pc, #532]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002234:	430a      	orrs	r2, r1
 8002236:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d112      	bne.n	8002264 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800223e:	4b82      	ldr	r3, [pc, #520]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a85      	ldr	r2, [pc, #532]	@ (8002458 <HAL_RCC_OscConfig+0x350>)
 8002244:	4013      	ands	r3, r2
 8002246:	0019      	movs	r1, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691a      	ldr	r2, [r3, #16]
 800224c:	4b7e      	ldr	r3, [pc, #504]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800224e:	430a      	orrs	r2, r1
 8002250:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002252:	4b7d      	ldr	r3, [pc, #500]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	0adb      	lsrs	r3, r3, #11
 8002258:	2207      	movs	r2, #7
 800225a:	4013      	ands	r3, r2
 800225c:	4a7f      	ldr	r2, [pc, #508]	@ (800245c <HAL_RCC_OscConfig+0x354>)
 800225e:	40da      	lsrs	r2, r3
 8002260:	4b7f      	ldr	r3, [pc, #508]	@ (8002460 <HAL_RCC_OscConfig+0x358>)
 8002262:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002264:	4b7f      	ldr	r3, [pc, #508]	@ (8002464 <HAL_RCC_OscConfig+0x35c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	0018      	movs	r0, r3
 800226a:	f7fe ff93 	bl	8001194 <HAL_InitTick>
 800226e:	1e03      	subs	r3, r0, #0
 8002270:	d050      	beq.n	8002314 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e122      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d030      	beq.n	80022e0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800227e:	4b72      	ldr	r3, [pc, #456]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a75      	ldr	r2, [pc, #468]	@ (8002458 <HAL_RCC_OscConfig+0x350>)
 8002284:	4013      	ands	r3, r2
 8002286:	0019      	movs	r1, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	4b6e      	ldr	r3, [pc, #440]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800228e:	430a      	orrs	r2, r1
 8002290:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002292:	4b6d      	ldr	r3, [pc, #436]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	4b6c      	ldr	r3, [pc, #432]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002298:	2180      	movs	r1, #128	@ 0x80
 800229a:	0049      	lsls	r1, r1, #1
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe ffc2 	bl	8001228 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80022aa:	f7fe ffbd 	bl	8001228 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e0ff      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022bc:	4b62      	ldr	r3, [pc, #392]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	2380      	movs	r3, #128	@ 0x80
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4013      	ands	r3, r2
 80022c6:	d0f0      	beq.n	80022aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c8:	4b5f      	ldr	r3, [pc, #380]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	4a61      	ldr	r2, [pc, #388]	@ (8002454 <HAL_RCC_OscConfig+0x34c>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	0019      	movs	r1, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	021a      	lsls	r2, r3, #8
 80022d8:	4b5b      	ldr	r3, [pc, #364]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80022da:	430a      	orrs	r2, r1
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	e019      	b.n	8002314 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80022e0:	4b59      	ldr	r3, [pc, #356]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4b58      	ldr	r3, [pc, #352]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80022e6:	4960      	ldr	r1, [pc, #384]	@ (8002468 <HAL_RCC_OscConfig+0x360>)
 80022e8:	400a      	ands	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ec:	f7fe ff9c 	bl	8001228 <HAL_GetTick>
 80022f0:	0003      	movs	r3, r0
 80022f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022f4:	e008      	b.n	8002308 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80022f6:	f7fe ff97 	bl	8001228 <HAL_GetTick>
 80022fa:	0002      	movs	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	2b02      	cmp	r3, #2
 8002302:	d901      	bls.n	8002308 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e0d9      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002308:	4b4f      	ldr	r3, [pc, #316]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	2380      	movs	r3, #128	@ 0x80
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	4013      	ands	r3, r2
 8002312:	d1f0      	bne.n	80022f6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2208      	movs	r2, #8
 800231a:	4013      	ands	r3, r2
 800231c:	d042      	beq.n	80023a4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800231e:	4b4a      	ldr	r3, [pc, #296]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2238      	movs	r2, #56	@ 0x38
 8002324:	4013      	ands	r3, r2
 8002326:	2b18      	cmp	r3, #24
 8002328:	d105      	bne.n	8002336 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d138      	bne.n	80023a4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e0c2      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d019      	beq.n	8002372 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800233e:	4b42      	ldr	r3, [pc, #264]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002340:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002342:	4b41      	ldr	r3, [pc, #260]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002344:	2101      	movs	r1, #1
 8002346:	430a      	orrs	r2, r1
 8002348:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234a:	f7fe ff6d 	bl	8001228 <HAL_GetTick>
 800234e:	0003      	movs	r3, r0
 8002350:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002354:	f7fe ff68 	bl	8001228 <HAL_GetTick>
 8002358:	0002      	movs	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e0aa      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002366:	4b38      	ldr	r3, [pc, #224]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800236a:	2202      	movs	r2, #2
 800236c:	4013      	ands	r3, r2
 800236e:	d0f1      	beq.n	8002354 <HAL_RCC_OscConfig+0x24c>
 8002370:	e018      	b.n	80023a4 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002372:	4b35      	ldr	r3, [pc, #212]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002374:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002376:	4b34      	ldr	r3, [pc, #208]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002378:	2101      	movs	r1, #1
 800237a:	438a      	bics	r2, r1
 800237c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237e:	f7fe ff53 	bl	8001228 <HAL_GetTick>
 8002382:	0003      	movs	r3, r0
 8002384:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002388:	f7fe ff4e 	bl	8001228 <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e090      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800239a:	4b2b      	ldr	r3, [pc, #172]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800239c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800239e:	2202      	movs	r2, #2
 80023a0:	4013      	ands	r3, r2
 80023a2:	d1f1      	bne.n	8002388 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2204      	movs	r2, #4
 80023aa:	4013      	ands	r3, r2
 80023ac:	d100      	bne.n	80023b0 <HAL_RCC_OscConfig+0x2a8>
 80023ae:	e084      	b.n	80024ba <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b0:	230f      	movs	r3, #15
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80023b8:	4b23      	ldr	r3, [pc, #140]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2238      	movs	r2, #56	@ 0x38
 80023be:	4013      	ands	r3, r2
 80023c0:	2b20      	cmp	r3, #32
 80023c2:	d106      	bne.n	80023d2 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d000      	beq.n	80023ce <HAL_RCC_OscConfig+0x2c6>
 80023cc:	e075      	b.n	80024ba <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e074      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d106      	bne.n	80023e8 <HAL_RCC_OscConfig+0x2e0>
 80023da:	4b1b      	ldr	r3, [pc, #108]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80023dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80023e0:	2101      	movs	r1, #1
 80023e2:	430a      	orrs	r2, r1
 80023e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023e6:	e01c      	b.n	8002422 <HAL_RCC_OscConfig+0x31a>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b05      	cmp	r3, #5
 80023ee:	d10c      	bne.n	800240a <HAL_RCC_OscConfig+0x302>
 80023f0:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80023f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023f4:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80023f6:	2104      	movs	r1, #4
 80023f8:	430a      	orrs	r2, r1
 80023fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 80023fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002402:	2101      	movs	r1, #1
 8002404:	430a      	orrs	r2, r1
 8002406:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002408:	e00b      	b.n	8002422 <HAL_RCC_OscConfig+0x31a>
 800240a:	4b0f      	ldr	r3, [pc, #60]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800240c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800240e:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002410:	2101      	movs	r1, #1
 8002412:	438a      	bics	r2, r1
 8002414:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002416:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 8002418:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800241a:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_RCC_OscConfig+0x340>)
 800241c:	2104      	movs	r1, #4
 800241e:	438a      	bics	r2, r1
 8002420:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d028      	beq.n	800247c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242a:	f7fe fefd 	bl	8001228 <HAL_GetTick>
 800242e:	0003      	movs	r3, r0
 8002430:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002432:	e01d      	b.n	8002470 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002434:	f7fe fef8 	bl	8001228 <HAL_GetTick>
 8002438:	0002      	movs	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	4a0b      	ldr	r2, [pc, #44]	@ (800246c <HAL_RCC_OscConfig+0x364>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d915      	bls.n	8002470 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e039      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
 8002448:	40021000 	.word	0x40021000
 800244c:	fffeffff 	.word	0xfffeffff
 8002450:	fffbffff 	.word	0xfffbffff
 8002454:	ffff80ff 	.word	0xffff80ff
 8002458:	ffffc7ff 	.word	0xffffc7ff
 800245c:	02dc6c00 	.word	0x02dc6c00
 8002460:	20000000 	.word	0x20000000
 8002464:	20000004 	.word	0x20000004
 8002468:	fffffeff 	.word	0xfffffeff
 800246c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002470:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <HAL_RCC_OscConfig+0x3bc>)
 8002472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002474:	2202      	movs	r2, #2
 8002476:	4013      	ands	r3, r2
 8002478:	d0dc      	beq.n	8002434 <HAL_RCC_OscConfig+0x32c>
 800247a:	e013      	b.n	80024a4 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247c:	f7fe fed4 	bl	8001228 <HAL_GetTick>
 8002480:	0003      	movs	r3, r0
 8002482:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002484:	e009      	b.n	800249a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002486:	f7fe fecf 	bl	8001228 <HAL_GetTick>
 800248a:	0002      	movs	r2, r0
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	4a0d      	ldr	r2, [pc, #52]	@ (80024c8 <HAL_RCC_OscConfig+0x3c0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e010      	b.n	80024bc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800249a:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <HAL_RCC_OscConfig+0x3bc>)
 800249c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249e:	2202      	movs	r2, #2
 80024a0:	4013      	ands	r3, r2
 80024a2:	d1f0      	bne.n	8002486 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80024a4:	230f      	movs	r3, #15
 80024a6:	18fb      	adds	r3, r7, r3
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d105      	bne.n	80024ba <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80024ae:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <HAL_RCC_OscConfig+0x3bc>)
 80024b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <HAL_RCC_OscConfig+0x3bc>)
 80024b4:	4905      	ldr	r1, [pc, #20]	@ (80024cc <HAL_RCC_OscConfig+0x3c4>)
 80024b6:	400a      	ands	r2, r1
 80024b8:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	0018      	movs	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	b006      	add	sp, #24
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40021000 	.word	0x40021000
 80024c8:	00001388 	.word	0x00001388
 80024cc:	efffffff 	.word	0xefffffff

080024d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e0df      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024e4:	4b71      	ldr	r3, [pc, #452]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2207      	movs	r2, #7
 80024ea:	4013      	ands	r3, r2
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d91e      	bls.n	8002530 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f2:	4b6e      	ldr	r3, [pc, #440]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2207      	movs	r2, #7
 80024f8:	4393      	bics	r3, r2
 80024fa:	0019      	movs	r1, r3
 80024fc:	4b6b      	ldr	r3, [pc, #428]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002504:	f7fe fe90 	bl	8001228 <HAL_GetTick>
 8002508:	0003      	movs	r3, r0
 800250a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800250c:	e009      	b.n	8002522 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800250e:	f7fe fe8b 	bl	8001228 <HAL_GetTick>
 8002512:	0002      	movs	r2, r0
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	4a65      	ldr	r2, [pc, #404]	@ (80026b0 <HAL_RCC_ClockConfig+0x1e0>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e0c0      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002522:	4b62      	ldr	r3, [pc, #392]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2207      	movs	r2, #7
 8002528:	4013      	ands	r3, r2
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d1ee      	bne.n	800250e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2202      	movs	r2, #2
 8002536:	4013      	ands	r3, r2
 8002538:	d017      	beq.n	800256a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2204      	movs	r2, #4
 8002540:	4013      	ands	r3, r2
 8002542:	d008      	beq.n	8002556 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002544:	4b5b      	ldr	r3, [pc, #364]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	4a5b      	ldr	r2, [pc, #364]	@ (80026b8 <HAL_RCC_ClockConfig+0x1e8>)
 800254a:	401a      	ands	r2, r3
 800254c:	4b59      	ldr	r3, [pc, #356]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 800254e:	21b0      	movs	r1, #176	@ 0xb0
 8002550:	0109      	lsls	r1, r1, #4
 8002552:	430a      	orrs	r2, r1
 8002554:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002556:	4b57      	ldr	r3, [pc, #348]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	4a58      	ldr	r2, [pc, #352]	@ (80026bc <HAL_RCC_ClockConfig+0x1ec>)
 800255c:	4013      	ands	r3, r2
 800255e:	0019      	movs	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68da      	ldr	r2, [r3, #12]
 8002564:	4b53      	ldr	r3, [pc, #332]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 8002566:	430a      	orrs	r2, r1
 8002568:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2201      	movs	r2, #1
 8002570:	4013      	ands	r3, r2
 8002572:	d04b      	beq.n	800260c <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d107      	bne.n	800258c <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800257c:	4b4d      	ldr	r3, [pc, #308]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	2380      	movs	r3, #128	@ 0x80
 8002582:	029b      	lsls	r3, r3, #10
 8002584:	4013      	ands	r3, r2
 8002586:	d11f      	bne.n	80025c8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e08b      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d107      	bne.n	80025a4 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002594:	4b47      	ldr	r3, [pc, #284]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4013      	ands	r3, r2
 800259e:	d113      	bne.n	80025c8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e07f      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	d106      	bne.n	80025ba <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80025ac:	4b41      	ldr	r3, [pc, #260]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 80025ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b0:	2202      	movs	r2, #2
 80025b2:	4013      	ands	r3, r2
 80025b4:	d108      	bne.n	80025c8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e074      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80025ba:	4b3e      	ldr	r3, [pc, #248]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 80025bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025be:	2202      	movs	r2, #2
 80025c0:	4013      	ands	r3, r2
 80025c2:	d101      	bne.n	80025c8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e06d      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025c8:	4b3a      	ldr	r3, [pc, #232]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	2207      	movs	r2, #7
 80025ce:	4393      	bics	r3, r2
 80025d0:	0019      	movs	r1, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	4b37      	ldr	r3, [pc, #220]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 80025d8:	430a      	orrs	r2, r1
 80025da:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025dc:	f7fe fe24 	bl	8001228 <HAL_GetTick>
 80025e0:	0003      	movs	r3, r0
 80025e2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e4:	e009      	b.n	80025fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025e6:	f7fe fe1f 	bl	8001228 <HAL_GetTick>
 80025ea:	0002      	movs	r2, r0
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	4a2f      	ldr	r2, [pc, #188]	@ (80026b0 <HAL_RCC_ClockConfig+0x1e0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e054      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fa:	4b2e      	ldr	r3, [pc, #184]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	2238      	movs	r2, #56	@ 0x38
 8002600:	401a      	ands	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	429a      	cmp	r2, r3
 800260a:	d1ec      	bne.n	80025e6 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800260c:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2207      	movs	r2, #7
 8002612:	4013      	ands	r3, r2
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	429a      	cmp	r2, r3
 8002618:	d21e      	bcs.n	8002658 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261a:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2207      	movs	r2, #7
 8002620:	4393      	bics	r3, r2
 8002622:	0019      	movs	r1, r3
 8002624:	4b21      	ldr	r3, [pc, #132]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800262c:	f7fe fdfc 	bl	8001228 <HAL_GetTick>
 8002630:	0003      	movs	r3, r0
 8002632:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002634:	e009      	b.n	800264a <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002636:	f7fe fdf7 	bl	8001228 <HAL_GetTick>
 800263a:	0002      	movs	r2, r0
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	4a1b      	ldr	r2, [pc, #108]	@ (80026b0 <HAL_RCC_ClockConfig+0x1e0>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d901      	bls.n	800264a <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e02c      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800264a:	4b18      	ldr	r3, [pc, #96]	@ (80026ac <HAL_RCC_ClockConfig+0x1dc>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2207      	movs	r2, #7
 8002650:	4013      	ands	r3, r2
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	429a      	cmp	r2, r3
 8002656:	d1ee      	bne.n	8002636 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2204      	movs	r2, #4
 800265e:	4013      	ands	r3, r2
 8002660:	d009      	beq.n	8002676 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002662:	4b14      	ldr	r3, [pc, #80]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	4a16      	ldr	r2, [pc, #88]	@ (80026c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002668:	4013      	ands	r3, r2
 800266a:	0019      	movs	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 8002672:	430a      	orrs	r2, r1
 8002674:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002676:	f000 f82b 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 800267a:	0001      	movs	r1, r0
 800267c:	4b0d      	ldr	r3, [pc, #52]	@ (80026b4 <HAL_RCC_ClockConfig+0x1e4>)
 800267e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002680:	0a1b      	lsrs	r3, r3, #8
 8002682:	220f      	movs	r2, #15
 8002684:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002686:	4b0f      	ldr	r3, [pc, #60]	@ (80026c4 <HAL_RCC_ClockConfig+0x1f4>)
 8002688:	0092      	lsls	r2, r2, #2
 800268a:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800268c:	221f      	movs	r2, #31
 800268e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002690:	000a      	movs	r2, r1
 8002692:	40da      	lsrs	r2, r3
 8002694:	4b0c      	ldr	r3, [pc, #48]	@ (80026c8 <HAL_RCC_ClockConfig+0x1f8>)
 8002696:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_RCC_ClockConfig+0x1fc>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	0018      	movs	r0, r3
 800269e:	f7fe fd79 	bl	8001194 <HAL_InitTick>
 80026a2:	0003      	movs	r3, r0
}
 80026a4:	0018      	movs	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	b004      	add	sp, #16
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40022000 	.word	0x40022000
 80026b0:	00001388 	.word	0x00001388
 80026b4:	40021000 	.word	0x40021000
 80026b8:	ffff84ff 	.word	0xffff84ff
 80026bc:	fffff0ff 	.word	0xfffff0ff
 80026c0:	ffff8fff 	.word	0xffff8fff
 80026c4:	0800631c 	.word	0x0800631c
 80026c8:	20000000 	.word	0x20000000
 80026cc:	20000004 	.word	0x20000004

080026d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x78>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2238      	movs	r2, #56	@ 0x38
 80026dc:	4013      	ands	r3, r2
 80026de:	d10f      	bne.n	8002700 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80026e0:	4b19      	ldr	r3, [pc, #100]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x78>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	0adb      	lsrs	r3, r3, #11
 80026e6:	2207      	movs	r2, #7
 80026e8:	4013      	ands	r3, r2
 80026ea:	2201      	movs	r2, #1
 80026ec:	409a      	lsls	r2, r3
 80026ee:	0013      	movs	r3, r2
 80026f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80026f2:	6839      	ldr	r1, [r7, #0]
 80026f4:	4815      	ldr	r0, [pc, #84]	@ (800274c <HAL_RCC_GetSysClockFreq+0x7c>)
 80026f6:	f7fd fd11 	bl	800011c <__udivsi3>
 80026fa:	0003      	movs	r3, r0
 80026fc:	607b      	str	r3, [r7, #4]
 80026fe:	e01e      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002700:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x78>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2238      	movs	r2, #56	@ 0x38
 8002706:	4013      	ands	r3, r2
 8002708:	2b08      	cmp	r3, #8
 800270a:	d102      	bne.n	8002712 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800270c:	4b0f      	ldr	r3, [pc, #60]	@ (800274c <HAL_RCC_GetSysClockFreq+0x7c>)
 800270e:	607b      	str	r3, [r7, #4]
 8002710:	e015      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002712:	4b0d      	ldr	r3, [pc, #52]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x78>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2238      	movs	r2, #56	@ 0x38
 8002718:	4013      	ands	r3, r2
 800271a:	2b20      	cmp	r3, #32
 800271c:	d103      	bne.n	8002726 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800271e:	2380      	movs	r3, #128	@ 0x80
 8002720:	021b      	lsls	r3, r3, #8
 8002722:	607b      	str	r3, [r7, #4]
 8002724:	e00b      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002726:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x78>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2238      	movs	r2, #56	@ 0x38
 800272c:	4013      	ands	r3, r2
 800272e:	2b18      	cmp	r3, #24
 8002730:	d103      	bne.n	800273a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002732:	23fa      	movs	r3, #250	@ 0xfa
 8002734:	01db      	lsls	r3, r3, #7
 8002736:	607b      	str	r3, [r7, #4]
 8002738:	e001      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800273a:	2300      	movs	r3, #0
 800273c:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800273e:	687b      	ldr	r3, [r7, #4]
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b002      	add	sp, #8
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40021000 	.word	0x40021000
 800274c:	02dc6c00 	.word	0x02dc6c00

08002750 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002754:	f7ff ffbc 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 8002758:	0001      	movs	r1, r0
 800275a:	4b09      	ldr	r3, [pc, #36]	@ (8002780 <HAL_RCC_GetHCLKFreq+0x30>)
 800275c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800275e:	0a1b      	lsrs	r3, r3, #8
 8002760:	220f      	movs	r2, #15
 8002762:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002764:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <HAL_RCC_GetHCLKFreq+0x34>)
 8002766:	0092      	lsls	r2, r2, #2
 8002768:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800276a:	221f      	movs	r2, #31
 800276c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800276e:	000a      	movs	r2, r1
 8002770:	40da      	lsrs	r2, r3
 8002772:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <HAL_RCC_GetHCLKFreq+0x38>)
 8002774:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002776:	4b04      	ldr	r3, [pc, #16]	@ (8002788 <HAL_RCC_GetHCLKFreq+0x38>)
 8002778:	681b      	ldr	r3, [r3, #0]
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40021000 	.word	0x40021000
 8002784:	0800631c 	.word	0x0800631c
 8002788:	20000000 	.word	0x20000000

0800278c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002790:	f7ff ffde 	bl	8002750 <HAL_RCC_GetHCLKFreq>
 8002794:	0001      	movs	r1, r0
 8002796:	4b07      	ldr	r3, [pc, #28]	@ (80027b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	0b1b      	lsrs	r3, r3, #12
 800279c:	2207      	movs	r2, #7
 800279e:	401a      	ands	r2, r3
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80027a2:	0092      	lsls	r2, r2, #2
 80027a4:	58d3      	ldr	r3, [r2, r3]
 80027a6:	221f      	movs	r2, #31
 80027a8:	4013      	ands	r3, r2
 80027aa:	40d9      	lsrs	r1, r3
 80027ac:	000b      	movs	r3, r1
}
 80027ae:	0018      	movs	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40021000 	.word	0x40021000
 80027b8:	0800635c 	.word	0x0800635c

080027bc <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80027c4:	2313      	movs	r3, #19
 80027c6:	18fb      	adds	r3, r7, r3
 80027c8:	2200      	movs	r2, #0
 80027ca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027cc:	2312      	movs	r3, #18
 80027ce:	18fb      	adds	r3, r7, r3
 80027d0:	2200      	movs	r2, #0
 80027d2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2240      	movs	r2, #64	@ 0x40
 80027da:	4013      	ands	r3, r2
 80027dc:	d100      	bne.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x24>
 80027de:	e079      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e0:	2011      	movs	r0, #17
 80027e2:	183b      	adds	r3, r7, r0
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027e8:	4b63      	ldr	r3, [pc, #396]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027ec:	2380      	movs	r3, #128	@ 0x80
 80027ee:	055b      	lsls	r3, r3, #21
 80027f0:	4013      	ands	r3, r2
 80027f2:	d110      	bne.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f4:	4b60      	ldr	r3, [pc, #384]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027f8:	4b5f      	ldr	r3, [pc, #380]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027fa:	2180      	movs	r1, #128	@ 0x80
 80027fc:	0549      	lsls	r1, r1, #21
 80027fe:	430a      	orrs	r2, r1
 8002800:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002802:	4b5d      	ldr	r3, [pc, #372]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002804:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002806:	2380      	movs	r3, #128	@ 0x80
 8002808:	055b      	lsls	r3, r3, #21
 800280a:	4013      	ands	r3, r2
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002810:	183b      	adds	r3, r7, r0
 8002812:	2201      	movs	r2, #1
 8002814:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002816:	4b58      	ldr	r3, [pc, #352]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002818:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800281a:	23c0      	movs	r3, #192	@ 0xc0
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4013      	ands	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d019      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	429a      	cmp	r2, r3
 8002830:	d014      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002832:	4b51      	ldr	r3, [pc, #324]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002836:	4a51      	ldr	r2, [pc, #324]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002838:	4013      	ands	r3, r2
 800283a:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800283c:	4b4e      	ldr	r3, [pc, #312]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800283e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002840:	4b4d      	ldr	r3, [pc, #308]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002842:	2180      	movs	r1, #128	@ 0x80
 8002844:	0249      	lsls	r1, r1, #9
 8002846:	430a      	orrs	r2, r1
 8002848:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800284a:	4b4b      	ldr	r3, [pc, #300]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800284c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800284e:	4b4a      	ldr	r3, [pc, #296]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002850:	494b      	ldr	r1, [pc, #300]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002852:	400a      	ands	r2, r1
 8002854:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002856:	4b48      	ldr	r3, [pc, #288]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	2201      	movs	r2, #1
 8002860:	4013      	ands	r3, r2
 8002862:	d016      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002864:	f7fe fce0 	bl	8001228 <HAL_GetTick>
 8002868:	0003      	movs	r3, r0
 800286a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800286c:	e00c      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	f7fe fcdb 	bl	8001228 <HAL_GetTick>
 8002872:	0002      	movs	r2, r0
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	4a42      	ldr	r2, [pc, #264]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d904      	bls.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800287e:	2313      	movs	r3, #19
 8002880:	18fb      	adds	r3, r7, r3
 8002882:	2203      	movs	r2, #3
 8002884:	701a      	strb	r2, [r3, #0]
          break;
 8002886:	e004      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002888:	4b3b      	ldr	r3, [pc, #236]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800288a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288c:	2202      	movs	r2, #2
 800288e:	4013      	ands	r3, r2
 8002890:	d0ed      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002892:	2313      	movs	r3, #19
 8002894:	18fb      	adds	r3, r7, r3
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d10a      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800289c:	4b36      	ldr	r3, [pc, #216]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800289e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a0:	4a36      	ldr	r2, [pc, #216]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699a      	ldr	r2, [r3, #24]
 80028aa:	4b33      	ldr	r3, [pc, #204]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028ac:	430a      	orrs	r2, r1
 80028ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028b0:	e005      	b.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028b2:	2312      	movs	r3, #18
 80028b4:	18fb      	adds	r3, r7, r3
 80028b6:	2213      	movs	r2, #19
 80028b8:	18ba      	adds	r2, r7, r2
 80028ba:	7812      	ldrb	r2, [r2, #0]
 80028bc:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028be:	2311      	movs	r3, #17
 80028c0:	18fb      	adds	r3, r7, r3
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d105      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028ce:	492e      	ldr	r1, [pc, #184]	@ (8002988 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80028d0:	400a      	ands	r2, r1
 80028d2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2201      	movs	r2, #1
 80028da:	4013      	ands	r3, r2
 80028dc:	d009      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028de:	4b26      	ldr	r3, [pc, #152]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e2:	2203      	movs	r2, #3
 80028e4:	4393      	bics	r3, r2
 80028e6:	0019      	movs	r1, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	4b22      	ldr	r3, [pc, #136]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028ee:	430a      	orrs	r2, r1
 80028f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2202      	movs	r2, #2
 80028f8:	4013      	ands	r3, r2
 80028fa:	d009      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002900:	4a22      	ldr	r2, [pc, #136]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002902:	4013      	ands	r3, r2
 8002904:	0019      	movs	r1, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	4b1b      	ldr	r3, [pc, #108]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800290c:	430a      	orrs	r2, r1
 800290e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2220      	movs	r2, #32
 8002916:	4013      	ands	r3, r2
 8002918:	d008      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800291a:	4b17      	ldr	r3, [pc, #92]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800291c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	0899      	lsrs	r1, r3, #2
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695a      	ldr	r2, [r3, #20]
 8002926:	4b14      	ldr	r3, [pc, #80]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002928:	430a      	orrs	r2, r1
 800292a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2204      	movs	r2, #4
 8002932:	4013      	ands	r3, r2
 8002934:	d009      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002936:	4b10      	ldr	r3, [pc, #64]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293a:	4a15      	ldr	r2, [pc, #84]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800293c:	4013      	ands	r3, r2
 800293e:	0019      	movs	r1, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691a      	ldr	r2, [r3, #16]
 8002944:	4b0c      	ldr	r3, [pc, #48]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002946:	430a      	orrs	r2, r1
 8002948:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2280      	movs	r2, #128	@ 0x80
 8002950:	4013      	ands	r3, r2
 8002952:	d009      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002954:	4b08      	ldr	r3, [pc, #32]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	22e0      	movs	r2, #224	@ 0xe0
 800295a:	4393      	bics	r3, r2
 800295c:	0019      	movs	r1, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	4b05      	ldr	r3, [pc, #20]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002964:	430a      	orrs	r2, r1
 8002966:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002968:	2312      	movs	r3, #18
 800296a:	18fb      	adds	r3, r7, r3
 800296c:	781b      	ldrb	r3, [r3, #0]
}
 800296e:	0018      	movs	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	b006      	add	sp, #24
 8002974:	bd80      	pop	{r7, pc}
 8002976:	46c0      	nop			@ (mov r8, r8)
 8002978:	40021000 	.word	0x40021000
 800297c:	fffffcff 	.word	0xfffffcff
 8002980:	fffeffff 	.word	0xfffeffff
 8002984:	00001388 	.word	0x00001388
 8002988:	efffffff 	.word	0xefffffff
 800298c:	ffffcfff 	.word	0xffffcfff
 8002990:	ffff3fff 	.word	0xffff3fff

08002994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e04a      	b.n	8002a3c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	223d      	movs	r2, #61	@ 0x3d
 80029aa:	5c9b      	ldrb	r3, [r3, r2]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d107      	bne.n	80029c2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	223c      	movs	r2, #60	@ 0x3c
 80029b6:	2100      	movs	r1, #0
 80029b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	0018      	movs	r0, r3
 80029be:	f7fe f943 	bl	8000c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	223d      	movs	r2, #61	@ 0x3d
 80029c6:	2102      	movs	r1, #2
 80029c8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3304      	adds	r3, #4
 80029d2:	0019      	movs	r1, r3
 80029d4:	0010      	movs	r0, r2
 80029d6:	f000 f87b 	bl	8002ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2248      	movs	r2, #72	@ 0x48
 80029de:	2101      	movs	r1, #1
 80029e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	223e      	movs	r2, #62	@ 0x3e
 80029e6:	2101      	movs	r1, #1
 80029e8:	5499      	strb	r1, [r3, r2]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	223f      	movs	r2, #63	@ 0x3f
 80029ee:	2101      	movs	r1, #1
 80029f0:	5499      	strb	r1, [r3, r2]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2240      	movs	r2, #64	@ 0x40
 80029f6:	2101      	movs	r1, #1
 80029f8:	5499      	strb	r1, [r3, r2]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2241      	movs	r2, #65	@ 0x41
 80029fe:	2101      	movs	r1, #1
 8002a00:	5499      	strb	r1, [r3, r2]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2242      	movs	r2, #66	@ 0x42
 8002a06:	2101      	movs	r1, #1
 8002a08:	5499      	strb	r1, [r3, r2]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2243      	movs	r2, #67	@ 0x43
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2244      	movs	r2, #68	@ 0x44
 8002a16:	2101      	movs	r1, #1
 8002a18:	5499      	strb	r1, [r3, r2]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2245      	movs	r2, #69	@ 0x45
 8002a1e:	2101      	movs	r1, #1
 8002a20:	5499      	strb	r1, [r3, r2]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2246      	movs	r2, #70	@ 0x46
 8002a26:	2101      	movs	r1, #1
 8002a28:	5499      	strb	r1, [r3, r2]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2247      	movs	r2, #71	@ 0x47
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	223d      	movs	r2, #61	@ 0x3d
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b002      	add	sp, #8
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	223d      	movs	r2, #61	@ 0x3d
 8002a50:	5c9b      	ldrb	r3, [r3, r2]
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d001      	beq.n	8002a5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e02f      	b.n	8002abc <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	223d      	movs	r2, #61	@ 0x3d
 8002a60:	2102      	movs	r1, #2
 8002a62:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a16      	ldr	r2, [pc, #88]	@ (8002ac4 <HAL_TIM_Base_Start+0x80>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d004      	beq.n	8002a78 <HAL_TIM_Base_Start+0x34>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a15      	ldr	r2, [pc, #84]	@ (8002ac8 <HAL_TIM_Base_Start+0x84>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d116      	bne.n	8002aa6 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	4a13      	ldr	r2, [pc, #76]	@ (8002acc <HAL_TIM_Base_Start+0x88>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2b06      	cmp	r3, #6
 8002a88:	d016      	beq.n	8002ab8 <HAL_TIM_Base_Start+0x74>
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	2380      	movs	r3, #128	@ 0x80
 8002a8e:	025b      	lsls	r3, r3, #9
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d011      	beq.n	8002ab8 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa4:	e008      	b.n	8002ab8 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	e000      	b.n	8002aba <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	0018      	movs	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b004      	add	sp, #16
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40012c00 	.word	0x40012c00
 8002ac8:	40000400 	.word	0x40000400
 8002acc:	00010007 	.word	0x00010007

08002ad0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a2e      	ldr	r2, [pc, #184]	@ (8002b9c <TIM_Base_SetConfig+0xcc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d003      	beq.n	8002af0 <TIM_Base_SetConfig+0x20>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a2d      	ldr	r2, [pc, #180]	@ (8002ba0 <TIM_Base_SetConfig+0xd0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d108      	bne.n	8002b02 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2270      	movs	r2, #112	@ 0x70
 8002af4:	4393      	bics	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a25      	ldr	r2, [pc, #148]	@ (8002b9c <TIM_Base_SetConfig+0xcc>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00f      	beq.n	8002b2a <TIM_Base_SetConfig+0x5a>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a24      	ldr	r2, [pc, #144]	@ (8002ba0 <TIM_Base_SetConfig+0xd0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00b      	beq.n	8002b2a <TIM_Base_SetConfig+0x5a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a23      	ldr	r2, [pc, #140]	@ (8002ba4 <TIM_Base_SetConfig+0xd4>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <TIM_Base_SetConfig+0x5a>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a22      	ldr	r2, [pc, #136]	@ (8002ba8 <TIM_Base_SetConfig+0xd8>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d003      	beq.n	8002b2a <TIM_Base_SetConfig+0x5a>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a21      	ldr	r2, [pc, #132]	@ (8002bac <TIM_Base_SetConfig+0xdc>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d108      	bne.n	8002b3c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4a20      	ldr	r2, [pc, #128]	@ (8002bb0 <TIM_Base_SetConfig+0xe0>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2280      	movs	r2, #128	@ 0x80
 8002b40:	4393      	bics	r3, r2
 8002b42:	001a      	movs	r2, r3
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a0f      	ldr	r2, [pc, #60]	@ (8002b9c <TIM_Base_SetConfig+0xcc>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d007      	beq.n	8002b74 <TIM_Base_SetConfig+0xa4>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a10      	ldr	r2, [pc, #64]	@ (8002ba8 <TIM_Base_SetConfig+0xd8>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d003      	beq.n	8002b74 <TIM_Base_SetConfig+0xa4>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bac <TIM_Base_SetConfig+0xdc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d103      	bne.n	8002b7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	691a      	ldr	r2, [r3, #16]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2204      	movs	r2, #4
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	601a      	str	r2, [r3, #0]
}
 8002b94:	46c0      	nop			@ (mov r8, r8)
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b004      	add	sp, #16
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40012c00 	.word	0x40012c00
 8002ba0:	40000400 	.word	0x40000400
 8002ba4:	40002000 	.word	0x40002000
 8002ba8:	40014400 	.word	0x40014400
 8002bac:	40014800 	.word	0x40014800
 8002bb0:	fffffcff 	.word	0xfffffcff

08002bb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e046      	b.n	8002c54 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2288      	movs	r2, #136	@ 0x88
 8002bca:	589b      	ldr	r3, [r3, r2]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d107      	bne.n	8002be0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2284      	movs	r2, #132	@ 0x84
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f7fe f854 	bl	8000c88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2288      	movs	r2, #136	@ 0x88
 8002be4:	2124      	movs	r1, #36	@ 0x24
 8002be6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	438a      	bics	r2, r1
 8002bf6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d003      	beq.n	8002c08 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	0018      	movs	r0, r3
 8002c04:	f000 fa4e 	bl	80030a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f000 f8cc 	bl	8002da8 <UART_SetConfig>
 8002c10:	0003      	movs	r3, r0
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d101      	bne.n	8002c1a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e01c      	b.n	8002c54 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	490d      	ldr	r1, [pc, #52]	@ (8002c5c <HAL_UART_Init+0xa8>)
 8002c26:	400a      	ands	r2, r1
 8002c28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	212a      	movs	r1, #42	@ 0x2a
 8002c36:	438a      	bics	r2, r1
 8002c38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2101      	movs	r1, #1
 8002c46:	430a      	orrs	r2, r1
 8002c48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f000 fadd 	bl	800320c <UART_CheckIdleState>
 8002c52:	0003      	movs	r3, r0
}
 8002c54:	0018      	movs	r0, r3
 8002c56:	46bd      	mov	sp, r7
 8002c58:	b002      	add	sp, #8
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	ffffb7ff 	.word	0xffffb7ff

08002c60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08a      	sub	sp, #40	@ 0x28
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	1dbb      	adds	r3, r7, #6
 8002c6e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2288      	movs	r2, #136	@ 0x88
 8002c74:	589b      	ldr	r3, [r3, r2]
 8002c76:	2b20      	cmp	r3, #32
 8002c78:	d000      	beq.n	8002c7c <HAL_UART_Transmit+0x1c>
 8002c7a:	e090      	b.n	8002d9e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_UART_Transmit+0x2a>
 8002c82:	1dbb      	adds	r3, r7, #6
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e088      	b.n	8002da0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	2380      	movs	r3, #128	@ 0x80
 8002c94:	015b      	lsls	r3, r3, #5
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d109      	bne.n	8002cae <HAL_UART_Transmit+0x4e>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d105      	bne.n	8002cae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d001      	beq.n	8002cae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e078      	b.n	8002da0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2290      	movs	r2, #144	@ 0x90
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2288      	movs	r2, #136	@ 0x88
 8002cba:	2121      	movs	r1, #33	@ 0x21
 8002cbc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cbe:	f7fe fab3 	bl	8001228 <HAL_GetTick>
 8002cc2:	0003      	movs	r3, r0
 8002cc4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1dba      	adds	r2, r7, #6
 8002cca:	2154      	movs	r1, #84	@ 0x54
 8002ccc:	8812      	ldrh	r2, [r2, #0]
 8002cce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	1dba      	adds	r2, r7, #6
 8002cd4:	2156      	movs	r1, #86	@ 0x56
 8002cd6:	8812      	ldrh	r2, [r2, #0]
 8002cd8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	2380      	movs	r3, #128	@ 0x80
 8002ce0:	015b      	lsls	r3, r3, #5
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d108      	bne.n	8002cf8 <HAL_UART_Transmit+0x98>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d104      	bne.n	8002cf8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	e003      	b.n	8002d00 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d00:	e030      	b.n	8002d64 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	0013      	movs	r3, r2
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2180      	movs	r1, #128	@ 0x80
 8002d10:	f000 fb26 	bl	8003360 <UART_WaitOnFlagUntilTimeout>
 8002d14:	1e03      	subs	r3, r0, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2288      	movs	r2, #136	@ 0x88
 8002d1c:	2120      	movs	r1, #32
 8002d1e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e03d      	b.n	8002da0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10b      	bne.n	8002d42 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	001a      	movs	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	05d2      	lsls	r2, r2, #23
 8002d36:	0dd2      	lsrs	r2, r2, #23
 8002d38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	3302      	adds	r3, #2
 8002d3e:	61bb      	str	r3, [r7, #24]
 8002d40:	e007      	b.n	8002d52 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	781a      	ldrb	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2256      	movs	r2, #86	@ 0x56
 8002d56:	5a9b      	ldrh	r3, [r3, r2]
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b299      	uxth	r1, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2256      	movs	r2, #86	@ 0x56
 8002d62:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2256      	movs	r2, #86	@ 0x56
 8002d68:	5a9b      	ldrh	r3, [r3, r2]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1c8      	bne.n	8002d02 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	0013      	movs	r3, r2
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2140      	movs	r1, #64	@ 0x40
 8002d7e:	f000 faef 	bl	8003360 <UART_WaitOnFlagUntilTimeout>
 8002d82:	1e03      	subs	r3, r0, #0
 8002d84:	d005      	beq.n	8002d92 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2288      	movs	r2, #136	@ 0x88
 8002d8a:	2120      	movs	r1, #32
 8002d8c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e006      	b.n	8002da0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2288      	movs	r2, #136	@ 0x88
 8002d96:	2120      	movs	r1, #32
 8002d98:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e000      	b.n	8002da0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002d9e:	2302      	movs	r3, #2
  }
}
 8002da0:	0018      	movs	r0, r3
 8002da2:	46bd      	mov	sp, r7
 8002da4:	b008      	add	sp, #32
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002db0:	231e      	movs	r3, #30
 8002db2:	18fb      	adds	r3, r7, r3
 8002db4:	2200      	movs	r2, #0
 8002db6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4aab      	ldr	r2, [pc, #684]	@ (8003084 <UART_SetConfig+0x2dc>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	0019      	movs	r1, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	4aa6      	ldr	r2, [pc, #664]	@ (8003088 <UART_SetConfig+0x2e0>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	0019      	movs	r1, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68da      	ldr	r2, [r3, #12]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	4a9d      	ldr	r2, [pc, #628]	@ (800308c <UART_SetConfig+0x2e4>)
 8002e16:	4013      	ands	r3, r2
 8002e18:	0019      	movs	r1, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e2a:	220f      	movs	r2, #15
 8002e2c:	4393      	bics	r3, r2
 8002e2e:	0019      	movs	r1, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a93      	ldr	r2, [pc, #588]	@ (8003090 <UART_SetConfig+0x2e8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d127      	bne.n	8002e96 <UART_SetConfig+0xee>
 8002e46:	4b93      	ldr	r3, [pc, #588]	@ (8003094 <UART_SetConfig+0x2ec>)
 8002e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d017      	beq.n	8002e82 <UART_SetConfig+0xda>
 8002e52:	d81b      	bhi.n	8002e8c <UART_SetConfig+0xe4>
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d00a      	beq.n	8002e6e <UART_SetConfig+0xc6>
 8002e58:	d818      	bhi.n	8002e8c <UART_SetConfig+0xe4>
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <UART_SetConfig+0xbc>
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d00a      	beq.n	8002e78 <UART_SetConfig+0xd0>
 8002e62:	e013      	b.n	8002e8c <UART_SetConfig+0xe4>
 8002e64:	231f      	movs	r3, #31
 8002e66:	18fb      	adds	r3, r7, r3
 8002e68:	2200      	movs	r2, #0
 8002e6a:	701a      	strb	r2, [r3, #0]
 8002e6c:	e021      	b.n	8002eb2 <UART_SetConfig+0x10a>
 8002e6e:	231f      	movs	r3, #31
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	2202      	movs	r2, #2
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	e01c      	b.n	8002eb2 <UART_SetConfig+0x10a>
 8002e78:	231f      	movs	r3, #31
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	2204      	movs	r2, #4
 8002e7e:	701a      	strb	r2, [r3, #0]
 8002e80:	e017      	b.n	8002eb2 <UART_SetConfig+0x10a>
 8002e82:	231f      	movs	r3, #31
 8002e84:	18fb      	adds	r3, r7, r3
 8002e86:	2208      	movs	r2, #8
 8002e88:	701a      	strb	r2, [r3, #0]
 8002e8a:	e012      	b.n	8002eb2 <UART_SetConfig+0x10a>
 8002e8c:	231f      	movs	r3, #31
 8002e8e:	18fb      	adds	r3, r7, r3
 8002e90:	2210      	movs	r2, #16
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	e00d      	b.n	8002eb2 <UART_SetConfig+0x10a>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a7f      	ldr	r2, [pc, #508]	@ (8003098 <UART_SetConfig+0x2f0>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d104      	bne.n	8002eaa <UART_SetConfig+0x102>
 8002ea0:	231f      	movs	r3, #31
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]
 8002ea8:	e003      	b.n	8002eb2 <UART_SetConfig+0x10a>
 8002eaa:	231f      	movs	r3, #31
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	2210      	movs	r2, #16
 8002eb0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69da      	ldr	r2, [r3, #28]
 8002eb6:	2380      	movs	r3, #128	@ 0x80
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d000      	beq.n	8002ec0 <UART_SetConfig+0x118>
 8002ebe:	e06f      	b.n	8002fa0 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002ec0:	231f      	movs	r3, #31
 8002ec2:	18fb      	adds	r3, r7, r3
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b08      	cmp	r3, #8
 8002ec8:	d01f      	beq.n	8002f0a <UART_SetConfig+0x162>
 8002eca:	dc22      	bgt.n	8002f12 <UART_SetConfig+0x16a>
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d017      	beq.n	8002f00 <UART_SetConfig+0x158>
 8002ed0:	dc1f      	bgt.n	8002f12 <UART_SetConfig+0x16a>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <UART_SetConfig+0x134>
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d005      	beq.n	8002ee6 <UART_SetConfig+0x13e>
 8002eda:	e01a      	b.n	8002f12 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002edc:	f7ff fc56 	bl	800278c <HAL_RCC_GetPCLK1Freq>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	61bb      	str	r3, [r7, #24]
        break;
 8002ee4:	e01c      	b.n	8002f20 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002ee6:	4b6b      	ldr	r3, [pc, #428]	@ (8003094 <UART_SetConfig+0x2ec>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	2207      	movs	r2, #7
 8002eee:	4013      	ands	r3, r2
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	0019      	movs	r1, r3
 8002ef4:	4869      	ldr	r0, [pc, #420]	@ (800309c <UART_SetConfig+0x2f4>)
 8002ef6:	f7fd f911 	bl	800011c <__udivsi3>
 8002efa:	0003      	movs	r3, r0
 8002efc:	61bb      	str	r3, [r7, #24]
        break;
 8002efe:	e00f      	b.n	8002f20 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f00:	f7ff fbe6 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 8002f04:	0003      	movs	r3, r0
 8002f06:	61bb      	str	r3, [r7, #24]
        break;
 8002f08:	e00a      	b.n	8002f20 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f0a:	2380      	movs	r3, #128	@ 0x80
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	61bb      	str	r3, [r7, #24]
        break;
 8002f10:	e006      	b.n	8002f20 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f16:	231e      	movs	r3, #30
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	701a      	strb	r2, [r3, #0]
        break;
 8002f1e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d100      	bne.n	8002f28 <UART_SetConfig+0x180>
 8002f26:	e097      	b.n	8003058 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f2c:	4b5c      	ldr	r3, [pc, #368]	@ (80030a0 <UART_SetConfig+0x2f8>)
 8002f2e:	0052      	lsls	r2, r2, #1
 8002f30:	5ad3      	ldrh	r3, [r2, r3]
 8002f32:	0019      	movs	r1, r3
 8002f34:	69b8      	ldr	r0, [r7, #24]
 8002f36:	f7fd f8f1 	bl	800011c <__udivsi3>
 8002f3a:	0003      	movs	r3, r0
 8002f3c:	005a      	lsls	r2, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	085b      	lsrs	r3, r3, #1
 8002f44:	18d2      	adds	r2, r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	0010      	movs	r0, r2
 8002f4e:	f7fd f8e5 	bl	800011c <__udivsi3>
 8002f52:	0003      	movs	r3, r0
 8002f54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b0f      	cmp	r3, #15
 8002f5a:	d91c      	bls.n	8002f96 <UART_SetConfig+0x1ee>
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	2380      	movs	r3, #128	@ 0x80
 8002f60:	025b      	lsls	r3, r3, #9
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d217      	bcs.n	8002f96 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	200e      	movs	r0, #14
 8002f6c:	183b      	adds	r3, r7, r0
 8002f6e:	210f      	movs	r1, #15
 8002f70:	438a      	bics	r2, r1
 8002f72:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	085b      	lsrs	r3, r3, #1
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2207      	movs	r2, #7
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	b299      	uxth	r1, r3
 8002f80:	183b      	adds	r3, r7, r0
 8002f82:	183a      	adds	r2, r7, r0
 8002f84:	8812      	ldrh	r2, [r2, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	183a      	adds	r2, r7, r0
 8002f90:	8812      	ldrh	r2, [r2, #0]
 8002f92:	60da      	str	r2, [r3, #12]
 8002f94:	e060      	b.n	8003058 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002f96:	231e      	movs	r3, #30
 8002f98:	18fb      	adds	r3, r7, r3
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e05b      	b.n	8003058 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002fa0:	231f      	movs	r3, #31
 8002fa2:	18fb      	adds	r3, r7, r3
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2b08      	cmp	r3, #8
 8002fa8:	d01f      	beq.n	8002fea <UART_SetConfig+0x242>
 8002faa:	dc22      	bgt.n	8002ff2 <UART_SetConfig+0x24a>
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	d017      	beq.n	8002fe0 <UART_SetConfig+0x238>
 8002fb0:	dc1f      	bgt.n	8002ff2 <UART_SetConfig+0x24a>
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d002      	beq.n	8002fbc <UART_SetConfig+0x214>
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d005      	beq.n	8002fc6 <UART_SetConfig+0x21e>
 8002fba:	e01a      	b.n	8002ff2 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fbc:	f7ff fbe6 	bl	800278c <HAL_RCC_GetPCLK1Freq>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	61bb      	str	r3, [r7, #24]
        break;
 8002fc4:	e01c      	b.n	8003000 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002fc6:	4b33      	ldr	r3, [pc, #204]	@ (8003094 <UART_SetConfig+0x2ec>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	2207      	movs	r2, #7
 8002fce:	4013      	ands	r3, r2
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	0019      	movs	r1, r3
 8002fd4:	4831      	ldr	r0, [pc, #196]	@ (800309c <UART_SetConfig+0x2f4>)
 8002fd6:	f7fd f8a1 	bl	800011c <__udivsi3>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	61bb      	str	r3, [r7, #24]
        break;
 8002fde:	e00f      	b.n	8003000 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe0:	f7ff fb76 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	61bb      	str	r3, [r7, #24]
        break;
 8002fe8:	e00a      	b.n	8003000 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fea:	2380      	movs	r3, #128	@ 0x80
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	61bb      	str	r3, [r7, #24]
        break;
 8002ff0:	e006      	b.n	8003000 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ff6:	231e      	movs	r3, #30
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	701a      	strb	r2, [r3, #0]
        break;
 8002ffe:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d028      	beq.n	8003058 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800300a:	4b25      	ldr	r3, [pc, #148]	@ (80030a0 <UART_SetConfig+0x2f8>)
 800300c:	0052      	lsls	r2, r2, #1
 800300e:	5ad3      	ldrh	r3, [r2, r3]
 8003010:	0019      	movs	r1, r3
 8003012:	69b8      	ldr	r0, [r7, #24]
 8003014:	f7fd f882 	bl	800011c <__udivsi3>
 8003018:	0003      	movs	r3, r0
 800301a:	001a      	movs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	085b      	lsrs	r3, r3, #1
 8003022:	18d2      	adds	r2, r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	0019      	movs	r1, r3
 800302a:	0010      	movs	r0, r2
 800302c:	f7fd f876 	bl	800011c <__udivsi3>
 8003030:	0003      	movs	r3, r0
 8003032:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	2b0f      	cmp	r3, #15
 8003038:	d90a      	bls.n	8003050 <UART_SetConfig+0x2a8>
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	2380      	movs	r3, #128	@ 0x80
 800303e:	025b      	lsls	r3, r3, #9
 8003040:	429a      	cmp	r2, r3
 8003042:	d205      	bcs.n	8003050 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	b29a      	uxth	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	60da      	str	r2, [r3, #12]
 800304e:	e003      	b.n	8003058 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003050:	231e      	movs	r3, #30
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	2201      	movs	r2, #1
 8003056:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	226a      	movs	r2, #106	@ 0x6a
 800305c:	2101      	movs	r1, #1
 800305e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2268      	movs	r2, #104	@ 0x68
 8003064:	2101      	movs	r1, #1
 8003066:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003074:	231e      	movs	r3, #30
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	781b      	ldrb	r3, [r3, #0]
}
 800307a:	0018      	movs	r0, r3
 800307c:	46bd      	mov	sp, r7
 800307e:	b008      	add	sp, #32
 8003080:	bd80      	pop	{r7, pc}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	cfff69f3 	.word	0xcfff69f3
 8003088:	ffffcfff 	.word	0xffffcfff
 800308c:	11fff4ff 	.word	0x11fff4ff
 8003090:	40013800 	.word	0x40013800
 8003094:	40021000 	.word	0x40021000
 8003098:	40004400 	.word	0x40004400
 800309c:	02dc6c00 	.word	0x02dc6c00
 80030a0:	0800637c 	.word	0x0800637c

080030a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b0:	2208      	movs	r2, #8
 80030b2:	4013      	ands	r3, r2
 80030b4:	d00b      	beq.n	80030ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a4a      	ldr	r2, [pc, #296]	@ (80031e8 <UART_AdvFeatureConfig+0x144>)
 80030be:	4013      	ands	r3, r2
 80030c0:	0019      	movs	r1, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d2:	2201      	movs	r2, #1
 80030d4:	4013      	ands	r3, r2
 80030d6:	d00b      	beq.n	80030f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4a43      	ldr	r2, [pc, #268]	@ (80031ec <UART_AdvFeatureConfig+0x148>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	0019      	movs	r1, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f4:	2202      	movs	r2, #2
 80030f6:	4013      	ands	r3, r2
 80030f8:	d00b      	beq.n	8003112 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a3b      	ldr	r2, [pc, #236]	@ (80031f0 <UART_AdvFeatureConfig+0x14c>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003116:	2204      	movs	r2, #4
 8003118:	4013      	ands	r3, r2
 800311a:	d00b      	beq.n	8003134 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	4a34      	ldr	r2, [pc, #208]	@ (80031f4 <UART_AdvFeatureConfig+0x150>)
 8003124:	4013      	ands	r3, r2
 8003126:	0019      	movs	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	430a      	orrs	r2, r1
 8003132:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003138:	2210      	movs	r2, #16
 800313a:	4013      	ands	r3, r2
 800313c:	d00b      	beq.n	8003156 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	4a2c      	ldr	r2, [pc, #176]	@ (80031f8 <UART_AdvFeatureConfig+0x154>)
 8003146:	4013      	ands	r3, r2
 8003148:	0019      	movs	r1, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315a:	2220      	movs	r2, #32
 800315c:	4013      	ands	r3, r2
 800315e:	d00b      	beq.n	8003178 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	4a25      	ldr	r2, [pc, #148]	@ (80031fc <UART_AdvFeatureConfig+0x158>)
 8003168:	4013      	ands	r3, r2
 800316a:	0019      	movs	r1, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	430a      	orrs	r2, r1
 8003176:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317c:	2240      	movs	r2, #64	@ 0x40
 800317e:	4013      	ands	r3, r2
 8003180:	d01d      	beq.n	80031be <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	4a1d      	ldr	r2, [pc, #116]	@ (8003200 <UART_AdvFeatureConfig+0x15c>)
 800318a:	4013      	ands	r3, r2
 800318c:	0019      	movs	r1, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800319e:	2380      	movs	r3, #128	@ 0x80
 80031a0:	035b      	lsls	r3, r3, #13
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d10b      	bne.n	80031be <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	4a15      	ldr	r2, [pc, #84]	@ (8003204 <UART_AdvFeatureConfig+0x160>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	0019      	movs	r1, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c2:	2280      	movs	r2, #128	@ 0x80
 80031c4:	4013      	ands	r3, r2
 80031c6:	d00b      	beq.n	80031e0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	4a0e      	ldr	r2, [pc, #56]	@ (8003208 <UART_AdvFeatureConfig+0x164>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	0019      	movs	r1, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	605a      	str	r2, [r3, #4]
  }
}
 80031e0:	46c0      	nop			@ (mov r8, r8)
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b002      	add	sp, #8
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	ffff7fff 	.word	0xffff7fff
 80031ec:	fffdffff 	.word	0xfffdffff
 80031f0:	fffeffff 	.word	0xfffeffff
 80031f4:	fffbffff 	.word	0xfffbffff
 80031f8:	ffffefff 	.word	0xffffefff
 80031fc:	ffffdfff 	.word	0xffffdfff
 8003200:	ffefffff 	.word	0xffefffff
 8003204:	ff9fffff 	.word	0xff9fffff
 8003208:	fff7ffff 	.word	0xfff7ffff

0800320c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b092      	sub	sp, #72	@ 0x48
 8003210:	af02      	add	r7, sp, #8
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2290      	movs	r2, #144	@ 0x90
 8003218:	2100      	movs	r1, #0
 800321a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800321c:	f7fe f804 	bl	8001228 <HAL_GetTick>
 8003220:	0003      	movs	r3, r0
 8003222:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2208      	movs	r2, #8
 800322c:	4013      	ands	r3, r2
 800322e:	2b08      	cmp	r3, #8
 8003230:	d12d      	bne.n	800328e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003234:	2280      	movs	r2, #128	@ 0x80
 8003236:	0391      	lsls	r1, r2, #14
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4a47      	ldr	r2, [pc, #284]	@ (8003358 <UART_CheckIdleState+0x14c>)
 800323c:	9200      	str	r2, [sp, #0]
 800323e:	2200      	movs	r2, #0
 8003240:	f000 f88e 	bl	8003360 <UART_WaitOnFlagUntilTimeout>
 8003244:	1e03      	subs	r3, r0, #0
 8003246:	d022      	beq.n	800328e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003248:	f3ef 8310 	mrs	r3, PRIMASK
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003250:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003252:	2301      	movs	r3, #1
 8003254:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003258:	f383 8810 	msr	PRIMASK, r3
}
 800325c:	46c0      	nop			@ (mov r8, r8)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2180      	movs	r1, #128	@ 0x80
 800326a:	438a      	bics	r2, r1
 800326c:	601a      	str	r2, [r3, #0]
 800326e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003274:	f383 8810 	msr	PRIMASK, r3
}
 8003278:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2288      	movs	r2, #136	@ 0x88
 800327e:	2120      	movs	r1, #32
 8003280:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2284      	movs	r2, #132	@ 0x84
 8003286:	2100      	movs	r1, #0
 8003288:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e060      	b.n	8003350 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2204      	movs	r2, #4
 8003296:	4013      	ands	r3, r2
 8003298:	2b04      	cmp	r3, #4
 800329a:	d146      	bne.n	800332a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800329c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800329e:	2280      	movs	r2, #128	@ 0x80
 80032a0:	03d1      	lsls	r1, r2, #15
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	4a2c      	ldr	r2, [pc, #176]	@ (8003358 <UART_CheckIdleState+0x14c>)
 80032a6:	9200      	str	r2, [sp, #0]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f000 f859 	bl	8003360 <UART_WaitOnFlagUntilTimeout>
 80032ae:	1e03      	subs	r3, r0, #0
 80032b0:	d03b      	beq.n	800332a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80032b2:	f3ef 8310 	mrs	r3, PRIMASK
 80032b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80032b8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80032ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80032bc:	2301      	movs	r3, #1
 80032be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f383 8810 	msr	PRIMASK, r3
}
 80032c6:	46c0      	nop			@ (mov r8, r8)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4922      	ldr	r1, [pc, #136]	@ (800335c <UART_CheckIdleState+0x150>)
 80032d4:	400a      	ands	r2, r1
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f383 8810 	msr	PRIMASK, r3
}
 80032e2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80032e4:	f3ef 8310 	mrs	r3, PRIMASK
 80032e8:	61bb      	str	r3, [r7, #24]
  return(result);
 80032ea:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ee:	2301      	movs	r3, #1
 80032f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	f383 8810 	msr	PRIMASK, r3
}
 80032f8:	46c0      	nop			@ (mov r8, r8)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2101      	movs	r1, #1
 8003306:	438a      	bics	r2, r1
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	f383 8810 	msr	PRIMASK, r3
}
 8003314:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	228c      	movs	r2, #140	@ 0x8c
 800331a:	2120      	movs	r1, #32
 800331c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2284      	movs	r2, #132	@ 0x84
 8003322:	2100      	movs	r1, #0
 8003324:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e012      	b.n	8003350 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2288      	movs	r2, #136	@ 0x88
 800332e:	2120      	movs	r1, #32
 8003330:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	228c      	movs	r2, #140	@ 0x8c
 8003336:	2120      	movs	r1, #32
 8003338:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2284      	movs	r2, #132	@ 0x84
 800334a:	2100      	movs	r1, #0
 800334c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	0018      	movs	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	b010      	add	sp, #64	@ 0x40
 8003356:	bd80      	pop	{r7, pc}
 8003358:	01ffffff 	.word	0x01ffffff
 800335c:	fffffedf 	.word	0xfffffedf

08003360 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	603b      	str	r3, [r7, #0]
 800336c:	1dfb      	adds	r3, r7, #7
 800336e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003370:	e051      	b.n	8003416 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	3301      	adds	r3, #1
 8003376:	d04e      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003378:	f7fd ff56 	bl	8001228 <HAL_GetTick>
 800337c:	0002      	movs	r2, r0
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	429a      	cmp	r2, r3
 8003386:	d302      	bcc.n	800338e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d101      	bne.n	8003392 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e051      	b.n	8003436 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2204      	movs	r2, #4
 800339a:	4013      	ands	r3, r2
 800339c:	d03b      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0xb6>
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b80      	cmp	r3, #128	@ 0x80
 80033a2:	d038      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0xb6>
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	2b40      	cmp	r3, #64	@ 0x40
 80033a8:	d035      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	2208      	movs	r2, #8
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	d111      	bne.n	80033dc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2208      	movs	r2, #8
 80033be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	0018      	movs	r0, r3
 80033c4:	f000 f83c 	bl	8003440 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2290      	movs	r2, #144	@ 0x90
 80033cc:	2108      	movs	r1, #8
 80033ce:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2284      	movs	r2, #132	@ 0x84
 80033d4:	2100      	movs	r1, #0
 80033d6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e02c      	b.n	8003436 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	69da      	ldr	r2, [r3, #28]
 80033e2:	2380      	movs	r3, #128	@ 0x80
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	401a      	ands	r2, r3
 80033e8:	2380      	movs	r3, #128	@ 0x80
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d112      	bne.n	8003416 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2280      	movs	r2, #128	@ 0x80
 80033f6:	0112      	lsls	r2, r2, #4
 80033f8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 f81f 	bl	8003440 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2290      	movs	r2, #144	@ 0x90
 8003406:	2120      	movs	r1, #32
 8003408:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2284      	movs	r2, #132	@ 0x84
 800340e:	2100      	movs	r1, #0
 8003410:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e00f      	b.n	8003436 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	4013      	ands	r3, r2
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	425a      	negs	r2, r3
 8003426:	4153      	adcs	r3, r2
 8003428:	b2db      	uxtb	r3, r3
 800342a:	001a      	movs	r2, r3
 800342c:	1dfb      	adds	r3, r7, #7
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	429a      	cmp	r2, r3
 8003432:	d09e      	beq.n	8003372 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	0018      	movs	r0, r3
 8003438:	46bd      	mov	sp, r7
 800343a:	b004      	add	sp, #16
 800343c:	bd80      	pop	{r7, pc}
	...

08003440 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b08e      	sub	sp, #56	@ 0x38
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003448:	f3ef 8310 	mrs	r3, PRIMASK
 800344c:	617b      	str	r3, [r7, #20]
  return(result);
 800344e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003450:	637b      	str	r3, [r7, #52]	@ 0x34
 8003452:	2301      	movs	r3, #1
 8003454:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	f383 8810 	msr	PRIMASK, r3
}
 800345c:	46c0      	nop			@ (mov r8, r8)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4926      	ldr	r1, [pc, #152]	@ (8003504 <UART_EndRxTransfer+0xc4>)
 800346a:	400a      	ands	r2, r1
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003470:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	f383 8810 	msr	PRIMASK, r3
}
 8003478:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800347a:	f3ef 8310 	mrs	r3, PRIMASK
 800347e:	623b      	str	r3, [r7, #32]
  return(result);
 8003480:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003482:	633b      	str	r3, [r7, #48]	@ 0x30
 8003484:	2301      	movs	r3, #1
 8003486:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	f383 8810 	msr	PRIMASK, r3
}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	491b      	ldr	r1, [pc, #108]	@ (8003508 <UART_EndRxTransfer+0xc8>)
 800349c:	400a      	ands	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a6:	f383 8810 	msr	PRIMASK, r3
}
 80034aa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d118      	bne.n	80034e6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80034b4:	f3ef 8310 	mrs	r3, PRIMASK
 80034b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80034ba:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034be:	2301      	movs	r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f383 8810 	msr	PRIMASK, r3
}
 80034c8:	46c0      	nop			@ (mov r8, r8)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2110      	movs	r1, #16
 80034d6:	438a      	bics	r2, r1
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	f383 8810 	msr	PRIMASK, r3
}
 80034e4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	228c      	movs	r2, #140	@ 0x8c
 80034ea:	2120      	movs	r1, #32
 80034ec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80034fa:	46c0      	nop			@ (mov r8, r8)
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b00e      	add	sp, #56	@ 0x38
 8003500:	bd80      	pop	{r7, pc}
 8003502:	46c0      	nop			@ (mov r8, r8)
 8003504:	fffffedf 	.word	0xfffffedf
 8003508:	effffffe 	.word	0xeffffffe

0800350c <ssd1306_Reset>:
#include <string.h>  // For memcpy
#include "bsp.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003510:	46c0      	nop			@ (mov r8, r8)
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
	...

08003518 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af04      	add	r7, sp, #16
 800351e:	0002      	movs	r2, r0
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003524:	4808      	ldr	r0, [pc, #32]	@ (8003548 <ssd1306_WriteCommand+0x30>)
 8003526:	2301      	movs	r3, #1
 8003528:	425b      	negs	r3, r3
 800352a:	9302      	str	r3, [sp, #8]
 800352c:	2301      	movs	r3, #1
 800352e:	9301      	str	r3, [sp, #4]
 8003530:	1dfb      	adds	r3, r7, #7
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	2301      	movs	r3, #1
 8003536:	2200      	movs	r2, #0
 8003538:	2178      	movs	r1, #120	@ 0x78
 800353a:	f7fe f985 	bl	8001848 <HAL_I2C_Mem_Write>
}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	46bd      	mov	sp, r7
 8003542:	b002      	add	sp, #8
 8003544:	bd80      	pop	{r7, pc}
 8003546:	46c0      	nop			@ (mov r8, r8)
 8003548:	20000090 	.word	0x20000090

0800354c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af04      	add	r7, sp, #16
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	b29b      	uxth	r3, r3
 800355a:	4808      	ldr	r0, [pc, #32]	@ (800357c <ssd1306_WriteData+0x30>)
 800355c:	2201      	movs	r2, #1
 800355e:	4252      	negs	r2, r2
 8003560:	9202      	str	r2, [sp, #8]
 8003562:	9301      	str	r3, [sp, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	2301      	movs	r3, #1
 800356a:	2240      	movs	r2, #64	@ 0x40
 800356c:	2178      	movs	r1, #120	@ 0x78
 800356e:	f7fe f96b 	bl	8001848 <HAL_I2C_Mem_Write>
}
 8003572:	46c0      	nop			@ (mov r8, r8)
 8003574:	46bd      	mov	sp, r7
 8003576:	b002      	add	sp, #8
 8003578:	bd80      	pop	{r7, pc}
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	20000090 	.word	0x20000090

08003580 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003584:	f7ff ffc2 	bl	800350c <ssd1306_Reset>

    // Wait for the screen to boot
    //HAL_Delay(100);
    BSP_delayMs(10);
 8003588:	200a      	movs	r0, #10
 800358a:	f7fc ff29 	bl	80003e0 <BSP_delayMs>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800358e:	2000      	movs	r0, #0
 8003590:	f000 fa14 	bl	80039bc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003594:	2020      	movs	r0, #32
 8003596:	f7ff ffbf 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800359a:	2000      	movs	r0, #0
 800359c:	f7ff ffbc 	bl	8003518 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80035a0:	20b0      	movs	r0, #176	@ 0xb0
 80035a2:	f7ff ffb9 	bl	8003518 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80035a6:	20c8      	movs	r0, #200	@ 0xc8
 80035a8:	f7ff ffb6 	bl	8003518 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80035ac:	2000      	movs	r0, #0
 80035ae:	f7ff ffb3 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80035b2:	2010      	movs	r0, #16
 80035b4:	f7ff ffb0 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80035b8:	2040      	movs	r0, #64	@ 0x40
 80035ba:	f7ff ffad 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80035be:	20ff      	movs	r0, #255	@ 0xff
 80035c0:	f000 f9e4 	bl	800398c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80035c4:	20a1      	movs	r0, #161	@ 0xa1
 80035c6:	f7ff ffa7 	bl	8003518 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80035ca:	20a6      	movs	r0, #166	@ 0xa6
 80035cc:	f7ff ffa4 	bl	8003518 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80035d0:	20a8      	movs	r0, #168	@ 0xa8
 80035d2:	f7ff ffa1 	bl	8003518 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80035d6:	201f      	movs	r0, #31
 80035d8:	f7ff ff9e 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80035dc:	20a4      	movs	r0, #164	@ 0xa4
 80035de:	f7ff ff9b 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80035e2:	20d3      	movs	r0, #211	@ 0xd3
 80035e4:	f7ff ff98 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80035e8:	2000      	movs	r0, #0
 80035ea:	f7ff ff95 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80035ee:	20d5      	movs	r0, #213	@ 0xd5
 80035f0:	f7ff ff92 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80035f4:	20f0      	movs	r0, #240	@ 0xf0
 80035f6:	f7ff ff8f 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80035fa:	20d9      	movs	r0, #217	@ 0xd9
 80035fc:	f7ff ff8c 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003600:	2022      	movs	r0, #34	@ 0x22
 8003602:	f7ff ff89 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003606:	20da      	movs	r0, #218	@ 0xda
 8003608:	f7ff ff86 	bl	8003518 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 800360c:	2002      	movs	r0, #2
 800360e:	f7ff ff83 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003612:	20db      	movs	r0, #219	@ 0xdb
 8003614:	f7ff ff80 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003618:	2020      	movs	r0, #32
 800361a:	f7ff ff7d 	bl	8003518 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800361e:	208d      	movs	r0, #141	@ 0x8d
 8003620:	f7ff ff7a 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003624:	2014      	movs	r0, #20
 8003626:	f7ff ff77 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800362a:	2001      	movs	r0, #1
 800362c:	f000 f9c6 	bl	80039bc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003630:	2000      	movs	r0, #0
 8003632:	f000 f811 	bl	8003658 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003636:	f000 f829 	bl	800368c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800363a:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <ssd1306_Init+0xd4>)
 800363c:	2200      	movs	r2, #0
 800363e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003640:	4b04      	ldr	r3, [pc, #16]	@ (8003654 <ssd1306_Init+0xd4>)
 8003642:	2200      	movs	r2, #0
 8003644:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003646:	4b03      	ldr	r3, [pc, #12]	@ (8003654 <ssd1306_Init+0xd4>)
 8003648:	2201      	movs	r2, #1
 800364a:	711a      	strb	r2, [r3, #4]
}
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	20000460 	.word	0x20000460

08003658 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	0002      	movs	r2, r0
 8003660:	1dfb      	adds	r3, r7, #7
 8003662:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003664:	1dfb      	adds	r3, r7, #7
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <ssd1306_Fill+0x18>
 800366c:	2300      	movs	r3, #0
 800366e:	e000      	b.n	8003672 <ssd1306_Fill+0x1a>
 8003670:	23ff      	movs	r3, #255	@ 0xff
 8003672:	2280      	movs	r2, #128	@ 0x80
 8003674:	0092      	lsls	r2, r2, #2
 8003676:	4804      	ldr	r0, [pc, #16]	@ (8003688 <ssd1306_Fill+0x30>)
 8003678:	0019      	movs	r1, r3
 800367a:	f001 fea5 	bl	80053c8 <memset>
}
 800367e:	46c0      	nop			@ (mov r8, r8)
 8003680:	46bd      	mov	sp, r7
 8003682:	b002      	add	sp, #8
 8003684:	bd80      	pop	{r7, pc}
 8003686:	46c0      	nop			@ (mov r8, r8)
 8003688:	20000260 	.word	0x20000260

0800368c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003692:	1dfb      	adds	r3, r7, #7
 8003694:	2200      	movs	r2, #0
 8003696:	701a      	strb	r2, [r3, #0]
 8003698:	e01a      	b.n	80036d0 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800369a:	1dfb      	adds	r3, r7, #7
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	3b50      	subs	r3, #80	@ 0x50
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	0018      	movs	r0, r3
 80036a4:	f7ff ff38 	bl	8003518 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80036a8:	2000      	movs	r0, #0
 80036aa:	f7ff ff35 	bl	8003518 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80036ae:	2010      	movs	r0, #16
 80036b0:	f7ff ff32 	bl	8003518 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80036b4:	1dfb      	adds	r3, r7, #7
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	01da      	lsls	r2, r3, #7
 80036ba:	4b0a      	ldr	r3, [pc, #40]	@ (80036e4 <ssd1306_UpdateScreen+0x58>)
 80036bc:	18d3      	adds	r3, r2, r3
 80036be:	2180      	movs	r1, #128	@ 0x80
 80036c0:	0018      	movs	r0, r3
 80036c2:	f7ff ff43 	bl	800354c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80036c6:	1dfb      	adds	r3, r7, #7
 80036c8:	781a      	ldrb	r2, [r3, #0]
 80036ca:	1dfb      	adds	r3, r7, #7
 80036cc:	3201      	adds	r2, #1
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	1dfb      	adds	r3, r7, #7
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	d9e0      	bls.n	800369a <ssd1306_UpdateScreen+0xe>
    }
}
 80036d8:	46c0      	nop			@ (mov r8, r8)
 80036da:	46c0      	nop			@ (mov r8, r8)
 80036dc:	46bd      	mov	sp, r7
 80036de:	b002      	add	sp, #8
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	46c0      	nop			@ (mov r8, r8)
 80036e4:	20000260 	.word	0x20000260

080036e8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80036e8:	b590      	push	{r4, r7, lr}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	0004      	movs	r4, r0
 80036f0:	0008      	movs	r0, r1
 80036f2:	0011      	movs	r1, r2
 80036f4:	1dfb      	adds	r3, r7, #7
 80036f6:	1c22      	adds	r2, r4, #0
 80036f8:	701a      	strb	r2, [r3, #0]
 80036fa:	1dbb      	adds	r3, r7, #6
 80036fc:	1c02      	adds	r2, r0, #0
 80036fe:	701a      	strb	r2, [r3, #0]
 8003700:	1d7b      	adds	r3, r7, #5
 8003702:	1c0a      	adds	r2, r1, #0
 8003704:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003706:	1dfb      	adds	r3, r7, #7
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	b25b      	sxtb	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	db47      	blt.n	80037a0 <ssd1306_DrawPixel+0xb8>
 8003710:	1dbb      	adds	r3, r7, #6
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	2b1f      	cmp	r3, #31
 8003716:	d843      	bhi.n	80037a0 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003718:	1d7b      	adds	r3, r7, #5
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d11e      	bne.n	800375e <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003720:	1dfb      	adds	r3, r7, #7
 8003722:	781a      	ldrb	r2, [r3, #0]
 8003724:	1dbb      	adds	r3, r7, #6
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	08db      	lsrs	r3, r3, #3
 800372a:	b2d8      	uxtb	r0, r3
 800372c:	0003      	movs	r3, r0
 800372e:	01db      	lsls	r3, r3, #7
 8003730:	18d3      	adds	r3, r2, r3
 8003732:	4a1d      	ldr	r2, [pc, #116]	@ (80037a8 <ssd1306_DrawPixel+0xc0>)
 8003734:	5cd3      	ldrb	r3, [r2, r3]
 8003736:	b25a      	sxtb	r2, r3
 8003738:	1dbb      	adds	r3, r7, #6
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	2107      	movs	r1, #7
 800373e:	400b      	ands	r3, r1
 8003740:	2101      	movs	r1, #1
 8003742:	4099      	lsls	r1, r3
 8003744:	000b      	movs	r3, r1
 8003746:	b25b      	sxtb	r3, r3
 8003748:	4313      	orrs	r3, r2
 800374a:	b259      	sxtb	r1, r3
 800374c:	1dfb      	adds	r3, r7, #7
 800374e:	781a      	ldrb	r2, [r3, #0]
 8003750:	0003      	movs	r3, r0
 8003752:	01db      	lsls	r3, r3, #7
 8003754:	18d3      	adds	r3, r2, r3
 8003756:	b2c9      	uxtb	r1, r1
 8003758:	4a13      	ldr	r2, [pc, #76]	@ (80037a8 <ssd1306_DrawPixel+0xc0>)
 800375a:	54d1      	strb	r1, [r2, r3]
 800375c:	e021      	b.n	80037a2 <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800375e:	1dfb      	adds	r3, r7, #7
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	1dbb      	adds	r3, r7, #6
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	08db      	lsrs	r3, r3, #3
 8003768:	b2d8      	uxtb	r0, r3
 800376a:	0003      	movs	r3, r0
 800376c:	01db      	lsls	r3, r3, #7
 800376e:	18d3      	adds	r3, r2, r3
 8003770:	4a0d      	ldr	r2, [pc, #52]	@ (80037a8 <ssd1306_DrawPixel+0xc0>)
 8003772:	5cd3      	ldrb	r3, [r2, r3]
 8003774:	b25b      	sxtb	r3, r3
 8003776:	1dba      	adds	r2, r7, #6
 8003778:	7812      	ldrb	r2, [r2, #0]
 800377a:	2107      	movs	r1, #7
 800377c:	400a      	ands	r2, r1
 800377e:	2101      	movs	r1, #1
 8003780:	4091      	lsls	r1, r2
 8003782:	000a      	movs	r2, r1
 8003784:	b252      	sxtb	r2, r2
 8003786:	43d2      	mvns	r2, r2
 8003788:	b252      	sxtb	r2, r2
 800378a:	4013      	ands	r3, r2
 800378c:	b259      	sxtb	r1, r3
 800378e:	1dfb      	adds	r3, r7, #7
 8003790:	781a      	ldrb	r2, [r3, #0]
 8003792:	0003      	movs	r3, r0
 8003794:	01db      	lsls	r3, r3, #7
 8003796:	18d3      	adds	r3, r2, r3
 8003798:	b2c9      	uxtb	r1, r1
 800379a:	4a03      	ldr	r2, [pc, #12]	@ (80037a8 <ssd1306_DrawPixel+0xc0>)
 800379c:	54d1      	strb	r1, [r2, r3]
 800379e:	e000      	b.n	80037a2 <ssd1306_DrawPixel+0xba>
        return;
 80037a0:	46c0      	nop			@ (mov r8, r8)
    }
}
 80037a2:	46bd      	mov	sp, r7
 80037a4:	b003      	add	sp, #12
 80037a6:	bd90      	pop	{r4, r7, pc}
 80037a8:	20000260 	.word	0x20000260

080037ac <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80037ac:	b590      	push	{r4, r7, lr}
 80037ae:	b089      	sub	sp, #36	@ 0x24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	0004      	movs	r4, r0
 80037b4:	0038      	movs	r0, r7
 80037b6:	6001      	str	r1, [r0, #0]
 80037b8:	6042      	str	r2, [r0, #4]
 80037ba:	6083      	str	r3, [r0, #8]
 80037bc:	210f      	movs	r1, #15
 80037be:	187b      	adds	r3, r7, r1
 80037c0:	1c22      	adds	r2, r4, #0
 80037c2:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80037c4:	000a      	movs	r2, r1
 80037c6:	18bb      	adds	r3, r7, r2
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b1f      	cmp	r3, #31
 80037cc:	d903      	bls.n	80037d6 <ssd1306_WriteChar+0x2a>
 80037ce:	18bb      	adds	r3, r7, r2
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b7e      	cmp	r3, #126	@ 0x7e
 80037d4:	d901      	bls.n	80037da <ssd1306_WriteChar+0x2e>
        return 0;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e08b      	b.n	80038f2 <ssd1306_WriteChar+0x146>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80037da:	003b      	movs	r3, r7
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d008      	beq.n	80037f4 <ssd1306_WriteChar+0x48>
 80037e2:	003b      	movs	r3, r7
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	230f      	movs	r3, #15
 80037e8:	18fb      	adds	r3, r7, r3
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	3b20      	subs	r3, #32
 80037ee:	18d3      	adds	r3, r2, r3
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	e001      	b.n	80037f8 <ssd1306_WriteChar+0x4c>
 80037f4:	003b      	movs	r3, r7
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2117      	movs	r1, #23
 80037fa:	187a      	adds	r2, r7, r1
 80037fc:	7013      	strb	r3, [r2, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80037fe:	4b3f      	ldr	r3, [pc, #252]	@ (80038fc <ssd1306_WriteChar+0x150>)
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	001a      	movs	r2, r3
 8003804:	187b      	adds	r3, r7, r1
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	18d3      	adds	r3, r2, r3
 800380a:	2b80      	cmp	r3, #128	@ 0x80
 800380c:	dc07      	bgt.n	800381e <ssd1306_WriteChar+0x72>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800380e:	4b3b      	ldr	r3, [pc, #236]	@ (80038fc <ssd1306_WriteChar+0x150>)
 8003810:	885b      	ldrh	r3, [r3, #2]
 8003812:	001a      	movs	r2, r3
 8003814:	003b      	movs	r3, r7
 8003816:	785b      	ldrb	r3, [r3, #1]
 8003818:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800381a:	2b20      	cmp	r3, #32
 800381c:	dd01      	ble.n	8003822 <ssd1306_WriteChar+0x76>
    {
        // Not enough space on current line
        return 0;
 800381e:	2300      	movs	r3, #0
 8003820:	e067      	b.n	80038f2 <ssd1306_WriteChar+0x146>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003822:	2300      	movs	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	e051      	b.n	80038cc <ssd1306_WriteChar+0x120>
        b = Font.data[(ch - 32) * Font.height + i];
 8003828:	003b      	movs	r3, r7
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	230f      	movs	r3, #15
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	3b20      	subs	r3, #32
 8003834:	0039      	movs	r1, r7
 8003836:	7849      	ldrb	r1, [r1, #1]
 8003838:	434b      	muls	r3, r1
 800383a:	0019      	movs	r1, r3
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	18cb      	adds	r3, r1, r3
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	18d3      	adds	r3, r2, r3
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003848:	2300      	movs	r3, #0
 800384a:	61bb      	str	r3, [r7, #24]
 800384c:	e035      	b.n	80038ba <ssd1306_WriteChar+0x10e>
            if((b << j) & 0x8000)  {
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	409a      	lsls	r2, r3
 8003854:	2380      	movs	r3, #128	@ 0x80
 8003856:	021b      	lsls	r3, r3, #8
 8003858:	4013      	ands	r3, r2
 800385a:	d014      	beq.n	8003886 <ssd1306_WriteChar+0xda>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800385c:	4b27      	ldr	r3, [pc, #156]	@ (80038fc <ssd1306_WriteChar+0x150>)
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	b2da      	uxtb	r2, r3
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	b2db      	uxtb	r3, r3
 8003866:	18d3      	adds	r3, r2, r3
 8003868:	b2d8      	uxtb	r0, r3
 800386a:	4b24      	ldr	r3, [pc, #144]	@ (80038fc <ssd1306_WriteChar+0x150>)
 800386c:	885b      	ldrh	r3, [r3, #2]
 800386e:	b2da      	uxtb	r2, r3
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	18d3      	adds	r3, r2, r3
 8003876:	b2d9      	uxtb	r1, r3
 8003878:	2330      	movs	r3, #48	@ 0x30
 800387a:	18fb      	adds	r3, r7, r3
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	001a      	movs	r2, r3
 8003880:	f7ff ff32 	bl	80036e8 <ssd1306_DrawPixel>
 8003884:	e016      	b.n	80038b4 <ssd1306_WriteChar+0x108>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003886:	4b1d      	ldr	r3, [pc, #116]	@ (80038fc <ssd1306_WriteChar+0x150>)
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	b2da      	uxtb	r2, r3
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	18d3      	adds	r3, r2, r3
 8003892:	b2d8      	uxtb	r0, r3
 8003894:	4b19      	ldr	r3, [pc, #100]	@ (80038fc <ssd1306_WriteChar+0x150>)
 8003896:	885b      	ldrh	r3, [r3, #2]
 8003898:	b2da      	uxtb	r2, r3
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	18d3      	adds	r3, r2, r3
 80038a0:	b2d9      	uxtb	r1, r3
 80038a2:	2330      	movs	r3, #48	@ 0x30
 80038a4:	18fb      	adds	r3, r7, r3
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	425a      	negs	r2, r3
 80038aa:	4153      	adcs	r3, r2
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	001a      	movs	r2, r3
 80038b0:	f7ff ff1a 	bl	80036e8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	3301      	adds	r3, #1
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	2317      	movs	r3, #23
 80038bc:	18fb      	adds	r3, r7, r3
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d3c3      	bcc.n	800384e <ssd1306_WriteChar+0xa2>
    for(i = 0; i < Font.height; i++) {
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3301      	adds	r3, #1
 80038ca:	61fb      	str	r3, [r7, #28]
 80038cc:	003b      	movs	r3, r7
 80038ce:	785b      	ldrb	r3, [r3, #1]
 80038d0:	001a      	movs	r2, r3
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d3a7      	bcc.n	8003828 <ssd1306_WriteChar+0x7c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80038d8:	4b08      	ldr	r3, [pc, #32]	@ (80038fc <ssd1306_WriteChar+0x150>)
 80038da:	881a      	ldrh	r2, [r3, #0]
 80038dc:	2317      	movs	r3, #23
 80038de:	18fb      	adds	r3, r7, r3
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	18d3      	adds	r3, r2, r3
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	4b04      	ldr	r3, [pc, #16]	@ (80038fc <ssd1306_WriteChar+0x150>)
 80038ea:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80038ec:	230f      	movs	r3, #15
 80038ee:	18fb      	adds	r3, r7, r3
 80038f0:	781b      	ldrb	r3, [r3, #0]
}
 80038f2:	0018      	movs	r0, r3
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b009      	add	sp, #36	@ 0x24
 80038f8:	bd90      	pop	{r4, r7, pc}
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	20000460 	.word	0x20000460

08003900 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af02      	add	r7, sp, #8
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	0038      	movs	r0, r7
 800390a:	6001      	str	r1, [r0, #0]
 800390c:	6042      	str	r2, [r0, #4]
 800390e:	6083      	str	r3, [r0, #8]
    while (*str) {
 8003910:	e017      	b.n	8003942 <ssd1306_WriteString+0x42>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	7818      	ldrb	r0, [r3, #0]
 8003916:	003b      	movs	r3, r7
 8003918:	2218      	movs	r2, #24
 800391a:	18ba      	adds	r2, r7, r2
 800391c:	7812      	ldrb	r2, [r2, #0]
 800391e:	9200      	str	r2, [sp, #0]
 8003920:	6819      	ldr	r1, [r3, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f7ff ff41 	bl	80037ac <ssd1306_WriteChar>
 800392a:	0003      	movs	r3, r0
 800392c:	001a      	movs	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	429a      	cmp	r2, r3
 8003934:	d002      	beq.n	800393c <ssd1306_WriteString+0x3c>
            // Char could not be written
            return *str;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	e008      	b.n	800394e <ssd1306_WriteString+0x4e>
        }
        str++;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	3301      	adds	r3, #1
 8003940:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1e3      	bne.n	8003912 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	781b      	ldrb	r3, [r3, #0]
}
 800394e:	0018      	movs	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	b004      	add	sp, #16
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	0002      	movs	r2, r0
 8003960:	1dfb      	adds	r3, r7, #7
 8003962:	701a      	strb	r2, [r3, #0]
 8003964:	1dbb      	adds	r3, r7, #6
 8003966:	1c0a      	adds	r2, r1, #0
 8003968:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
 800396a:	1dfb      	adds	r3, r7, #7
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	b29a      	uxth	r2, r3
 8003970:	4b05      	ldr	r3, [pc, #20]	@ (8003988 <ssd1306_SetCursor+0x30>)
 8003972:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003974:	1dbb      	adds	r3, r7, #6
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	b29a      	uxth	r2, r3
 800397a:	4b03      	ldr	r3, [pc, #12]	@ (8003988 <ssd1306_SetCursor+0x30>)
 800397c:	805a      	strh	r2, [r3, #2]
}
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	46bd      	mov	sp, r7
 8003982:	b002      	add	sp, #8
 8003984:	bd80      	pop	{r7, pc}
 8003986:	46c0      	nop			@ (mov r8, r8)
 8003988:	20000460 	.word	0x20000460

0800398c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	0002      	movs	r2, r0
 8003994:	1dfb      	adds	r3, r7, #7
 8003996:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003998:	210f      	movs	r1, #15
 800399a:	187b      	adds	r3, r7, r1
 800399c:	2281      	movs	r2, #129	@ 0x81
 800399e:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80039a0:	187b      	adds	r3, r7, r1
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	0018      	movs	r0, r3
 80039a6:	f7ff fdb7 	bl	8003518 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80039aa:	1dfb      	adds	r3, r7, #7
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	0018      	movs	r0, r3
 80039b0:	f7ff fdb2 	bl	8003518 <ssd1306_WriteCommand>
}
 80039b4:	46c0      	nop			@ (mov r8, r8)
 80039b6:	46bd      	mov	sp, r7
 80039b8:	b004      	add	sp, #16
 80039ba:	bd80      	pop	{r7, pc}

080039bc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	0002      	movs	r2, r0
 80039c4:	1dfb      	adds	r3, r7, #7
 80039c6:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 80039c8:	1dfb      	adds	r3, r7, #7
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d007      	beq.n	80039e0 <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 80039d0:	230f      	movs	r3, #15
 80039d2:	18fb      	adds	r3, r7, r3
 80039d4:	22af      	movs	r2, #175	@ 0xaf
 80039d6:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 80039d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003a04 <ssd1306_SetDisplayOn+0x48>)
 80039da:	2201      	movs	r2, #1
 80039dc:	715a      	strb	r2, [r3, #5]
 80039de:	e006      	b.n	80039ee <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 80039e0:	230f      	movs	r3, #15
 80039e2:	18fb      	adds	r3, r7, r3
 80039e4:	22ae      	movs	r2, #174	@ 0xae
 80039e6:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <ssd1306_SetDisplayOn+0x48>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80039ee:	230f      	movs	r3, #15
 80039f0:	18fb      	adds	r3, r7, r3
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	0018      	movs	r0, r3
 80039f6:	f7ff fd8f 	bl	8003518 <ssd1306_WriteCommand>
}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b004      	add	sp, #16
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	46c0      	nop			@ (mov r8, r8)
 8003a04:	20000460 	.word	0x20000460

08003a08 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8003a08:	f3ef 8010 	mrs	r0, PRIMASK
 8003a0c:	b672      	cpsid	i
 8003a0e:	2800      	cmp	r0, #0
 8003a10:	d100      	bne.n	8003a14 <QF_int_disable_error>
 8003a12:	4770      	bx	lr

08003a14 <QF_int_disable_error>:
 8003a14:	4802      	ldr	r0, [pc, #8]	@ (8003a20 <QF_int_disable_error+0xc>)
 8003a16:	2164      	movs	r1, #100	@ 0x64
 8003a18:	4a02      	ldr	r2, [pc, #8]	@ (8003a24 <QF_int_disable_error+0x10>)
 8003a1a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003a1c:	46c0      	nop			@ (mov r8, r8)
 8003a1e:	0000      	.short	0x0000
 8003a20:	080076ec 	.word	0x080076ec
 8003a24:	0800038d 	.word	0x0800038d

08003a28 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003a28:	f3ef 8010 	mrs	r0, PRIMASK
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	d001      	beq.n	8003a34 <QF_int_enable_error>
 8003a30:	b662      	cpsie	i
 8003a32:	4770      	bx	lr

08003a34 <QF_int_enable_error>:
 8003a34:	4802      	ldr	r0, [pc, #8]	@ (8003a40 <QF_int_enable_error+0xc>)
 8003a36:	2165      	movs	r1, #101	@ 0x65
 8003a38:	4a02      	ldr	r2, [pc, #8]	@ (8003a44 <QF_int_enable_error+0x10>)
 8003a3a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003a3c:	46c0      	nop			@ (mov r8, r8)
 8003a3e:	0000      	.short	0x0000
 8003a40:	080076ec 	.word	0x080076ec
 8003a44:	0800038d 	.word	0x0800038d

08003a48 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8003a48:	f3ef 8010 	mrs	r0, PRIMASK
 8003a4c:	b672      	cpsid	i
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d100      	bne.n	8003a54 <QF_crit_entry_error>
 8003a52:	4770      	bx	lr

08003a54 <QF_crit_entry_error>:
 8003a54:	4802      	ldr	r0, [pc, #8]	@ (8003a60 <QF_crit_entry_error+0xc>)
 8003a56:	216e      	movs	r1, #110	@ 0x6e
 8003a58:	4a02      	ldr	r2, [pc, #8]	@ (8003a64 <QF_crit_entry_error+0x10>)
 8003a5a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003a5c:	46c0      	nop			@ (mov r8, r8)
 8003a5e:	0000      	.short	0x0000
 8003a60:	080076ec 	.word	0x080076ec
 8003a64:	0800038d 	.word	0x0800038d

08003a68 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8003a68:	f3ef 8010 	mrs	r0, PRIMASK
 8003a6c:	2800      	cmp	r0, #0
 8003a6e:	d001      	beq.n	8003a74 <QF_crit_exit_error>
 8003a70:	b662      	cpsie	i
 8003a72:	4770      	bx	lr

08003a74 <QF_crit_exit_error>:
 8003a74:	4802      	ldr	r0, [pc, #8]	@ (8003a80 <QF_crit_exit_error+0xc>)
 8003a76:	216f      	movs	r1, #111	@ 0x6f
 8003a78:	4a02      	ldr	r2, [pc, #8]	@ (8003a84 <QF_crit_exit_error+0x10>)
 8003a7a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003a7c:	46c0      	nop			@ (mov r8, r8)
 8003a7e:	0000      	.short	0x0000
 8003a80:	080076ec 	.word	0x080076ec
 8003a84:	0800038d 	.word	0x0800038d

08003a88 <QK_init>:
// application programmer forgets to explicitly set priorities of all
// "kernel aware" interrupts.
//
// NOTE: The IRQ priorities established in QK_init() can be later changed
// by the application-level code.
void QK_init(void) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8003a8c:	4b04      	ldr	r3, [pc, #16]	@ (8003aa0 <QK_init+0x18>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4b03      	ldr	r3, [pc, #12]	@ (8003aa0 <QK_init+0x18>)
 8003a92:	21ff      	movs	r1, #255	@ 0xff
 8003a94:	0409      	lsls	r1, r1, #16
 8003a96:	430a      	orrs	r2, r1
 8003a98:	601a      	str	r2, [r3, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003a9a:	46c0      	nop			@ (mov r8, r8)
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	e000ed20 	.word	0xe000ed20

08003aa4 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8003aa4:	b501      	push	{r0, lr}
 8003aa6:	4808      	ldr	r0, [pc, #32]	@ (8003ac8 <PendSV_Handler+0x24>)
 8003aa8:	4780      	blx	r0
 8003aaa:	4a08      	ldr	r2, [pc, #32]	@ (8003acc <PendSV_Handler+0x28>)
 8003aac:	2101      	movs	r1, #1
 8003aae:	06c9      	lsls	r1, r1, #27
 8003ab0:	6011      	str	r1, [r2, #0]
 8003ab2:	08cb      	lsrs	r3, r1, #3
 8003ab4:	4a06      	ldr	r2, [pc, #24]	@ (8003ad0 <PendSV_Handler+0x2c>)
 8003ab6:	3a01      	subs	r2, #1
 8003ab8:	4906      	ldr	r1, [pc, #24]	@ (8003ad4 <PendSV_Handler+0x30>)
 8003aba:	b088      	sub	sp, #32
 8003abc:	a805      	add	r0, sp, #20
 8003abe:	c00e      	stmia	r0!, {r1, r2, r3}
 8003ac0:	2006      	movs	r0, #6
 8003ac2:	43c0      	mvns	r0, r0
 8003ac4:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8003ac6:	46c0      	nop			@ (mov r8, r8)
 8003ac8:	08003a09 	.word	0x08003a09
 8003acc:	e000ed04 	.word	0xe000ed04
 8003ad0:	08004cfd 	.word	0x08004cfd
 8003ad4:	08003ad9 	.word	0x08003ad9

08003ad8 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8003ad8:	4805      	ldr	r0, [pc, #20]	@ (8003af0 <QK_thread_ret+0x18>)
 8003ada:	2101      	movs	r1, #1
 8003adc:	07c9      	lsls	r1, r1, #31
 8003ade:	6001      	str	r1, [r0, #0]
 8003ae0:	4804      	ldr	r0, [pc, #16]	@ (8003af4 <QK_thread_ret+0x1c>)
 8003ae2:	4780      	blx	r0
 8003ae4:	4804      	ldr	r0, [pc, #16]	@ (8003af8 <QK_thread_ret+0x20>)
 8003ae6:	2179      	movs	r1, #121	@ 0x79
 8003ae8:	4a04      	ldr	r2, [pc, #16]	@ (8003afc <QK_thread_ret+0x24>)
 8003aea:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003aec:	46c0      	nop			@ (mov r8, r8)
 8003aee:	0000      	.short	0x0000
 8003af0:	e000ed04 	.word	0xe000ed04
 8003af4:	08003a09 	.word	0x08003a09
 8003af8:	080076ec 	.word	0x080076ec
 8003afc:	0800038d 	.word	0x0800038d

08003b00 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8003b00:	b008      	add	sp, #32
 8003b02:	4802      	ldr	r0, [pc, #8]	@ (8003b0c <NMI_Handler+0xc>)
 8003b04:	4780      	blx	r0
 8003b06:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8003b08:	46c0      	nop			@ (mov r8, r8)
 8003b0a:	0000      	.short	0x0000
 8003b0c:	08003a29 	.word	0x08003a29

08003b10 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8003b10:	2100      	movs	r1, #0
 8003b12:	0c02      	lsrs	r2, r0, #16
 8003b14:	d001      	beq.n	8003b1a <QF_qlog2_1>
 8003b16:	2110      	movs	r1, #16
 8003b18:	1c10      	adds	r0, r2, #0

08003b1a <QF_qlog2_1>:
 8003b1a:	0a02      	lsrs	r2, r0, #8
 8003b1c:	d001      	beq.n	8003b22 <QF_qlog2_2>
 8003b1e:	3108      	adds	r1, #8
 8003b20:	1c10      	adds	r0, r2, #0

08003b22 <QF_qlog2_2>:
 8003b22:	0902      	lsrs	r2, r0, #4
 8003b24:	d001      	beq.n	8003b2a <QF_qlog2_3>
 8003b26:	3104      	adds	r1, #4
 8003b28:	1c10      	adds	r0, r2, #0

08003b2a <QF_qlog2_3>:
 8003b2a:	4a07      	ldr	r2, [pc, #28]	@ (8003b48 <QF_qlog2_LUT+0x14>)
 8003b2c:	5c10      	ldrb	r0, [r2, r0]
 8003b2e:	1808      	adds	r0, r1, r0
 8003b30:	4770      	bx	lr
 8003b32:	46c0      	nop			@ (mov r8, r8)

08003b34 <QF_qlog2_LUT>:
 8003b34:	02020100 	.word	0x02020100
 8003b38:	03030303 	.word	0x03030303
 8003b3c:	04040404 	.word	0x04040404
 8003b40:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8003b44:	46c0      	nop			@ (mov r8, r8)
 8003b46:	0018      	movs	r0, r3
 8003b48:	08003b34 	.word	0x08003b34

08003b4c <QHsm_ctor>:

//============================================================================
//! @protected @memberof QHsm
void QHsm_ctor(QHsm * const me,
    QStateHandler const initial)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    // no need to call the superclass' constructor QAsm_ctor() here
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a05      	ldr	r2, [pc, #20]	@ (8003b70 <QHsm_ctor+0x24>)
 8003b5a:	601a      	str	r2, [r3, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a05      	ldr	r2, [pc, #20]	@ (8003b74 <QHsm_ctor+0x28>)
 8003b60:	605a      	str	r2, [r3, #4]
    me->super.temp.fun  = initial; // the initial tran. handler
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	609a      	str	r2, [r3, #8]
}
 8003b68:	46c0      	nop			@ (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b002      	add	sp, #8
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	0800771c 	.word	0x0800771c
 8003b74:	08003b79 	.word	0x08003b79

08003b78 <QHsm_top>:

//............................................................................
//! @protected @memberof QHsm
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
 8003b82:	2305      	movs	r3, #5
}
 8003b84:	0018      	movs	r0, r3
 8003b86:	46bd      	mov	sp, r7
 8003b88:	b002      	add	sp, #8
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <QHsm_init_>:
//............................................................................
//! @private @memberof QHsm
void QHsm_init_(QAsm * const me,
    void const * const e,
    uint_fast8_t const qsId)
{
 8003b8c:	b590      	push	{r4, r7, lr}
 8003b8e:	b08f      	sub	sp, #60	@ 0x3c
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
    }
#else
    Q_UNUSED_PAR(qsId);
#endif // Q_SPY

    QStateHandler const s = me->state.fun; // current state
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	633b      	str	r3, [r7, #48]	@ 0x30

    // current state must be initialized to QHsm_top in QHsm_ctor()
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8003b9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8003c8c <QHsm_init_+0x100>)
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d006      	beq.n	8003bb4 <QHsm_init_+0x28>
 8003ba6:	f7ff ff4f 	bl	8003a48 <QF_crit_entry_>
 8003baa:	4b39      	ldr	r3, [pc, #228]	@ (8003c90 <QHsm_init_+0x104>)
 8003bac:	21c8      	movs	r1, #200	@ 0xc8
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f7fc fbec 	bl	800038c <Q_onError>

    // temp contains the top-most initial tran. handler, which must be valid
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d106      	bne.n	8003bca <QHsm_init_+0x3e>
 8003bbc:	f7ff ff44 	bl	8003a48 <QF_crit_entry_>
 8003bc0:	4b33      	ldr	r3, [pc, #204]	@ (8003c90 <QHsm_init_+0x104>)
 8003bc2:	21d2      	movs	r1, #210	@ 0xd2
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f7fc fbe1 	bl	800038c <Q_onError>

    // execute the top-most initial tran.
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	68b9      	ldr	r1, [r7, #8]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	0010      	movs	r0, r2
 8003bd4:	4798      	blx	r3
 8003bd6:	0003      	movs	r3, r0
 8003bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // the top-most initial tran. must be taken
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8003bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bdc:	2b03      	cmp	r3, #3
 8003bde:	d006      	beq.n	8003bee <QHsm_init_+0x62>
 8003be0:	f7ff ff32 	bl	8003a48 <QF_crit_entry_>
 8003be4:	4b2a      	ldr	r3, [pc, #168]	@ (8003c90 <QHsm_init_+0x104>)
 8003be6:	21f0      	movs	r1, #240	@ 0xf0
 8003be8:	0018      	movs	r0, r3
 8003bea:	f7fc fbcf 	bl	800038c <Q_onError>

    // the top-most initial tran. must set the target in temp
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <QHsm_init_+0x78>
 8003bf6:	f7ff ff27 	bl	8003a48 <QF_crit_entry_>
 8003bfa:	4b25      	ldr	r3, [pc, #148]	@ (8003c90 <QHsm_init_+0x104>)
 8003bfc:	21fa      	movs	r1, #250	@ 0xfa
 8003bfe:	0018      	movs	r0, r3
 8003c00:	f7fc fbc4 	bl	800038c <Q_onError>
    QS_TRAN_SEG_(QS_QEP_STATE_INIT, s, me->temp.fun); // output QS record

    // drill down into the state hierarchy with initial transitions...
    QStateHandler path[QHSM_MAX_NEST_DEPTH_]; // entry path array

    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003c04:	2301      	movs	r3, #1
 8003c06:	425b      	negs	r3, r3
 8003c08:	637b      	str	r3, [r7, #52]	@ 0x34
    do {
        ++ip;
 8003c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	637b      	str	r3, [r7, #52]	@ 0x34

        // the entry path index must not overflow the allocated array
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8003c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c12:	2b05      	cmp	r3, #5
 8003c14:	dd08      	ble.n	8003c28 <QHsm_init_+0x9c>
 8003c16:	f7ff ff17 	bl	8003a48 <QF_crit_entry_>
 8003c1a:	2382      	movs	r3, #130	@ 0x82
 8003c1c:	005a      	lsls	r2, r3, #1
 8003c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003c90 <QHsm_init_+0x104>)
 8003c20:	0011      	movs	r1, r2
 8003c22:	0018      	movs	r0, r3
 8003c24:	f7fc fbb2 	bl	800038c <Q_onError>

        // the initial tran. must set target in temp
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d108      	bne.n	8003c42 <QHsm_init_+0xb6>
 8003c30:	f7ff ff0a 	bl	8003a48 <QF_crit_entry_>
 8003c34:	2387      	movs	r3, #135	@ 0x87
 8003c36:	005a      	lsls	r2, r3, #1
 8003c38:	4b15      	ldr	r3, [pc, #84]	@ (8003c90 <QHsm_init_+0x104>)
 8003c3a:	0011      	movs	r1, r2
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f7fc fba5 	bl	800038c <Q_onError>

        path[ip] = me->temp.fun; // store the entry path
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6899      	ldr	r1, [r3, #8]
 8003c46:	2414      	movs	r4, #20
 8003c48:	193b      	adds	r3, r7, r4
 8003c4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c4c:	0092      	lsls	r2, r2, #2
 8003c4e:	50d1      	str	r1, [r2, r3]

        // find the superstate of 'm_temp.fun', ignore result
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	490f      	ldr	r1, [pc, #60]	@ (8003c94 <QHsm_init_+0x108>)
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	0010      	movs	r0, r2
 8003c5a:	4798      	blx	r3
    } while (me->temp.fun != s);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d1d1      	bne.n	8003c0a <QHsm_init_+0x7e>

    // enter the target (possibly recursively) by initial trans.
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c6a:	1939      	adds	r1, r7, r4
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f9dd 	bl	800402c <QHsm_enter_target_>

    QS_TOP_INIT_(QS_QEP_INIT_TRAN, path[0]); // output QS record

    me->state.fun = path[0]; // change the current active state
 8003c72:	193b      	adds	r3, r7, r4
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	605a      	str	r2, [r3, #4]
#ifndef Q_UNSAFE
    // establish stable state configuration
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	43da      	mvns	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	609a      	str	r2, [r3, #8]
#else
    Q_UNUSED_PAR(r);
#endif
}
 8003c84:	46c0      	nop			@ (mov r8, r8)
 8003c86:	46bd      	mov	sp, r7
 8003c88:	b00f      	add	sp, #60	@ 0x3c
 8003c8a:	bd90      	pop	{r4, r7, pc}
 8003c8c:	08003b79 	.word	0x08003b79
 8003c90:	080076f4 	.word	0x080076f4
 8003c94:	080076fc 	.word	0x080076fc

08003c98 <QHsm_dispatch_>:
//............................................................................
//! @private @memberof QHsm
void QHsm_dispatch_(QAsm * const me,
    QEvt const * const e,
    uint_fast8_t const qsId)
{
 8003c98:	b590      	push	{r4, r7, lr}
 8003c9a:	b08f      	sub	sp, #60	@ 0x3c
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
    Q_UNUSED_PAR(qsId);
#endif

    // this state machine must be in a stable state configuration
    // NOTE: stable state configuration is established after every RTC step.
    Q_INVARIANT_LOCAL(300,
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d008      	beq.n	8003cc4 <QHsm_dispatch_+0x2c>
 8003cb2:	f7ff fec9 	bl	8003a48 <QF_crit_entry_>
 8003cb6:	2396      	movs	r3, #150	@ 0x96
 8003cb8:	005a      	lsls	r2, r3, #1
 8003cba:	4b55      	ldr	r3, [pc, #340]	@ (8003e10 <QHsm_dispatch_+0x178>)
 8003cbc:	0011      	movs	r1, r2
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	f7fc fb64 	bl	800038c <Q_onError>
        QP_DIS_VERIFY(uintptr_t, me->state.uint, me->temp.uint));

    // the event to be dispatched must be valid
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d108      	bne.n	8003cdc <QHsm_dispatch_+0x44>
 8003cca:	f7ff febd 	bl	8003a48 <QF_crit_entry_>
 8003cce:	239b      	movs	r3, #155	@ 0x9b
 8003cd0:	005a      	lsls	r2, r3, #1
 8003cd2:	4b4f      	ldr	r3, [pc, #316]	@ (8003e10 <QHsm_dispatch_+0x178>)
 8003cd4:	0011      	movs	r1, r2
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	f7fc fb58 	bl	800038c <Q_onError>

    QStateHandler s = me->state.fun; // current state
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
    QS_CRIT_STAT
    QS_TRAN0_(QS_QEP_DISPATCH, s); // output QS record

    // process the event hierarchically...
    QStateHandler path[QHSM_MAX_NEST_DEPTH_]; // entry path array
    me->temp.fun = s;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ce6:	609a      	str	r2, [r3, #8]
    QState r; // state handler return value
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8003ce8:	2306      	movs	r3, #6
 8003cea:	633b      	str	r3, [r7, #48]	@ 0x30
    do {
        --ip;
 8003cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	633b      	str	r3, [r7, #48]	@ 0x30

        // the entry path index must stay in range of the path[] array
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	da08      	bge.n	8003d0a <QHsm_dispatch_+0x72>
 8003cf8:	f7ff fea6 	bl	8003a48 <QF_crit_entry_>
 8003cfc:	23aa      	movs	r3, #170	@ 0xaa
 8003cfe:	005a      	lsls	r2, r3, #1
 8003d00:	4b43      	ldr	r3, [pc, #268]	@ (8003e10 <QHsm_dispatch_+0x178>)
 8003d02:	0011      	movs	r1, r2
 8003d04:	0018      	movs	r0, r3
 8003d06:	f7fc fb41 	bl	800038c <Q_onError>

        s = me->temp.fun; // set s to the superstate set previously
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
        path[ip] = s; // store the path to potential tran. source
 8003d10:	2310      	movs	r3, #16
 8003d12:	18fb      	adds	r3, r7, r3
 8003d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d16:	0092      	lsls	r2, r2, #2
 8003d18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d1a:	50d1      	str	r1, [r2, r3]

        r = (*s)(me, e); // try to handle event e in state s
 8003d1c:	68b9      	ldr	r1, [r7, #8]
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d22:	0010      	movs	r0, r2
 8003d24:	4798      	blx	r3
 8003d26:	0003      	movs	r3, r0
 8003d28:	637b      	str	r3, [r7, #52]	@ 0x34

        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d106      	bne.n	8003d3e <QHsm_dispatch_+0xa6>
            QS_TRAN_ACT_(QS_QEP_UNHANDLED, s); // output QS record

            // find the superstate of 's'
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003d30:	4938      	ldr	r1, [pc, #224]	@ (8003e14 <QHsm_dispatch_+0x17c>)
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d36:	0010      	movs	r0, r2
 8003d38:	4798      	blx	r3
 8003d3a:	0003      	movs	r3, r0
 8003d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8003d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0d3      	beq.n	8003cec <QHsm_dispatch_+0x54>

    if (r == Q_RET_IGNORED) { // was event e ignored?
 8003d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d46:	2b05      	cmp	r3, #5
 8003d48:	d059      	beq.n	8003dfe <QHsm_dispatch_+0x166>
        QS_TRAN0_(QS_QEP_IGNORED, me->state.fun); // output QS record
    }
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8003d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d056      	beq.n	8003dfe <QHsm_dispatch_+0x166>
        QS_TRAN0_(QS_QEP_INTERN_TRAN, s); // output QS record
    }
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8003d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d52:	2b03      	cmp	r3, #3
 8003d54:	d002      	beq.n	8003d5c <QHsm_dispatch_+0xc4>
 8003d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d147      	bne.n	8003dec <QHsm_dispatch_+0x154>
        // tran. must set temp to the target state
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d108      	bne.n	8003d76 <QHsm_dispatch_+0xde>
 8003d64:	f7ff fe70 	bl	8003a48 <QF_crit_entry_>
 8003d68:	23af      	movs	r3, #175	@ 0xaf
 8003d6a:	005a      	lsls	r2, r3, #1
 8003d6c:	4b28      	ldr	r3, [pc, #160]	@ (8003e10 <QHsm_dispatch_+0x178>)
 8003d6e:	0011      	movs	r1, r2
 8003d70:	0018      	movs	r0, r3
 8003d72:	f7fc fb0b 	bl	800038c <Q_onError>
        if (r == Q_RET_TRAN_HIST) { // tran. to history?
            QS_TRAN_SEG_(QS_QEP_TRAN_HIST, s, me->temp.fun);//output QS record
        }
#endif

        path[0] = me->temp.fun; // save tran. target in path[0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	2310      	movs	r3, #16
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	601a      	str	r2, [r3, #0]

        // exit current state to tran. source...
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003d80:	2305      	movs	r3, #5
 8003d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d84:	e00b      	b.n	8003d9e <QHsm_dispatch_+0x106>
            // exit from 'path[iq]'
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003d86:	2310      	movs	r3, #16
 8003d88:	18fb      	adds	r3, r7, r3
 8003d8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d8c:	0092      	lsls	r2, r2, #2
 8003d8e:	58d3      	ldr	r3, [r2, r3]
 8003d90:	4921      	ldr	r1, [pc, #132]	@ (8003e18 <QHsm_dispatch_+0x180>)
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	0010      	movs	r0, r2
 8003d96:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da2:	429a      	cmp	r2, r3
 8003da4:	dcef      	bgt.n	8003d86 <QHsm_dispatch_+0xee>
                QS_STATE_ACT_(QS_QEP_STATE_EXIT, path[iq]); //output QS record
            }
        }
        path[2] = s; // save tran. source
 8003da6:	2410      	movs	r4, #16
 8003da8:	193b      	adds	r3, r7, r4
 8003daa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dac:	609a      	str	r2, [r3, #8]

        // take the tran...
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	1939      	adds	r1, r7, r4
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	0018      	movs	r0, r3
 8003db6:	f000 f831 	bl	8003e1c <QHsm_tran_simple_>
 8003dba:	0003      	movs	r3, r0
 8003dbc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (ip < -1) { // not a simple tran.?
 8003dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	da07      	bge.n	8003dd4 <QHsm_dispatch_+0x13c>
            ip = QHsm_tran_complex_(me, &path[0], qsId);
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	1939      	adds	r1, r7, r4
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	0018      	movs	r0, r3
 8003dcc:	f000 f896 	bl	8003efc <QHsm_tran_complex_>
 8003dd0:	0003      	movs	r3, r0
 8003dd2:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        // enter the target (possibly recursively) by initial trans.
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dd8:	2410      	movs	r4, #16
 8003dda:	1939      	adds	r1, r7, r4
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f925 	bl	800402c <QHsm_enter_target_>
        QS_TRAN_END_(QS_QEP_TRAN, s, path[0]); // output QS record

        me->state.fun = path[0]; // change the current active state
 8003de2:	193b      	adds	r3, r7, r4
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	605a      	str	r2, [r3, #4]
 8003dea:	e008      	b.n	8003dfe <QHsm_dispatch_+0x166>
    }
    else {
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8003dec:	f7ff fe2c 	bl	8003a48 <QF_crit_entry_>
 8003df0:	23b4      	movs	r3, #180	@ 0xb4
 8003df2:	005a      	lsls	r2, r3, #1
 8003df4:	4b06      	ldr	r3, [pc, #24]	@ (8003e10 <QHsm_dispatch_+0x178>)
 8003df6:	0011      	movs	r1, r2
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f7fc fac7 	bl	800038c <Q_onError>
    }

#ifndef Q_UNSAFE
    // establish stable state configuration
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	43da      	mvns	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	609a      	str	r2, [r3, #8]
#endif
}
 8003e08:	46c0      	nop			@ (mov r8, r8)
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	b00f      	add	sp, #60	@ 0x3c
 8003e0e:	bd90      	pop	{r4, r7, pc}
 8003e10:	080076f4 	.word	0x080076f4
 8003e14:	080076fc 	.word	0x080076fc
 8003e18:	0800770c 	.word	0x0800770c

08003e1c <QHsm_tran_simple_>:
//! @private @memberof QHsm
static int_fast8_t QHsm_tran_simple_(
    QAsm * const me,
    QStateHandler * const path,
    uint_fast8_t const qsId)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b088      	sub	sp, #32
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QStateHandler t = path[0];       // target
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	61bb      	str	r3, [r7, #24]
    QStateHandler const s = path[2]; // source
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	617b      	str	r3, [r7, #20]
    int_fast8_t ip = 0; // assume to enter the target
 8003e34:	2300      	movs	r3, #0
 8003e36:	61fb      	str	r3, [r7, #28]
    QS_CRIT_STAT

    // (a) check source==target (tran. to self)...
    if (s == t) {
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d105      	bne.n	8003e4c <QHsm_tran_simple_+0x30>
        // exit source 's' (external tran. semantics)
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003e40:	492b      	ldr	r1, [pc, #172]	@ (8003ef0 <QHsm_tran_simple_+0xd4>)
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	0010      	movs	r0, r2
 8003e48:	4798      	blx	r3
 8003e4a:	e04c      	b.n	8003ee6 <QHsm_tran_simple_+0xca>
            QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
        }
    }
    else { // not a tran. to self
        // find superstate of target in 't'
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e4c:	4929      	ldr	r1, [pc, #164]	@ (8003ef4 <QHsm_tran_simple_+0xd8>)
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	0010      	movs	r0, r2
 8003e54:	4798      	blx	r3
 8003e56:	0003      	movs	r3, r0
 8003e58:	613b      	str	r3, [r7, #16]

        // state handler t must return the superstate for Q_EMPTY_SIG
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d008      	beq.n	8003e72 <QHsm_tran_simple_+0x56>
 8003e60:	f7ff fdf2 	bl	8003a48 <QF_crit_entry_>
 8003e64:	23dc      	movs	r3, #220	@ 0xdc
 8003e66:	005a      	lsls	r2, r3, #1
 8003e68:	4b23      	ldr	r3, [pc, #140]	@ (8003ef8 <QHsm_tran_simple_+0xdc>)
 8003e6a:	0011      	movs	r1, r2
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f7fc fa8d 	bl	800038c <Q_onError>

        // state handler t must set temp to the superstate
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d108      	bne.n	8003e8c <QHsm_tran_simple_+0x70>
 8003e7a:	f7ff fde5 	bl	8003a48 <QF_crit_entry_>
 8003e7e:	23e1      	movs	r3, #225	@ 0xe1
 8003e80:	005a      	lsls	r2, r3, #1
 8003e82:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef8 <QHsm_tran_simple_+0xdc>)
 8003e84:	0011      	movs	r1, r2
 8003e86:	0018      	movs	r0, r3
 8003e88:	f7fc fa80 	bl	800038c <Q_onError>
#ifdef Q_UNSAFE
        Q_UNUSED_PAR(r);
#endif

        // (b) check source==target->super...
        t = me->temp.fun;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	61bb      	str	r3, [r7, #24]
        if (s != t) {
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d025      	beq.n	8003ee6 <QHsm_tran_simple_+0xca>
            // find superstate of source 's', ignore the result
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e9a:	4916      	ldr	r1, [pc, #88]	@ (8003ef4 <QHsm_tran_simple_+0xd8>)
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	0010      	movs	r0, r2
 8003ea2:	4798      	blx	r3

            // (c) check source->super==target->super...
            if (me->temp.fun == t) {
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d105      	bne.n	8003eba <QHsm_tran_simple_+0x9e>
                // exit source 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003eae:	4910      	ldr	r1, [pc, #64]	@ (8003ef0 <QHsm_tran_simple_+0xd4>)
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	0010      	movs	r0, r2
 8003eb6:	4798      	blx	r3
 8003eb8:	e015      	b.n	8003ee6 <QHsm_tran_simple_+0xca>
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
                }
            }
            // (d) check source->super==target...
            else if (me->temp.fun == path[0]) {
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d108      	bne.n	8003ed8 <QHsm_tran_simple_+0xbc>
                // exit source 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003ec6:	490a      	ldr	r1, [pc, #40]	@ (8003ef0 <QHsm_tran_simple_+0xd4>)
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	0010      	movs	r0, r2
 8003ece:	4798      	blx	r3
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
                }
                ip = -1; // set entry path index not to enter the target
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	425b      	negs	r3, r3
 8003ed4:	61fb      	str	r3, [r7, #28]
 8003ed6:	e006      	b.n	8003ee6 <QHsm_tran_simple_+0xca>
            }
            else {
                path[1] = t; // save the superstate of target
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	3304      	adds	r3, #4
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	601a      	str	r2, [r3, #0]
                ip = -2; // cause execution of QHsm_tran_complex_()
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	425b      	negs	r3, r3
 8003ee4:	61fb      	str	r3, [r7, #28]
            }
        }
    }
    // return: # levels in path[] for QHsm_enter_target_()
    // or indication to call QHsm_tran_complex_()
    return ip;
 8003ee6:	69fb      	ldr	r3, [r7, #28]
}
 8003ee8:	0018      	movs	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	b008      	add	sp, #32
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	0800770c 	.word	0x0800770c
 8003ef4:	080076fc 	.word	0x080076fc
 8003ef8:	080076f4 	.word	0x080076f4

08003efc <QHsm_tran_complex_>:
//............................................................................
//! @private @memberof QHsm
static int_fast8_t QHsm_tran_complex_(QAsm * const me,
    QStateHandler * const path,
    uint_fast8_t const qsId)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08a      	sub	sp, #40	@ 0x28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QStateHandler s = path[2];             // tran. source
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    QStateHandler const ss = me->temp.fun; // source->super
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	617b      	str	r3, [r7, #20]
    me->temp.fun = path[1];                // target->super
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	609a      	str	r2, [r3, #8]
    int_fast8_t iq = 0; // assume that LCA is NOT found
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	623b      	str	r3, [r7, #32]
    QState r;

    // (e) check rest of source == target->super->super...
    // and store the target entry path along the way
    int_fast8_t ip = 0; // path index & fixed loop bound (one below [1])
 8003f20:	2300      	movs	r3, #0
 8003f22:	61bb      	str	r3, [r7, #24]
    do {
        ++ip;
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	3301      	adds	r3, #1
 8003f28:	61bb      	str	r3, [r7, #24]

        // the entry path index must stay in range of the path[] array
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	2b05      	cmp	r3, #5
 8003f2e:	dd08      	ble.n	8003f42 <QHsm_tran_complex_+0x46>
 8003f30:	f7ff fd8a 	bl	8003a48 <QF_crit_entry_>
 8003f34:	2387      	movs	r3, #135	@ 0x87
 8003f36:	009a      	lsls	r2, r3, #2
 8003f38:	4b39      	ldr	r3, [pc, #228]	@ (8004020 <QHsm_tran_complex_+0x124>)
 8003f3a:	0011      	movs	r1, r2
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f7fc fa25 	bl	800038c <Q_onError>

        path[ip] = me->temp.fun; // store temp in the entry path array
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	18d3      	adds	r3, r2, r3
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	6892      	ldr	r2, [r2, #8]
 8003f4e:	601a      	str	r2, [r3, #0]

        // find superstate of 'm_temp.fun'
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4933      	ldr	r1, [pc, #204]	@ (8004024 <QHsm_tran_complex_+0x128>)
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	0010      	movs	r0, r2
 8003f5a:	4798      	blx	r3
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	61fb      	str	r3, [r7, #28]
        if (me->temp.fun == s) { // is temp the LCA?
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d102      	bne.n	8003f70 <QHsm_tran_complex_+0x74>
            iq = 1; // indicate that LCA is found
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	623b      	str	r3, [r7, #32]
            break;
 8003f6e:	e002      	b.n	8003f76 <QHsm_tran_complex_+0x7a>
        }
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d0d6      	beq.n	8003f24 <QHsm_tran_complex_+0x28>

    if (iq == 0) { // the LCA not found yet?
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d14c      	bne.n	8004016 <QHsm_tran_complex_+0x11a>
        QS_CRIT_STAT

#ifndef Q_SPY
        // exit the source 's', ignore the result
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8003f7c:	492a      	ldr	r1, [pc, #168]	@ (8004028 <QHsm_tran_complex_+0x12c>)
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f82:	0010      	movs	r0, r2
 8003f84:	4798      	blx	r3
        }
#endif // def Q_SPY

        // (f) check the rest of
        // source->super... == target->super->super...
        s = ss; // source->super
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
        r = Q_RET_IGNORED; // assume that the LCA NOT found
 8003f8a:	2305      	movs	r3, #5
 8003f8c:	61fb      	str	r3, [r7, #28]
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	623b      	str	r3, [r7, #32]
        for (; iq >= 0; --iq) {
 8003f92:	e010      	b.n	8003fb6 <QHsm_tran_complex_+0xba>
            if (s == path[iq]) { // is this the LCA?
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	18d3      	adds	r3, r2, r3
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d105      	bne.n	8003fb0 <QHsm_tran_complex_+0xb4>
                r = Q_RET_HANDLED; // indicate the LCA found
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	61fb      	str	r3, [r7, #28]
                ip = iq - 1; // do not enter the LCA
 8003fa8:	6a3b      	ldr	r3, [r7, #32]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	61bb      	str	r3, [r7, #24]
                break;
 8003fae:	e005      	b.n	8003fbc <QHsm_tran_complex_+0xc0>
        for (; iq >= 0; --iq) {
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	623b      	str	r3, [r7, #32]
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	daeb      	bge.n	8003f94 <QHsm_tran_complex_+0x98>
            }
        }

        if (r != Q_RET_HANDLED) { // the LCA still not found?
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d029      	beq.n	8004016 <QHsm_tran_complex_+0x11a>
            // (g) check each source->super->...
            // for each target->super...
            do {
                // exit from 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003fc2:	4919      	ldr	r1, [pc, #100]	@ (8004028 <QHsm_tran_complex_+0x12c>)
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	0010      	movs	r0, r2
 8003fca:	4798      	blx	r3
 8003fcc:	0003      	movs	r3, r0
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d104      	bne.n	8003fdc <QHsm_tran_complex_+0xe0>
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s);
                    // find superstate of 's', ignore the result
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003fd2:	4914      	ldr	r1, [pc, #80]	@ (8004024 <QHsm_tran_complex_+0x128>)
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	0010      	movs	r0, r2
 8003fda:	4798      	blx	r3
                }
                s = me->temp.fun; // set to super of s
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	627b      	str	r3, [r7, #36]	@ 0x24
                // NOTE: loop bounded per invariant:540
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	623b      	str	r3, [r7, #32]
                for (; iq >= 0; --iq) {
 8003fe6:	e010      	b.n	800400a <QHsm_tran_complex_+0x10e>
                    if (s == path[iq]) { // is this the LCA?
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	18d3      	adds	r3, r2, r3
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d105      	bne.n	8004004 <QHsm_tran_complex_+0x108>
                        ip = iq - 1; // indicate not to enter the LCA
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	61bb      	str	r3, [r7, #24]
                        r = Q_RET_HANDLED; // cause break from outer loop
 8003ffe:	2302      	movs	r3, #2
 8004000:	61fb      	str	r3, [r7, #28]
                        break;
 8004002:	e005      	b.n	8004010 <QHsm_tran_complex_+0x114>
                for (; iq >= 0; --iq) {
 8004004:	6a3b      	ldr	r3, [r7, #32]
 8004006:	3b01      	subs	r3, #1
 8004008:	623b      	str	r3, [r7, #32]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	2b00      	cmp	r3, #0
 800400e:	daeb      	bge.n	8003fe8 <QHsm_tran_complex_+0xec>
                    }
                }
            } while (r != Q_RET_HANDLED);
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	2b02      	cmp	r3, #2
 8004014:	d1d5      	bne.n	8003fc2 <QHsm_tran_complex_+0xc6>
        }
    }
    // # levels in path[] for QHsm_enter_target_()
    return ip;
 8004016:	69bb      	ldr	r3, [r7, #24]
}
 8004018:	0018      	movs	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	b00a      	add	sp, #40	@ 0x28
 800401e:	bd80      	pop	{r7, pc}
 8004020:	080076f4 	.word	0x080076f4
 8004024:	080076fc 	.word	0x080076fc
 8004028:	0800770c 	.word	0x0800770c

0800402c <QHsm_enter_target_>:
//! @private @memberof QHsm
static void QHsm_enter_target_(QAsm * const me,
    QStateHandler * const path,
    int_fast8_t const depth,
    uint_fast8_t const qsId)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QS_CRIT_STAT
    int_fast8_t ip = depth;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	61fb      	str	r3, [r7, #28]
    // execute entry actions from LCA to tran target...
    for (; ip >= 0; --ip) {
 800403e:	e00b      	b.n	8004058 <QHsm_enter_target_+0x2c>
        // enter 'path[ip]'
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	18d3      	adds	r3, r2, r3
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4936      	ldr	r1, [pc, #216]	@ (8004124 <QHsm_enter_target_+0xf8>)
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	0010      	movs	r0, r2
 8004050:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	3b01      	subs	r3, #1
 8004056:	61fb      	str	r3, [r7, #28]
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	2b00      	cmp	r3, #0
 800405c:	daf0      	bge.n	8004040 <QHsm_enter_target_+0x14>
            QS_STATE_ACT_(QS_QEP_STATE_ENTRY, path[ip]);
        }
    }
    QStateHandler t = path[0]; // tran. target
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	61bb      	str	r3, [r7, #24]

    // drill into the target hierarchy with nested initial trans...

    // take initial tran in 't'
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8004064:	e050      	b.n	8004108 <QHsm_enter_target_+0xdc>
        // temp holds the target of initial tran. and must be valid
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d107      	bne.n	800407e <QHsm_enter_target_+0x52>
 800406e:	f7ff fceb 	bl	8003a48 <QF_crit_entry_>
 8004072:	4a2d      	ldr	r2, [pc, #180]	@ (8004128 <QHsm_enter_target_+0xfc>)
 8004074:	4b2d      	ldr	r3, [pc, #180]	@ (800412c <QHsm_enter_target_+0x100>)
 8004076:	0011      	movs	r1, r2
 8004078:	0018      	movs	r0, r3
 800407a:	f7fc f987 	bl	800038c <Q_onError>

        QS_TRAN_SEG_(QS_QEP_STATE_INIT, t, me->temp.fun); // output QS record

        // find superstate of initial tran. target...
        ip = -1; // entry path index and fixed loop bound (one below [0])
 800407e:	2301      	movs	r3, #1
 8004080:	425b      	negs	r3, r3
 8004082:	61fb      	str	r3, [r7, #28]
        do {
            ++ip;
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	3301      	adds	r3, #1
 8004088:	61fb      	str	r3, [r7, #28]
            // the entry path index must stay in range of the path[] array
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	2b05      	cmp	r3, #5
 800408e:	dd08      	ble.n	80040a2 <QHsm_enter_target_+0x76>
 8004090:	f7ff fcda 	bl	8003a48 <QF_crit_entry_>
 8004094:	23a5      	movs	r3, #165	@ 0xa5
 8004096:	009a      	lsls	r2, r3, #2
 8004098:	4b24      	ldr	r3, [pc, #144]	@ (800412c <QHsm_enter_target_+0x100>)
 800409a:	0011      	movs	r1, r2
 800409c:	0018      	movs	r0, r3
 800409e:	f7fc f975 	bl	800038c <Q_onError>

            path[ip] = me->temp.fun; // store the entry path
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	18d3      	adds	r3, r2, r3
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	6892      	ldr	r2, [r2, #8]
 80040ae:	601a      	str	r2, [r3, #0]

            // find superstate of 'temp.fun'
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	491e      	ldr	r1, [pc, #120]	@ (8004130 <QHsm_enter_target_+0x104>)
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	0010      	movs	r0, r2
 80040ba:	4798      	blx	r3
 80040bc:	0003      	movs	r3, r0
 80040be:	617b      	str	r3, [r7, #20]

            // the temp superstate handler must return superstate
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d008      	beq.n	80040d8 <QHsm_enter_target_+0xac>
 80040c6:	f7ff fcbf 	bl	8003a48 <QF_crit_entry_>
 80040ca:	23aa      	movs	r3, #170	@ 0xaa
 80040cc:	009a      	lsls	r2, r3, #2
 80040ce:	4b17      	ldr	r3, [pc, #92]	@ (800412c <QHsm_enter_target_+0x100>)
 80040d0:	0011      	movs	r1, r2
 80040d2:	0018      	movs	r0, r3
 80040d4:	f7fc f95a 	bl	800038c <Q_onError>
#ifdef Q_UNSAFE
            Q_UNUSED_PAR(r);
#endif
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d1d0      	bne.n	8004084 <QHsm_enter_target_+0x58>

        // retrace the entry path in reverse (correct) order...
        for (; ip >= 0; --ip) {
 80040e2:	e00b      	b.n	80040fc <QHsm_enter_target_+0xd0>
            // enter 'path[ip]'
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	68ba      	ldr	r2, [r7, #8]
 80040ea:	18d3      	adds	r3, r2, r3
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	490d      	ldr	r1, [pc, #52]	@ (8004124 <QHsm_enter_target_+0xf8>)
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	0010      	movs	r0, r2
 80040f4:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3b01      	subs	r3, #1
 80040fa:	61fb      	str	r3, [r7, #28]
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	daf0      	bge.n	80040e4 <QHsm_enter_target_+0xb8>
                QS_STATE_ACT_(QS_QEP_STATE_ENTRY, path[ip]);//output QS record
            }
        }
        t = path[0]; // tran. target becomes the new source
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	61bb      	str	r3, [r7, #24]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8004108:	490a      	ldr	r1, [pc, #40]	@ (8004134 <QHsm_enter_target_+0x108>)
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	0010      	movs	r0, r2
 8004110:	4798      	blx	r3
 8004112:	0003      	movs	r3, r0
 8004114:	2b03      	cmp	r3, #3
 8004116:	d0a6      	beq.n	8004066 <QHsm_enter_target_+0x3a>
    }
}
 8004118:	46c0      	nop			@ (mov r8, r8)
 800411a:	46c0      	nop			@ (mov r8, r8)
 800411c:	46bd      	mov	sp, r7
 800411e:	b008      	add	sp, #32
 8004120:	bd80      	pop	{r7, pc}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	08007704 	.word	0x08007704
 8004128:	0000028a 	.word	0x0000028a
 800412c:	080076f4 	.word	0x080076f4
 8004130:	080076fc 	.word	0x080076fc
 8004134:	08007714 	.word	0x08007714

08004138 <QHsm_isIn_>:

//............................................................................
//! @private @memberof QHsm
bool QHsm_isIn_(QAsm * const me,
    QStateHandler const stateHndl)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
    // this state machine must be in a stable state configuration
    // NOTE: stable state configuration is established after every RTC step.
    Q_INVARIANT_LOCAL(700,
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	43db      	mvns	r3, r3
 800414c:	429a      	cmp	r2, r3
 800414e:	d008      	beq.n	8004162 <QHsm_isIn_+0x2a>
 8004150:	f7ff fc7a 	bl	8003a48 <QF_crit_entry_>
 8004154:	23af      	movs	r3, #175	@ 0xaf
 8004156:	009a      	lsls	r2, r3, #2
 8004158:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <QHsm_isIn_+0x7c>)
 800415a:	0011      	movs	r1, r2
 800415c:	0018      	movs	r0, r3
 800415e:	f7fc f915 	bl	800038c <Q_onError>
        QP_DIS_VERIFY(uintptr_t, me->state.uint, me->temp.uint));

    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 8004162:	2317      	movs	r3, #23
 8004164:	18fb      	adds	r3, r7, r3
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]

    // scan the state hierarchy bottom-up
    QStateHandler s = me->state.fun;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	613b      	str	r3, [r7, #16]
    QState r;
    do {
        if (s == stateHndl) { // do the states match?
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d104      	bne.n	8004182 <QHsm_isIn_+0x4a>
            inState = true;  // 'true' means that match found
 8004178:	2317      	movs	r3, #23
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	2201      	movs	r2, #1
 800417e:	701a      	strb	r2, [r3, #0]
            break; // break out of the for-loop
 8004180:	e00c      	b.n	800419c <QHsm_isIn_+0x64>
        }

        // find superstate of 's'
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004182:	490d      	ldr	r1, [pc, #52]	@ (80041b8 <QHsm_isIn_+0x80>)
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	0010      	movs	r0, r2
 800418a:	4798      	blx	r3
 800418c:	0003      	movs	r3, r0
 800418e:	60fb      	str	r3, [r7, #12]
        s = me->temp.fun;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	613b      	str	r3, [r7, #16]
    } while (r == Q_RET_SUPER);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d0e9      	beq.n	8004170 <QHsm_isIn_+0x38>

#ifndef Q_UNSAFE
    // restore the invariant (stable state configuration)
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	43da      	mvns	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	609a      	str	r2, [r3, #8]
#endif
    return inState; // return the status
 80041a6:	2317      	movs	r3, #23
 80041a8:	18fb      	adds	r3, r7, r3
 80041aa:	781b      	ldrb	r3, [r3, #0]
}
 80041ac:	0018      	movs	r0, r3
 80041ae:	46bd      	mov	sp, r7
 80041b0:	b006      	add	sp, #24
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	080076f4 	.word	0x080076f4
 80041b8:	080076fc 	.word	0x080076fc

080041bc <QHsm_getStateHandler_>:
    return me->super.state.fun;
}

//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
}
 80041c8:	0018      	movs	r0, r3
 80041ca:	46bd      	mov	sp, r7
 80041cc:	b002      	add	sp, #8
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <QEvt_ctor>:
// QP version string embedded in the binary image
char const QP_versionStr[24] = "QP/C " QP_VERSION_STR;

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
    me->sig      = (QSignal)sig;
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	b29a      	uxth	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	801a      	strh	r2, [r3, #0]
    me->poolNum_ = 0x00U; // not a pool event
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	709a      	strb	r2, [r3, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	22e0      	movs	r2, #224	@ 0xe0
 80041ec:	70da      	strb	r2, [r3, #3]
}
 80041ee:	46c0      	nop			@ (mov r8, r8)
 80041f0:	46bd      	mov	sp, r7
 80041f2:	b002      	add	sp, #8
 80041f4:	bd80      	pop	{r7, pc}
	...

080041f8 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	78db      	ldrb	r3, [r3, #3]
 8004204:	2b3f      	cmp	r3, #63	@ 0x3f
 8004206:	d904      	bls.n	8004212 <QEvt_refCtr_inc_+0x1a>
 8004208:	4b08      	ldr	r3, [pc, #32]	@ (800422c <QEvt_refCtr_inc_+0x34>)
 800420a:	21c8      	movs	r1, #200	@ 0xc8
 800420c:	0018      	movs	r0, r3
 800420e:	f7fc f8bd 	bl	800038c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	60fb      	str	r3, [r7, #12]
    ++mut_me->refCtr_;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	78db      	ldrb	r3, [r3, #3]
 800421a:	3301      	adds	r3, #1
 800421c:	b2da      	uxtb	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	70da      	strb	r2, [r3, #3]
}
 8004222:	46c0      	nop			@ (mov r8, r8)
 8004224:	46bd      	mov	sp, r7
 8004226:	b004      	add	sp, #16
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	0800772c 	.word	0x0800772c

08004230 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	60fb      	str	r3, [r7, #12]
    --mut_me->refCtr_;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	78db      	ldrb	r3, [r3, #3]
 8004240:	3b01      	subs	r3, #1
 8004242:	b2da      	uxtb	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	70da      	strb	r2, [r3, #3]
}
 8004248:	46c0      	nop			@ (mov r8, r8)
 800424a:	46bd      	mov	sp, r7
 800424c:	b004      	add	sp, #16
 800424e:	bd80      	pop	{r7, pc}

08004250 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800425e:	f7ff fbf3 	bl	8003a48 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d104      	bne.n	8004272 <QActive_post_+0x22>
 8004268:	4b25      	ldr	r3, [pc, #148]	@ (8004300 <QActive_post_+0xb0>)
 800426a:	2164      	movs	r1, #100	@ 0x64
 800426c:	0018      	movs	r0, r3
 800426e:	f7fc f88d 	bl	800038c <Q_onError>

    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 8004272:	2116      	movs	r1, #22
 8004274:	187b      	adds	r3, r7, r1
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	7fd2      	ldrb	r2, [r2, #31]
 800427a:	701a      	strb	r2, [r3, #0]

    bool status = (nFree > 0U);
 800427c:	2017      	movs	r0, #23
 800427e:	183b      	adds	r3, r7, r0
 8004280:	187a      	adds	r2, r7, r1
 8004282:	7812      	ldrb	r2, [r2, #0]
 8004284:	1e51      	subs	r1, r2, #1
 8004286:	418a      	sbcs	r2, r1
 8004288:	701a      	strb	r2, [r3, #0]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a1d      	ldr	r2, [pc, #116]	@ (8004304 <QActive_post_+0xb4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d108      	bne.n	80042a4 <QActive_post_+0x54>
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 8004292:	183b      	adds	r3, r7, r0
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <QActive_post_+0x6a>
 800429a:	4b19      	ldr	r3, [pc, #100]	@ (8004300 <QActive_post_+0xb0>)
 800429c:	2182      	movs	r1, #130	@ 0x82
 800429e:	0018      	movs	r0, r3
 80042a0:	f7fc f874 	bl	800038c <Q_onError>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	b2d9      	uxtb	r1, r3
 80042a8:	2317      	movs	r3, #23
 80042aa:	18fb      	adds	r3, r7, r3
 80042ac:	2216      	movs	r2, #22
 80042ae:	18ba      	adds	r2, r7, r2
 80042b0:	7812      	ldrb	r2, [r2, #0]
 80042b2:	4291      	cmp	r1, r2
 80042b4:	4192      	sbcs	r2, r2
 80042b6:	4252      	negs	r2, r2
 80042b8:	701a      	strb	r2, [r3, #0]
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	789b      	ldrb	r3, [r3, #2]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <QActive_post_+0x7a>
        QEvt_refCtr_inc_(e); // increment the reference counter
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	0018      	movs	r0, r3
 80042c6:	f7ff ff97 	bl	80041f8 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 80042ca:	2317      	movs	r3, #23
 80042cc:	18fb      	adds	r3, r7, r3
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d008      	beq.n	80042e6 <QActive_post_+0x96>
        QActive_postFIFO_(me, e, sender);
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	68b9      	ldr	r1, [r7, #8]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	0018      	movs	r0, r3
 80042dc:	f000 f884 	bl	80043e8 <QActive_postFIFO_>
            QF_CRIT_EXIT();
            QS_onTestPost(sender, me, e, true); // QUTest callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_UTEST
        QF_CRIT_EXIT();
 80042e0:	f7ff fbc2 	bl	8003a68 <QF_crit_exit_>
 80042e4:	e005      	b.n	80042f2 <QActive_post_+0xa2>
            QS_onTestPost(sender, me, e, status); // QUTEst callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_USTEST

        QF_CRIT_EXIT();
 80042e6:	f7ff fbbf 	bl	8003a68 <QF_crit_exit_>

#if (QF_MAX_EPOOL > 0U)
        QF_gc(e); // recycle the event to avoid a leak
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	0018      	movs	r0, r3
 80042ee:	f000 f8dd 	bl	80044ac <QF_gc>
#endif // (QF_MAX_EPOOL > 0U)
    }

    return status;
 80042f2:	2317      	movs	r3, #23
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	781b      	ldrb	r3, [r3, #0]
}
 80042f8:	0018      	movs	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	b006      	add	sp, #24
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	08007734 	.word	0x08007734
 8004304:	0000ffff 	.word	0x0000ffff

08004308 <QActive_get_>:
    QF_CRIT_EXIT();
}

//............................................................................
//! @private @memberof QActive
QEvt const * QActive_get_(QActive * const me) {
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004310:	f7ff fb9a 	bl	8003a48 <QF_crit_entry_>
    // wait for event to arrive directly (depends on QP port)
    // NOTE: might use assertion-IDs 400-409
    QACTIVE_EQUEUE_WAIT_(me);

    // always remove event from the front
    QEvt const * const e = me->eQueue.frontEvt;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	613b      	str	r3, [r7, #16]

    // the queue must NOT be empty
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d106      	bne.n	800432e <QActive_get_+0x26>
 8004320:	239b      	movs	r3, #155	@ 0x9b
 8004322:	005a      	lsls	r2, r3, #1
 8004324:	4b2f      	ldr	r3, [pc, #188]	@ (80043e4 <QActive_get_+0xdc>)
 8004326:	0011      	movs	r1, r2
 8004328:	0018      	movs	r0, r3
 800432a:	f7fc f82f 	bl	800038c <Q_onError>

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 800432e:	210f      	movs	r1, #15
 8004330:	187b      	adds	r3, r7, r1
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	7fd2      	ldrb	r2, [r2, #31]
 8004336:	701a      	strb	r2, [r3, #0]

    ++nFree; // one more free event in the queue
 8004338:	187b      	adds	r3, r7, r1
 800433a:	187a      	adds	r2, r7, r1
 800433c:	7812      	ldrb	r2, [r2, #0]
 800433e:	3201      	adds	r2, #1
 8004340:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the # free
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	187a      	adds	r2, r7, r1
 8004346:	7812      	ldrb	r2, [r2, #0]
 8004348:	77da      	strb	r2, [r3, #31]

    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	7f1b      	ldrb	r3, [r3, #28]
 800434e:	187a      	adds	r2, r7, r1
 8004350:	7812      	ldrb	r2, [r2, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d82d      	bhi.n	80043b2 <QActive_get_+0xaa>

        // remove event from the tail
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 8004356:	2117      	movs	r1, #23
 8004358:	187b      	adds	r3, r7, r1
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	7f92      	ldrb	r2, [r2, #30]
 800435e:	701a      	strb	r2, [r3, #0]

        QEvt const * const frontEvt = me->eQueue.ring[tail];
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	699a      	ldr	r2, [r3, #24]
 8004364:	187b      	adds	r3, r7, r1
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	18d3      	adds	r3, r2, r3
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60bb      	str	r3, [r7, #8]

        // the event queue must not be empty (frontEvt != NULL)
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d106      	bne.n	8004384 <QActive_get_+0x7c>
 8004376:	23af      	movs	r3, #175	@ 0xaf
 8004378:	005a      	lsls	r2, r3, #1
 800437a:	4b1a      	ldr	r3, [pc, #104]	@ (80043e4 <QActive_get_+0xdc>)
 800437c:	0011      	movs	r1, r2
 800437e:	0018      	movs	r0, r3
 8004380:	f7fc f804 	bl	800038c <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
            QS_EQC_PRE(nFree);   // # free entries
        QS_END_PRE()

        me->eQueue.frontEvt = frontEvt; // update the original
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	615a      	str	r2, [r3, #20]
        if (tail == 0U) { // need to wrap the tail?
 800438a:	2217      	movs	r2, #23
 800438c:	18bb      	adds	r3, r7, r2
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d103      	bne.n	800439c <QActive_get_+0x94>
            tail = me->eQueue.end;
 8004394:	18bb      	adds	r3, r7, r2
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	7f12      	ldrb	r2, [r2, #28]
 800439a:	701a      	strb	r2, [r3, #0]
        }
        --tail; // advance the tail (counter-clockwise)
 800439c:	2117      	movs	r1, #23
 800439e:	187b      	adds	r3, r7, r1
 80043a0:	187a      	adds	r2, r7, r1
 80043a2:	7812      	ldrb	r2, [r2, #0]
 80043a4:	3a01      	subs	r2, #1
 80043a6:	701a      	strb	r2, [r3, #0]
        me->eQueue.tail = tail; // update the original
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	187a      	adds	r2, r7, r1
 80043ac:	7812      	ldrb	r2, [r2, #0]
 80043ae:	779a      	strb	r2, [r3, #30]
 80043b0:	e011      	b.n	80043d6 <QActive_get_+0xce>
    }
    else {
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	615a      	str	r2, [r3, #20]

        // all entries in the queue must be free (+1 for fronEvt)
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80043b8:	230f      	movs	r3, #15
 80043ba:	18fb      	adds	r3, r7, r3
 80043bc:	781a      	ldrb	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	7f1b      	ldrb	r3, [r3, #28]
 80043c2:	3301      	adds	r3, #1
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d006      	beq.n	80043d6 <QActive_get_+0xce>
 80043c8:	23b4      	movs	r3, #180	@ 0xb4
 80043ca:	005a      	lsls	r2, r3, #1
 80043cc:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <QActive_get_+0xdc>)
 80043ce:	0011      	movs	r1, r2
 80043d0:	0018      	movs	r0, r3
 80043d2:	f7fb ffdb 	bl	800038c <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80043d6:	f7ff fb47 	bl	8003a68 <QF_crit_exit_>

    return e;
 80043da:	693b      	ldr	r3, [r7, #16]
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b006      	add	sp, #24
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	08007734 	.word	0x08007734

080043e8 <QActive_postFIFO_>:
//............................................................................
//! @private @memberof QActive
static void QActive_postFIFO_(QActive * const me,
    QEvt const * const e,
    void const * const sender)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 80043f4:	2116      	movs	r1, #22
 80043f6:	187b      	adds	r3, r7, r1
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	7fd2      	ldrb	r2, [r2, #31]
 80043fc:	701a      	strb	r2, [r3, #0]

    --nFree; // one free entry just used up
 80043fe:	187b      	adds	r3, r7, r1
 8004400:	187a      	adds	r2, r7, r1
 8004402:	7812      	ldrb	r2, [r2, #0]
 8004404:	3a01      	subs	r2, #1
 8004406:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the original
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	187a      	adds	r2, r7, r1
 800440c:	7812      	ldrb	r2, [r2, #0]
 800440e:	77da      	strb	r2, [r3, #31]
    if (me->eQueue.nMin > nFree) {
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	5c9b      	ldrb	r3, [r3, r2]
 8004416:	187a      	adds	r2, r7, r1
 8004418:	7812      	ldrb	r2, [r2, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d204      	bcs.n	8004428 <QActive_postFIFO_+0x40>
        me->eQueue.nMin = nFree; // update minimum so far
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	187a      	adds	r2, r7, r1
 8004422:	2120      	movs	r1, #32
 8004424:	7812      	ldrb	r2, [r2, #0]
 8004426:	545a      	strb	r2, [r3, r1]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d117      	bne.n	8004460 <QActive_postFIFO_+0x78>
        me->eQueue.frontEvt = e; // deliver event directly
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	615a      	str	r2, [r3, #20]
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	7b1b      	ldrb	r3, [r3, #12]
 800443a:	001a      	movs	r2, r3
 800443c:	4b1a      	ldr	r3, [pc, #104]	@ (80044a8 <QActive_postFIFO_+0xc0>)
 800443e:	0011      	movs	r1, r2
 8004440:	0018      	movs	r0, r3
 8004442:	f000 f9d1 	bl	80047e8 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8004446:	f3ef 8305 	mrs	r3, IPSR
 800444a:	613b      	str	r3, [r7, #16]
    return regIPSR;
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d125      	bne.n	800449e <QActive_postFIFO_+0xb6>
 8004452:	f000 fbdb 	bl	8004c0c <QK_sched_>
 8004456:	1e03      	subs	r3, r0, #0
 8004458:	d021      	beq.n	800449e <QActive_postFIFO_+0xb6>
 800445a:	f000 fc4f 	bl	8004cfc <QK_activate_>
        }
        --head; // advance the head (counter-clockwise)

        me->eQueue.head = head; // update the original
    }
}
 800445e:	e01e      	b.n	800449e <QActive_postFIFO_+0xb6>
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 8004460:	2117      	movs	r1, #23
 8004462:	187b      	adds	r3, r7, r1
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	7f52      	ldrb	r2, [r2, #29]
 8004468:	701a      	strb	r2, [r3, #0]
        me->eQueue.ring[head] = e; // insert e into buffer
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	699a      	ldr	r2, [r3, #24]
 800446e:	187b      	adds	r3, r7, r1
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	18d3      	adds	r3, r2, r3
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	601a      	str	r2, [r3, #0]
        if (head == 0U) { // need to wrap the head?
 800447a:	187b      	adds	r3, r7, r1
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d103      	bne.n	800448a <QActive_postFIFO_+0xa2>
            head = me->eQueue.end;
 8004482:	187b      	adds	r3, r7, r1
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	7f12      	ldrb	r2, [r2, #28]
 8004488:	701a      	strb	r2, [r3, #0]
        --head; // advance the head (counter-clockwise)
 800448a:	2117      	movs	r1, #23
 800448c:	187b      	adds	r3, r7, r1
 800448e:	187a      	adds	r2, r7, r1
 8004490:	7812      	ldrb	r2, [r2, #0]
 8004492:	3a01      	subs	r2, #1
 8004494:	701a      	strb	r2, [r3, #0]
        me->eQueue.head = head; // update the original
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	187a      	adds	r2, r7, r1
 800449a:	7812      	ldrb	r2, [r2, #0]
 800449c:	775a      	strb	r2, [r3, #29]
}
 800449e:	46c0      	nop			@ (mov r8, r8)
 80044a0:	46bd      	mov	sp, r7
 80044a2:	b006      	add	sp, #24
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	46c0      	nop			@ (mov r8, r8)
 80044a8:	20000548 	.word	0x20000548

080044ac <QF_gc>:
    return e;
}

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80044b4:	f7ff fac8 	bl	8003a48 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d106      	bne.n	80044cc <QF_gc+0x20>
 80044be:	23af      	movs	r3, #175	@ 0xaf
 80044c0:	009a      	lsls	r2, r3, #2
 80044c2:	4b28      	ldr	r3, [pc, #160]	@ (8004564 <QF_gc+0xb8>)
 80044c4:	0011      	movs	r1, r2
 80044c6:	0018      	movs	r0, r3
 80044c8:	f7fb ff60 	bl	800038c <Q_onError>

    uint8_t const poolNum = (uint8_t)e->poolNum_;
 80044cc:	210f      	movs	r1, #15
 80044ce:	187b      	adds	r3, r7, r1
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	7892      	ldrb	r2, [r2, #2]
 80044d4:	701a      	strb	r2, [r3, #0]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 80044d6:	187b      	adds	r3, r7, r1
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d03b      	beq.n	8004556 <QF_gc+0xaa>

        if (e->refCtr_ > 1U) { // isn't this the last reference?
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	78db      	ldrb	r3, [r3, #3]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d906      	bls.n	80044f4 <QF_gc+0x48>
                QS_TIME_PRE();       // timestamp
                QS_SIG_PRE(e->sig);  // the signal of the event
                QS_2U8_PRE(poolNum, e->refCtr_);
            QS_END_PRE()

            QEvt_refCtr_dec_(e); // decrement the ref counter
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f7ff fea1 	bl	8004230 <QEvt_refCtr_dec_>

            QF_CRIT_EXIT();
 80044ee:	f7ff fabb 	bl	8003a68 <QF_crit_exit_>
        }
    }
    else {
        QF_CRIT_EXIT();
    }
}
 80044f2:	e032      	b.n	800455a <QF_gc+0xae>
            uint8_t const maxPool = QF_priv_.maxPool_;
 80044f4:	200e      	movs	r0, #14
 80044f6:	183b      	adds	r3, r7, r0
 80044f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004568 <QF_gc+0xbc>)
 80044fa:	213c      	movs	r1, #60	@ 0x3c
 80044fc:	5c52      	ldrb	r2, [r2, r1]
 80044fe:	701a      	strb	r2, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004500:	183b      	adds	r3, r7, r0
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	2b03      	cmp	r3, #3
 8004506:	d906      	bls.n	8004516 <QF_gc+0x6a>
 8004508:	23b9      	movs	r3, #185	@ 0xb9
 800450a:	009a      	lsls	r2, r3, #2
 800450c:	4b15      	ldr	r3, [pc, #84]	@ (8004564 <QF_gc+0xb8>)
 800450e:	0011      	movs	r1, r2
 8004510:	0018      	movs	r0, r3
 8004512:	f7fb ff3b 	bl	800038c <Q_onError>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 8004516:	230f      	movs	r3, #15
 8004518:	18fa      	adds	r2, r7, r3
 800451a:	230e      	movs	r3, #14
 800451c:	18fb      	adds	r3, r7, r3
 800451e:	7812      	ldrb	r2, [r2, #0]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d905      	bls.n	8004532 <QF_gc+0x86>
 8004526:	4a11      	ldr	r2, [pc, #68]	@ (800456c <QF_gc+0xc0>)
 8004528:	4b0e      	ldr	r3, [pc, #56]	@ (8004564 <QF_gc+0xb8>)
 800452a:	0011      	movs	r1, r2
 800452c:	0018      	movs	r0, r3
 800452e:	f7fb ff2d 	bl	800038c <Q_onError>
            QF_CRIT_EXIT();
 8004532:	f7ff fa99 	bl	8003a68 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8004536:	230f      	movs	r3, #15
 8004538:	18fb      	adds	r3, r7, r3
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	1e5a      	subs	r2, r3, #1
 800453e:	0013      	movs	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	189b      	adds	r3, r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4a08      	ldr	r2, [pc, #32]	@ (8004568 <QF_gc+0xbc>)
 8004548:	189b      	adds	r3, r3, r2
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	0018      	movs	r0, r3
 8004550:	f000 f80e 	bl	8004570 <QMPool_put>
}
 8004554:	e001      	b.n	800455a <QF_gc+0xae>
        QF_CRIT_EXIT();
 8004556:	f7ff fa87 	bl	8003a68 <QF_crit_exit_>
}
 800455a:	46c0      	nop			@ (mov r8, r8)
 800455c:	46bd      	mov	sp, r7
 800455e:	b004      	add	sp, #16
 8004560:	bd80      	pop	{r7, pc}
 8004562:	46c0      	nop			@ (mov r8, r8)
 8004564:	0800773c 	.word	0x0800773c
 8004568:	200004ec 	.word	0x200004ec
 800456c:	000002ee 	.word	0x000002ee

08004570 <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    void * * const pfb = (void * *)block; // ptr to free block
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	61fb      	str	r3, [r7, #28]

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004580:	f7ff fa62 	bl	8003a48 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d106      	bne.n	8004598 <QMPool_put+0x28>
 800458a:	23c8      	movs	r3, #200	@ 0xc8
 800458c:	005a      	lsls	r2, r3, #1
 800458e:	4b29      	ldr	r3, [pc, #164]	@ (8004634 <QMPool_put+0xc4>)
 8004590:	0011      	movs	r1, r2
 8004592:	0018      	movs	r0, r3
 8004594:	f7fb fefa 	bl	800038c <Q_onError>

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	69fa      	ldr	r2, [r7, #28]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d304      	bcc.n	80045ac <QMPool_put+0x3c>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	69fa      	ldr	r2, [r7, #28]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d906      	bls.n	80045ba <QMPool_put+0x4a>
 80045ac:	23cd      	movs	r3, #205	@ 0xcd
 80045ae:	005a      	lsls	r2, r3, #1
 80045b0:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <QMPool_put+0xc4>)
 80045b2:	0011      	movs	r1, r2
 80045b4:	0018      	movs	r0, r3
 80045b6:	f7fb fee9 	bl	800038c <Q_onError>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	3304      	adds	r3, #4
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d106      	bne.n	80045d6 <QMPool_put+0x66>
 80045c8:	23d3      	movs	r3, #211	@ 0xd3
 80045ca:	005a      	lsls	r2, r3, #1
 80045cc:	4b19      	ldr	r3, [pc, #100]	@ (8004634 <QMPool_put+0xc4>)
 80045ce:	0011      	movs	r1, r2
 80045d0:	0018      	movs	r0, r3
 80045d2:	f7fb fedb 	bl	800038c <Q_onError>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	61bb      	str	r3, [r7, #24]
    QMPoolCtr nFree = me->nFree;
 80045dc:	2116      	movs	r1, #22
 80045de:	187b      	adds	r3, r7, r1
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	8a12      	ldrh	r2, [r2, #16]
 80045e4:	801a      	strh	r2, [r3, #0]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	89db      	ldrh	r3, [r3, #14]
 80045ea:	187a      	adds	r2, r7, r1
 80045ec:	8812      	ldrh	r2, [r2, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d306      	bcc.n	8004600 <QMPool_put+0x90>
 80045f2:	23e1      	movs	r3, #225	@ 0xe1
 80045f4:	005a      	lsls	r2, r3, #1
 80045f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004634 <QMPool_put+0xc4>)
 80045f8:	0011      	movs	r1, r2
 80045fa:	0018      	movs	r0, r3
 80045fc:	f7fb fec6 	bl	800038c <Q_onError>

    ++nFree; // one more free block in this pool
 8004600:	2116      	movs	r1, #22
 8004602:	187b      	adds	r3, r7, r1
 8004604:	187a      	adds	r2, r7, r1
 8004606:	8812      	ldrh	r2, [r2, #0]
 8004608:	3201      	adds	r2, #1
 800460a:	801a      	strh	r2, [r3, #0]

    me->freeHead = pfb; // set as new head of the free list
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	69fa      	ldr	r2, [r7, #28]
 8004610:	609a      	str	r2, [r3, #8]
    me->nFree    = nFree;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	187a      	adds	r2, r7, r1
 8004616:	8812      	ldrh	r2, [r2, #0]
 8004618:	821a      	strh	r2, [r3, #16]
    pfb[0]       = freeHead; // link into the list
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	601a      	str	r2, [r3, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	3304      	adds	r3, #4
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	601a      	str	r2, [r3, #0]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004628:	f7ff fa1e 	bl	8003a68 <QF_crit_exit_>
}
 800462c:	46c0      	nop			@ (mov r8, r8)
 800462e:	46bd      	mov	sp, r7
 8004630:	b008      	add	sp, #32
 8004632:	bd80      	pop	{r7, pc}
 8004634:	08007744 	.word	0x08007744

08004638 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	0011      	movs	r1, r2
 8004648:	0018      	movs	r0, r3
 800464a:	f7ff fa7f 	bl	8003b4c <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a02      	ldr	r2, [pc, #8]	@ (800465c <QActive_ctor+0x24>)
 8004652:	601a      	str	r2, [r3, #0]
}
 8004654:	46c0      	nop			@ (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	b002      	add	sp, #8
 800465a:	bd80      	pop	{r7, pc}
 800465c:	08007754 	.word	0x08007754

08004660 <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004668:	f7ff f9ee 	bl	8003a48 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	7b5b      	ldrb	r3, [r3, #13]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d103      	bne.n	800467c <QActive_register_+0x1c>
        me->pthre = me->prio; // apply the default
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	7b1a      	ldrb	r2, [r3, #12]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	735a      	strb	r2, [r3, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	7b1b      	ldrb	r3, [r3, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <QActive_register_+0x2c>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	7b1b      	ldrb	r3, [r3, #12]
 8004688:	2b20      	cmp	r3, #32
 800468a:	d904      	bls.n	8004696 <QActive_register_+0x36>
 800468c:	4b47      	ldr	r3, [pc, #284]	@ (80047ac <QActive_register_+0x14c>)
 800468e:	2164      	movs	r1, #100	@ 0x64
 8004690:	0018      	movs	r0, r3
 8004692:	f7fb fe7b 	bl	800038c <Q_onError>

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	7b1b      	ldrb	r3, [r3, #12]
 800469a:	001a      	movs	r2, r3
 800469c:	4b44      	ldr	r3, [pc, #272]	@ (80047b0 <QActive_register_+0x150>)
 800469e:	0092      	lsls	r2, r2, #2
 80046a0:	58d3      	ldr	r3, [r2, r3]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d004      	beq.n	80046b0 <QActive_register_+0x50>
 80046a6:	4b41      	ldr	r3, [pc, #260]	@ (80047ac <QActive_register_+0x14c>)
 80046a8:	216e      	movs	r1, #110	@ 0x6e
 80046aa:	0018      	movs	r0, r3
 80046ac:	f7fb fe6e 	bl	800038c <Q_onError>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	7b1a      	ldrb	r2, [r3, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	7b5b      	ldrb	r3, [r3, #13]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d904      	bls.n	80046c6 <QActive_register_+0x66>
 80046bc:	4b3b      	ldr	r3, [pc, #236]	@ (80047ac <QActive_register_+0x14c>)
 80046be:	2182      	movs	r1, #130	@ 0x82
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7fb fe63 	bl	800038c <Q_onError>

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
 80046c6:	230f      	movs	r3, #15
 80046c8:	18fb      	adds	r3, r7, r3
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	7b52      	ldrb	r2, [r2, #13]
 80046ce:	701a      	strb	r2, [r3, #0]
    uint8_t next_thre = me->pthre;
 80046d0:	230e      	movs	r3, #14
 80046d2:	18fb      	adds	r3, r7, r3
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	7b52      	ldrb	r2, [r2, #13]
 80046d8:	701a      	strb	r2, [r3, #0]

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	7b1a      	ldrb	r2, [r3, #12]
 80046de:	230d      	movs	r3, #13
 80046e0:	18fb      	adds	r3, r7, r3
 80046e2:	3a01      	subs	r2, #1
 80046e4:	701a      	strb	r2, [r3, #0]
 80046e6:	e017      	b.n	8004718 <QActive_register_+0xb8>
        if (QActive_registry_[p] != (QActive *)0) {
 80046e8:	210d      	movs	r1, #13
 80046ea:	187b      	adds	r3, r7, r1
 80046ec:	781a      	ldrb	r2, [r3, #0]
 80046ee:	4b30      	ldr	r3, [pc, #192]	@ (80047b0 <QActive_register_+0x150>)
 80046f0:	0092      	lsls	r2, r2, #2
 80046f2:	58d3      	ldr	r3, [r2, r3]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d009      	beq.n	800470c <QActive_register_+0xac>
            prev_thre = QActive_registry_[p]->pthre;
 80046f8:	187b      	adds	r3, r7, r1
 80046fa:	781a      	ldrb	r2, [r3, #0]
 80046fc:	4b2c      	ldr	r3, [pc, #176]	@ (80047b0 <QActive_register_+0x150>)
 80046fe:	0092      	lsls	r2, r2, #2
 8004700:	58d2      	ldr	r2, [r2, r3]
 8004702:	230f      	movs	r3, #15
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	7b52      	ldrb	r2, [r2, #13]
 8004708:	701a      	strb	r2, [r3, #0]
            break;
 800470a:	e00a      	b.n	8004722 <QActive_register_+0xc2>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 800470c:	220d      	movs	r2, #13
 800470e:	18bb      	adds	r3, r7, r2
 8004710:	18ba      	adds	r2, r7, r2
 8004712:	7812      	ldrb	r2, [r2, #0]
 8004714:	3a01      	subs	r2, #1
 8004716:	701a      	strb	r2, [r3, #0]
 8004718:	230d      	movs	r3, #13
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1e2      	bne.n	80046e8 <QActive_register_+0x88>
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	7b1a      	ldrb	r2, [r3, #12]
 8004726:	230c      	movs	r3, #12
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	3201      	adds	r2, #1
 800472c:	701a      	strb	r2, [r3, #0]
 800472e:	e017      	b.n	8004760 <QActive_register_+0x100>
        if (QActive_registry_[p] != (QActive *)0) {
 8004730:	210c      	movs	r1, #12
 8004732:	187b      	adds	r3, r7, r1
 8004734:	781a      	ldrb	r2, [r3, #0]
 8004736:	4b1e      	ldr	r3, [pc, #120]	@ (80047b0 <QActive_register_+0x150>)
 8004738:	0092      	lsls	r2, r2, #2
 800473a:	58d3      	ldr	r3, [r2, r3]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d009      	beq.n	8004754 <QActive_register_+0xf4>
            next_thre = QActive_registry_[p]->pthre;
 8004740:	187b      	adds	r3, r7, r1
 8004742:	781a      	ldrb	r2, [r3, #0]
 8004744:	4b1a      	ldr	r3, [pc, #104]	@ (80047b0 <QActive_register_+0x150>)
 8004746:	0092      	lsls	r2, r2, #2
 8004748:	58d2      	ldr	r2, [r2, r3]
 800474a:	230e      	movs	r3, #14
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	7b52      	ldrb	r2, [r2, #13]
 8004750:	701a      	strb	r2, [r3, #0]
            break;
 8004752:	e00a      	b.n	800476a <QActive_register_+0x10a>
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8004754:	220c      	movs	r2, #12
 8004756:	18bb      	adds	r3, r7, r2
 8004758:	18ba      	adds	r2, r7, r2
 800475a:	7812      	ldrb	r2, [r2, #0]
 800475c:	3201      	adds	r2, #1
 800475e:	701a      	strb	r2, [r3, #0]
 8004760:	230c      	movs	r3, #12
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2b20      	cmp	r3, #32
 8004768:	d9e2      	bls.n	8004730 <QActive_register_+0xd0>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	7b5b      	ldrb	r3, [r3, #13]
 800476e:	220f      	movs	r2, #15
 8004770:	18ba      	adds	r2, r7, r2
 8004772:	7812      	ldrb	r2, [r2, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d806      	bhi.n	8004786 <QActive_register_+0x126>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	7b5b      	ldrb	r3, [r3, #13]
 800477c:	220e      	movs	r2, #14
 800477e:	18ba      	adds	r2, r7, r2
 8004780:	7812      	ldrb	r2, [r2, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d204      	bcs.n	8004790 <QActive_register_+0x130>
 8004786:	4b09      	ldr	r3, [pc, #36]	@ (80047ac <QActive_register_+0x14c>)
 8004788:	21a0      	movs	r1, #160	@ 0xa0
 800478a:	0018      	movs	r0, r3
 800478c:	f7fb fdfe 	bl	800038c <Q_onError>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	7b1b      	ldrb	r3, [r3, #12]
 8004794:	001a      	movs	r2, r3
 8004796:	4b06      	ldr	r3, [pc, #24]	@ (80047b0 <QActive_register_+0x150>)
 8004798:	0092      	lsls	r2, r2, #2
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	50d1      	str	r1, [r2, r3]

    QF_CRIT_EXIT();
 800479e:	f7ff f963 	bl	8003a68 <QF_crit_exit_>
}
 80047a2:	46c0      	nop			@ (mov r8, r8)
 80047a4:	46bd      	mov	sp, r7
 80047a6:	b004      	add	sp, #16
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	46c0      	nop			@ (mov r8, r8)
 80047ac:	0800774c 	.word	0x0800774c
 80047b0:	20000468 	.word	0x20000468

080047b4 <QPSet_isEmpty>:
    me->bits1 = 0U; // clear bitmask for elements 33..64
#endif
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	425a      	negs	r2, r3
 80047c2:	4153      	adcs	r3, r2
 80047c4:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 80047c6:	0018      	movs	r0, r3
 80047c8:	46bd      	mov	sp, r7
 80047ca:	b002      	add	sp, #8
 80047cc:	bd80      	pop	{r7, pc}

080047ce <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b082      	sub	sp, #8
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	1e5a      	subs	r2, r3, #1
 80047dc:	4193      	sbcs	r3, r2
 80047de:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 80047e0:	0018      	movs	r0, r3
 80047e2:	46bd      	mov	sp, r7
 80047e4:	b002      	add	sp, #8
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <QPSet_insert>:
        : ((me->bits1 & ((QPSetBits)1U << (n - 33U))) != 0U);
#endif
}
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	2101      	movs	r1, #1
 80047fc:	4099      	lsls	r1, r3
 80047fe:	000b      	movs	r3, r1
 8004800:	431a      	orrs	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	601a      	str	r2, [r3, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8004806:	46c0      	nop			@ (mov r8, r8)
 8004808:	46bd      	mov	sp, r7
 800480a:	b002      	add	sp, #8
 800480c:	bd80      	pop	{r7, pc}

0800480e <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
 8004816:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	3a01      	subs	r2, #1
 8004820:	2101      	movs	r1, #1
 8004822:	4091      	lsls	r1, r2
 8004824:	000a      	movs	r2, r1
 8004826:	43d2      	mvns	r2, r2
 8004828:	401a      	ands	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	601a      	str	r2, [r3, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 800482e:	46c0      	nop			@ (mov r8, r8)
 8004830:	46bd      	mov	sp, r7
 8004832:	b002      	add	sp, #8
 8004834:	bd80      	pop	{r7, pc}

08004836 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 8004836:	b580      	push	{r7, lr}
 8004838:	b082      	sub	sp, #8
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	0018      	movs	r0, r3
 8004844:	f7ff f964 	bl	8003b10 <QF_qlog2>
 8004848:	0003      	movs	r3, r0
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 800484a:	0018      	movs	r0, r3
 800484c:	46bd      	mov	sp, r7
 800484e:	b002      	add	sp, #8
 8004850:	bd80      	pop	{r7, pc}
	...

08004854 <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004860:	f7ff f8f2 	bl	8003a48 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2bfe      	cmp	r3, #254	@ 0xfe
 8004868:	d904      	bls.n	8004874 <QEQueue_init+0x20>
 800486a:	4b14      	ldr	r3, [pc, #80]	@ (80048bc <QEQueue_init+0x68>)
 800486c:	210a      	movs	r1, #10
 800486e:	0018      	movs	r0, r3
 8004870:	f7fb fd8c 	bl	800038c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	601a      	str	r2, [r3, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	605a      	str	r2, [r3, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	b2da      	uxtb	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	721a      	strb	r2, [r3, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d005      	beq.n	800489a <QEQueue_init+0x46>
        me->head = 0U; // head index: for removing events
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	725a      	strb	r2, [r3, #9]
        me->tail = 0U; // tail index: for inserting events
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	729a      	strb	r2, [r3, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	b2db      	uxtb	r3, r3
 800489e:	3301      	adds	r3, #1
 80048a0:	b2da      	uxtb	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	72da      	strb	r2, [r3, #11]
    me->nMin     = me->nFree; // minimum so far
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	7ada      	ldrb	r2, [r3, #11]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	731a      	strb	r2, [r3, #12]

    QF_CRIT_EXIT();
 80048ae:	f7ff f8db 	bl	8003a68 <QF_crit_exit_>
}
 80048b2:	46c0      	nop			@ (mov r8, r8)
 80048b4:	46bd      	mov	sp, r7
 80048b6:	b004      	add	sp, #16
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	08007764 	.word	0x08007764

080048c0 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	603b      	str	r3, [r7, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80048ce:	f7ff f8bb 	bl	8003a48 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d106      	bne.n	80048e6 <QTimeEvt_ctorX+0x26>
 80048d8:	2396      	movs	r3, #150	@ 0x96
 80048da:	005a      	lsls	r2, r3, #1
 80048dc:	4b18      	ldr	r3, [pc, #96]	@ (8004940 <QTimeEvt_ctorX+0x80>)
 80048de:	0011      	movs	r1, r2
 80048e0:	0018      	movs	r0, r3
 80048e2:	f7fb fd53 	bl	800038c <Q_onError>

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d006      	beq.n	80048fa <QTimeEvt_ctorX+0x3a>
 80048ec:	239b      	movs	r3, #155	@ 0x9b
 80048ee:	005a      	lsls	r2, r3, #1
 80048f0:	4b13      	ldr	r3, [pc, #76]	@ (8004940 <QTimeEvt_ctorX+0x80>)
 80048f2:	0011      	movs	r1, r2
 80048f4:	0018      	movs	r0, r3
 80048f6:	f7fb fd49 	bl	800038c <Q_onError>
    QF_CRIT_EXIT();
 80048fa:	f7ff f8b5 	bl	8003a68 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	0011      	movs	r1, r2
 8004904:	0018      	movs	r0, r3
 8004906:	f7ff fc63 	bl	80041d0 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	70da      	strb	r2, [r3, #3]
    me->next     = (QTimeEvt *)0;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	609a      	str	r2, [r3, #8]
    me->act      = act; // might be NULL for a time-event head
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	60da      	str	r2, [r3, #12]
    me->ctr      = 0U;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	611a      	str	r2, [r3, #16]
    me->interval = 0U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	615a      	str	r2, [r3, #20]
    me->tickRate = (uint8_t)tickRate;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	b2da      	uxtb	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	761a      	strb	r2, [r3, #24]
    me->flags    = 0U;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	765a      	strb	r2, [r3, #25]
}
 8004936:	46c0      	nop			@ (mov r8, r8)
 8004938:	46bd      	mov	sp, r7
 800493a:	b004      	add	sp, #16
 800493c:	bd80      	pop	{r7, pc}
 800493e:	46c0      	nop			@ (mov r8, r8)
 8004940:	0800776c 	.word	0x0800776c

08004944 <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004950:	f7ff f87a 	bl	8003a48 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	617b      	str	r3, [r7, #20]
#endif

    uint8_t const tickRate = me->tickRate;
 800495a:	2313      	movs	r3, #19
 800495c:	18fb      	adds	r3, r7, r3
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	7e12      	ldrb	r2, [r2, #24]
 8004962:	701a      	strb	r2, [r3, #0]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d106      	bne.n	8004978 <QTimeEvt_armX+0x34>
 800496a:	23dc      	movs	r3, #220	@ 0xdc
 800496c:	005a      	lsls	r2, r3, #1
 800496e:	4b2b      	ldr	r3, [pc, #172]	@ (8004a1c <QTimeEvt_armX+0xd8>)
 8004970:	0011      	movs	r1, r2
 8004972:	0018      	movs	r0, r3
 8004974:	f7fb fd0a 	bl	800038c <Q_onError>

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d006      	beq.n	800498c <QTimeEvt_armX+0x48>
 800497e:	23e1      	movs	r3, #225	@ 0xe1
 8004980:	005a      	lsls	r2, r3, #1
 8004982:	4b26      	ldr	r3, [pc, #152]	@ (8004a1c <QTimeEvt_armX+0xd8>)
 8004984:	0011      	movs	r1, r2
 8004986:	0018      	movs	r0, r3
 8004988:	f7fb fd00 	bl	800038c <Q_onError>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d106      	bne.n	80049a2 <QTimeEvt_armX+0x5e>
 8004994:	23e6      	movs	r3, #230	@ 0xe6
 8004996:	005a      	lsls	r2, r3, #1
 8004998:	4b20      	ldr	r3, [pc, #128]	@ (8004a1c <QTimeEvt_armX+0xd8>)
 800499a:	0011      	movs	r1, r2
 800499c:	0018      	movs	r0, r3
 800499e:	f7fb fcf5 	bl	800038c <Q_onError>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 80049a2:	2313      	movs	r3, #19
 80049a4:	18fb      	adds	r3, r7, r3
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d006      	beq.n	80049ba <QTimeEvt_armX+0x76>
 80049ac:	23eb      	movs	r3, #235	@ 0xeb
 80049ae:	005a      	lsls	r2, r3, #1
 80049b0:	4b1a      	ldr	r3, [pc, #104]	@ (8004a1c <QTimeEvt_armX+0xd8>)
 80049b2:	0011      	movs	r1, r2
 80049b4:	0018      	movs	r0, r3
 80049b6:	f7fb fce9 	bl	800038c <Q_onError>

    me->ctr = (QTimeEvtCtr)nTicks;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	611a      	str	r2, [r3, #16]
    me->interval = (QTimeEvtCtr)interval;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	615a      	str	r2, [r3, #20]

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	7e5b      	ldrb	r3, [r3, #25]
 80049ca:	b25b      	sxtb	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	db1f      	blt.n	8004a10 <QTimeEvt_armX+0xcc>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	7e5b      	ldrb	r3, [r3, #25]
 80049d4:	2280      	movs	r2, #128	@ 0x80
 80049d6:	4252      	negs	r2, r2
 80049d8:	4313      	orrs	r3, r2
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	765a      	strb	r2, [r3, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 80049e0:	2013      	movs	r0, #19
 80049e2:	183b      	adds	r3, r7, r0
 80049e4:	781a      	ldrb	r2, [r3, #0]
 80049e6:	490e      	ldr	r1, [pc, #56]	@ (8004a20 <QTimeEvt_armX+0xdc>)
 80049e8:	0013      	movs	r3, r2
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	1a9b      	subs	r3, r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	18cb      	adds	r3, r1, r3
 80049f2:	330c      	adds	r3, #12
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	609a      	str	r2, [r3, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 80049fa:	183b      	adds	r3, r7, r0
 80049fc:	781a      	ldrb	r2, [r3, #0]
 80049fe:	4908      	ldr	r1, [pc, #32]	@ (8004a20 <QTimeEvt_armX+0xdc>)
 8004a00:	0013      	movs	r3, r2
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	1a9b      	subs	r3, r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	18cb      	adds	r3, r1, r3
 8004a0a:	330c      	adds	r3, #12
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	601a      	str	r2, [r3, #0]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004a10:	f7ff f82a 	bl	8003a68 <QF_crit_exit_>
}
 8004a14:	46c0      	nop			@ (mov r8, r8)
 8004a16:	46bd      	mov	sp, r7
 8004a18:	b006      	add	sp, #24
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	0800776c 	.word	0x0800776c
 8004a20:	2000052c 	.word	0x2000052c

08004a24 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004a2c:	f7ff f80c 	bl	8003a48 <QF_crit_entry_>

    QTimeEvtCtr const ctr = me->ctr; // move member into temporary
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	60bb      	str	r3, [r7, #8]
#ifdef Q_SPY
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
 8004a36:	210f      	movs	r1, #15
 8004a38:	187b      	adds	r3, r7, r1
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	701a      	strb	r2, [r3, #0]
    if (ctr != 0U) {
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00d      	beq.n	8004a60 <QTimeEvt_disarm+0x3c>
        wasArmed = true;
 8004a44:	187b      	adds	r3, r7, r1
 8004a46:	2201      	movs	r2, #1
 8004a48:	701a      	strb	r2, [r3, #0]
        me->flags |= QTE_FLAG_WAS_DISARMED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	7e5b      	ldrb	r3, [r3, #25]
 8004a4e:	2240      	movs	r2, #64	@ 0x40
 8004a50:	4313      	orrs	r3, r2
 8004a52:	b2da      	uxtb	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	765a      	strb	r2, [r3, #25]
        me->ctr = 0U; // schedule removal from the list
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	611a      	str	r2, [r3, #16]
 8004a5e:	e006      	b.n	8004a6e <QTimeEvt_disarm+0x4a>
            QS_TEC_PRE(me->interval); // the interval
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }
    else { // the time event was already disarmed automatically
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	7e5b      	ldrb	r3, [r3, #25]
 8004a64:	2240      	movs	r2, #64	@ 0x40
 8004a66:	4393      	bics	r3, r2
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	765a      	strb	r2, [r3, #25]
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 8004a6e:	f7fe fffb 	bl	8003a68 <QF_crit_exit_>

    return wasArmed;
 8004a72:	230f      	movs	r3, #15
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	781b      	ldrb	r3, [r3, #0]
}
 8004a78:	0018      	movs	r0, r3
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	b004      	add	sp, #16
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <QTimeEvt_tick_>:
//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_tick_(
    uint_fast8_t const tickRate,
    void const * const sender)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b086      	sub	sp, #24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004a8a:	f7fe ffdd 	bl	8003a48 <QF_crit_entry_>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d006      	beq.n	8004aa2 <QTimeEvt_tick_+0x22>
 8004a94:	23c8      	movs	r3, #200	@ 0xc8
 8004a96:	009a      	lsls	r2, r3, #2
 8004a98:	4b35      	ldr	r3, [pc, #212]	@ (8004b70 <QTimeEvt_tick_+0xf0>)
 8004a9a:	0011      	movs	r1, r2
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f7fb fc75 	bl	800038c <Q_onError>

    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	0013      	movs	r3, r2
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	1a9b      	subs	r3, r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4a31      	ldr	r2, [pc, #196]	@ (8004b74 <QTimeEvt_tick_+0xf4>)
 8004aae:	189b      	adds	r3, r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]
    QS_END_PRE()
#endif

    // scan the linked-list of time events at this tick rate...
    for (;;) {
        QTimeEvt *te = prev->next; // advance down the time evt. list
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	613b      	str	r3, [r7, #16]

        if (te == (QTimeEvt *)0) { // end of the list?
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d119      	bne.n	8004af2 <QTimeEvt_tick_+0x72>
            // set 'te' to the the newly-armed linked list
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 8004abe:	492d      	ldr	r1, [pc, #180]	@ (8004b74 <QTimeEvt_tick_+0xf4>)
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	0013      	movs	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	18cb      	adds	r3, r1, r3
 8004acc:	330c      	adds	r3, #12
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	613b      	str	r3, [r7, #16]
            if (te == (void *)0) { // no newly-armed time events?
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d044      	beq.n	8004b62 <QTimeEvt_tick_+0xe2>
                break; // terminate the loop
            }

            prev->next = te;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	609a      	str	r2, [r3, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 8004ade:	4925      	ldr	r1, [pc, #148]	@ (8004b74 <QTimeEvt_tick_+0xf4>)
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	0013      	movs	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	1a9b      	subs	r3, r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	18cb      	adds	r3, r1, r3
 8004aec:	330c      	adds	r3, #12
 8004aee:	2200      	movs	r2, #0
 8004af0:	601a      	str	r2, [r3, #0]
        }

        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	60fb      	str	r3, [r7, #12]

        if (ctr == 0U) { // time event scheduled for removal?
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10d      	bne.n	8004b1a <QTimeEvt_tick_+0x9a>
            prev->next = te->next;
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	689a      	ldr	r2, [r3, #8]
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	609a      	str	r2, [r3, #8]

            // mark time event 'te' as NOT linked
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	7e5b      	ldrb	r3, [r3, #25]
 8004b0a:	227f      	movs	r2, #127	@ 0x7f
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	765a      	strb	r2, [r3, #25]
            // do NOT advance the prev pointer
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004b14:	f7fe ffa8 	bl	8003a68 <QF_crit_exit_>
 8004b18:	e020      	b.n	8004b5c <QTimeEvt_tick_+0xdc>
        }
        else if (ctr == 1U) { // is time event about to expire?
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d113      	bne.n	8004b48 <QTimeEvt_tick_+0xc8>
            QActive * const act = (QActive *)te->act;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	60bb      	str	r3, [r7, #8]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	6979      	ldr	r1, [r7, #20]
 8004b2c:	6938      	ldr	r0, [r7, #16]
 8004b2e:	f000 f845 	bl	8004bbc <QTimeEvt_expire_>
 8004b32:	0003      	movs	r3, r0
 8004b34:	617b      	str	r3, [r7, #20]

                // QACTIVE_POST() asserts if the queue overflows
                QACTIVE_POST(act, &te->super, sender);
            }
#else // not QXK
            QF_CRIT_EXIT(); // exit crit. section before posting
 8004b36:	f7fe ff97 	bl	8003a68 <QF_crit_exit_>

            // QACTIVE_POST() asserts if the queue overflows
            QACTIVE_POST(act, &te->super, sender);
 8004b3a:	6939      	ldr	r1, [r7, #16]
 8004b3c:	4a0e      	ldr	r2, [pc, #56]	@ (8004b78 <QTimeEvt_tick_+0xf8>)
 8004b3e:	68b8      	ldr	r0, [r7, #8]
 8004b40:	2300      	movs	r3, #0
 8004b42:	f7ff fb85 	bl	8004250 <QActive_post_>
 8004b46:	e009      	b.n	8004b5c <QTimeEvt_tick_+0xdc>
#endif
        }
        else { // time event keeps timing out
            --ctr; // decrement the tick counter
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	60fb      	str	r3, [r7, #12]
            te->ctr = ctr; // update the member original
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	611a      	str	r2, [r3, #16]

            prev = te; // advance to this time event
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	617b      	str	r3, [r7, #20]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004b58:	f7fe ff86 	bl	8003a68 <QF_crit_exit_>
        }
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 8004b5c:	f7fe ff74 	bl	8003a48 <QF_crit_entry_>
    for (;;) {
 8004b60:	e7a7      	b.n	8004ab2 <QTimeEvt_tick_+0x32>
                break; // terminate the loop
 8004b62:	46c0      	nop			@ (mov r8, r8)
    }
    QF_CRIT_EXIT();
 8004b64:	f7fe ff80 	bl	8003a68 <QF_crit_exit_>
}
 8004b68:	46c0      	nop			@ (mov r8, r8)
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	b006      	add	sp, #24
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	0800776c 	.word	0x0800776c
 8004b74:	2000052c 	.word	0x2000052c
 8004b78:	0000ffff 	.word	0x0000ffff

08004b7c <QTimeEvt_init>:
    return me->ctr;
}

//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_init(void) {
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
    // call ctors for time event heads for all configured tick rates
    for (uint_fast8_t tickRate = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	607b      	str	r3, [r7, #4]
 8004b86:	e00e      	b.n	8004ba6 <QTimeEvt_init+0x2a>
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	0013      	movs	r3, r2
 8004b8c:	00db      	lsls	r3, r3, #3
 8004b8e:	1a9b      	subs	r3, r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	4a09      	ldr	r2, [pc, #36]	@ (8004bb8 <QTimeEvt_init+0x3c>)
 8004b94:	1898      	adds	r0, r3, r2
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2204      	movs	r2, #4
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	f7ff fe90 	bl	80048c0 <QTimeEvt_ctorX>
         ++tickRate)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	607b      	str	r3, [r7, #4]
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ed      	beq.n	8004b88 <QTimeEvt_init+0xc>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 8004bac:	46c0      	nop			@ (mov r8, r8)
 8004bae:	46c0      	nop			@ (mov r8, r8)
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	b002      	add	sp, #8
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	2000052c 	.word	0x2000052c

08004bbc <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
 8004bc8:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	617b      	str	r3, [r7, #20]
    if (me->interval != 0U) { // periodic time evt?
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d006      	beq.n	8004be4 <QTimeEvt_expire_+0x28>
        me->ctr = me->interval; // rearm the time event
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	695a      	ldr	r2, [r3, #20]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	611a      	str	r2, [r3, #16]
        prev = me; // advance to this time event
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	617b      	str	r3, [r7, #20]
 8004be2:	e00d      	b.n	8004c00 <QTimeEvt_expire_+0x44>
    }
    else { // one-shot time event: automatically disarm
        me->ctr = 0U;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	611a      	str	r2, [r3, #16]
        prev->next = me->next;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	689a      	ldr	r2, [r3, #8]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	609a      	str	r2, [r3, #8]

        // mark this time event as NOT linked
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	7e5b      	ldrb	r3, [r3, #25]
 8004bf6:	227f      	movs	r2, #127	@ 0x7f
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	b2da      	uxtb	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	765a      	strb	r2, [r3, #25]
        QS_SIG_PRE(me->super.sig);// signal of this time event
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
 8004c00:	697b      	ldr	r3, [r7, #20]
}
 8004c02:	0018      	movs	r0, r3
 8004c04:	46bd      	mov	sp, r7
 8004c06:	b006      	add	sp, #24
 8004c08:	bd80      	pop	{r7, pc}
	...

08004c0c <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
 8004c12:	1dfb      	adds	r3, r7, #7
 8004c14:	2200      	movs	r2, #0
 8004c16:	701a      	strb	r2, [r3, #0]
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8004c18:	4b15      	ldr	r3, [pc, #84]	@ (8004c70 <QK_sched_+0x64>)
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	f7ff fdd7 	bl	80047ce <QPSet_notEmpty>
 8004c20:	1e03      	subs	r3, r0, #0
 8004c22:	d01e      	beq.n	8004c62 <QK_sched_+0x56>
        // find the highest-prio AO with non-empty event queue
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004c24:	4b12      	ldr	r3, [pc, #72]	@ (8004c70 <QK_sched_+0x64>)
 8004c26:	0018      	movs	r0, r3
 8004c28:	f7ff fe05 	bl	8004836 <QPSet_findMax>
 8004c2c:	0002      	movs	r2, r0
 8004c2e:	1dfb      	adds	r3, r7, #7
 8004c30:	701a      	strb	r2, [r3, #0]

        // is the AO's prio. below the active preemption-threshold?
        if (p <= QK_priv_.actThre) {
 8004c32:	4b0f      	ldr	r3, [pc, #60]	@ (8004c70 <QK_sched_+0x64>)
 8004c34:	799b      	ldrb	r3, [r3, #6]
 8004c36:	1dfa      	adds	r2, r7, #7
 8004c38:	7812      	ldrb	r2, [r2, #0]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d803      	bhi.n	8004c46 <QK_sched_+0x3a>
            p = 0U; // no activation needed
 8004c3e:	1dfb      	adds	r3, r7, #7
 8004c40:	2200      	movs	r2, #0
 8004c42:	701a      	strb	r2, [r3, #0]
 8004c44:	e00d      	b.n	8004c62 <QK_sched_+0x56>
        }
        else {
            // is the AO's prio. below the lock-ceiling?
            if (p <= QK_priv_.lockCeil) {
 8004c46:	4b0a      	ldr	r3, [pc, #40]	@ (8004c70 <QK_sched_+0x64>)
 8004c48:	79db      	ldrb	r3, [r3, #7]
 8004c4a:	1dfa      	adds	r2, r7, #7
 8004c4c:	7812      	ldrb	r2, [r2, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d803      	bhi.n	8004c5a <QK_sched_+0x4e>
                p = 0U; // no activation needed
 8004c52:	1dfb      	adds	r3, r7, #7
 8004c54:	2200      	movs	r2, #0
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	e003      	b.n	8004c62 <QK_sched_+0x56>
            }
            else {
                QK_priv_.nextPrio = p; // next AO to run
 8004c5a:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <QK_sched_+0x64>)
 8004c5c:	1dfa      	adds	r2, r7, #7
 8004c5e:	7812      	ldrb	r2, [r2, #0]
 8004c60:	715a      	strb	r2, [r3, #5]
            }
        }
    }

    return p; // the next priority or 0
 8004c62:	1dfb      	adds	r3, r7, #7
 8004c64:	781b      	ldrb	r3, [r3, #0]
}
 8004c66:	0018      	movs	r0, r3
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	b002      	add	sp, #8
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	46c0      	nop			@ (mov r8, r8)
 8004c70:	20000548 	.word	0x20000548

08004c74 <QK_sched_act_>:
//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_act_(
    QActive const * const act,
    uint_fast8_t const pthre_in)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
 8004c7e:	210f      	movs	r1, #15
 8004c80:	187b      	adds	r3, r7, r1
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	7b12      	ldrb	r2, [r2, #12]
 8004c86:	701a      	strb	r2, [r3, #0]
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d106      	bne.n	8004c9e <QK_sched_act_+0x2a>
        QPSet_remove(&QK_priv_.readySet, p);
 8004c90:	187b      	adds	r3, r7, r1
 8004c92:	781a      	ldrb	r2, [r3, #0]
 8004c94:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <QK_sched_act_+0x84>)
 8004c96:	0011      	movs	r1, r2
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f7ff fdb8 	bl	800480e <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8004c9e:	4b16      	ldr	r3, [pc, #88]	@ (8004cf8 <QK_sched_act_+0x84>)
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f7ff fd87 	bl	80047b4 <QPSet_isEmpty>
 8004ca6:	1e03      	subs	r3, r0, #0
 8004ca8:	d004      	beq.n	8004cb4 <QK_sched_act_+0x40>
        p = 0U; // no activation needed
 8004caa:	230f      	movs	r3, #15
 8004cac:	18fb      	adds	r3, r7, r3
 8004cae:	2200      	movs	r2, #0
 8004cb0:	701a      	strb	r2, [r3, #0]
 8004cb2:	e01a      	b.n	8004cea <QK_sched_act_+0x76>
    }
    else {
        // find new highest-prio AO ready to run...
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004cb4:	4b10      	ldr	r3, [pc, #64]	@ (8004cf8 <QK_sched_act_+0x84>)
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f7ff fdbd 	bl	8004836 <QPSet_findMax>
 8004cbc:	0002      	movs	r2, r0
 8004cbe:	210f      	movs	r1, #15
 8004cc0:	187b      	adds	r3, r7, r1
 8004cc2:	701a      	strb	r2, [r3, #0]
        // NOTE: p is guaranteed to be <= QF_MAX_ACTIVE

        // is the new prio. below the initial preemption-threshold?
        if (p <= pthre_in) {
 8004cc4:	187b      	adds	r3, r7, r1
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d303      	bcc.n	8004cd6 <QK_sched_act_+0x62>
            p = 0U; // no activation needed
 8004cce:	187b      	adds	r3, r7, r1
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	701a      	strb	r2, [r3, #0]
 8004cd4:	e009      	b.n	8004cea <QK_sched_act_+0x76>
        }
        else {
            // is the AO's prio. below the lock preemption-threshold?
            if (p <= QK_priv_.lockCeil) {
 8004cd6:	4b08      	ldr	r3, [pc, #32]	@ (8004cf8 <QK_sched_act_+0x84>)
 8004cd8:	79db      	ldrb	r3, [r3, #7]
 8004cda:	210f      	movs	r1, #15
 8004cdc:	187a      	adds	r2, r7, r1
 8004cde:	7812      	ldrb	r2, [r2, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d802      	bhi.n	8004cea <QK_sched_act_+0x76>
                p = 0U; // no activation needed
 8004ce4:	187b      	adds	r3, r7, r1
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return p;
 8004cea:	230f      	movs	r3, #15
 8004cec:	18fb      	adds	r3, r7, r3
 8004cee:	781b      	ldrb	r3, [r3, #0]
}
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	b004      	add	sp, #16
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	20000548 	.word	0x20000548

08004cfc <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 8004cfc:	b5b0      	push	{r4, r5, r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004d02:	2315      	movs	r3, #21
 8004d04:	18fb      	adds	r3, r7, r3
 8004d06:	4a4e      	ldr	r2, [pc, #312]	@ (8004e40 <QK_activate_+0x144>)
 8004d08:	7912      	ldrb	r2, [r2, #4]
 8004d0a:	701a      	strb	r2, [r3, #0]
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 8004d0c:	2117      	movs	r1, #23
 8004d0e:	187b      	adds	r3, r7, r1
 8004d10:	4a4b      	ldr	r2, [pc, #300]	@ (8004e40 <QK_activate_+0x144>)
 8004d12:	7952      	ldrb	r2, [r2, #5]
 8004d14:	701a      	strb	r2, [r3, #0]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 8004d16:	000a      	movs	r2, r1
 8004d18:	18bb      	adds	r3, r7, r2
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d003      	beq.n	8004d28 <QK_activate_+0x2c>
 8004d20:	18bb      	adds	r3, r7, r2
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	2b20      	cmp	r3, #32
 8004d26:	d906      	bls.n	8004d36 <QK_activate_+0x3a>
 8004d28:	2382      	movs	r3, #130	@ 0x82
 8004d2a:	009a      	lsls	r2, r3, #2
 8004d2c:	4b45      	ldr	r3, [pc, #276]	@ (8004e44 <QK_activate_+0x148>)
 8004d2e:	0011      	movs	r1, r2
 8004d30:	0018      	movs	r0, r3
 8004d32:	f7fb fb2b 	bl	800038c <Q_onError>

    // the initial prio. must be lower than the activated AO's prio.
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8004d36:	2315      	movs	r3, #21
 8004d38:	18fa      	adds	r2, r7, r3
 8004d3a:	2317      	movs	r3, #23
 8004d3c:	18fb      	adds	r3, r7, r3
 8004d3e:	7812      	ldrb	r2, [r2, #0]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d305      	bcc.n	8004d52 <QK_activate_+0x56>
 8004d46:	4a40      	ldr	r2, [pc, #256]	@ (8004e48 <QK_activate_+0x14c>)
 8004d48:	4b3e      	ldr	r3, [pc, #248]	@ (8004e44 <QK_activate_+0x148>)
 8004d4a:	0011      	movs	r1, r2
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f7fb fb1d 	bl	800038c <Q_onError>

#if (defined QF_ON_CONTEXT_SW) || (defined Q_SPY)
    uint8_t pprev = prio_in;
#endif // QF_ON_CONTEXT_SW || Q_SPY

    QK_priv_.nextPrio = 0U; // clear for the next time
 8004d52:	4b3b      	ldr	r3, [pc, #236]	@ (8004e40 <QK_activate_+0x144>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	715a      	strb	r2, [r3, #5]

    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8004d58:	2316      	movs	r3, #22
 8004d5a:	18fb      	adds	r3, r7, r3
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8004d60:	2215      	movs	r2, #21
 8004d62:	18bb      	adds	r3, r7, r2
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d014      	beq.n	8004d94 <QK_activate_+0x98>
        QActive const * const a = QActive_registry_[prio_in];
 8004d6a:	18bb      	adds	r3, r7, r2
 8004d6c:	781a      	ldrb	r2, [r3, #0]
 8004d6e:	4b37      	ldr	r3, [pc, #220]	@ (8004e4c <QK_activate_+0x150>)
 8004d70:	0092      	lsls	r2, r2, #2
 8004d72:	58d3      	ldr	r3, [r2, r3]
 8004d74:	613b      	str	r3, [r7, #16]

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d106      	bne.n	8004d8a <QK_activate_+0x8e>
 8004d7c:	2387      	movs	r3, #135	@ 0x87
 8004d7e:	009a      	lsls	r2, r3, #2
 8004d80:	4b30      	ldr	r3, [pc, #192]	@ (8004e44 <QK_activate_+0x148>)
 8004d82:	0011      	movs	r1, r2
 8004d84:	0018      	movs	r0, r3
 8004d86:	f7fb fb01 	bl	800038c <Q_onError>

        pthre_in = a->pthre;
 8004d8a:	2316      	movs	r3, #22
 8004d8c:	18fb      	adds	r3, r7, r3
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	7b52      	ldrb	r2, [r2, #13]
 8004d92:	701a      	strb	r2, [r3, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8004d94:	2317      	movs	r3, #23
 8004d96:	18fb      	adds	r3, r7, r3
 8004d98:	781a      	ldrb	r2, [r3, #0]
 8004d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8004e4c <QK_activate_+0x150>)
 8004d9c:	0092      	lsls	r2, r2, #2
 8004d9e:	58d3      	ldr	r3, [r2, r3]
 8004da0:	60fb      	str	r3, [r7, #12]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d105      	bne.n	8004db4 <QK_activate_+0xb8>
 8004da8:	4a29      	ldr	r2, [pc, #164]	@ (8004e50 <QK_activate_+0x154>)
 8004daa:	4b26      	ldr	r3, [pc, #152]	@ (8004e44 <QK_activate_+0x148>)
 8004dac:	0011      	movs	r1, r2
 8004dae:	0018      	movs	r0, r3
 8004db0:	f7fb faec 	bl	800038c <Q_onError>
        uint8_t const pthre = a->pthre;
 8004db4:	210b      	movs	r1, #11
 8004db6:	187b      	adds	r3, r7, r1
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	7b52      	ldrb	r2, [r2, #13]
 8004dbc:	701a      	strb	r2, [r3, #0]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8004dbe:	4b20      	ldr	r3, [pc, #128]	@ (8004e40 <QK_activate_+0x144>)
 8004dc0:	2417      	movs	r4, #23
 8004dc2:	193a      	adds	r2, r7, r4
 8004dc4:	7812      	ldrb	r2, [r2, #0]
 8004dc6:	711a      	strb	r2, [r3, #4]
        QK_priv_.actThre = pthre;
 8004dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e40 <QK_activate_+0x144>)
 8004dca:	187a      	adds	r2, r7, r1
 8004dcc:	7812      	ldrb	r2, [r2, #0]
 8004dce:	719a      	strb	r2, [r3, #6]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8004dd0:	f7fe fe2a 	bl	8003a28 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	f7ff fa96 	bl	8004308 <QActive_get_>
 8004ddc:	0003      	movs	r3, r0
 8004dde:	607b      	str	r3, [r7, #4]
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	193a      	adds	r2, r7, r4
 8004dea:	7812      	ldrb	r2, [r2, #0]
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	0018      	movs	r0, r3
 8004df4:	f7ff fb5a 	bl	80044ac <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8004df8:	f7fe fe06 	bl	8003a08 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8004dfc:	2516      	movs	r5, #22
 8004dfe:	197b      	adds	r3, r7, r5
 8004e00:	781a      	ldrb	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	0011      	movs	r1, r2
 8004e06:	0018      	movs	r0, r3
 8004e08:	f7ff ff34 	bl	8004c74 <QK_sched_act_>
 8004e0c:	0002      	movs	r2, r0
 8004e0e:	193b      	adds	r3, r7, r4
 8004e10:	701a      	strb	r2, [r3, #0]
 8004e12:	0029      	movs	r1, r5
 8004e14:	187b      	adds	r3, r7, r1
 8004e16:	187a      	adds	r2, r7, r1
 8004e18:	7812      	ldrb	r2, [r2, #0]
 8004e1a:	701a      	strb	r2, [r3, #0]

    } while (p != 0U);
 8004e1c:	193b      	adds	r3, r7, r4
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1b7      	bne.n	8004d94 <QK_activate_+0x98>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
 8004e24:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <QK_activate_+0x144>)
 8004e26:	2215      	movs	r2, #21
 8004e28:	18ba      	adds	r2, r7, r2
 8004e2a:	7812      	ldrb	r2, [r2, #0]
 8004e2c:	711a      	strb	r2, [r3, #4]
    QK_priv_.actThre = pthre_in;
 8004e2e:	4b04      	ldr	r3, [pc, #16]	@ (8004e40 <QK_activate_+0x144>)
 8004e30:	187a      	adds	r2, r7, r1
 8004e32:	7812      	ldrb	r2, [r2, #0]
 8004e34:	719a      	strb	r2, [r3, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8004e36:	46c0      	nop			@ (mov r8, r8)
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b006      	add	sp, #24
 8004e3c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e3e:	46c0      	nop			@ (mov r8, r8)
 8004e40:	20000548 	.word	0x20000548
 8004e44:	08007774 	.word	0x08007774
 8004e48:	00000212 	.word	0x00000212
 8004e4c:	20000468 	.word	0x20000468
 8004e50:	0000023a 	.word	0x0000023a

08004e54 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004e58:	4b04      	ldr	r3, [pc, #16]	@ (8004e6c <QF_init+0x18>)
 8004e5a:	2221      	movs	r2, #33	@ 0x21
 8004e5c:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 8004e5e:	f7ff fe8d 	bl	8004b7c <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8004e62:	f7fe fe11 	bl	8003a88 <QK_init>
#endif
}
 8004e66:	46c0      	nop			@ (mov r8, r8)
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	20000548 	.word	0x20000548

08004e70 <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
    QF_INT_DISABLE();
 8004e74:	f7fe fdc8 	bl	8003a08 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8004e78:	4b07      	ldr	r3, [pc, #28]	@ (8004e98 <QF_run+0x28>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8004e7e:	f7ff fec5 	bl	8004c0c <QK_sched_>
 8004e82:	1e03      	subs	r3, r0, #0
 8004e84:	d001      	beq.n	8004e8a <QF_run+0x1a>
        QK_activate_();
 8004e86:	f7ff ff39 	bl	8004cfc <QK_activate_>
    }

    QF_INT_ENABLE();
 8004e8a:	f7fe fdcd 	bl	8003a28 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8004e8e:	f7fb fb47 	bl	8000520 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 8004e92:	f7fb fb67 	bl	8000564 <QK_onIdle>
 8004e96:	e7fc      	b.n	8004e92 <QF_run+0x22>
 8004e98:	20000548 	.word	0x20000548

08004e9c <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	607a      	str	r2, [r7, #4]
 8004ea6:	603b      	str	r3, [r7, #0]
 8004ea8:	230a      	movs	r3, #10
 8004eaa:	18fb      	adds	r3, r7, r3
 8004eac:	1c0a      	adds	r2, r1, #0
 8004eae:	801a      	strh	r2, [r3, #0]
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004eb0:	f7fe fdca 	bl	8003a48 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d106      	bne.n	8004eca <QActive_start+0x2e>
 8004ebc:	23e1      	movs	r3, #225	@ 0xe1
 8004ebe:	009a      	lsls	r2, r3, #2
 8004ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8004f3c <QActive_start+0xa0>)
 8004ec2:	0011      	movs	r1, r2
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	f7fb fa61 	bl	800038c <Q_onError>

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d005      	beq.n	8004edc <QActive_start+0x40>
 8004ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8004f40 <QActive_start+0xa4>)
 8004ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f3c <QActive_start+0xa0>)
 8004ed4:	0011      	movs	r1, r2
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f7fb fa58 	bl	800038c <Q_onError>
    QF_CRIT_EXIT();
 8004edc:	f7fe fdc4 	bl	8003a68 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8004ee0:	210a      	movs	r1, #10
 8004ee2:	187b      	adds	r3, r7, r1
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	731a      	strb	r2, [r3, #12]
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
 8004eec:	187b      	adds	r3, r7, r1
 8004eee:	881b      	ldrh	r3, [r3, #0]
 8004ef0:	0a1b      	lsrs	r3, r3, #8
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	735a      	strb	r2, [r3, #13]
    QActive_register_(me); // register this AO with the framework
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	0018      	movs	r0, r3
 8004efe:	f7ff fbaf 	bl	8004660 <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	3314      	adds	r3, #20
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	6879      	ldr	r1, [r7, #4]
 8004f0a:	0018      	movs	r0, r3
 8004f0c:	f7ff fca2 	bl	8004854 <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	7b12      	ldrb	r2, [r2, #12]
 8004f1c:	6a39      	ldr	r1, [r7, #32]
 8004f1e:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 8004f20:	f7fe fd92 	bl	8003a48 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 8004f24:	f7ff fe72 	bl	8004c0c <QK_sched_>
 8004f28:	1e03      	subs	r3, r0, #0
 8004f2a:	d001      	beq.n	8004f30 <QActive_start+0x94>
        QK_activate_();
 8004f2c:	f7ff fee6 	bl	8004cfc <QK_activate_>
    }
    QF_CRIT_EXIT();
 8004f30:	f7fe fd9a 	bl	8003a68 <QF_crit_exit_>
}
 8004f34:	46c0      	nop			@ (mov r8, r8)
 8004f36:	46bd      	mov	sp, r7
 8004f38:	b004      	add	sp, #16
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	08007774 	.word	0x08007774
 8004f40:	0000038e 	.word	0x0000038e

08004f44 <std>:
 8004f44:	2300      	movs	r3, #0
 8004f46:	b510      	push	{r4, lr}
 8004f48:	0004      	movs	r4, r0
 8004f4a:	6003      	str	r3, [r0, #0]
 8004f4c:	6043      	str	r3, [r0, #4]
 8004f4e:	6083      	str	r3, [r0, #8]
 8004f50:	8181      	strh	r1, [r0, #12]
 8004f52:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f54:	81c2      	strh	r2, [r0, #14]
 8004f56:	6103      	str	r3, [r0, #16]
 8004f58:	6143      	str	r3, [r0, #20]
 8004f5a:	6183      	str	r3, [r0, #24]
 8004f5c:	0019      	movs	r1, r3
 8004f5e:	2208      	movs	r2, #8
 8004f60:	305c      	adds	r0, #92	@ 0x5c
 8004f62:	f000 fa31 	bl	80053c8 <memset>
 8004f66:	4b0b      	ldr	r3, [pc, #44]	@ (8004f94 <std+0x50>)
 8004f68:	6224      	str	r4, [r4, #32]
 8004f6a:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f98 <std+0x54>)
 8004f6e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f70:	4b0a      	ldr	r3, [pc, #40]	@ (8004f9c <std+0x58>)
 8004f72:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f74:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa0 <std+0x5c>)
 8004f76:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f78:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa4 <std+0x60>)
 8004f7a:	429c      	cmp	r4, r3
 8004f7c:	d005      	beq.n	8004f8a <std+0x46>
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <std+0x64>)
 8004f80:	429c      	cmp	r4, r3
 8004f82:	d002      	beq.n	8004f8a <std+0x46>
 8004f84:	4b09      	ldr	r3, [pc, #36]	@ (8004fac <std+0x68>)
 8004f86:	429c      	cmp	r4, r3
 8004f88:	d103      	bne.n	8004f92 <std+0x4e>
 8004f8a:	0020      	movs	r0, r4
 8004f8c:	3058      	adds	r0, #88	@ 0x58
 8004f8e:	f000 fa9b 	bl	80054c8 <__retarget_lock_init_recursive>
 8004f92:	bd10      	pop	{r4, pc}
 8004f94:	080051f1 	.word	0x080051f1
 8004f98:	08005219 	.word	0x08005219
 8004f9c:	08005251 	.word	0x08005251
 8004fa0:	0800527d 	.word	0x0800527d
 8004fa4:	20000554 	.word	0x20000554
 8004fa8:	200005bc 	.word	0x200005bc
 8004fac:	20000624 	.word	0x20000624

08004fb0 <stdio_exit_handler>:
 8004fb0:	b510      	push	{r4, lr}
 8004fb2:	4a03      	ldr	r2, [pc, #12]	@ (8004fc0 <stdio_exit_handler+0x10>)
 8004fb4:	4903      	ldr	r1, [pc, #12]	@ (8004fc4 <stdio_exit_handler+0x14>)
 8004fb6:	4804      	ldr	r0, [pc, #16]	@ (8004fc8 <stdio_exit_handler+0x18>)
 8004fb8:	f000 f86c 	bl	8005094 <_fwalk_sglue>
 8004fbc:	bd10      	pop	{r4, pc}
 8004fbe:	46c0      	nop			@ (mov r8, r8)
 8004fc0:	2000000c 	.word	0x2000000c
 8004fc4:	08006021 	.word	0x08006021
 8004fc8:	2000001c 	.word	0x2000001c

08004fcc <cleanup_stdio>:
 8004fcc:	6841      	ldr	r1, [r0, #4]
 8004fce:	4b0b      	ldr	r3, [pc, #44]	@ (8004ffc <cleanup_stdio+0x30>)
 8004fd0:	b510      	push	{r4, lr}
 8004fd2:	0004      	movs	r4, r0
 8004fd4:	4299      	cmp	r1, r3
 8004fd6:	d001      	beq.n	8004fdc <cleanup_stdio+0x10>
 8004fd8:	f001 f822 	bl	8006020 <_fflush_r>
 8004fdc:	68a1      	ldr	r1, [r4, #8]
 8004fde:	4b08      	ldr	r3, [pc, #32]	@ (8005000 <cleanup_stdio+0x34>)
 8004fe0:	4299      	cmp	r1, r3
 8004fe2:	d002      	beq.n	8004fea <cleanup_stdio+0x1e>
 8004fe4:	0020      	movs	r0, r4
 8004fe6:	f001 f81b 	bl	8006020 <_fflush_r>
 8004fea:	68e1      	ldr	r1, [r4, #12]
 8004fec:	4b05      	ldr	r3, [pc, #20]	@ (8005004 <cleanup_stdio+0x38>)
 8004fee:	4299      	cmp	r1, r3
 8004ff0:	d002      	beq.n	8004ff8 <cleanup_stdio+0x2c>
 8004ff2:	0020      	movs	r0, r4
 8004ff4:	f001 f814 	bl	8006020 <_fflush_r>
 8004ff8:	bd10      	pop	{r4, pc}
 8004ffa:	46c0      	nop			@ (mov r8, r8)
 8004ffc:	20000554 	.word	0x20000554
 8005000:	200005bc 	.word	0x200005bc
 8005004:	20000624 	.word	0x20000624

08005008 <global_stdio_init.part.0>:
 8005008:	b510      	push	{r4, lr}
 800500a:	4b09      	ldr	r3, [pc, #36]	@ (8005030 <global_stdio_init.part.0+0x28>)
 800500c:	4a09      	ldr	r2, [pc, #36]	@ (8005034 <global_stdio_init.part.0+0x2c>)
 800500e:	2104      	movs	r1, #4
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	4809      	ldr	r0, [pc, #36]	@ (8005038 <global_stdio_init.part.0+0x30>)
 8005014:	2200      	movs	r2, #0
 8005016:	f7ff ff95 	bl	8004f44 <std>
 800501a:	2201      	movs	r2, #1
 800501c:	2109      	movs	r1, #9
 800501e:	4807      	ldr	r0, [pc, #28]	@ (800503c <global_stdio_init.part.0+0x34>)
 8005020:	f7ff ff90 	bl	8004f44 <std>
 8005024:	2202      	movs	r2, #2
 8005026:	2112      	movs	r1, #18
 8005028:	4805      	ldr	r0, [pc, #20]	@ (8005040 <global_stdio_init.part.0+0x38>)
 800502a:	f7ff ff8b 	bl	8004f44 <std>
 800502e:	bd10      	pop	{r4, pc}
 8005030:	2000068c 	.word	0x2000068c
 8005034:	08004fb1 	.word	0x08004fb1
 8005038:	20000554 	.word	0x20000554
 800503c:	200005bc 	.word	0x200005bc
 8005040:	20000624 	.word	0x20000624

08005044 <__sfp_lock_acquire>:
 8005044:	b510      	push	{r4, lr}
 8005046:	4802      	ldr	r0, [pc, #8]	@ (8005050 <__sfp_lock_acquire+0xc>)
 8005048:	f000 fa3f 	bl	80054ca <__retarget_lock_acquire_recursive>
 800504c:	bd10      	pop	{r4, pc}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	20000695 	.word	0x20000695

08005054 <__sfp_lock_release>:
 8005054:	b510      	push	{r4, lr}
 8005056:	4802      	ldr	r0, [pc, #8]	@ (8005060 <__sfp_lock_release+0xc>)
 8005058:	f000 fa38 	bl	80054cc <__retarget_lock_release_recursive>
 800505c:	bd10      	pop	{r4, pc}
 800505e:	46c0      	nop			@ (mov r8, r8)
 8005060:	20000695 	.word	0x20000695

08005064 <__sinit>:
 8005064:	b510      	push	{r4, lr}
 8005066:	0004      	movs	r4, r0
 8005068:	f7ff ffec 	bl	8005044 <__sfp_lock_acquire>
 800506c:	6a23      	ldr	r3, [r4, #32]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d002      	beq.n	8005078 <__sinit+0x14>
 8005072:	f7ff ffef 	bl	8005054 <__sfp_lock_release>
 8005076:	bd10      	pop	{r4, pc}
 8005078:	4b04      	ldr	r3, [pc, #16]	@ (800508c <__sinit+0x28>)
 800507a:	6223      	str	r3, [r4, #32]
 800507c:	4b04      	ldr	r3, [pc, #16]	@ (8005090 <__sinit+0x2c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1f6      	bne.n	8005072 <__sinit+0xe>
 8005084:	f7ff ffc0 	bl	8005008 <global_stdio_init.part.0>
 8005088:	e7f3      	b.n	8005072 <__sinit+0xe>
 800508a:	46c0      	nop			@ (mov r8, r8)
 800508c:	08004fcd 	.word	0x08004fcd
 8005090:	2000068c 	.word	0x2000068c

08005094 <_fwalk_sglue>:
 8005094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005096:	0014      	movs	r4, r2
 8005098:	2600      	movs	r6, #0
 800509a:	9000      	str	r0, [sp, #0]
 800509c:	9101      	str	r1, [sp, #4]
 800509e:	68a5      	ldr	r5, [r4, #8]
 80050a0:	6867      	ldr	r7, [r4, #4]
 80050a2:	3f01      	subs	r7, #1
 80050a4:	d504      	bpl.n	80050b0 <_fwalk_sglue+0x1c>
 80050a6:	6824      	ldr	r4, [r4, #0]
 80050a8:	2c00      	cmp	r4, #0
 80050aa:	d1f8      	bne.n	800509e <_fwalk_sglue+0xa>
 80050ac:	0030      	movs	r0, r6
 80050ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80050b0:	89ab      	ldrh	r3, [r5, #12]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d908      	bls.n	80050c8 <_fwalk_sglue+0x34>
 80050b6:	220e      	movs	r2, #14
 80050b8:	5eab      	ldrsh	r3, [r5, r2]
 80050ba:	3301      	adds	r3, #1
 80050bc:	d004      	beq.n	80050c8 <_fwalk_sglue+0x34>
 80050be:	0029      	movs	r1, r5
 80050c0:	9800      	ldr	r0, [sp, #0]
 80050c2:	9b01      	ldr	r3, [sp, #4]
 80050c4:	4798      	blx	r3
 80050c6:	4306      	orrs	r6, r0
 80050c8:	3568      	adds	r5, #104	@ 0x68
 80050ca:	e7ea      	b.n	80050a2 <_fwalk_sglue+0xe>

080050cc <iprintf>:
 80050cc:	b40f      	push	{r0, r1, r2, r3}
 80050ce:	b507      	push	{r0, r1, r2, lr}
 80050d0:	4905      	ldr	r1, [pc, #20]	@ (80050e8 <iprintf+0x1c>)
 80050d2:	ab04      	add	r3, sp, #16
 80050d4:	6808      	ldr	r0, [r1, #0]
 80050d6:	cb04      	ldmia	r3!, {r2}
 80050d8:	6881      	ldr	r1, [r0, #8]
 80050da:	9301      	str	r3, [sp, #4]
 80050dc:	f000 fc82 	bl	80059e4 <_vfiprintf_r>
 80050e0:	b003      	add	sp, #12
 80050e2:	bc08      	pop	{r3}
 80050e4:	b004      	add	sp, #16
 80050e6:	4718      	bx	r3
 80050e8:	20000018 	.word	0x20000018

080050ec <_puts_r>:
 80050ec:	6a03      	ldr	r3, [r0, #32]
 80050ee:	b570      	push	{r4, r5, r6, lr}
 80050f0:	0005      	movs	r5, r0
 80050f2:	000e      	movs	r6, r1
 80050f4:	6884      	ldr	r4, [r0, #8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <_puts_r+0x12>
 80050fa:	f7ff ffb3 	bl	8005064 <__sinit>
 80050fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005100:	07db      	lsls	r3, r3, #31
 8005102:	d405      	bmi.n	8005110 <_puts_r+0x24>
 8005104:	89a3      	ldrh	r3, [r4, #12]
 8005106:	059b      	lsls	r3, r3, #22
 8005108:	d402      	bmi.n	8005110 <_puts_r+0x24>
 800510a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800510c:	f000 f9dd 	bl	80054ca <__retarget_lock_acquire_recursive>
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	071b      	lsls	r3, r3, #28
 8005114:	d502      	bpl.n	800511c <_puts_r+0x30>
 8005116:	6923      	ldr	r3, [r4, #16]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d11f      	bne.n	800515c <_puts_r+0x70>
 800511c:	0021      	movs	r1, r4
 800511e:	0028      	movs	r0, r5
 8005120:	f000 f8f4 	bl	800530c <__swsetup_r>
 8005124:	2800      	cmp	r0, #0
 8005126:	d019      	beq.n	800515c <_puts_r+0x70>
 8005128:	2501      	movs	r5, #1
 800512a:	426d      	negs	r5, r5
 800512c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800512e:	07db      	lsls	r3, r3, #31
 8005130:	d405      	bmi.n	800513e <_puts_r+0x52>
 8005132:	89a3      	ldrh	r3, [r4, #12]
 8005134:	059b      	lsls	r3, r3, #22
 8005136:	d402      	bmi.n	800513e <_puts_r+0x52>
 8005138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800513a:	f000 f9c7 	bl	80054cc <__retarget_lock_release_recursive>
 800513e:	0028      	movs	r0, r5
 8005140:	bd70      	pop	{r4, r5, r6, pc}
 8005142:	3601      	adds	r6, #1
 8005144:	60a3      	str	r3, [r4, #8]
 8005146:	2b00      	cmp	r3, #0
 8005148:	da04      	bge.n	8005154 <_puts_r+0x68>
 800514a:	69a2      	ldr	r2, [r4, #24]
 800514c:	429a      	cmp	r2, r3
 800514e:	dc16      	bgt.n	800517e <_puts_r+0x92>
 8005150:	290a      	cmp	r1, #10
 8005152:	d014      	beq.n	800517e <_puts_r+0x92>
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	6022      	str	r2, [r4, #0]
 800515a:	7019      	strb	r1, [r3, #0]
 800515c:	68a3      	ldr	r3, [r4, #8]
 800515e:	7831      	ldrb	r1, [r6, #0]
 8005160:	3b01      	subs	r3, #1
 8005162:	2900      	cmp	r1, #0
 8005164:	d1ed      	bne.n	8005142 <_puts_r+0x56>
 8005166:	60a3      	str	r3, [r4, #8]
 8005168:	2b00      	cmp	r3, #0
 800516a:	da0f      	bge.n	800518c <_puts_r+0xa0>
 800516c:	0022      	movs	r2, r4
 800516e:	0028      	movs	r0, r5
 8005170:	310a      	adds	r1, #10
 8005172:	f000 f889 	bl	8005288 <__swbuf_r>
 8005176:	3001      	adds	r0, #1
 8005178:	d0d6      	beq.n	8005128 <_puts_r+0x3c>
 800517a:	250a      	movs	r5, #10
 800517c:	e7d6      	b.n	800512c <_puts_r+0x40>
 800517e:	0022      	movs	r2, r4
 8005180:	0028      	movs	r0, r5
 8005182:	f000 f881 	bl	8005288 <__swbuf_r>
 8005186:	3001      	adds	r0, #1
 8005188:	d1e8      	bne.n	800515c <_puts_r+0x70>
 800518a:	e7cd      	b.n	8005128 <_puts_r+0x3c>
 800518c:	6823      	ldr	r3, [r4, #0]
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	6022      	str	r2, [r4, #0]
 8005192:	220a      	movs	r2, #10
 8005194:	701a      	strb	r2, [r3, #0]
 8005196:	e7f0      	b.n	800517a <_puts_r+0x8e>

08005198 <puts>:
 8005198:	b510      	push	{r4, lr}
 800519a:	4b03      	ldr	r3, [pc, #12]	@ (80051a8 <puts+0x10>)
 800519c:	0001      	movs	r1, r0
 800519e:	6818      	ldr	r0, [r3, #0]
 80051a0:	f7ff ffa4 	bl	80050ec <_puts_r>
 80051a4:	bd10      	pop	{r4, pc}
 80051a6:	46c0      	nop			@ (mov r8, r8)
 80051a8:	20000018 	.word	0x20000018

080051ac <siprintf>:
 80051ac:	b40e      	push	{r1, r2, r3}
 80051ae:	b510      	push	{r4, lr}
 80051b0:	2400      	movs	r4, #0
 80051b2:	490c      	ldr	r1, [pc, #48]	@ (80051e4 <siprintf+0x38>)
 80051b4:	b09d      	sub	sp, #116	@ 0x74
 80051b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80051b8:	9002      	str	r0, [sp, #8]
 80051ba:	9006      	str	r0, [sp, #24]
 80051bc:	9107      	str	r1, [sp, #28]
 80051be:	9104      	str	r1, [sp, #16]
 80051c0:	4809      	ldr	r0, [pc, #36]	@ (80051e8 <siprintf+0x3c>)
 80051c2:	490a      	ldr	r1, [pc, #40]	@ (80051ec <siprintf+0x40>)
 80051c4:	cb04      	ldmia	r3!, {r2}
 80051c6:	9105      	str	r1, [sp, #20]
 80051c8:	6800      	ldr	r0, [r0, #0]
 80051ca:	a902      	add	r1, sp, #8
 80051cc:	9301      	str	r3, [sp, #4]
 80051ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80051d0:	f000 fae2 	bl	8005798 <_svfiprintf_r>
 80051d4:	9b02      	ldr	r3, [sp, #8]
 80051d6:	701c      	strb	r4, [r3, #0]
 80051d8:	b01d      	add	sp, #116	@ 0x74
 80051da:	bc10      	pop	{r4}
 80051dc:	bc08      	pop	{r3}
 80051de:	b003      	add	sp, #12
 80051e0:	4718      	bx	r3
 80051e2:	46c0      	nop			@ (mov r8, r8)
 80051e4:	7fffffff 	.word	0x7fffffff
 80051e8:	20000018 	.word	0x20000018
 80051ec:	ffff0208 	.word	0xffff0208

080051f0 <__sread>:
 80051f0:	b570      	push	{r4, r5, r6, lr}
 80051f2:	000c      	movs	r4, r1
 80051f4:	250e      	movs	r5, #14
 80051f6:	5f49      	ldrsh	r1, [r1, r5]
 80051f8:	f000 f914 	bl	8005424 <_read_r>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	db03      	blt.n	8005208 <__sread+0x18>
 8005200:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005202:	181b      	adds	r3, r3, r0
 8005204:	6563      	str	r3, [r4, #84]	@ 0x54
 8005206:	bd70      	pop	{r4, r5, r6, pc}
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	4a02      	ldr	r2, [pc, #8]	@ (8005214 <__sread+0x24>)
 800520c:	4013      	ands	r3, r2
 800520e:	81a3      	strh	r3, [r4, #12]
 8005210:	e7f9      	b.n	8005206 <__sread+0x16>
 8005212:	46c0      	nop			@ (mov r8, r8)
 8005214:	ffffefff 	.word	0xffffefff

08005218 <__swrite>:
 8005218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521a:	001f      	movs	r7, r3
 800521c:	898b      	ldrh	r3, [r1, #12]
 800521e:	0005      	movs	r5, r0
 8005220:	000c      	movs	r4, r1
 8005222:	0016      	movs	r6, r2
 8005224:	05db      	lsls	r3, r3, #23
 8005226:	d505      	bpl.n	8005234 <__swrite+0x1c>
 8005228:	230e      	movs	r3, #14
 800522a:	5ec9      	ldrsh	r1, [r1, r3]
 800522c:	2200      	movs	r2, #0
 800522e:	2302      	movs	r3, #2
 8005230:	f000 f8e4 	bl	80053fc <_lseek_r>
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	4a05      	ldr	r2, [pc, #20]	@ (800524c <__swrite+0x34>)
 8005238:	0028      	movs	r0, r5
 800523a:	4013      	ands	r3, r2
 800523c:	81a3      	strh	r3, [r4, #12]
 800523e:	0032      	movs	r2, r6
 8005240:	230e      	movs	r3, #14
 8005242:	5ee1      	ldrsh	r1, [r4, r3]
 8005244:	003b      	movs	r3, r7
 8005246:	f000 f901 	bl	800544c <_write_r>
 800524a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800524c:	ffffefff 	.word	0xffffefff

08005250 <__sseek>:
 8005250:	b570      	push	{r4, r5, r6, lr}
 8005252:	000c      	movs	r4, r1
 8005254:	250e      	movs	r5, #14
 8005256:	5f49      	ldrsh	r1, [r1, r5]
 8005258:	f000 f8d0 	bl	80053fc <_lseek_r>
 800525c:	89a3      	ldrh	r3, [r4, #12]
 800525e:	1c42      	adds	r2, r0, #1
 8005260:	d103      	bne.n	800526a <__sseek+0x1a>
 8005262:	4a05      	ldr	r2, [pc, #20]	@ (8005278 <__sseek+0x28>)
 8005264:	4013      	ands	r3, r2
 8005266:	81a3      	strh	r3, [r4, #12]
 8005268:	bd70      	pop	{r4, r5, r6, pc}
 800526a:	2280      	movs	r2, #128	@ 0x80
 800526c:	0152      	lsls	r2, r2, #5
 800526e:	4313      	orrs	r3, r2
 8005270:	81a3      	strh	r3, [r4, #12]
 8005272:	6560      	str	r0, [r4, #84]	@ 0x54
 8005274:	e7f8      	b.n	8005268 <__sseek+0x18>
 8005276:	46c0      	nop			@ (mov r8, r8)
 8005278:	ffffefff 	.word	0xffffefff

0800527c <__sclose>:
 800527c:	b510      	push	{r4, lr}
 800527e:	230e      	movs	r3, #14
 8005280:	5ec9      	ldrsh	r1, [r1, r3]
 8005282:	f000 f8a9 	bl	80053d8 <_close_r>
 8005286:	bd10      	pop	{r4, pc}

08005288 <__swbuf_r>:
 8005288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528a:	0006      	movs	r6, r0
 800528c:	000d      	movs	r5, r1
 800528e:	0014      	movs	r4, r2
 8005290:	2800      	cmp	r0, #0
 8005292:	d004      	beq.n	800529e <__swbuf_r+0x16>
 8005294:	6a03      	ldr	r3, [r0, #32]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <__swbuf_r+0x16>
 800529a:	f7ff fee3 	bl	8005064 <__sinit>
 800529e:	69a3      	ldr	r3, [r4, #24]
 80052a0:	60a3      	str	r3, [r4, #8]
 80052a2:	89a3      	ldrh	r3, [r4, #12]
 80052a4:	071b      	lsls	r3, r3, #28
 80052a6:	d502      	bpl.n	80052ae <__swbuf_r+0x26>
 80052a8:	6923      	ldr	r3, [r4, #16]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d109      	bne.n	80052c2 <__swbuf_r+0x3a>
 80052ae:	0021      	movs	r1, r4
 80052b0:	0030      	movs	r0, r6
 80052b2:	f000 f82b 	bl	800530c <__swsetup_r>
 80052b6:	2800      	cmp	r0, #0
 80052b8:	d003      	beq.n	80052c2 <__swbuf_r+0x3a>
 80052ba:	2501      	movs	r5, #1
 80052bc:	426d      	negs	r5, r5
 80052be:	0028      	movs	r0, r5
 80052c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052c2:	6923      	ldr	r3, [r4, #16]
 80052c4:	6820      	ldr	r0, [r4, #0]
 80052c6:	b2ef      	uxtb	r7, r5
 80052c8:	1ac0      	subs	r0, r0, r3
 80052ca:	6963      	ldr	r3, [r4, #20]
 80052cc:	b2ed      	uxtb	r5, r5
 80052ce:	4283      	cmp	r3, r0
 80052d0:	dc05      	bgt.n	80052de <__swbuf_r+0x56>
 80052d2:	0021      	movs	r1, r4
 80052d4:	0030      	movs	r0, r6
 80052d6:	f000 fea3 	bl	8006020 <_fflush_r>
 80052da:	2800      	cmp	r0, #0
 80052dc:	d1ed      	bne.n	80052ba <__swbuf_r+0x32>
 80052de:	68a3      	ldr	r3, [r4, #8]
 80052e0:	3001      	adds	r0, #1
 80052e2:	3b01      	subs	r3, #1
 80052e4:	60a3      	str	r3, [r4, #8]
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	1c5a      	adds	r2, r3, #1
 80052ea:	6022      	str	r2, [r4, #0]
 80052ec:	701f      	strb	r7, [r3, #0]
 80052ee:	6963      	ldr	r3, [r4, #20]
 80052f0:	4283      	cmp	r3, r0
 80052f2:	d004      	beq.n	80052fe <__swbuf_r+0x76>
 80052f4:	89a3      	ldrh	r3, [r4, #12]
 80052f6:	07db      	lsls	r3, r3, #31
 80052f8:	d5e1      	bpl.n	80052be <__swbuf_r+0x36>
 80052fa:	2d0a      	cmp	r5, #10
 80052fc:	d1df      	bne.n	80052be <__swbuf_r+0x36>
 80052fe:	0021      	movs	r1, r4
 8005300:	0030      	movs	r0, r6
 8005302:	f000 fe8d 	bl	8006020 <_fflush_r>
 8005306:	2800      	cmp	r0, #0
 8005308:	d0d9      	beq.n	80052be <__swbuf_r+0x36>
 800530a:	e7d6      	b.n	80052ba <__swbuf_r+0x32>

0800530c <__swsetup_r>:
 800530c:	4b2d      	ldr	r3, [pc, #180]	@ (80053c4 <__swsetup_r+0xb8>)
 800530e:	b570      	push	{r4, r5, r6, lr}
 8005310:	0005      	movs	r5, r0
 8005312:	6818      	ldr	r0, [r3, #0]
 8005314:	000c      	movs	r4, r1
 8005316:	2800      	cmp	r0, #0
 8005318:	d004      	beq.n	8005324 <__swsetup_r+0x18>
 800531a:	6a03      	ldr	r3, [r0, #32]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <__swsetup_r+0x18>
 8005320:	f7ff fea0 	bl	8005064 <__sinit>
 8005324:	220c      	movs	r2, #12
 8005326:	5ea3      	ldrsh	r3, [r4, r2]
 8005328:	071a      	lsls	r2, r3, #28
 800532a:	d423      	bmi.n	8005374 <__swsetup_r+0x68>
 800532c:	06da      	lsls	r2, r3, #27
 800532e:	d407      	bmi.n	8005340 <__swsetup_r+0x34>
 8005330:	2209      	movs	r2, #9
 8005332:	602a      	str	r2, [r5, #0]
 8005334:	2240      	movs	r2, #64	@ 0x40
 8005336:	2001      	movs	r0, #1
 8005338:	4313      	orrs	r3, r2
 800533a:	81a3      	strh	r3, [r4, #12]
 800533c:	4240      	negs	r0, r0
 800533e:	e03a      	b.n	80053b6 <__swsetup_r+0xaa>
 8005340:	075b      	lsls	r3, r3, #29
 8005342:	d513      	bpl.n	800536c <__swsetup_r+0x60>
 8005344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005346:	2900      	cmp	r1, #0
 8005348:	d008      	beq.n	800535c <__swsetup_r+0x50>
 800534a:	0023      	movs	r3, r4
 800534c:	3344      	adds	r3, #68	@ 0x44
 800534e:	4299      	cmp	r1, r3
 8005350:	d002      	beq.n	8005358 <__swsetup_r+0x4c>
 8005352:	0028      	movs	r0, r5
 8005354:	f000 f8c4 	bl	80054e0 <_free_r>
 8005358:	2300      	movs	r3, #0
 800535a:	6363      	str	r3, [r4, #52]	@ 0x34
 800535c:	2224      	movs	r2, #36	@ 0x24
 800535e:	89a3      	ldrh	r3, [r4, #12]
 8005360:	4393      	bics	r3, r2
 8005362:	81a3      	strh	r3, [r4, #12]
 8005364:	2300      	movs	r3, #0
 8005366:	6063      	str	r3, [r4, #4]
 8005368:	6923      	ldr	r3, [r4, #16]
 800536a:	6023      	str	r3, [r4, #0]
 800536c:	2308      	movs	r3, #8
 800536e:	89a2      	ldrh	r2, [r4, #12]
 8005370:	4313      	orrs	r3, r2
 8005372:	81a3      	strh	r3, [r4, #12]
 8005374:	6923      	ldr	r3, [r4, #16]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10b      	bne.n	8005392 <__swsetup_r+0x86>
 800537a:	21a0      	movs	r1, #160	@ 0xa0
 800537c:	2280      	movs	r2, #128	@ 0x80
 800537e:	89a3      	ldrh	r3, [r4, #12]
 8005380:	0089      	lsls	r1, r1, #2
 8005382:	0092      	lsls	r2, r2, #2
 8005384:	400b      	ands	r3, r1
 8005386:	4293      	cmp	r3, r2
 8005388:	d003      	beq.n	8005392 <__swsetup_r+0x86>
 800538a:	0021      	movs	r1, r4
 800538c:	0028      	movs	r0, r5
 800538e:	f000 fe9d 	bl	80060cc <__smakebuf_r>
 8005392:	220c      	movs	r2, #12
 8005394:	5ea3      	ldrsh	r3, [r4, r2]
 8005396:	2101      	movs	r1, #1
 8005398:	001a      	movs	r2, r3
 800539a:	400a      	ands	r2, r1
 800539c:	420b      	tst	r3, r1
 800539e:	d00b      	beq.n	80053b8 <__swsetup_r+0xac>
 80053a0:	2200      	movs	r2, #0
 80053a2:	60a2      	str	r2, [r4, #8]
 80053a4:	6962      	ldr	r2, [r4, #20]
 80053a6:	4252      	negs	r2, r2
 80053a8:	61a2      	str	r2, [r4, #24]
 80053aa:	2000      	movs	r0, #0
 80053ac:	6922      	ldr	r2, [r4, #16]
 80053ae:	4282      	cmp	r2, r0
 80053b0:	d101      	bne.n	80053b6 <__swsetup_r+0xaa>
 80053b2:	061a      	lsls	r2, r3, #24
 80053b4:	d4be      	bmi.n	8005334 <__swsetup_r+0x28>
 80053b6:	bd70      	pop	{r4, r5, r6, pc}
 80053b8:	0799      	lsls	r1, r3, #30
 80053ba:	d400      	bmi.n	80053be <__swsetup_r+0xb2>
 80053bc:	6962      	ldr	r2, [r4, #20]
 80053be:	60a2      	str	r2, [r4, #8]
 80053c0:	e7f3      	b.n	80053aa <__swsetup_r+0x9e>
 80053c2:	46c0      	nop			@ (mov r8, r8)
 80053c4:	20000018 	.word	0x20000018

080053c8 <memset>:
 80053c8:	0003      	movs	r3, r0
 80053ca:	1882      	adds	r2, r0, r2
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d100      	bne.n	80053d2 <memset+0xa>
 80053d0:	4770      	bx	lr
 80053d2:	7019      	strb	r1, [r3, #0]
 80053d4:	3301      	adds	r3, #1
 80053d6:	e7f9      	b.n	80053cc <memset+0x4>

080053d8 <_close_r>:
 80053d8:	2300      	movs	r3, #0
 80053da:	b570      	push	{r4, r5, r6, lr}
 80053dc:	4d06      	ldr	r5, [pc, #24]	@ (80053f8 <_close_r+0x20>)
 80053de:	0004      	movs	r4, r0
 80053e0:	0008      	movs	r0, r1
 80053e2:	602b      	str	r3, [r5, #0]
 80053e4:	f7fb fce8 	bl	8000db8 <_close>
 80053e8:	1c43      	adds	r3, r0, #1
 80053ea:	d103      	bne.n	80053f4 <_close_r+0x1c>
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d000      	beq.n	80053f4 <_close_r+0x1c>
 80053f2:	6023      	str	r3, [r4, #0]
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	46c0      	nop			@ (mov r8, r8)
 80053f8:	20000690 	.word	0x20000690

080053fc <_lseek_r>:
 80053fc:	b570      	push	{r4, r5, r6, lr}
 80053fe:	0004      	movs	r4, r0
 8005400:	0008      	movs	r0, r1
 8005402:	0011      	movs	r1, r2
 8005404:	001a      	movs	r2, r3
 8005406:	2300      	movs	r3, #0
 8005408:	4d05      	ldr	r5, [pc, #20]	@ (8005420 <_lseek_r+0x24>)
 800540a:	602b      	str	r3, [r5, #0]
 800540c:	f7fb fcf5 	bl	8000dfa <_lseek>
 8005410:	1c43      	adds	r3, r0, #1
 8005412:	d103      	bne.n	800541c <_lseek_r+0x20>
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d000      	beq.n	800541c <_lseek_r+0x20>
 800541a:	6023      	str	r3, [r4, #0]
 800541c:	bd70      	pop	{r4, r5, r6, pc}
 800541e:	46c0      	nop			@ (mov r8, r8)
 8005420:	20000690 	.word	0x20000690

08005424 <_read_r>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	0004      	movs	r4, r0
 8005428:	0008      	movs	r0, r1
 800542a:	0011      	movs	r1, r2
 800542c:	001a      	movs	r2, r3
 800542e:	2300      	movs	r3, #0
 8005430:	4d05      	ldr	r5, [pc, #20]	@ (8005448 <_read_r+0x24>)
 8005432:	602b      	str	r3, [r5, #0]
 8005434:	f7fb fc85 	bl	8000d42 <_read>
 8005438:	1c43      	adds	r3, r0, #1
 800543a:	d103      	bne.n	8005444 <_read_r+0x20>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d000      	beq.n	8005444 <_read_r+0x20>
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	bd70      	pop	{r4, r5, r6, pc}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	20000690 	.word	0x20000690

0800544c <_write_r>:
 800544c:	b570      	push	{r4, r5, r6, lr}
 800544e:	0004      	movs	r4, r0
 8005450:	0008      	movs	r0, r1
 8005452:	0011      	movs	r1, r2
 8005454:	001a      	movs	r2, r3
 8005456:	2300      	movs	r3, #0
 8005458:	4d05      	ldr	r5, [pc, #20]	@ (8005470 <_write_r+0x24>)
 800545a:	602b      	str	r3, [r5, #0]
 800545c:	f7fb fc8e 	bl	8000d7c <_write>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d103      	bne.n	800546c <_write_r+0x20>
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d000      	beq.n	800546c <_write_r+0x20>
 800546a:	6023      	str	r3, [r4, #0]
 800546c:	bd70      	pop	{r4, r5, r6, pc}
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	20000690 	.word	0x20000690

08005474 <__errno>:
 8005474:	4b01      	ldr	r3, [pc, #4]	@ (800547c <__errno+0x8>)
 8005476:	6818      	ldr	r0, [r3, #0]
 8005478:	4770      	bx	lr
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	20000018 	.word	0x20000018

08005480 <__libc_init_array>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	2600      	movs	r6, #0
 8005484:	4c0c      	ldr	r4, [pc, #48]	@ (80054b8 <__libc_init_array+0x38>)
 8005486:	4d0d      	ldr	r5, [pc, #52]	@ (80054bc <__libc_init_array+0x3c>)
 8005488:	1b64      	subs	r4, r4, r5
 800548a:	10a4      	asrs	r4, r4, #2
 800548c:	42a6      	cmp	r6, r4
 800548e:	d109      	bne.n	80054a4 <__libc_init_array+0x24>
 8005490:	2600      	movs	r6, #0
 8005492:	f000 fee9 	bl	8006268 <_init>
 8005496:	4c0a      	ldr	r4, [pc, #40]	@ (80054c0 <__libc_init_array+0x40>)
 8005498:	4d0a      	ldr	r5, [pc, #40]	@ (80054c4 <__libc_init_array+0x44>)
 800549a:	1b64      	subs	r4, r4, r5
 800549c:	10a4      	asrs	r4, r4, #2
 800549e:	42a6      	cmp	r6, r4
 80054a0:	d105      	bne.n	80054ae <__libc_init_array+0x2e>
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
 80054a4:	00b3      	lsls	r3, r6, #2
 80054a6:	58eb      	ldr	r3, [r5, r3]
 80054a8:	4798      	blx	r3
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7ee      	b.n	800548c <__libc_init_array+0xc>
 80054ae:	00b3      	lsls	r3, r6, #2
 80054b0:	58eb      	ldr	r3, [r5, r3]
 80054b2:	4798      	blx	r3
 80054b4:	3601      	adds	r6, #1
 80054b6:	e7f2      	b.n	800549e <__libc_init_array+0x1e>
 80054b8:	080077ac 	.word	0x080077ac
 80054bc:	080077ac 	.word	0x080077ac
 80054c0:	080077b0 	.word	0x080077b0
 80054c4:	080077ac 	.word	0x080077ac

080054c8 <__retarget_lock_init_recursive>:
 80054c8:	4770      	bx	lr

080054ca <__retarget_lock_acquire_recursive>:
 80054ca:	4770      	bx	lr

080054cc <__retarget_lock_release_recursive>:
 80054cc:	4770      	bx	lr

080054ce <memcpy>:
 80054ce:	2300      	movs	r3, #0
 80054d0:	b510      	push	{r4, lr}
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d100      	bne.n	80054d8 <memcpy+0xa>
 80054d6:	bd10      	pop	{r4, pc}
 80054d8:	5ccc      	ldrb	r4, [r1, r3]
 80054da:	54c4      	strb	r4, [r0, r3]
 80054dc:	3301      	adds	r3, #1
 80054de:	e7f8      	b.n	80054d2 <memcpy+0x4>

080054e0 <_free_r>:
 80054e0:	b570      	push	{r4, r5, r6, lr}
 80054e2:	0005      	movs	r5, r0
 80054e4:	1e0c      	subs	r4, r1, #0
 80054e6:	d010      	beq.n	800550a <_free_r+0x2a>
 80054e8:	3c04      	subs	r4, #4
 80054ea:	6823      	ldr	r3, [r4, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	da00      	bge.n	80054f2 <_free_r+0x12>
 80054f0:	18e4      	adds	r4, r4, r3
 80054f2:	0028      	movs	r0, r5
 80054f4:	f000 f8e0 	bl	80056b8 <__malloc_lock>
 80054f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005570 <_free_r+0x90>)
 80054fa:	6813      	ldr	r3, [r2, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d105      	bne.n	800550c <_free_r+0x2c>
 8005500:	6063      	str	r3, [r4, #4]
 8005502:	6014      	str	r4, [r2, #0]
 8005504:	0028      	movs	r0, r5
 8005506:	f000 f8df 	bl	80056c8 <__malloc_unlock>
 800550a:	bd70      	pop	{r4, r5, r6, pc}
 800550c:	42a3      	cmp	r3, r4
 800550e:	d908      	bls.n	8005522 <_free_r+0x42>
 8005510:	6820      	ldr	r0, [r4, #0]
 8005512:	1821      	adds	r1, r4, r0
 8005514:	428b      	cmp	r3, r1
 8005516:	d1f3      	bne.n	8005500 <_free_r+0x20>
 8005518:	6819      	ldr	r1, [r3, #0]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	1809      	adds	r1, r1, r0
 800551e:	6021      	str	r1, [r4, #0]
 8005520:	e7ee      	b.n	8005500 <_free_r+0x20>
 8005522:	001a      	movs	r2, r3
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <_free_r+0x4e>
 800552a:	42a3      	cmp	r3, r4
 800552c:	d9f9      	bls.n	8005522 <_free_r+0x42>
 800552e:	6811      	ldr	r1, [r2, #0]
 8005530:	1850      	adds	r0, r2, r1
 8005532:	42a0      	cmp	r0, r4
 8005534:	d10b      	bne.n	800554e <_free_r+0x6e>
 8005536:	6820      	ldr	r0, [r4, #0]
 8005538:	1809      	adds	r1, r1, r0
 800553a:	1850      	adds	r0, r2, r1
 800553c:	6011      	str	r1, [r2, #0]
 800553e:	4283      	cmp	r3, r0
 8005540:	d1e0      	bne.n	8005504 <_free_r+0x24>
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	1841      	adds	r1, r0, r1
 8005548:	6011      	str	r1, [r2, #0]
 800554a:	6053      	str	r3, [r2, #4]
 800554c:	e7da      	b.n	8005504 <_free_r+0x24>
 800554e:	42a0      	cmp	r0, r4
 8005550:	d902      	bls.n	8005558 <_free_r+0x78>
 8005552:	230c      	movs	r3, #12
 8005554:	602b      	str	r3, [r5, #0]
 8005556:	e7d5      	b.n	8005504 <_free_r+0x24>
 8005558:	6820      	ldr	r0, [r4, #0]
 800555a:	1821      	adds	r1, r4, r0
 800555c:	428b      	cmp	r3, r1
 800555e:	d103      	bne.n	8005568 <_free_r+0x88>
 8005560:	6819      	ldr	r1, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	1809      	adds	r1, r1, r0
 8005566:	6021      	str	r1, [r4, #0]
 8005568:	6063      	str	r3, [r4, #4]
 800556a:	6054      	str	r4, [r2, #4]
 800556c:	e7ca      	b.n	8005504 <_free_r+0x24>
 800556e:	46c0      	nop			@ (mov r8, r8)
 8005570:	2000069c 	.word	0x2000069c

08005574 <sbrk_aligned>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	4e0f      	ldr	r6, [pc, #60]	@ (80055b4 <sbrk_aligned+0x40>)
 8005578:	000d      	movs	r5, r1
 800557a:	6831      	ldr	r1, [r6, #0]
 800557c:	0004      	movs	r4, r0
 800557e:	2900      	cmp	r1, #0
 8005580:	d102      	bne.n	8005588 <sbrk_aligned+0x14>
 8005582:	f000 fe1b 	bl	80061bc <_sbrk_r>
 8005586:	6030      	str	r0, [r6, #0]
 8005588:	0029      	movs	r1, r5
 800558a:	0020      	movs	r0, r4
 800558c:	f000 fe16 	bl	80061bc <_sbrk_r>
 8005590:	1c43      	adds	r3, r0, #1
 8005592:	d103      	bne.n	800559c <sbrk_aligned+0x28>
 8005594:	2501      	movs	r5, #1
 8005596:	426d      	negs	r5, r5
 8005598:	0028      	movs	r0, r5
 800559a:	bd70      	pop	{r4, r5, r6, pc}
 800559c:	2303      	movs	r3, #3
 800559e:	1cc5      	adds	r5, r0, #3
 80055a0:	439d      	bics	r5, r3
 80055a2:	42a8      	cmp	r0, r5
 80055a4:	d0f8      	beq.n	8005598 <sbrk_aligned+0x24>
 80055a6:	1a29      	subs	r1, r5, r0
 80055a8:	0020      	movs	r0, r4
 80055aa:	f000 fe07 	bl	80061bc <_sbrk_r>
 80055ae:	3001      	adds	r0, #1
 80055b0:	d1f2      	bne.n	8005598 <sbrk_aligned+0x24>
 80055b2:	e7ef      	b.n	8005594 <sbrk_aligned+0x20>
 80055b4:	20000698 	.word	0x20000698

080055b8 <_malloc_r>:
 80055b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055ba:	2203      	movs	r2, #3
 80055bc:	1ccb      	adds	r3, r1, #3
 80055be:	4393      	bics	r3, r2
 80055c0:	3308      	adds	r3, #8
 80055c2:	0005      	movs	r5, r0
 80055c4:	001f      	movs	r7, r3
 80055c6:	2b0c      	cmp	r3, #12
 80055c8:	d234      	bcs.n	8005634 <_malloc_r+0x7c>
 80055ca:	270c      	movs	r7, #12
 80055cc:	42b9      	cmp	r1, r7
 80055ce:	d833      	bhi.n	8005638 <_malloc_r+0x80>
 80055d0:	0028      	movs	r0, r5
 80055d2:	f000 f871 	bl	80056b8 <__malloc_lock>
 80055d6:	4e37      	ldr	r6, [pc, #220]	@ (80056b4 <_malloc_r+0xfc>)
 80055d8:	6833      	ldr	r3, [r6, #0]
 80055da:	001c      	movs	r4, r3
 80055dc:	2c00      	cmp	r4, #0
 80055de:	d12f      	bne.n	8005640 <_malloc_r+0x88>
 80055e0:	0039      	movs	r1, r7
 80055e2:	0028      	movs	r0, r5
 80055e4:	f7ff ffc6 	bl	8005574 <sbrk_aligned>
 80055e8:	0004      	movs	r4, r0
 80055ea:	1c43      	adds	r3, r0, #1
 80055ec:	d15f      	bne.n	80056ae <_malloc_r+0xf6>
 80055ee:	6834      	ldr	r4, [r6, #0]
 80055f0:	9400      	str	r4, [sp, #0]
 80055f2:	9b00      	ldr	r3, [sp, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d14a      	bne.n	800568e <_malloc_r+0xd6>
 80055f8:	2c00      	cmp	r4, #0
 80055fa:	d052      	beq.n	80056a2 <_malloc_r+0xea>
 80055fc:	6823      	ldr	r3, [r4, #0]
 80055fe:	0028      	movs	r0, r5
 8005600:	18e3      	adds	r3, r4, r3
 8005602:	9900      	ldr	r1, [sp, #0]
 8005604:	9301      	str	r3, [sp, #4]
 8005606:	f000 fdd9 	bl	80061bc <_sbrk_r>
 800560a:	9b01      	ldr	r3, [sp, #4]
 800560c:	4283      	cmp	r3, r0
 800560e:	d148      	bne.n	80056a2 <_malloc_r+0xea>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	0028      	movs	r0, r5
 8005614:	1aff      	subs	r7, r7, r3
 8005616:	0039      	movs	r1, r7
 8005618:	f7ff ffac 	bl	8005574 <sbrk_aligned>
 800561c:	3001      	adds	r0, #1
 800561e:	d040      	beq.n	80056a2 <_malloc_r+0xea>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	19db      	adds	r3, r3, r7
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	6833      	ldr	r3, [r6, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	2a00      	cmp	r2, #0
 800562c:	d133      	bne.n	8005696 <_malloc_r+0xde>
 800562e:	9b00      	ldr	r3, [sp, #0]
 8005630:	6033      	str	r3, [r6, #0]
 8005632:	e019      	b.n	8005668 <_malloc_r+0xb0>
 8005634:	2b00      	cmp	r3, #0
 8005636:	dac9      	bge.n	80055cc <_malloc_r+0x14>
 8005638:	230c      	movs	r3, #12
 800563a:	602b      	str	r3, [r5, #0]
 800563c:	2000      	movs	r0, #0
 800563e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005640:	6821      	ldr	r1, [r4, #0]
 8005642:	1bc9      	subs	r1, r1, r7
 8005644:	d420      	bmi.n	8005688 <_malloc_r+0xd0>
 8005646:	290b      	cmp	r1, #11
 8005648:	d90a      	bls.n	8005660 <_malloc_r+0xa8>
 800564a:	19e2      	adds	r2, r4, r7
 800564c:	6027      	str	r7, [r4, #0]
 800564e:	42a3      	cmp	r3, r4
 8005650:	d104      	bne.n	800565c <_malloc_r+0xa4>
 8005652:	6032      	str	r2, [r6, #0]
 8005654:	6863      	ldr	r3, [r4, #4]
 8005656:	6011      	str	r1, [r2, #0]
 8005658:	6053      	str	r3, [r2, #4]
 800565a:	e005      	b.n	8005668 <_malloc_r+0xb0>
 800565c:	605a      	str	r2, [r3, #4]
 800565e:	e7f9      	b.n	8005654 <_malloc_r+0x9c>
 8005660:	6862      	ldr	r2, [r4, #4]
 8005662:	42a3      	cmp	r3, r4
 8005664:	d10e      	bne.n	8005684 <_malloc_r+0xcc>
 8005666:	6032      	str	r2, [r6, #0]
 8005668:	0028      	movs	r0, r5
 800566a:	f000 f82d 	bl	80056c8 <__malloc_unlock>
 800566e:	0020      	movs	r0, r4
 8005670:	2207      	movs	r2, #7
 8005672:	300b      	adds	r0, #11
 8005674:	1d23      	adds	r3, r4, #4
 8005676:	4390      	bics	r0, r2
 8005678:	1ac2      	subs	r2, r0, r3
 800567a:	4298      	cmp	r0, r3
 800567c:	d0df      	beq.n	800563e <_malloc_r+0x86>
 800567e:	1a1b      	subs	r3, r3, r0
 8005680:	50a3      	str	r3, [r4, r2]
 8005682:	e7dc      	b.n	800563e <_malloc_r+0x86>
 8005684:	605a      	str	r2, [r3, #4]
 8005686:	e7ef      	b.n	8005668 <_malloc_r+0xb0>
 8005688:	0023      	movs	r3, r4
 800568a:	6864      	ldr	r4, [r4, #4]
 800568c:	e7a6      	b.n	80055dc <_malloc_r+0x24>
 800568e:	9c00      	ldr	r4, [sp, #0]
 8005690:	6863      	ldr	r3, [r4, #4]
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	e7ad      	b.n	80055f2 <_malloc_r+0x3a>
 8005696:	001a      	movs	r2, r3
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	42a3      	cmp	r3, r4
 800569c:	d1fb      	bne.n	8005696 <_malloc_r+0xde>
 800569e:	2300      	movs	r3, #0
 80056a0:	e7da      	b.n	8005658 <_malloc_r+0xa0>
 80056a2:	230c      	movs	r3, #12
 80056a4:	0028      	movs	r0, r5
 80056a6:	602b      	str	r3, [r5, #0]
 80056a8:	f000 f80e 	bl	80056c8 <__malloc_unlock>
 80056ac:	e7c6      	b.n	800563c <_malloc_r+0x84>
 80056ae:	6007      	str	r7, [r0, #0]
 80056b0:	e7da      	b.n	8005668 <_malloc_r+0xb0>
 80056b2:	46c0      	nop			@ (mov r8, r8)
 80056b4:	2000069c 	.word	0x2000069c

080056b8 <__malloc_lock>:
 80056b8:	b510      	push	{r4, lr}
 80056ba:	4802      	ldr	r0, [pc, #8]	@ (80056c4 <__malloc_lock+0xc>)
 80056bc:	f7ff ff05 	bl	80054ca <__retarget_lock_acquire_recursive>
 80056c0:	bd10      	pop	{r4, pc}
 80056c2:	46c0      	nop			@ (mov r8, r8)
 80056c4:	20000694 	.word	0x20000694

080056c8 <__malloc_unlock>:
 80056c8:	b510      	push	{r4, lr}
 80056ca:	4802      	ldr	r0, [pc, #8]	@ (80056d4 <__malloc_unlock+0xc>)
 80056cc:	f7ff fefe 	bl	80054cc <__retarget_lock_release_recursive>
 80056d0:	bd10      	pop	{r4, pc}
 80056d2:	46c0      	nop			@ (mov r8, r8)
 80056d4:	20000694 	.word	0x20000694

080056d8 <__ssputs_r>:
 80056d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056da:	688e      	ldr	r6, [r1, #8]
 80056dc:	b085      	sub	sp, #20
 80056de:	001f      	movs	r7, r3
 80056e0:	000c      	movs	r4, r1
 80056e2:	680b      	ldr	r3, [r1, #0]
 80056e4:	9002      	str	r0, [sp, #8]
 80056e6:	9203      	str	r2, [sp, #12]
 80056e8:	42be      	cmp	r6, r7
 80056ea:	d830      	bhi.n	800574e <__ssputs_r+0x76>
 80056ec:	210c      	movs	r1, #12
 80056ee:	5e62      	ldrsh	r2, [r4, r1]
 80056f0:	2190      	movs	r1, #144	@ 0x90
 80056f2:	00c9      	lsls	r1, r1, #3
 80056f4:	420a      	tst	r2, r1
 80056f6:	d028      	beq.n	800574a <__ssputs_r+0x72>
 80056f8:	2003      	movs	r0, #3
 80056fa:	6921      	ldr	r1, [r4, #16]
 80056fc:	1a5b      	subs	r3, r3, r1
 80056fe:	9301      	str	r3, [sp, #4]
 8005700:	6963      	ldr	r3, [r4, #20]
 8005702:	4343      	muls	r3, r0
 8005704:	9801      	ldr	r0, [sp, #4]
 8005706:	0fdd      	lsrs	r5, r3, #31
 8005708:	18ed      	adds	r5, r5, r3
 800570a:	1c7b      	adds	r3, r7, #1
 800570c:	181b      	adds	r3, r3, r0
 800570e:	106d      	asrs	r5, r5, #1
 8005710:	42ab      	cmp	r3, r5
 8005712:	d900      	bls.n	8005716 <__ssputs_r+0x3e>
 8005714:	001d      	movs	r5, r3
 8005716:	0552      	lsls	r2, r2, #21
 8005718:	d528      	bpl.n	800576c <__ssputs_r+0x94>
 800571a:	0029      	movs	r1, r5
 800571c:	9802      	ldr	r0, [sp, #8]
 800571e:	f7ff ff4b 	bl	80055b8 <_malloc_r>
 8005722:	1e06      	subs	r6, r0, #0
 8005724:	d02c      	beq.n	8005780 <__ssputs_r+0xa8>
 8005726:	9a01      	ldr	r2, [sp, #4]
 8005728:	6921      	ldr	r1, [r4, #16]
 800572a:	f7ff fed0 	bl	80054ce <memcpy>
 800572e:	89a2      	ldrh	r2, [r4, #12]
 8005730:	4b18      	ldr	r3, [pc, #96]	@ (8005794 <__ssputs_r+0xbc>)
 8005732:	401a      	ands	r2, r3
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	4313      	orrs	r3, r2
 8005738:	81a3      	strh	r3, [r4, #12]
 800573a:	9b01      	ldr	r3, [sp, #4]
 800573c:	6126      	str	r6, [r4, #16]
 800573e:	18f6      	adds	r6, r6, r3
 8005740:	6026      	str	r6, [r4, #0]
 8005742:	003e      	movs	r6, r7
 8005744:	6165      	str	r5, [r4, #20]
 8005746:	1aed      	subs	r5, r5, r3
 8005748:	60a5      	str	r5, [r4, #8]
 800574a:	42be      	cmp	r6, r7
 800574c:	d900      	bls.n	8005750 <__ssputs_r+0x78>
 800574e:	003e      	movs	r6, r7
 8005750:	0032      	movs	r2, r6
 8005752:	9903      	ldr	r1, [sp, #12]
 8005754:	6820      	ldr	r0, [r4, #0]
 8005756:	f000 fcfa 	bl	800614e <memmove>
 800575a:	2000      	movs	r0, #0
 800575c:	68a3      	ldr	r3, [r4, #8]
 800575e:	1b9b      	subs	r3, r3, r6
 8005760:	60a3      	str	r3, [r4, #8]
 8005762:	6823      	ldr	r3, [r4, #0]
 8005764:	199b      	adds	r3, r3, r6
 8005766:	6023      	str	r3, [r4, #0]
 8005768:	b005      	add	sp, #20
 800576a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800576c:	002a      	movs	r2, r5
 800576e:	9802      	ldr	r0, [sp, #8]
 8005770:	f000 fd41 	bl	80061f6 <_realloc_r>
 8005774:	1e06      	subs	r6, r0, #0
 8005776:	d1e0      	bne.n	800573a <__ssputs_r+0x62>
 8005778:	6921      	ldr	r1, [r4, #16]
 800577a:	9802      	ldr	r0, [sp, #8]
 800577c:	f7ff feb0 	bl	80054e0 <_free_r>
 8005780:	230c      	movs	r3, #12
 8005782:	2001      	movs	r0, #1
 8005784:	9a02      	ldr	r2, [sp, #8]
 8005786:	4240      	negs	r0, r0
 8005788:	6013      	str	r3, [r2, #0]
 800578a:	89a2      	ldrh	r2, [r4, #12]
 800578c:	3334      	adds	r3, #52	@ 0x34
 800578e:	4313      	orrs	r3, r2
 8005790:	81a3      	strh	r3, [r4, #12]
 8005792:	e7e9      	b.n	8005768 <__ssputs_r+0x90>
 8005794:	fffffb7f 	.word	0xfffffb7f

08005798 <_svfiprintf_r>:
 8005798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800579a:	b0a1      	sub	sp, #132	@ 0x84
 800579c:	9003      	str	r0, [sp, #12]
 800579e:	001d      	movs	r5, r3
 80057a0:	898b      	ldrh	r3, [r1, #12]
 80057a2:	000f      	movs	r7, r1
 80057a4:	0016      	movs	r6, r2
 80057a6:	061b      	lsls	r3, r3, #24
 80057a8:	d511      	bpl.n	80057ce <_svfiprintf_r+0x36>
 80057aa:	690b      	ldr	r3, [r1, #16]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d10e      	bne.n	80057ce <_svfiprintf_r+0x36>
 80057b0:	2140      	movs	r1, #64	@ 0x40
 80057b2:	f7ff ff01 	bl	80055b8 <_malloc_r>
 80057b6:	6038      	str	r0, [r7, #0]
 80057b8:	6138      	str	r0, [r7, #16]
 80057ba:	2800      	cmp	r0, #0
 80057bc:	d105      	bne.n	80057ca <_svfiprintf_r+0x32>
 80057be:	230c      	movs	r3, #12
 80057c0:	9a03      	ldr	r2, [sp, #12]
 80057c2:	6013      	str	r3, [r2, #0]
 80057c4:	2001      	movs	r0, #1
 80057c6:	4240      	negs	r0, r0
 80057c8:	e0cf      	b.n	800596a <_svfiprintf_r+0x1d2>
 80057ca:	2340      	movs	r3, #64	@ 0x40
 80057cc:	617b      	str	r3, [r7, #20]
 80057ce:	2300      	movs	r3, #0
 80057d0:	ac08      	add	r4, sp, #32
 80057d2:	6163      	str	r3, [r4, #20]
 80057d4:	3320      	adds	r3, #32
 80057d6:	7663      	strb	r3, [r4, #25]
 80057d8:	3310      	adds	r3, #16
 80057da:	76a3      	strb	r3, [r4, #26]
 80057dc:	9507      	str	r5, [sp, #28]
 80057de:	0035      	movs	r5, r6
 80057e0:	782b      	ldrb	r3, [r5, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <_svfiprintf_r+0x52>
 80057e6:	2b25      	cmp	r3, #37	@ 0x25
 80057e8:	d148      	bne.n	800587c <_svfiprintf_r+0xe4>
 80057ea:	1bab      	subs	r3, r5, r6
 80057ec:	9305      	str	r3, [sp, #20]
 80057ee:	42b5      	cmp	r5, r6
 80057f0:	d00b      	beq.n	800580a <_svfiprintf_r+0x72>
 80057f2:	0032      	movs	r2, r6
 80057f4:	0039      	movs	r1, r7
 80057f6:	9803      	ldr	r0, [sp, #12]
 80057f8:	f7ff ff6e 	bl	80056d8 <__ssputs_r>
 80057fc:	3001      	adds	r0, #1
 80057fe:	d100      	bne.n	8005802 <_svfiprintf_r+0x6a>
 8005800:	e0ae      	b.n	8005960 <_svfiprintf_r+0x1c8>
 8005802:	6963      	ldr	r3, [r4, #20]
 8005804:	9a05      	ldr	r2, [sp, #20]
 8005806:	189b      	adds	r3, r3, r2
 8005808:	6163      	str	r3, [r4, #20]
 800580a:	782b      	ldrb	r3, [r5, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d100      	bne.n	8005812 <_svfiprintf_r+0x7a>
 8005810:	e0a6      	b.n	8005960 <_svfiprintf_r+0x1c8>
 8005812:	2201      	movs	r2, #1
 8005814:	2300      	movs	r3, #0
 8005816:	4252      	negs	r2, r2
 8005818:	6062      	str	r2, [r4, #4]
 800581a:	a904      	add	r1, sp, #16
 800581c:	3254      	adds	r2, #84	@ 0x54
 800581e:	1852      	adds	r2, r2, r1
 8005820:	1c6e      	adds	r6, r5, #1
 8005822:	6023      	str	r3, [r4, #0]
 8005824:	60e3      	str	r3, [r4, #12]
 8005826:	60a3      	str	r3, [r4, #8]
 8005828:	7013      	strb	r3, [r2, #0]
 800582a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800582c:	4b54      	ldr	r3, [pc, #336]	@ (8005980 <_svfiprintf_r+0x1e8>)
 800582e:	2205      	movs	r2, #5
 8005830:	0018      	movs	r0, r3
 8005832:	7831      	ldrb	r1, [r6, #0]
 8005834:	9305      	str	r3, [sp, #20]
 8005836:	f000 fcd3 	bl	80061e0 <memchr>
 800583a:	1c75      	adds	r5, r6, #1
 800583c:	2800      	cmp	r0, #0
 800583e:	d11f      	bne.n	8005880 <_svfiprintf_r+0xe8>
 8005840:	6822      	ldr	r2, [r4, #0]
 8005842:	06d3      	lsls	r3, r2, #27
 8005844:	d504      	bpl.n	8005850 <_svfiprintf_r+0xb8>
 8005846:	2353      	movs	r3, #83	@ 0x53
 8005848:	a904      	add	r1, sp, #16
 800584a:	185b      	adds	r3, r3, r1
 800584c:	2120      	movs	r1, #32
 800584e:	7019      	strb	r1, [r3, #0]
 8005850:	0713      	lsls	r3, r2, #28
 8005852:	d504      	bpl.n	800585e <_svfiprintf_r+0xc6>
 8005854:	2353      	movs	r3, #83	@ 0x53
 8005856:	a904      	add	r1, sp, #16
 8005858:	185b      	adds	r3, r3, r1
 800585a:	212b      	movs	r1, #43	@ 0x2b
 800585c:	7019      	strb	r1, [r3, #0]
 800585e:	7833      	ldrb	r3, [r6, #0]
 8005860:	2b2a      	cmp	r3, #42	@ 0x2a
 8005862:	d016      	beq.n	8005892 <_svfiprintf_r+0xfa>
 8005864:	0035      	movs	r5, r6
 8005866:	2100      	movs	r1, #0
 8005868:	200a      	movs	r0, #10
 800586a:	68e3      	ldr	r3, [r4, #12]
 800586c:	782a      	ldrb	r2, [r5, #0]
 800586e:	1c6e      	adds	r6, r5, #1
 8005870:	3a30      	subs	r2, #48	@ 0x30
 8005872:	2a09      	cmp	r2, #9
 8005874:	d950      	bls.n	8005918 <_svfiprintf_r+0x180>
 8005876:	2900      	cmp	r1, #0
 8005878:	d111      	bne.n	800589e <_svfiprintf_r+0x106>
 800587a:	e017      	b.n	80058ac <_svfiprintf_r+0x114>
 800587c:	3501      	adds	r5, #1
 800587e:	e7af      	b.n	80057e0 <_svfiprintf_r+0x48>
 8005880:	9b05      	ldr	r3, [sp, #20]
 8005882:	6822      	ldr	r2, [r4, #0]
 8005884:	1ac0      	subs	r0, r0, r3
 8005886:	2301      	movs	r3, #1
 8005888:	4083      	lsls	r3, r0
 800588a:	4313      	orrs	r3, r2
 800588c:	002e      	movs	r6, r5
 800588e:	6023      	str	r3, [r4, #0]
 8005890:	e7cc      	b.n	800582c <_svfiprintf_r+0x94>
 8005892:	9b07      	ldr	r3, [sp, #28]
 8005894:	1d19      	adds	r1, r3, #4
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	9107      	str	r1, [sp, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	db01      	blt.n	80058a2 <_svfiprintf_r+0x10a>
 800589e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058a0:	e004      	b.n	80058ac <_svfiprintf_r+0x114>
 80058a2:	425b      	negs	r3, r3
 80058a4:	60e3      	str	r3, [r4, #12]
 80058a6:	2302      	movs	r3, #2
 80058a8:	4313      	orrs	r3, r2
 80058aa:	6023      	str	r3, [r4, #0]
 80058ac:	782b      	ldrb	r3, [r5, #0]
 80058ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80058b0:	d10c      	bne.n	80058cc <_svfiprintf_r+0x134>
 80058b2:	786b      	ldrb	r3, [r5, #1]
 80058b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80058b6:	d134      	bne.n	8005922 <_svfiprintf_r+0x18a>
 80058b8:	9b07      	ldr	r3, [sp, #28]
 80058ba:	3502      	adds	r5, #2
 80058bc:	1d1a      	adds	r2, r3, #4
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	9207      	str	r2, [sp, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	da01      	bge.n	80058ca <_svfiprintf_r+0x132>
 80058c6:	2301      	movs	r3, #1
 80058c8:	425b      	negs	r3, r3
 80058ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80058cc:	4e2d      	ldr	r6, [pc, #180]	@ (8005984 <_svfiprintf_r+0x1ec>)
 80058ce:	2203      	movs	r2, #3
 80058d0:	0030      	movs	r0, r6
 80058d2:	7829      	ldrb	r1, [r5, #0]
 80058d4:	f000 fc84 	bl	80061e0 <memchr>
 80058d8:	2800      	cmp	r0, #0
 80058da:	d006      	beq.n	80058ea <_svfiprintf_r+0x152>
 80058dc:	2340      	movs	r3, #64	@ 0x40
 80058de:	1b80      	subs	r0, r0, r6
 80058e0:	4083      	lsls	r3, r0
 80058e2:	6822      	ldr	r2, [r4, #0]
 80058e4:	3501      	adds	r5, #1
 80058e6:	4313      	orrs	r3, r2
 80058e8:	6023      	str	r3, [r4, #0]
 80058ea:	7829      	ldrb	r1, [r5, #0]
 80058ec:	2206      	movs	r2, #6
 80058ee:	4826      	ldr	r0, [pc, #152]	@ (8005988 <_svfiprintf_r+0x1f0>)
 80058f0:	1c6e      	adds	r6, r5, #1
 80058f2:	7621      	strb	r1, [r4, #24]
 80058f4:	f000 fc74 	bl	80061e0 <memchr>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	d038      	beq.n	800596e <_svfiprintf_r+0x1d6>
 80058fc:	4b23      	ldr	r3, [pc, #140]	@ (800598c <_svfiprintf_r+0x1f4>)
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d122      	bne.n	8005948 <_svfiprintf_r+0x1b0>
 8005902:	2207      	movs	r2, #7
 8005904:	9b07      	ldr	r3, [sp, #28]
 8005906:	3307      	adds	r3, #7
 8005908:	4393      	bics	r3, r2
 800590a:	3308      	adds	r3, #8
 800590c:	9307      	str	r3, [sp, #28]
 800590e:	6963      	ldr	r3, [r4, #20]
 8005910:	9a04      	ldr	r2, [sp, #16]
 8005912:	189b      	adds	r3, r3, r2
 8005914:	6163      	str	r3, [r4, #20]
 8005916:	e762      	b.n	80057de <_svfiprintf_r+0x46>
 8005918:	4343      	muls	r3, r0
 800591a:	0035      	movs	r5, r6
 800591c:	2101      	movs	r1, #1
 800591e:	189b      	adds	r3, r3, r2
 8005920:	e7a4      	b.n	800586c <_svfiprintf_r+0xd4>
 8005922:	2300      	movs	r3, #0
 8005924:	200a      	movs	r0, #10
 8005926:	0019      	movs	r1, r3
 8005928:	3501      	adds	r5, #1
 800592a:	6063      	str	r3, [r4, #4]
 800592c:	782a      	ldrb	r2, [r5, #0]
 800592e:	1c6e      	adds	r6, r5, #1
 8005930:	3a30      	subs	r2, #48	@ 0x30
 8005932:	2a09      	cmp	r2, #9
 8005934:	d903      	bls.n	800593e <_svfiprintf_r+0x1a6>
 8005936:	2b00      	cmp	r3, #0
 8005938:	d0c8      	beq.n	80058cc <_svfiprintf_r+0x134>
 800593a:	9109      	str	r1, [sp, #36]	@ 0x24
 800593c:	e7c6      	b.n	80058cc <_svfiprintf_r+0x134>
 800593e:	4341      	muls	r1, r0
 8005940:	0035      	movs	r5, r6
 8005942:	2301      	movs	r3, #1
 8005944:	1889      	adds	r1, r1, r2
 8005946:	e7f1      	b.n	800592c <_svfiprintf_r+0x194>
 8005948:	aa07      	add	r2, sp, #28
 800594a:	9200      	str	r2, [sp, #0]
 800594c:	0021      	movs	r1, r4
 800594e:	003a      	movs	r2, r7
 8005950:	4b0f      	ldr	r3, [pc, #60]	@ (8005990 <_svfiprintf_r+0x1f8>)
 8005952:	9803      	ldr	r0, [sp, #12]
 8005954:	e000      	b.n	8005958 <_svfiprintf_r+0x1c0>
 8005956:	bf00      	nop
 8005958:	9004      	str	r0, [sp, #16]
 800595a:	9b04      	ldr	r3, [sp, #16]
 800595c:	3301      	adds	r3, #1
 800595e:	d1d6      	bne.n	800590e <_svfiprintf_r+0x176>
 8005960:	89bb      	ldrh	r3, [r7, #12]
 8005962:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005964:	065b      	lsls	r3, r3, #25
 8005966:	d500      	bpl.n	800596a <_svfiprintf_r+0x1d2>
 8005968:	e72c      	b.n	80057c4 <_svfiprintf_r+0x2c>
 800596a:	b021      	add	sp, #132	@ 0x84
 800596c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800596e:	aa07      	add	r2, sp, #28
 8005970:	9200      	str	r2, [sp, #0]
 8005972:	0021      	movs	r1, r4
 8005974:	003a      	movs	r2, r7
 8005976:	4b06      	ldr	r3, [pc, #24]	@ (8005990 <_svfiprintf_r+0x1f8>)
 8005978:	9803      	ldr	r0, [sp, #12]
 800597a:	f000 f9bf 	bl	8005cfc <_printf_i>
 800597e:	e7eb      	b.n	8005958 <_svfiprintf_r+0x1c0>
 8005980:	08007777 	.word	0x08007777
 8005984:	0800777d 	.word	0x0800777d
 8005988:	08007781 	.word	0x08007781
 800598c:	00000000 	.word	0x00000000
 8005990:	080056d9 	.word	0x080056d9

08005994 <__sfputc_r>:
 8005994:	6893      	ldr	r3, [r2, #8]
 8005996:	b510      	push	{r4, lr}
 8005998:	3b01      	subs	r3, #1
 800599a:	6093      	str	r3, [r2, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	da04      	bge.n	80059aa <__sfputc_r+0x16>
 80059a0:	6994      	ldr	r4, [r2, #24]
 80059a2:	42a3      	cmp	r3, r4
 80059a4:	db07      	blt.n	80059b6 <__sfputc_r+0x22>
 80059a6:	290a      	cmp	r1, #10
 80059a8:	d005      	beq.n	80059b6 <__sfputc_r+0x22>
 80059aa:	6813      	ldr	r3, [r2, #0]
 80059ac:	1c58      	adds	r0, r3, #1
 80059ae:	6010      	str	r0, [r2, #0]
 80059b0:	7019      	strb	r1, [r3, #0]
 80059b2:	0008      	movs	r0, r1
 80059b4:	bd10      	pop	{r4, pc}
 80059b6:	f7ff fc67 	bl	8005288 <__swbuf_r>
 80059ba:	0001      	movs	r1, r0
 80059bc:	e7f9      	b.n	80059b2 <__sfputc_r+0x1e>

080059be <__sfputs_r>:
 80059be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059c0:	0006      	movs	r6, r0
 80059c2:	000f      	movs	r7, r1
 80059c4:	0014      	movs	r4, r2
 80059c6:	18d5      	adds	r5, r2, r3
 80059c8:	42ac      	cmp	r4, r5
 80059ca:	d101      	bne.n	80059d0 <__sfputs_r+0x12>
 80059cc:	2000      	movs	r0, #0
 80059ce:	e007      	b.n	80059e0 <__sfputs_r+0x22>
 80059d0:	7821      	ldrb	r1, [r4, #0]
 80059d2:	003a      	movs	r2, r7
 80059d4:	0030      	movs	r0, r6
 80059d6:	f7ff ffdd 	bl	8005994 <__sfputc_r>
 80059da:	3401      	adds	r4, #1
 80059dc:	1c43      	adds	r3, r0, #1
 80059de:	d1f3      	bne.n	80059c8 <__sfputs_r+0xa>
 80059e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059e4 <_vfiprintf_r>:
 80059e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059e6:	b0a1      	sub	sp, #132	@ 0x84
 80059e8:	000f      	movs	r7, r1
 80059ea:	0015      	movs	r5, r2
 80059ec:	001e      	movs	r6, r3
 80059ee:	9003      	str	r0, [sp, #12]
 80059f0:	2800      	cmp	r0, #0
 80059f2:	d004      	beq.n	80059fe <_vfiprintf_r+0x1a>
 80059f4:	6a03      	ldr	r3, [r0, #32]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <_vfiprintf_r+0x1a>
 80059fa:	f7ff fb33 	bl	8005064 <__sinit>
 80059fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a00:	07db      	lsls	r3, r3, #31
 8005a02:	d405      	bmi.n	8005a10 <_vfiprintf_r+0x2c>
 8005a04:	89bb      	ldrh	r3, [r7, #12]
 8005a06:	059b      	lsls	r3, r3, #22
 8005a08:	d402      	bmi.n	8005a10 <_vfiprintf_r+0x2c>
 8005a0a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005a0c:	f7ff fd5d 	bl	80054ca <__retarget_lock_acquire_recursive>
 8005a10:	89bb      	ldrh	r3, [r7, #12]
 8005a12:	071b      	lsls	r3, r3, #28
 8005a14:	d502      	bpl.n	8005a1c <_vfiprintf_r+0x38>
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d113      	bne.n	8005a44 <_vfiprintf_r+0x60>
 8005a1c:	0039      	movs	r1, r7
 8005a1e:	9803      	ldr	r0, [sp, #12]
 8005a20:	f7ff fc74 	bl	800530c <__swsetup_r>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d00d      	beq.n	8005a44 <_vfiprintf_r+0x60>
 8005a28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a2a:	07db      	lsls	r3, r3, #31
 8005a2c:	d503      	bpl.n	8005a36 <_vfiprintf_r+0x52>
 8005a2e:	2001      	movs	r0, #1
 8005a30:	4240      	negs	r0, r0
 8005a32:	b021      	add	sp, #132	@ 0x84
 8005a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a36:	89bb      	ldrh	r3, [r7, #12]
 8005a38:	059b      	lsls	r3, r3, #22
 8005a3a:	d4f8      	bmi.n	8005a2e <_vfiprintf_r+0x4a>
 8005a3c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005a3e:	f7ff fd45 	bl	80054cc <__retarget_lock_release_recursive>
 8005a42:	e7f4      	b.n	8005a2e <_vfiprintf_r+0x4a>
 8005a44:	2300      	movs	r3, #0
 8005a46:	ac08      	add	r4, sp, #32
 8005a48:	6163      	str	r3, [r4, #20]
 8005a4a:	3320      	adds	r3, #32
 8005a4c:	7663      	strb	r3, [r4, #25]
 8005a4e:	3310      	adds	r3, #16
 8005a50:	76a3      	strb	r3, [r4, #26]
 8005a52:	9607      	str	r6, [sp, #28]
 8005a54:	002e      	movs	r6, r5
 8005a56:	7833      	ldrb	r3, [r6, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <_vfiprintf_r+0x7c>
 8005a5c:	2b25      	cmp	r3, #37	@ 0x25
 8005a5e:	d148      	bne.n	8005af2 <_vfiprintf_r+0x10e>
 8005a60:	1b73      	subs	r3, r6, r5
 8005a62:	9305      	str	r3, [sp, #20]
 8005a64:	42ae      	cmp	r6, r5
 8005a66:	d00b      	beq.n	8005a80 <_vfiprintf_r+0x9c>
 8005a68:	002a      	movs	r2, r5
 8005a6a:	0039      	movs	r1, r7
 8005a6c:	9803      	ldr	r0, [sp, #12]
 8005a6e:	f7ff ffa6 	bl	80059be <__sfputs_r>
 8005a72:	3001      	adds	r0, #1
 8005a74:	d100      	bne.n	8005a78 <_vfiprintf_r+0x94>
 8005a76:	e0ae      	b.n	8005bd6 <_vfiprintf_r+0x1f2>
 8005a78:	6963      	ldr	r3, [r4, #20]
 8005a7a:	9a05      	ldr	r2, [sp, #20]
 8005a7c:	189b      	adds	r3, r3, r2
 8005a7e:	6163      	str	r3, [r4, #20]
 8005a80:	7833      	ldrb	r3, [r6, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d100      	bne.n	8005a88 <_vfiprintf_r+0xa4>
 8005a86:	e0a6      	b.n	8005bd6 <_vfiprintf_r+0x1f2>
 8005a88:	2201      	movs	r2, #1
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	4252      	negs	r2, r2
 8005a8e:	6062      	str	r2, [r4, #4]
 8005a90:	a904      	add	r1, sp, #16
 8005a92:	3254      	adds	r2, #84	@ 0x54
 8005a94:	1852      	adds	r2, r2, r1
 8005a96:	1c75      	adds	r5, r6, #1
 8005a98:	6023      	str	r3, [r4, #0]
 8005a9a:	60e3      	str	r3, [r4, #12]
 8005a9c:	60a3      	str	r3, [r4, #8]
 8005a9e:	7013      	strb	r3, [r2, #0]
 8005aa0:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005aa2:	4b59      	ldr	r3, [pc, #356]	@ (8005c08 <_vfiprintf_r+0x224>)
 8005aa4:	2205      	movs	r2, #5
 8005aa6:	0018      	movs	r0, r3
 8005aa8:	7829      	ldrb	r1, [r5, #0]
 8005aaa:	9305      	str	r3, [sp, #20]
 8005aac:	f000 fb98 	bl	80061e0 <memchr>
 8005ab0:	1c6e      	adds	r6, r5, #1
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d11f      	bne.n	8005af6 <_vfiprintf_r+0x112>
 8005ab6:	6822      	ldr	r2, [r4, #0]
 8005ab8:	06d3      	lsls	r3, r2, #27
 8005aba:	d504      	bpl.n	8005ac6 <_vfiprintf_r+0xe2>
 8005abc:	2353      	movs	r3, #83	@ 0x53
 8005abe:	a904      	add	r1, sp, #16
 8005ac0:	185b      	adds	r3, r3, r1
 8005ac2:	2120      	movs	r1, #32
 8005ac4:	7019      	strb	r1, [r3, #0]
 8005ac6:	0713      	lsls	r3, r2, #28
 8005ac8:	d504      	bpl.n	8005ad4 <_vfiprintf_r+0xf0>
 8005aca:	2353      	movs	r3, #83	@ 0x53
 8005acc:	a904      	add	r1, sp, #16
 8005ace:	185b      	adds	r3, r3, r1
 8005ad0:	212b      	movs	r1, #43	@ 0x2b
 8005ad2:	7019      	strb	r1, [r3, #0]
 8005ad4:	782b      	ldrb	r3, [r5, #0]
 8005ad6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ad8:	d016      	beq.n	8005b08 <_vfiprintf_r+0x124>
 8005ada:	002e      	movs	r6, r5
 8005adc:	2100      	movs	r1, #0
 8005ade:	200a      	movs	r0, #10
 8005ae0:	68e3      	ldr	r3, [r4, #12]
 8005ae2:	7832      	ldrb	r2, [r6, #0]
 8005ae4:	1c75      	adds	r5, r6, #1
 8005ae6:	3a30      	subs	r2, #48	@ 0x30
 8005ae8:	2a09      	cmp	r2, #9
 8005aea:	d950      	bls.n	8005b8e <_vfiprintf_r+0x1aa>
 8005aec:	2900      	cmp	r1, #0
 8005aee:	d111      	bne.n	8005b14 <_vfiprintf_r+0x130>
 8005af0:	e017      	b.n	8005b22 <_vfiprintf_r+0x13e>
 8005af2:	3601      	adds	r6, #1
 8005af4:	e7af      	b.n	8005a56 <_vfiprintf_r+0x72>
 8005af6:	9b05      	ldr	r3, [sp, #20]
 8005af8:	6822      	ldr	r2, [r4, #0]
 8005afa:	1ac0      	subs	r0, r0, r3
 8005afc:	2301      	movs	r3, #1
 8005afe:	4083      	lsls	r3, r0
 8005b00:	4313      	orrs	r3, r2
 8005b02:	0035      	movs	r5, r6
 8005b04:	6023      	str	r3, [r4, #0]
 8005b06:	e7cc      	b.n	8005aa2 <_vfiprintf_r+0xbe>
 8005b08:	9b07      	ldr	r3, [sp, #28]
 8005b0a:	1d19      	adds	r1, r3, #4
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	9107      	str	r1, [sp, #28]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	db01      	blt.n	8005b18 <_vfiprintf_r+0x134>
 8005b14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b16:	e004      	b.n	8005b22 <_vfiprintf_r+0x13e>
 8005b18:	425b      	negs	r3, r3
 8005b1a:	60e3      	str	r3, [r4, #12]
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	6023      	str	r3, [r4, #0]
 8005b22:	7833      	ldrb	r3, [r6, #0]
 8005b24:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b26:	d10c      	bne.n	8005b42 <_vfiprintf_r+0x15e>
 8005b28:	7873      	ldrb	r3, [r6, #1]
 8005b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b2c:	d134      	bne.n	8005b98 <_vfiprintf_r+0x1b4>
 8005b2e:	9b07      	ldr	r3, [sp, #28]
 8005b30:	3602      	adds	r6, #2
 8005b32:	1d1a      	adds	r2, r3, #4
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	9207      	str	r2, [sp, #28]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	da01      	bge.n	8005b40 <_vfiprintf_r+0x15c>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	425b      	negs	r3, r3
 8005b40:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b42:	4d32      	ldr	r5, [pc, #200]	@ (8005c0c <_vfiprintf_r+0x228>)
 8005b44:	2203      	movs	r2, #3
 8005b46:	0028      	movs	r0, r5
 8005b48:	7831      	ldrb	r1, [r6, #0]
 8005b4a:	f000 fb49 	bl	80061e0 <memchr>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	d006      	beq.n	8005b60 <_vfiprintf_r+0x17c>
 8005b52:	2340      	movs	r3, #64	@ 0x40
 8005b54:	1b40      	subs	r0, r0, r5
 8005b56:	4083      	lsls	r3, r0
 8005b58:	6822      	ldr	r2, [r4, #0]
 8005b5a:	3601      	adds	r6, #1
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	6023      	str	r3, [r4, #0]
 8005b60:	7831      	ldrb	r1, [r6, #0]
 8005b62:	2206      	movs	r2, #6
 8005b64:	482a      	ldr	r0, [pc, #168]	@ (8005c10 <_vfiprintf_r+0x22c>)
 8005b66:	1c75      	adds	r5, r6, #1
 8005b68:	7621      	strb	r1, [r4, #24]
 8005b6a:	f000 fb39 	bl	80061e0 <memchr>
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	d040      	beq.n	8005bf4 <_vfiprintf_r+0x210>
 8005b72:	4b28      	ldr	r3, [pc, #160]	@ (8005c14 <_vfiprintf_r+0x230>)
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d122      	bne.n	8005bbe <_vfiprintf_r+0x1da>
 8005b78:	2207      	movs	r2, #7
 8005b7a:	9b07      	ldr	r3, [sp, #28]
 8005b7c:	3307      	adds	r3, #7
 8005b7e:	4393      	bics	r3, r2
 8005b80:	3308      	adds	r3, #8
 8005b82:	9307      	str	r3, [sp, #28]
 8005b84:	6963      	ldr	r3, [r4, #20]
 8005b86:	9a04      	ldr	r2, [sp, #16]
 8005b88:	189b      	adds	r3, r3, r2
 8005b8a:	6163      	str	r3, [r4, #20]
 8005b8c:	e762      	b.n	8005a54 <_vfiprintf_r+0x70>
 8005b8e:	4343      	muls	r3, r0
 8005b90:	002e      	movs	r6, r5
 8005b92:	2101      	movs	r1, #1
 8005b94:	189b      	adds	r3, r3, r2
 8005b96:	e7a4      	b.n	8005ae2 <_vfiprintf_r+0xfe>
 8005b98:	2300      	movs	r3, #0
 8005b9a:	200a      	movs	r0, #10
 8005b9c:	0019      	movs	r1, r3
 8005b9e:	3601      	adds	r6, #1
 8005ba0:	6063      	str	r3, [r4, #4]
 8005ba2:	7832      	ldrb	r2, [r6, #0]
 8005ba4:	1c75      	adds	r5, r6, #1
 8005ba6:	3a30      	subs	r2, #48	@ 0x30
 8005ba8:	2a09      	cmp	r2, #9
 8005baa:	d903      	bls.n	8005bb4 <_vfiprintf_r+0x1d0>
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d0c8      	beq.n	8005b42 <_vfiprintf_r+0x15e>
 8005bb0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005bb2:	e7c6      	b.n	8005b42 <_vfiprintf_r+0x15e>
 8005bb4:	4341      	muls	r1, r0
 8005bb6:	002e      	movs	r6, r5
 8005bb8:	2301      	movs	r3, #1
 8005bba:	1889      	adds	r1, r1, r2
 8005bbc:	e7f1      	b.n	8005ba2 <_vfiprintf_r+0x1be>
 8005bbe:	aa07      	add	r2, sp, #28
 8005bc0:	9200      	str	r2, [sp, #0]
 8005bc2:	0021      	movs	r1, r4
 8005bc4:	003a      	movs	r2, r7
 8005bc6:	4b14      	ldr	r3, [pc, #80]	@ (8005c18 <_vfiprintf_r+0x234>)
 8005bc8:	9803      	ldr	r0, [sp, #12]
 8005bca:	e000      	b.n	8005bce <_vfiprintf_r+0x1ea>
 8005bcc:	bf00      	nop
 8005bce:	9004      	str	r0, [sp, #16]
 8005bd0:	9b04      	ldr	r3, [sp, #16]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	d1d6      	bne.n	8005b84 <_vfiprintf_r+0x1a0>
 8005bd6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bd8:	07db      	lsls	r3, r3, #31
 8005bda:	d405      	bmi.n	8005be8 <_vfiprintf_r+0x204>
 8005bdc:	89bb      	ldrh	r3, [r7, #12]
 8005bde:	059b      	lsls	r3, r3, #22
 8005be0:	d402      	bmi.n	8005be8 <_vfiprintf_r+0x204>
 8005be2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005be4:	f7ff fc72 	bl	80054cc <__retarget_lock_release_recursive>
 8005be8:	89bb      	ldrh	r3, [r7, #12]
 8005bea:	065b      	lsls	r3, r3, #25
 8005bec:	d500      	bpl.n	8005bf0 <_vfiprintf_r+0x20c>
 8005bee:	e71e      	b.n	8005a2e <_vfiprintf_r+0x4a>
 8005bf0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005bf2:	e71e      	b.n	8005a32 <_vfiprintf_r+0x4e>
 8005bf4:	aa07      	add	r2, sp, #28
 8005bf6:	9200      	str	r2, [sp, #0]
 8005bf8:	0021      	movs	r1, r4
 8005bfa:	003a      	movs	r2, r7
 8005bfc:	4b06      	ldr	r3, [pc, #24]	@ (8005c18 <_vfiprintf_r+0x234>)
 8005bfe:	9803      	ldr	r0, [sp, #12]
 8005c00:	f000 f87c 	bl	8005cfc <_printf_i>
 8005c04:	e7e3      	b.n	8005bce <_vfiprintf_r+0x1ea>
 8005c06:	46c0      	nop			@ (mov r8, r8)
 8005c08:	08007777 	.word	0x08007777
 8005c0c:	0800777d 	.word	0x0800777d
 8005c10:	08007781 	.word	0x08007781
 8005c14:	00000000 	.word	0x00000000
 8005c18:	080059bf 	.word	0x080059bf

08005c1c <_printf_common>:
 8005c1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c1e:	0016      	movs	r6, r2
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	688a      	ldr	r2, [r1, #8]
 8005c24:	690b      	ldr	r3, [r1, #16]
 8005c26:	000c      	movs	r4, r1
 8005c28:	9000      	str	r0, [sp, #0]
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	da00      	bge.n	8005c30 <_printf_common+0x14>
 8005c2e:	0013      	movs	r3, r2
 8005c30:	0022      	movs	r2, r4
 8005c32:	6033      	str	r3, [r6, #0]
 8005c34:	3243      	adds	r2, #67	@ 0x43
 8005c36:	7812      	ldrb	r2, [r2, #0]
 8005c38:	2a00      	cmp	r2, #0
 8005c3a:	d001      	beq.n	8005c40 <_printf_common+0x24>
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	6033      	str	r3, [r6, #0]
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	069b      	lsls	r3, r3, #26
 8005c44:	d502      	bpl.n	8005c4c <_printf_common+0x30>
 8005c46:	6833      	ldr	r3, [r6, #0]
 8005c48:	3302      	adds	r3, #2
 8005c4a:	6033      	str	r3, [r6, #0]
 8005c4c:	6822      	ldr	r2, [r4, #0]
 8005c4e:	2306      	movs	r3, #6
 8005c50:	0015      	movs	r5, r2
 8005c52:	401d      	ands	r5, r3
 8005c54:	421a      	tst	r2, r3
 8005c56:	d027      	beq.n	8005ca8 <_printf_common+0x8c>
 8005c58:	0023      	movs	r3, r4
 8005c5a:	3343      	adds	r3, #67	@ 0x43
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	1e5a      	subs	r2, r3, #1
 8005c60:	4193      	sbcs	r3, r2
 8005c62:	6822      	ldr	r2, [r4, #0]
 8005c64:	0692      	lsls	r2, r2, #26
 8005c66:	d430      	bmi.n	8005cca <_printf_common+0xae>
 8005c68:	0022      	movs	r2, r4
 8005c6a:	9901      	ldr	r1, [sp, #4]
 8005c6c:	9800      	ldr	r0, [sp, #0]
 8005c6e:	9d08      	ldr	r5, [sp, #32]
 8005c70:	3243      	adds	r2, #67	@ 0x43
 8005c72:	47a8      	blx	r5
 8005c74:	3001      	adds	r0, #1
 8005c76:	d025      	beq.n	8005cc4 <_printf_common+0xa8>
 8005c78:	2206      	movs	r2, #6
 8005c7a:	6823      	ldr	r3, [r4, #0]
 8005c7c:	2500      	movs	r5, #0
 8005c7e:	4013      	ands	r3, r2
 8005c80:	2b04      	cmp	r3, #4
 8005c82:	d105      	bne.n	8005c90 <_printf_common+0x74>
 8005c84:	6833      	ldr	r3, [r6, #0]
 8005c86:	68e5      	ldr	r5, [r4, #12]
 8005c88:	1aed      	subs	r5, r5, r3
 8005c8a:	43eb      	mvns	r3, r5
 8005c8c:	17db      	asrs	r3, r3, #31
 8005c8e:	401d      	ands	r5, r3
 8005c90:	68a3      	ldr	r3, [r4, #8]
 8005c92:	6922      	ldr	r2, [r4, #16]
 8005c94:	4293      	cmp	r3, r2
 8005c96:	dd01      	ble.n	8005c9c <_printf_common+0x80>
 8005c98:	1a9b      	subs	r3, r3, r2
 8005c9a:	18ed      	adds	r5, r5, r3
 8005c9c:	2600      	movs	r6, #0
 8005c9e:	42b5      	cmp	r5, r6
 8005ca0:	d120      	bne.n	8005ce4 <_printf_common+0xc8>
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	e010      	b.n	8005cc8 <_printf_common+0xac>
 8005ca6:	3501      	adds	r5, #1
 8005ca8:	68e3      	ldr	r3, [r4, #12]
 8005caa:	6832      	ldr	r2, [r6, #0]
 8005cac:	1a9b      	subs	r3, r3, r2
 8005cae:	42ab      	cmp	r3, r5
 8005cb0:	ddd2      	ble.n	8005c58 <_printf_common+0x3c>
 8005cb2:	0022      	movs	r2, r4
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	9901      	ldr	r1, [sp, #4]
 8005cb8:	9800      	ldr	r0, [sp, #0]
 8005cba:	9f08      	ldr	r7, [sp, #32]
 8005cbc:	3219      	adds	r2, #25
 8005cbe:	47b8      	blx	r7
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d1f0      	bne.n	8005ca6 <_printf_common+0x8a>
 8005cc4:	2001      	movs	r0, #1
 8005cc6:	4240      	negs	r0, r0
 8005cc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cca:	2030      	movs	r0, #48	@ 0x30
 8005ccc:	18e1      	adds	r1, r4, r3
 8005cce:	3143      	adds	r1, #67	@ 0x43
 8005cd0:	7008      	strb	r0, [r1, #0]
 8005cd2:	0021      	movs	r1, r4
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	3145      	adds	r1, #69	@ 0x45
 8005cd8:	7809      	ldrb	r1, [r1, #0]
 8005cda:	18a2      	adds	r2, r4, r2
 8005cdc:	3243      	adds	r2, #67	@ 0x43
 8005cde:	3302      	adds	r3, #2
 8005ce0:	7011      	strb	r1, [r2, #0]
 8005ce2:	e7c1      	b.n	8005c68 <_printf_common+0x4c>
 8005ce4:	0022      	movs	r2, r4
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	9901      	ldr	r1, [sp, #4]
 8005cea:	9800      	ldr	r0, [sp, #0]
 8005cec:	9f08      	ldr	r7, [sp, #32]
 8005cee:	321a      	adds	r2, #26
 8005cf0:	47b8      	blx	r7
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	d0e6      	beq.n	8005cc4 <_printf_common+0xa8>
 8005cf6:	3601      	adds	r6, #1
 8005cf8:	e7d1      	b.n	8005c9e <_printf_common+0x82>
	...

08005cfc <_printf_i>:
 8005cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cfe:	b08b      	sub	sp, #44	@ 0x2c
 8005d00:	9206      	str	r2, [sp, #24]
 8005d02:	000a      	movs	r2, r1
 8005d04:	3243      	adds	r2, #67	@ 0x43
 8005d06:	9307      	str	r3, [sp, #28]
 8005d08:	9005      	str	r0, [sp, #20]
 8005d0a:	9203      	str	r2, [sp, #12]
 8005d0c:	7e0a      	ldrb	r2, [r1, #24]
 8005d0e:	000c      	movs	r4, r1
 8005d10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005d12:	2a78      	cmp	r2, #120	@ 0x78
 8005d14:	d809      	bhi.n	8005d2a <_printf_i+0x2e>
 8005d16:	2a62      	cmp	r2, #98	@ 0x62
 8005d18:	d80b      	bhi.n	8005d32 <_printf_i+0x36>
 8005d1a:	2a00      	cmp	r2, #0
 8005d1c:	d100      	bne.n	8005d20 <_printf_i+0x24>
 8005d1e:	e0ba      	b.n	8005e96 <_printf_i+0x19a>
 8005d20:	497a      	ldr	r1, [pc, #488]	@ (8005f0c <_printf_i+0x210>)
 8005d22:	9104      	str	r1, [sp, #16]
 8005d24:	2a58      	cmp	r2, #88	@ 0x58
 8005d26:	d100      	bne.n	8005d2a <_printf_i+0x2e>
 8005d28:	e08e      	b.n	8005e48 <_printf_i+0x14c>
 8005d2a:	0025      	movs	r5, r4
 8005d2c:	3542      	adds	r5, #66	@ 0x42
 8005d2e:	702a      	strb	r2, [r5, #0]
 8005d30:	e022      	b.n	8005d78 <_printf_i+0x7c>
 8005d32:	0010      	movs	r0, r2
 8005d34:	3863      	subs	r0, #99	@ 0x63
 8005d36:	2815      	cmp	r0, #21
 8005d38:	d8f7      	bhi.n	8005d2a <_printf_i+0x2e>
 8005d3a:	f7fa f9e5 	bl	8000108 <__gnu_thumb1_case_shi>
 8005d3e:	0016      	.short	0x0016
 8005d40:	fff6001f 	.word	0xfff6001f
 8005d44:	fff6fff6 	.word	0xfff6fff6
 8005d48:	001ffff6 	.word	0x001ffff6
 8005d4c:	fff6fff6 	.word	0xfff6fff6
 8005d50:	fff6fff6 	.word	0xfff6fff6
 8005d54:	0036009f 	.word	0x0036009f
 8005d58:	fff6007e 	.word	0xfff6007e
 8005d5c:	00b0fff6 	.word	0x00b0fff6
 8005d60:	0036fff6 	.word	0x0036fff6
 8005d64:	fff6fff6 	.word	0xfff6fff6
 8005d68:	0082      	.short	0x0082
 8005d6a:	0025      	movs	r5, r4
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	3542      	adds	r5, #66	@ 0x42
 8005d70:	1d11      	adds	r1, r2, #4
 8005d72:	6019      	str	r1, [r3, #0]
 8005d74:	6813      	ldr	r3, [r2, #0]
 8005d76:	702b      	strb	r3, [r5, #0]
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e09e      	b.n	8005eba <_printf_i+0x1be>
 8005d7c:	6818      	ldr	r0, [r3, #0]
 8005d7e:	6809      	ldr	r1, [r1, #0]
 8005d80:	1d02      	adds	r2, r0, #4
 8005d82:	060d      	lsls	r5, r1, #24
 8005d84:	d50b      	bpl.n	8005d9e <_printf_i+0xa2>
 8005d86:	6806      	ldr	r6, [r0, #0]
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	2e00      	cmp	r6, #0
 8005d8c:	da03      	bge.n	8005d96 <_printf_i+0x9a>
 8005d8e:	232d      	movs	r3, #45	@ 0x2d
 8005d90:	9a03      	ldr	r2, [sp, #12]
 8005d92:	4276      	negs	r6, r6
 8005d94:	7013      	strb	r3, [r2, #0]
 8005d96:	4b5d      	ldr	r3, [pc, #372]	@ (8005f0c <_printf_i+0x210>)
 8005d98:	270a      	movs	r7, #10
 8005d9a:	9304      	str	r3, [sp, #16]
 8005d9c:	e018      	b.n	8005dd0 <_printf_i+0xd4>
 8005d9e:	6806      	ldr	r6, [r0, #0]
 8005da0:	601a      	str	r2, [r3, #0]
 8005da2:	0649      	lsls	r1, r1, #25
 8005da4:	d5f1      	bpl.n	8005d8a <_printf_i+0x8e>
 8005da6:	b236      	sxth	r6, r6
 8005da8:	e7ef      	b.n	8005d8a <_printf_i+0x8e>
 8005daa:	6808      	ldr	r0, [r1, #0]
 8005dac:	6819      	ldr	r1, [r3, #0]
 8005dae:	c940      	ldmia	r1!, {r6}
 8005db0:	0605      	lsls	r5, r0, #24
 8005db2:	d402      	bmi.n	8005dba <_printf_i+0xbe>
 8005db4:	0640      	lsls	r0, r0, #25
 8005db6:	d500      	bpl.n	8005dba <_printf_i+0xbe>
 8005db8:	b2b6      	uxth	r6, r6
 8005dba:	6019      	str	r1, [r3, #0]
 8005dbc:	4b53      	ldr	r3, [pc, #332]	@ (8005f0c <_printf_i+0x210>)
 8005dbe:	270a      	movs	r7, #10
 8005dc0:	9304      	str	r3, [sp, #16]
 8005dc2:	2a6f      	cmp	r2, #111	@ 0x6f
 8005dc4:	d100      	bne.n	8005dc8 <_printf_i+0xcc>
 8005dc6:	3f02      	subs	r7, #2
 8005dc8:	0023      	movs	r3, r4
 8005dca:	2200      	movs	r2, #0
 8005dcc:	3343      	adds	r3, #67	@ 0x43
 8005dce:	701a      	strb	r2, [r3, #0]
 8005dd0:	6863      	ldr	r3, [r4, #4]
 8005dd2:	60a3      	str	r3, [r4, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	db06      	blt.n	8005de6 <_printf_i+0xea>
 8005dd8:	2104      	movs	r1, #4
 8005dda:	6822      	ldr	r2, [r4, #0]
 8005ddc:	9d03      	ldr	r5, [sp, #12]
 8005dde:	438a      	bics	r2, r1
 8005de0:	6022      	str	r2, [r4, #0]
 8005de2:	4333      	orrs	r3, r6
 8005de4:	d00c      	beq.n	8005e00 <_printf_i+0x104>
 8005de6:	9d03      	ldr	r5, [sp, #12]
 8005de8:	0030      	movs	r0, r6
 8005dea:	0039      	movs	r1, r7
 8005dec:	f7fa fa1c 	bl	8000228 <__aeabi_uidivmod>
 8005df0:	9b04      	ldr	r3, [sp, #16]
 8005df2:	3d01      	subs	r5, #1
 8005df4:	5c5b      	ldrb	r3, [r3, r1]
 8005df6:	702b      	strb	r3, [r5, #0]
 8005df8:	0033      	movs	r3, r6
 8005dfa:	0006      	movs	r6, r0
 8005dfc:	429f      	cmp	r7, r3
 8005dfe:	d9f3      	bls.n	8005de8 <_printf_i+0xec>
 8005e00:	2f08      	cmp	r7, #8
 8005e02:	d109      	bne.n	8005e18 <_printf_i+0x11c>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	07db      	lsls	r3, r3, #31
 8005e08:	d506      	bpl.n	8005e18 <_printf_i+0x11c>
 8005e0a:	6862      	ldr	r2, [r4, #4]
 8005e0c:	6923      	ldr	r3, [r4, #16]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	dc02      	bgt.n	8005e18 <_printf_i+0x11c>
 8005e12:	2330      	movs	r3, #48	@ 0x30
 8005e14:	3d01      	subs	r5, #1
 8005e16:	702b      	strb	r3, [r5, #0]
 8005e18:	9b03      	ldr	r3, [sp, #12]
 8005e1a:	1b5b      	subs	r3, r3, r5
 8005e1c:	6123      	str	r3, [r4, #16]
 8005e1e:	9b07      	ldr	r3, [sp, #28]
 8005e20:	0021      	movs	r1, r4
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	9805      	ldr	r0, [sp, #20]
 8005e26:	9b06      	ldr	r3, [sp, #24]
 8005e28:	aa09      	add	r2, sp, #36	@ 0x24
 8005e2a:	f7ff fef7 	bl	8005c1c <_printf_common>
 8005e2e:	3001      	adds	r0, #1
 8005e30:	d148      	bne.n	8005ec4 <_printf_i+0x1c8>
 8005e32:	2001      	movs	r0, #1
 8005e34:	4240      	negs	r0, r0
 8005e36:	b00b      	add	sp, #44	@ 0x2c
 8005e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	6809      	ldr	r1, [r1, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	6022      	str	r2, [r4, #0]
 8005e42:	2278      	movs	r2, #120	@ 0x78
 8005e44:	4932      	ldr	r1, [pc, #200]	@ (8005f10 <_printf_i+0x214>)
 8005e46:	9104      	str	r1, [sp, #16]
 8005e48:	0021      	movs	r1, r4
 8005e4a:	3145      	adds	r1, #69	@ 0x45
 8005e4c:	700a      	strb	r2, [r1, #0]
 8005e4e:	6819      	ldr	r1, [r3, #0]
 8005e50:	6822      	ldr	r2, [r4, #0]
 8005e52:	c940      	ldmia	r1!, {r6}
 8005e54:	0610      	lsls	r0, r2, #24
 8005e56:	d402      	bmi.n	8005e5e <_printf_i+0x162>
 8005e58:	0650      	lsls	r0, r2, #25
 8005e5a:	d500      	bpl.n	8005e5e <_printf_i+0x162>
 8005e5c:	b2b6      	uxth	r6, r6
 8005e5e:	6019      	str	r1, [r3, #0]
 8005e60:	07d3      	lsls	r3, r2, #31
 8005e62:	d502      	bpl.n	8005e6a <_printf_i+0x16e>
 8005e64:	2320      	movs	r3, #32
 8005e66:	4313      	orrs	r3, r2
 8005e68:	6023      	str	r3, [r4, #0]
 8005e6a:	2e00      	cmp	r6, #0
 8005e6c:	d001      	beq.n	8005e72 <_printf_i+0x176>
 8005e6e:	2710      	movs	r7, #16
 8005e70:	e7aa      	b.n	8005dc8 <_printf_i+0xcc>
 8005e72:	2220      	movs	r2, #32
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	4393      	bics	r3, r2
 8005e78:	6023      	str	r3, [r4, #0]
 8005e7a:	e7f8      	b.n	8005e6e <_printf_i+0x172>
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	680d      	ldr	r5, [r1, #0]
 8005e80:	1d10      	adds	r0, r2, #4
 8005e82:	6949      	ldr	r1, [r1, #20]
 8005e84:	6018      	str	r0, [r3, #0]
 8005e86:	6813      	ldr	r3, [r2, #0]
 8005e88:	062e      	lsls	r6, r5, #24
 8005e8a:	d501      	bpl.n	8005e90 <_printf_i+0x194>
 8005e8c:	6019      	str	r1, [r3, #0]
 8005e8e:	e002      	b.n	8005e96 <_printf_i+0x19a>
 8005e90:	066d      	lsls	r5, r5, #25
 8005e92:	d5fb      	bpl.n	8005e8c <_printf_i+0x190>
 8005e94:	8019      	strh	r1, [r3, #0]
 8005e96:	2300      	movs	r3, #0
 8005e98:	9d03      	ldr	r5, [sp, #12]
 8005e9a:	6123      	str	r3, [r4, #16]
 8005e9c:	e7bf      	b.n	8005e1e <_printf_i+0x122>
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	1d11      	adds	r1, r2, #4
 8005ea2:	6019      	str	r1, [r3, #0]
 8005ea4:	6815      	ldr	r5, [r2, #0]
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	0028      	movs	r0, r5
 8005eaa:	6862      	ldr	r2, [r4, #4]
 8005eac:	f000 f998 	bl	80061e0 <memchr>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	d001      	beq.n	8005eb8 <_printf_i+0x1bc>
 8005eb4:	1b40      	subs	r0, r0, r5
 8005eb6:	6060      	str	r0, [r4, #4]
 8005eb8:	6863      	ldr	r3, [r4, #4]
 8005eba:	6123      	str	r3, [r4, #16]
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	9a03      	ldr	r2, [sp, #12]
 8005ec0:	7013      	strb	r3, [r2, #0]
 8005ec2:	e7ac      	b.n	8005e1e <_printf_i+0x122>
 8005ec4:	002a      	movs	r2, r5
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	9906      	ldr	r1, [sp, #24]
 8005eca:	9805      	ldr	r0, [sp, #20]
 8005ecc:	9d07      	ldr	r5, [sp, #28]
 8005ece:	47a8      	blx	r5
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d0ae      	beq.n	8005e32 <_printf_i+0x136>
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	079b      	lsls	r3, r3, #30
 8005ed8:	d415      	bmi.n	8005f06 <_printf_i+0x20a>
 8005eda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005edc:	68e0      	ldr	r0, [r4, #12]
 8005ede:	4298      	cmp	r0, r3
 8005ee0:	daa9      	bge.n	8005e36 <_printf_i+0x13a>
 8005ee2:	0018      	movs	r0, r3
 8005ee4:	e7a7      	b.n	8005e36 <_printf_i+0x13a>
 8005ee6:	0022      	movs	r2, r4
 8005ee8:	2301      	movs	r3, #1
 8005eea:	9906      	ldr	r1, [sp, #24]
 8005eec:	9805      	ldr	r0, [sp, #20]
 8005eee:	9e07      	ldr	r6, [sp, #28]
 8005ef0:	3219      	adds	r2, #25
 8005ef2:	47b0      	blx	r6
 8005ef4:	3001      	adds	r0, #1
 8005ef6:	d09c      	beq.n	8005e32 <_printf_i+0x136>
 8005ef8:	3501      	adds	r5, #1
 8005efa:	68e3      	ldr	r3, [r4, #12]
 8005efc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005efe:	1a9b      	subs	r3, r3, r2
 8005f00:	42ab      	cmp	r3, r5
 8005f02:	dcf0      	bgt.n	8005ee6 <_printf_i+0x1ea>
 8005f04:	e7e9      	b.n	8005eda <_printf_i+0x1de>
 8005f06:	2500      	movs	r5, #0
 8005f08:	e7f7      	b.n	8005efa <_printf_i+0x1fe>
 8005f0a:	46c0      	nop			@ (mov r8, r8)
 8005f0c:	08007788 	.word	0x08007788
 8005f10:	08007799 	.word	0x08007799

08005f14 <__sflush_r>:
 8005f14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f16:	220c      	movs	r2, #12
 8005f18:	5e8b      	ldrsh	r3, [r1, r2]
 8005f1a:	0005      	movs	r5, r0
 8005f1c:	000c      	movs	r4, r1
 8005f1e:	071a      	lsls	r2, r3, #28
 8005f20:	d456      	bmi.n	8005fd0 <__sflush_r+0xbc>
 8005f22:	684a      	ldr	r2, [r1, #4]
 8005f24:	2a00      	cmp	r2, #0
 8005f26:	dc02      	bgt.n	8005f2e <__sflush_r+0x1a>
 8005f28:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005f2a:	2a00      	cmp	r2, #0
 8005f2c:	dd4e      	ble.n	8005fcc <__sflush_r+0xb8>
 8005f2e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005f30:	2f00      	cmp	r7, #0
 8005f32:	d04b      	beq.n	8005fcc <__sflush_r+0xb8>
 8005f34:	2200      	movs	r2, #0
 8005f36:	2080      	movs	r0, #128	@ 0x80
 8005f38:	682e      	ldr	r6, [r5, #0]
 8005f3a:	602a      	str	r2, [r5, #0]
 8005f3c:	001a      	movs	r2, r3
 8005f3e:	0140      	lsls	r0, r0, #5
 8005f40:	6a21      	ldr	r1, [r4, #32]
 8005f42:	4002      	ands	r2, r0
 8005f44:	4203      	tst	r3, r0
 8005f46:	d033      	beq.n	8005fb0 <__sflush_r+0x9c>
 8005f48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	075b      	lsls	r3, r3, #29
 8005f4e:	d506      	bpl.n	8005f5e <__sflush_r+0x4a>
 8005f50:	6863      	ldr	r3, [r4, #4]
 8005f52:	1ad2      	subs	r2, r2, r3
 8005f54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <__sflush_r+0x4a>
 8005f5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f5c:	1ad2      	subs	r2, r2, r3
 8005f5e:	2300      	movs	r3, #0
 8005f60:	0028      	movs	r0, r5
 8005f62:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005f64:	6a21      	ldr	r1, [r4, #32]
 8005f66:	47b8      	blx	r7
 8005f68:	89a2      	ldrh	r2, [r4, #12]
 8005f6a:	1c43      	adds	r3, r0, #1
 8005f6c:	d106      	bne.n	8005f7c <__sflush_r+0x68>
 8005f6e:	6829      	ldr	r1, [r5, #0]
 8005f70:	291d      	cmp	r1, #29
 8005f72:	d846      	bhi.n	8006002 <__sflush_r+0xee>
 8005f74:	4b29      	ldr	r3, [pc, #164]	@ (800601c <__sflush_r+0x108>)
 8005f76:	40cb      	lsrs	r3, r1
 8005f78:	07db      	lsls	r3, r3, #31
 8005f7a:	d542      	bpl.n	8006002 <__sflush_r+0xee>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	6063      	str	r3, [r4, #4]
 8005f80:	6923      	ldr	r3, [r4, #16]
 8005f82:	6023      	str	r3, [r4, #0]
 8005f84:	04d2      	lsls	r2, r2, #19
 8005f86:	d505      	bpl.n	8005f94 <__sflush_r+0x80>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <__sflush_r+0x7e>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d100      	bne.n	8005f94 <__sflush_r+0x80>
 8005f92:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f96:	602e      	str	r6, [r5, #0]
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	d017      	beq.n	8005fcc <__sflush_r+0xb8>
 8005f9c:	0023      	movs	r3, r4
 8005f9e:	3344      	adds	r3, #68	@ 0x44
 8005fa0:	4299      	cmp	r1, r3
 8005fa2:	d002      	beq.n	8005faa <__sflush_r+0x96>
 8005fa4:	0028      	movs	r0, r5
 8005fa6:	f7ff fa9b 	bl	80054e0 <_free_r>
 8005faa:	2300      	movs	r3, #0
 8005fac:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fae:	e00d      	b.n	8005fcc <__sflush_r+0xb8>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	0028      	movs	r0, r5
 8005fb4:	47b8      	blx	r7
 8005fb6:	0002      	movs	r2, r0
 8005fb8:	1c43      	adds	r3, r0, #1
 8005fba:	d1c6      	bne.n	8005f4a <__sflush_r+0x36>
 8005fbc:	682b      	ldr	r3, [r5, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d0c3      	beq.n	8005f4a <__sflush_r+0x36>
 8005fc2:	2b1d      	cmp	r3, #29
 8005fc4:	d001      	beq.n	8005fca <__sflush_r+0xb6>
 8005fc6:	2b16      	cmp	r3, #22
 8005fc8:	d11a      	bne.n	8006000 <__sflush_r+0xec>
 8005fca:	602e      	str	r6, [r5, #0]
 8005fcc:	2000      	movs	r0, #0
 8005fce:	e01e      	b.n	800600e <__sflush_r+0xfa>
 8005fd0:	690e      	ldr	r6, [r1, #16]
 8005fd2:	2e00      	cmp	r6, #0
 8005fd4:	d0fa      	beq.n	8005fcc <__sflush_r+0xb8>
 8005fd6:	680f      	ldr	r7, [r1, #0]
 8005fd8:	600e      	str	r6, [r1, #0]
 8005fda:	1bba      	subs	r2, r7, r6
 8005fdc:	9201      	str	r2, [sp, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	079b      	lsls	r3, r3, #30
 8005fe2:	d100      	bne.n	8005fe6 <__sflush_r+0xd2>
 8005fe4:	694a      	ldr	r2, [r1, #20]
 8005fe6:	60a2      	str	r2, [r4, #8]
 8005fe8:	9b01      	ldr	r3, [sp, #4]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	ddee      	ble.n	8005fcc <__sflush_r+0xb8>
 8005fee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005ff0:	0032      	movs	r2, r6
 8005ff2:	001f      	movs	r7, r3
 8005ff4:	0028      	movs	r0, r5
 8005ff6:	9b01      	ldr	r3, [sp, #4]
 8005ff8:	6a21      	ldr	r1, [r4, #32]
 8005ffa:	47b8      	blx	r7
 8005ffc:	2800      	cmp	r0, #0
 8005ffe:	dc07      	bgt.n	8006010 <__sflush_r+0xfc>
 8006000:	89a2      	ldrh	r2, [r4, #12]
 8006002:	2340      	movs	r3, #64	@ 0x40
 8006004:	2001      	movs	r0, #1
 8006006:	4313      	orrs	r3, r2
 8006008:	b21b      	sxth	r3, r3
 800600a:	81a3      	strh	r3, [r4, #12]
 800600c:	4240      	negs	r0, r0
 800600e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006010:	9b01      	ldr	r3, [sp, #4]
 8006012:	1836      	adds	r6, r6, r0
 8006014:	1a1b      	subs	r3, r3, r0
 8006016:	9301      	str	r3, [sp, #4]
 8006018:	e7e6      	b.n	8005fe8 <__sflush_r+0xd4>
 800601a:	46c0      	nop			@ (mov r8, r8)
 800601c:	20400001 	.word	0x20400001

08006020 <_fflush_r>:
 8006020:	690b      	ldr	r3, [r1, #16]
 8006022:	b570      	push	{r4, r5, r6, lr}
 8006024:	0005      	movs	r5, r0
 8006026:	000c      	movs	r4, r1
 8006028:	2b00      	cmp	r3, #0
 800602a:	d102      	bne.n	8006032 <_fflush_r+0x12>
 800602c:	2500      	movs	r5, #0
 800602e:	0028      	movs	r0, r5
 8006030:	bd70      	pop	{r4, r5, r6, pc}
 8006032:	2800      	cmp	r0, #0
 8006034:	d004      	beq.n	8006040 <_fflush_r+0x20>
 8006036:	6a03      	ldr	r3, [r0, #32]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <_fflush_r+0x20>
 800603c:	f7ff f812 	bl	8005064 <__sinit>
 8006040:	220c      	movs	r2, #12
 8006042:	5ea3      	ldrsh	r3, [r4, r2]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0f1      	beq.n	800602c <_fflush_r+0xc>
 8006048:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800604a:	07d2      	lsls	r2, r2, #31
 800604c:	d404      	bmi.n	8006058 <_fflush_r+0x38>
 800604e:	059b      	lsls	r3, r3, #22
 8006050:	d402      	bmi.n	8006058 <_fflush_r+0x38>
 8006052:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006054:	f7ff fa39 	bl	80054ca <__retarget_lock_acquire_recursive>
 8006058:	0028      	movs	r0, r5
 800605a:	0021      	movs	r1, r4
 800605c:	f7ff ff5a 	bl	8005f14 <__sflush_r>
 8006060:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006062:	0005      	movs	r5, r0
 8006064:	07db      	lsls	r3, r3, #31
 8006066:	d4e2      	bmi.n	800602e <_fflush_r+0xe>
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	059b      	lsls	r3, r3, #22
 800606c:	d4df      	bmi.n	800602e <_fflush_r+0xe>
 800606e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006070:	f7ff fa2c 	bl	80054cc <__retarget_lock_release_recursive>
 8006074:	e7db      	b.n	800602e <_fflush_r+0xe>
	...

08006078 <__swhatbuf_r>:
 8006078:	b570      	push	{r4, r5, r6, lr}
 800607a:	000e      	movs	r6, r1
 800607c:	001d      	movs	r5, r3
 800607e:	230e      	movs	r3, #14
 8006080:	5ec9      	ldrsh	r1, [r1, r3]
 8006082:	0014      	movs	r4, r2
 8006084:	b096      	sub	sp, #88	@ 0x58
 8006086:	2900      	cmp	r1, #0
 8006088:	da0c      	bge.n	80060a4 <__swhatbuf_r+0x2c>
 800608a:	89b2      	ldrh	r2, [r6, #12]
 800608c:	2380      	movs	r3, #128	@ 0x80
 800608e:	0011      	movs	r1, r2
 8006090:	4019      	ands	r1, r3
 8006092:	421a      	tst	r2, r3
 8006094:	d114      	bne.n	80060c0 <__swhatbuf_r+0x48>
 8006096:	2380      	movs	r3, #128	@ 0x80
 8006098:	00db      	lsls	r3, r3, #3
 800609a:	2000      	movs	r0, #0
 800609c:	6029      	str	r1, [r5, #0]
 800609e:	6023      	str	r3, [r4, #0]
 80060a0:	b016      	add	sp, #88	@ 0x58
 80060a2:	bd70      	pop	{r4, r5, r6, pc}
 80060a4:	466a      	mov	r2, sp
 80060a6:	f000 f865 	bl	8006174 <_fstat_r>
 80060aa:	2800      	cmp	r0, #0
 80060ac:	dbed      	blt.n	800608a <__swhatbuf_r+0x12>
 80060ae:	23f0      	movs	r3, #240	@ 0xf0
 80060b0:	9901      	ldr	r1, [sp, #4]
 80060b2:	021b      	lsls	r3, r3, #8
 80060b4:	4019      	ands	r1, r3
 80060b6:	4b04      	ldr	r3, [pc, #16]	@ (80060c8 <__swhatbuf_r+0x50>)
 80060b8:	18c9      	adds	r1, r1, r3
 80060ba:	424b      	negs	r3, r1
 80060bc:	4159      	adcs	r1, r3
 80060be:	e7ea      	b.n	8006096 <__swhatbuf_r+0x1e>
 80060c0:	2100      	movs	r1, #0
 80060c2:	2340      	movs	r3, #64	@ 0x40
 80060c4:	e7e9      	b.n	800609a <__swhatbuf_r+0x22>
 80060c6:	46c0      	nop			@ (mov r8, r8)
 80060c8:	ffffe000 	.word	0xffffe000

080060cc <__smakebuf_r>:
 80060cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ce:	2602      	movs	r6, #2
 80060d0:	898b      	ldrh	r3, [r1, #12]
 80060d2:	0005      	movs	r5, r0
 80060d4:	000c      	movs	r4, r1
 80060d6:	b085      	sub	sp, #20
 80060d8:	4233      	tst	r3, r6
 80060da:	d007      	beq.n	80060ec <__smakebuf_r+0x20>
 80060dc:	0023      	movs	r3, r4
 80060de:	3347      	adds	r3, #71	@ 0x47
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	6123      	str	r3, [r4, #16]
 80060e4:	2301      	movs	r3, #1
 80060e6:	6163      	str	r3, [r4, #20]
 80060e8:	b005      	add	sp, #20
 80060ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060ec:	ab03      	add	r3, sp, #12
 80060ee:	aa02      	add	r2, sp, #8
 80060f0:	f7ff ffc2 	bl	8006078 <__swhatbuf_r>
 80060f4:	9f02      	ldr	r7, [sp, #8]
 80060f6:	9001      	str	r0, [sp, #4]
 80060f8:	0039      	movs	r1, r7
 80060fa:	0028      	movs	r0, r5
 80060fc:	f7ff fa5c 	bl	80055b8 <_malloc_r>
 8006100:	2800      	cmp	r0, #0
 8006102:	d108      	bne.n	8006116 <__smakebuf_r+0x4a>
 8006104:	220c      	movs	r2, #12
 8006106:	5ea3      	ldrsh	r3, [r4, r2]
 8006108:	059a      	lsls	r2, r3, #22
 800610a:	d4ed      	bmi.n	80060e8 <__smakebuf_r+0x1c>
 800610c:	2203      	movs	r2, #3
 800610e:	4393      	bics	r3, r2
 8006110:	431e      	orrs	r6, r3
 8006112:	81a6      	strh	r6, [r4, #12]
 8006114:	e7e2      	b.n	80060dc <__smakebuf_r+0x10>
 8006116:	2380      	movs	r3, #128	@ 0x80
 8006118:	89a2      	ldrh	r2, [r4, #12]
 800611a:	6020      	str	r0, [r4, #0]
 800611c:	4313      	orrs	r3, r2
 800611e:	81a3      	strh	r3, [r4, #12]
 8006120:	9b03      	ldr	r3, [sp, #12]
 8006122:	6120      	str	r0, [r4, #16]
 8006124:	6167      	str	r7, [r4, #20]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00c      	beq.n	8006144 <__smakebuf_r+0x78>
 800612a:	0028      	movs	r0, r5
 800612c:	230e      	movs	r3, #14
 800612e:	5ee1      	ldrsh	r1, [r4, r3]
 8006130:	f000 f832 	bl	8006198 <_isatty_r>
 8006134:	2800      	cmp	r0, #0
 8006136:	d005      	beq.n	8006144 <__smakebuf_r+0x78>
 8006138:	2303      	movs	r3, #3
 800613a:	89a2      	ldrh	r2, [r4, #12]
 800613c:	439a      	bics	r2, r3
 800613e:	3b02      	subs	r3, #2
 8006140:	4313      	orrs	r3, r2
 8006142:	81a3      	strh	r3, [r4, #12]
 8006144:	89a3      	ldrh	r3, [r4, #12]
 8006146:	9a01      	ldr	r2, [sp, #4]
 8006148:	4313      	orrs	r3, r2
 800614a:	81a3      	strh	r3, [r4, #12]
 800614c:	e7cc      	b.n	80060e8 <__smakebuf_r+0x1c>

0800614e <memmove>:
 800614e:	b510      	push	{r4, lr}
 8006150:	4288      	cmp	r0, r1
 8006152:	d902      	bls.n	800615a <memmove+0xc>
 8006154:	188b      	adds	r3, r1, r2
 8006156:	4298      	cmp	r0, r3
 8006158:	d308      	bcc.n	800616c <memmove+0x1e>
 800615a:	2300      	movs	r3, #0
 800615c:	429a      	cmp	r2, r3
 800615e:	d007      	beq.n	8006170 <memmove+0x22>
 8006160:	5ccc      	ldrb	r4, [r1, r3]
 8006162:	54c4      	strb	r4, [r0, r3]
 8006164:	3301      	adds	r3, #1
 8006166:	e7f9      	b.n	800615c <memmove+0xe>
 8006168:	5c8b      	ldrb	r3, [r1, r2]
 800616a:	5483      	strb	r3, [r0, r2]
 800616c:	3a01      	subs	r2, #1
 800616e:	d2fb      	bcs.n	8006168 <memmove+0x1a>
 8006170:	bd10      	pop	{r4, pc}
	...

08006174 <_fstat_r>:
 8006174:	2300      	movs	r3, #0
 8006176:	b570      	push	{r4, r5, r6, lr}
 8006178:	4d06      	ldr	r5, [pc, #24]	@ (8006194 <_fstat_r+0x20>)
 800617a:	0004      	movs	r4, r0
 800617c:	0008      	movs	r0, r1
 800617e:	0011      	movs	r1, r2
 8006180:	602b      	str	r3, [r5, #0]
 8006182:	f7fa fe23 	bl	8000dcc <_fstat>
 8006186:	1c43      	adds	r3, r0, #1
 8006188:	d103      	bne.n	8006192 <_fstat_r+0x1e>
 800618a:	682b      	ldr	r3, [r5, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d000      	beq.n	8006192 <_fstat_r+0x1e>
 8006190:	6023      	str	r3, [r4, #0]
 8006192:	bd70      	pop	{r4, r5, r6, pc}
 8006194:	20000690 	.word	0x20000690

08006198 <_isatty_r>:
 8006198:	2300      	movs	r3, #0
 800619a:	b570      	push	{r4, r5, r6, lr}
 800619c:	4d06      	ldr	r5, [pc, #24]	@ (80061b8 <_isatty_r+0x20>)
 800619e:	0004      	movs	r4, r0
 80061a0:	0008      	movs	r0, r1
 80061a2:	602b      	str	r3, [r5, #0]
 80061a4:	f7fa fe20 	bl	8000de8 <_isatty>
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	d103      	bne.n	80061b4 <_isatty_r+0x1c>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d000      	beq.n	80061b4 <_isatty_r+0x1c>
 80061b2:	6023      	str	r3, [r4, #0]
 80061b4:	bd70      	pop	{r4, r5, r6, pc}
 80061b6:	46c0      	nop			@ (mov r8, r8)
 80061b8:	20000690 	.word	0x20000690

080061bc <_sbrk_r>:
 80061bc:	2300      	movs	r3, #0
 80061be:	b570      	push	{r4, r5, r6, lr}
 80061c0:	4d06      	ldr	r5, [pc, #24]	@ (80061dc <_sbrk_r+0x20>)
 80061c2:	0004      	movs	r4, r0
 80061c4:	0008      	movs	r0, r1
 80061c6:	602b      	str	r3, [r5, #0]
 80061c8:	f7fa fe22 	bl	8000e10 <_sbrk>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	d103      	bne.n	80061d8 <_sbrk_r+0x1c>
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d000      	beq.n	80061d8 <_sbrk_r+0x1c>
 80061d6:	6023      	str	r3, [r4, #0]
 80061d8:	bd70      	pop	{r4, r5, r6, pc}
 80061da:	46c0      	nop			@ (mov r8, r8)
 80061dc:	20000690 	.word	0x20000690

080061e0 <memchr>:
 80061e0:	b2c9      	uxtb	r1, r1
 80061e2:	1882      	adds	r2, r0, r2
 80061e4:	4290      	cmp	r0, r2
 80061e6:	d101      	bne.n	80061ec <memchr+0xc>
 80061e8:	2000      	movs	r0, #0
 80061ea:	4770      	bx	lr
 80061ec:	7803      	ldrb	r3, [r0, #0]
 80061ee:	428b      	cmp	r3, r1
 80061f0:	d0fb      	beq.n	80061ea <memchr+0xa>
 80061f2:	3001      	adds	r0, #1
 80061f4:	e7f6      	b.n	80061e4 <memchr+0x4>

080061f6 <_realloc_r>:
 80061f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061f8:	0006      	movs	r6, r0
 80061fa:	000c      	movs	r4, r1
 80061fc:	0015      	movs	r5, r2
 80061fe:	2900      	cmp	r1, #0
 8006200:	d105      	bne.n	800620e <_realloc_r+0x18>
 8006202:	0011      	movs	r1, r2
 8006204:	f7ff f9d8 	bl	80055b8 <_malloc_r>
 8006208:	0004      	movs	r4, r0
 800620a:	0020      	movs	r0, r4
 800620c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800620e:	2a00      	cmp	r2, #0
 8006210:	d103      	bne.n	800621a <_realloc_r+0x24>
 8006212:	f7ff f965 	bl	80054e0 <_free_r>
 8006216:	002c      	movs	r4, r5
 8006218:	e7f7      	b.n	800620a <_realloc_r+0x14>
 800621a:	f000 f81c 	bl	8006256 <_malloc_usable_size_r>
 800621e:	0007      	movs	r7, r0
 8006220:	4285      	cmp	r5, r0
 8006222:	d802      	bhi.n	800622a <_realloc_r+0x34>
 8006224:	0843      	lsrs	r3, r0, #1
 8006226:	42ab      	cmp	r3, r5
 8006228:	d3ef      	bcc.n	800620a <_realloc_r+0x14>
 800622a:	0029      	movs	r1, r5
 800622c:	0030      	movs	r0, r6
 800622e:	f7ff f9c3 	bl	80055b8 <_malloc_r>
 8006232:	9001      	str	r0, [sp, #4]
 8006234:	2800      	cmp	r0, #0
 8006236:	d101      	bne.n	800623c <_realloc_r+0x46>
 8006238:	9c01      	ldr	r4, [sp, #4]
 800623a:	e7e6      	b.n	800620a <_realloc_r+0x14>
 800623c:	002a      	movs	r2, r5
 800623e:	42bd      	cmp	r5, r7
 8006240:	d900      	bls.n	8006244 <_realloc_r+0x4e>
 8006242:	003a      	movs	r2, r7
 8006244:	0021      	movs	r1, r4
 8006246:	9801      	ldr	r0, [sp, #4]
 8006248:	f7ff f941 	bl	80054ce <memcpy>
 800624c:	0021      	movs	r1, r4
 800624e:	0030      	movs	r0, r6
 8006250:	f7ff f946 	bl	80054e0 <_free_r>
 8006254:	e7f0      	b.n	8006238 <_realloc_r+0x42>

08006256 <_malloc_usable_size_r>:
 8006256:	1f0b      	subs	r3, r1, #4
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	1f18      	subs	r0, r3, #4
 800625c:	2b00      	cmp	r3, #0
 800625e:	da01      	bge.n	8006264 <_malloc_usable_size_r+0xe>
 8006260:	580b      	ldr	r3, [r1, r0]
 8006262:	18c0      	adds	r0, r0, r3
 8006264:	4770      	bx	lr
	...

08006268 <_init>:
 8006268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800626a:	46c0      	nop			@ (mov r8, r8)
 800626c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800626e:	bc08      	pop	{r3}
 8006270:	469e      	mov	lr, r3
 8006272:	4770      	bx	lr

08006274 <_fini>:
 8006274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006276:	46c0      	nop			@ (mov r8, r8)
 8006278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800627a:	bc08      	pop	{r3}
 800627c:	469e      	mov	lr, r3
 800627e:	4770      	bx	lr
