<!DOCTYPE html>
<html lang="en">

<!-- Mirrored from itctestweekindia.org/archives/itc_2017_2018/2017/comm.html by HTTrack Website Copier/3.x [XR&CO'2014], Mon, 29 Nov 2021 04:47:10 GMT -->
<head><meta http-equiv="Content-Type" content="text/html; charset=utf-8">
	<title>ITC-India</title>
	<meta name="description" content=""><meta name="author" content=""><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1" />
	<link href="../../../index.html" rel="shortcut icon" />
	<link href="assets/css/bootstrap.css" rel="stylesheet" />
	<link href="assets/css/animate.css" rel="stylesheet" />
	<link href="assets/css/font-awesome.css" rel="stylesheet" />
	<link href="assets/css/nexus.css" rel="stylesheet" />
	<link href="assets/css/responsive.css" rel="stylesheet" />
	<link href="assets/css/custom.css" rel="stylesheet" />
	<link href="https://fonts.googleapis.com/css?family=Open%20Sans:300,400" rel="stylesheet" type="text/css" />
	<link href="https://fonts.googleapis.com/css?family=Source%20Sans%20Pro:300,400" rel="stylesheet" type="text/css" />
	<link href="assets/css/iziToast.min.css" rel="stylesheet" />
</head>
<body>
<div id="body_bg"><!--<div id="container_header" class="container">
                <div id="header" class="row">
                    <div class="col-md-12 margin-top-15">
                        <!-- Header Social Icons --><!--   <ul class="social-icons circle pull-right">
                            <li class="social-rss">
                                <a href="#" target="_blank" title="RSS"></a>
                            </li>
                            <li class="social-twitter">
                                <a href="#" target="_blank" title="Twitter"></a>
                            </li>
                            <li class="social-facebook">
                                <a href="#" target="_blank" title="Facebook"></a>
                            </li>
                            <li class="social-googleplus">
                                <a href="#" target="_blank" title="GooglePlus"></a>
                            </li>
                        </ul>
                        <!-- End Header Social Icons --><!--</div>
                    <div class="clear"></div>
                </div>
            </div>-->
<div class="primary-container-group">
<div class="primary-container-background">
<div class="primary-container"></div>

<div class="clearfix"></div>
</div>

<div class="primary-container">
<div class="container no-padding" id="container_hornav">
<p class="site-slogan">INTERNATIONAL TEST CONFERENCE-INDIA</p>

<div class="row">
<div class="hornav-block">
<div id="hornav">
<ul class="nav navbar-nav" id="hornavmenu">
	<li><a href="index.html">Home</a></li>
	<li><a href="comm.html">Committee</a></li>
	<li><a href="program.html">Program</a></li>
	<li><span><a href="tutorial.html">Tutorial</a></span></li>
	<li><a href="keynote.html">Keynote</a></li>
	<li><span>Authors</span>
	<ul>
		<li><a href="call.html">Call for Papers</a></li>
		<li><a href="call.html">Paper Submission &amp; Guidelines</a></li>
	</ul>
	</li>
	<li><a href="reg.html"><span>Registration</span></a></li>
	<li><span><a href="sponsor.html">Sponsors</a></span></li>
	<li><span>Attendees</span>
	<ul>
		<li><a href="../../../index.html">Why Attend?</a></li>
		<li><a href="venue.html">Venue &amp; Travel</a></li>
		<li><a href="../../../index.html">Where To Stay</a></li>
	</ul>
	</li>
</ul>
</div>
</div>

<div class="clearfix"></div>
</div>
</div>

<div class="container"><!-- === END HEADER === --><!-- === BEGIN CONTENT === -->
<div class="row margin-vert-30">
<div class="col-md-12 text-center">
<h2>Steering Committee</h2>
</div>

<div class="col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Prasad.jpg" width="90px" />
<h4>Prasad Mantri</h4>

<h4>General Co-Chair</h4>

<h5>TESSOLVE SEMICONDUCTOR PVT LTD</h5>
<button class="btn btn-info" id="prasad">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/navin.jpg" width="70px" />
<h4> Navin Bishnoi</h4>

<h4>General Co-Chair</h4>

<h5>GLOBALFOUNDRIES</h5>
<button class="btn btn-info" id="bishnoi">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Thryambak.jpg" width="90px" />
<h4>Thryambak Chandilya</h4>

<h4>Marketing Co-Chair</h4>

<h5>Mentor Graphics</h5>
<button class="btn btn-info" id="chandilya">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Venkata.jpg" width="60px" />
<h4>Venkata Rangam Totakura</h4>

<h4>Tutorials Co-Chair</h4>

<h5>Cypress Semiconductor Tech.</h5>
<button class="btn btn-info" id="rangam">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Prakash.jpg" width="60px" />
<h4>Prakash Narayanan</h4>

<h4>Tutorials Co-Chair</h4>

<h5>Texas Instruments</h5>
<button class="btn btn-info" id="prakash">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/nagesh.jpg" width="80px" />
<h4>Nagesh Tamarapalli</h4>

<h4>Technical Program Co-Chair</h4>

<h5>AMD India Design Center</h5>
<button class="btn btn-info" id="nagesh">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/KrishnaRajan.jpg" width="65px" />
<h4>Krishna Rajan</h4>

<h4>Technical Program Co-Chair</h4>
<h5>Nvidia Graphics</h5>
<button class="btn btn-info" id="krishna">Profile</button>




<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Manu.jpg" width="65px" />
<h4>Manu Lakshmanan</h4>

<h4>Logistics Co-Chair</h4>

<h5>Cadence Design System, India</h5>
<button class="btn btn-info" id="manu">Profile</button>


<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/jyotirmoy.jpg" width="90px" />
<h4>Jyotirmoy Saikia</h4>

<h4>Logistics Co-Chair</h4>

<h5>Synopsys</h5>
<button class="btn btn-info" id="saikia">Profile</button>



<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Sivanantham_VIT.jpg" width="70px" />
<h4>Prof Sivanantham S</h4>

<h4>Academia Co-Chair</h4>

<h5>VIT University, Vellore</h5>
<button class="btn btn-info" id="siva">Profile</button>


<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/virendra.png" width="80px" />
<h4>Prof Virendra Singh</h4>

<h4>Academia Co-Chair</h4>

<h5>IIT Mumbai</h5>
<button class="btn btn-info" id="singh">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Anurag.jpg" width="80px" />
<h4>Anurag Gupta</h4>

<h4>Logistics Co-Chair</h4>

<h5>ASIC Engg, Sandisk</h5>
<button class="btn btn-info" id="gupta">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Others.jpg" width="60px" />
<h4>Rob Knuth</h4>
<h4>Marketing Co-Chair</h4>
<button class="btn btn-info" id="Rob">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Others.jpg" width="60px" />
<h4>Veerappan</h4>

<h4>Finance Co-Chair</h4>
<button class="btn btn-info" id="Veerapan">Profile</button>

<hr /></div>

<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Shridhar_Bendi.jpg" width="100px" />
<h4>Sridhar Bendi</h4>

<h4>Intel</h4>
<button class="btn btn-info" id="Sridhar">Profile</button>

<hr /></div>


<div class="steer col-md-4 col-lg-4 text-center steer">
<hr /><img alt="" height="" src="assets/img/Others.jpg" width="80px" />
<h4>Krishnan</h4>

<h4>Finance Manager</h4>
<button class="btn btn-info" id="Krishnan">Profile</button>

<hr /></div>
</div>
</div>
<!--advisory-->

<div class="container">
<div class="row margin-vert-30">
<div class="col-md-12 text-center">
<h2>Advisory Committee</h2>
</div>

<div class="col-md-4 col-lg-4 text-center">
<hr /><img alt="" height="" src="assets/img/yervant-zorian.jpg" width="80px" />
<h4>Yervant Zorian</h4>

<h5>IEEE Fellow, TTTC President</h5>
<button class="btn btn-info" id="zorian">Profile</button>

<hr />
<hr /></div>

<div class="col-md-4 col-lg-4 text-center">
<hr /><img alt="" height="" src="assets/img/rohit.jpg" width="100px" />
<h4>Rohit Kapoor</h4>

<h5>IEEE Fellow, TTTC 2<sup>nd</sup> Vice Chair</h5>
<button class="btn btn-info" id="rohit">Profile</button>

<hr />
<hr /></div>

<div class="col-md-4 col-lg-4 text-center">
<hr /><img alt="" height="" src="assets/img/souvik.jpg" width="100px" />
<h4>Souvik Mahapatra</h4>

<h5>IEEE Fellow, IIT Mumbai</h5>
<button class="btn btn-info" id="souvik">Profile</button>

<hr />
<hr /></div>

<div class="col-md-12 col-lg-12 text-center">
<hr /><img alt="" height="" src="assets/img/Scott_Davidson_crop.jpg" width="100px" />
<h4>Scott Davidson</h4>

<h5>ITC USA Liaison</h5>
<button class="btn btn-info" id="scott">Profile</button></div>
</div>
</div>

<div class="container">
<div class="row margin-vert-30">
<div class="col-md-12 text-center">
<h2>Technical Experts Committee</h2>
</div>

<div class="col-md-6 col-lg-6 text-center steer">
<h4>Kamlesh Pandey<br />
Broadcom</h4>
</div>

<div class="steer col-md-6 col-lg-6 text-center">
<h4>Anand Bhat<br />
Intel</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Venkatesh Bharathi<br />
ARM</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>David Khanna<br />
ARM</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Nagesh Tamarapalli<br />
AMD</h4>
</div>



<div class="steer col-md-4 col-lg-4 text-center">
<h4>Vineet Srivastava<br />
Intel</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Jais Abraham<br />
Intel</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Sridhar Bendi<br />
Intel</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Sandeep Pendharkar<br />
Intel</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Krishna Rajan<br />
Nvidia</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Subrangsu Das<br />
Canon</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Mohanasundaram Selvam<br />
Mediatek</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Srinivas Chinamilli<br />
TESSOLVE SEMICONDUCTOR PVT LTD</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Ajay Rasquinha<br />
On Semiconductor</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Prasad Prabhu<br />
Open Silicon</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Sivanantham S<br />
VIT Vellore</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Sudhakar Amireddy<br />
IBM</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Pramod<br />
Synopsys</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Rubin Parekji<br />
Texas Instruments</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Nandakumar krishnan<br />
Cisco</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Rajesh Mittal<br />
Texas Instruments</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Binoy Maliakal<br />
Texas Instruments</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Sridhar Kannan<br />
Texas Instruments</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Murali P<br />
Altran</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Srijesh P<br />
Mentor</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Sundarrajan Subramanian<br />
Qualcomm</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Vikram Somaiya<br />
SanDisk</h4>
</div>

<div class="steer col-md-4 col-lg-4 text-center">
<h4>Vikram Kuralla<br />
Invecas</h4>
</div>
</div>
</div>
<!-- === END CONTENT === --><!-- === BEGIN FOOTER === -->

<div class="container padding-vert-30" id="base">
<div class="row"><!-- Disclaimer -->
<div class="col-md-6">
<h1>ITC(INDIA)</h1>

<div class="clearfix"></div>
</div>
<!-- End Disclaimer --><!-- Contact Details -->

<div class="col-md-3">
<h3 class="margin-bottom-10">Contact Details</h3>

<p>Organizing Committee, ITC-India 2017 Bangalore, Karnataka India</p>

<p>Email: <a href="../../../cdn-cgi/l/email-protection.html" class="__cf_email__" data-cfemail="305e5146595e1e525943585e5f5970575c5f52515c565f455e54425955431e535f5d">[email&#160;protected]</a></p>
</div>
<!-- End Contact Details --><!-- Sample Menu -->

<div class="col-md-3">
<h3 class="margin-bottom-10"></h3>

<ul class="menu">
	<li><a class="fa-tasks" href="#">Home</a></li>
	<li><a class="fa-tasks" href="#">About Us</a></li>
	<li><a class="fa-tasks" href="#aboutconference">About Conference</a></li>
</ul>

<div class="clearfix"></div>
</div>
<!-- End Sample Menu -->

<div class="clearfix"></div>
</div>
</div>
<!-- Footer Menu -->

<div class="container" id="footermenu">
<div class="row">
<ul class="list-unstyled list-inline">
	<li><a href="https://in.linkedin.com/in/shubhampandey96" target="_blank">Developed By:Shubham Pandey </a></li>
</ul>

<div class="clearfix"></div>
</div>
</div>
<!-- End Footer Menu --></div>
</div>

<div class="container padding-vert-30">
<div class="row">
<div id="copyright">
<p>Park Plaza Bangalore<br />
Outer Ring Rd, Marathahalli Village<br />
Marathahalli, Bengaluru, Karnataka 560037</p>
</div>
</div>
</div>
</div>
<!-- JS --><script data-cfasync="false" src="../../../cdn-cgi/scripts/5c5dd728/cloudflare-static/email-decode.min.js"></script><script type="text/javascript" src="assets/js/jquery.min.js" type="text/javascript"></script><script type="text/javascript" src="assets/js/bootstrap.min.js" type="text/javascript"></script><script type="text/javascript" src="assets/js/scripts.js"></script><!-- Isotope - Portfolio Sorting --><script type="text/javascript" src="assets/js/jquery.isotope.js" type="text/javascript"></script><!-- Mobile Menu - Slicknav --><script type="text/javascript" src="assets/js/jquery.slicknav.js" type="text/javascript"></script><!-- Animate on Scroll--><script type="text/javascript" src="assets/js/jquery.visible.js" charset="utf-8"></script><!-- Modernizr --><script src="assets/js/modernizr.custom.js" type="text/javascript"></script><script src="assets/js/iziToast.min.js" type="text/javascript"></script><script>
            $("#prasad").click(function() {
                iziToast.show({
                        title: 'Prasad Mantri',
                        message: 'Prasad Mantri is Principal Engineer at the Microelectronics group at Oracle Systems group. He is involved in Design for Test, Microprocessor Test strategy, Test data volume and test time enhancement, Silicon yield analysis and yield debug, System failure analysis and debug as well as reliability and system product quality. He has worked at Sun Microsystem and Oracle Corporation for the past 13 years working on all their microprocessor designs. Before that, he has worked at Synopsys Inc, SGI, Micron and Silicon access. He has multiple papers and patents in logic and memory test. He has contributed to International Test Conference as a reviewer. He was on the organizing committee of ATE Vision 2020 conference. He has contributed to the ITRS Design and Test roadmap for multiple years as well as presented at the 3D IC design and test workshop organized by Sematec. He is a senior member of the IEEE and has contributed as a volunteer and is working on white papers on IEEE Internet Initiative.  He has M Tech from IIT Madras'
                    });
            });
            $("#bishnoi").click(function() {
                iziToast.show({
                        title: 'Navin Bishnoi',
                        message: 'Navin is Deputy Director, ASIC Product Development at GLOBALFOUNDRIES and leads the definition & development of Methodology and Design for ASIC. He is responsible to drive the Global strategy and roadmap for tools, methodology, and architecture in the area of DFT/Test and Low Power. Prior to this, he was with IBM EDA group, leading the development of tools and methodology for DFT, Physical Implementation, and Sign-off flows. He has worked with Freescale, Cadence, and TI for automotive, consumer and custom ASIC designs. He had received his Bachelor’s degree in Electronics and Communication from NIT Surathkal in 1998. He has extensive experience in the field of ASIC designs and required tools/methodology and has been an active member in EDA standards, conferences and review committees. He is Industry Forum Chair for VLSID 2017 and Program Committee Member for Automotive and Reliability Test Workshop @ ITC 2016.'
                    });
            });
            $("#chandilya").click(function() {
                iziToast.show({
                        title: 'Thryambak Chandilya',
	                        message: 'Thryambak is the Applications Engineering Manager for DFT at Mentor Graphics, India and leads the field applications and customer support teams at Mentor. He has 16 years of experience in Design-for-Test, and prior to his current role at Mentor Graphics, he was with the Test Development group at Altera Corporation in San Jose focussing on designing DFT structures to test the FPGA fabric. He is responsible for driving new flows and methodologies across Mentor’s DFT product line at customers in the India and South East Asia region. He also works with the R&D team at Mentor to define new flows and methodologies that would improve productivity and quality of test across a wide variety of designs and applications. He has a Master’s degree in Electrical and Electronics Engineering from the University of Florida in Gainesville'
                    });
            });
            $("#rangam").click(function() {
                iziToast.show({
                        title: 'Venkata Rangam Totakura',
                        message: 'Venkata is Design Engineering Director at Cypress Semiconductor Technologies. He is responsible for Chip Integration Center (CIC),  implements Synthesis to GDS flow activities for various ASIC products of different Business Units such as Memory, Programmable SoC, Data Communication, and Automotive. He is New Product Development team member and responsible to develop and drive common ASIC implementation methodology across Cypress.  He is DFT CoE (Centre of Excellence) quorum member and DFT-QA review board member at Cypress. He has Masters degree in VLSI CAD. He has 16 years of work experience in VLSI industry, worked for Mentor Graphics, Infineon and NXP organizations intensively into DFT domain. He authored/co-authored 10 papers in DFT and low power domains.He has an extensive experience in the field of ASIC design, implementation and successfully completed multiple Tapeouts in various technology nodes. He has been an active member in EDA standards, conferences and review committees.'
                    });
            });
            $("#nagesh").click(function() {
                iziToast.show({
                        title: 'Nagesh Tamarapalli',
                        message: 'Nagesh is an AMD Fellow with AMD India Design Center in Bangalore, India, where he leads a team engaged in high-quality manufacturing test for next generation microprocessors. The team’s mandate spans the entire life cycle of DFT including architecture, implementation, verification, manufacturing test development, silicon bring up and diagnosis. Prior to AMD, he was with Mentor Graphics DFT group where he worked on logic BIST, test compression, and diagnosis tools. He has published several papers in leading test conferences and a paper he co-authored at International Test Conference 1999 on logic BIST has been recognized with “Honorable Mention Award”. He is a co-inventor of 18 US patents in the area of testing. He has delivered DFT seminars at several venues including multiple VLSI Design Conference, ISQED 2007 and DAC 2008. He holds B.Tech. In ECE from REC Warangal, M.Tech. in Electrical Engineering from Indian Institute of Technology, Kharagpur, India, and Ph.D. in Electrical Engineering from McGill University, Montreal, Canada.'
                    });
            });
            $("#saikia").click(function() {
                iziToast.show({
                        title: 'Jyotirmoy Saikia',
                        message: 'Jyotirmoy is a Senior Staff R&D Engineer in Test R&D group of Synopsys. He leads the DFTMAX Ultra ATPG R&D there. Jyotirmoy has 12 years of work experience in Test. Jyotirmoy holds 5 issued US Patents in Test Compression area. He is also co-inventor in a few more US patent applications. Jyotirmoy received his masters degree in Computer Science and Engineering from Indian Institute of Technology Kanpur. He is a Senior Member of IEEE and a Senior Member of ACM.'
                    });
            });
            $("#gupta").click(function() {
                iziToast.show({
                        title: 'Anurag Gupta',
                        message: 'Anurag is Senior Director, ASIC Dev. Engg. in Sandisk Design Center India and responsible for all SoC technical activities and related operations. Prior to Sandisk, he has worked in multiple semiconductor domains and leadership roles in last 19+ years in growing business units of leading technology companies (LG Mobile SOC Design, Freescale Automotive, TI Wireless). He has held chair position of Automotive ASIA-PAC patent review committee in his previous organization (Freescale India) and have been elected for MMTS (in Freescale) and MGTS (in TI) titles. '
                    });
            });
            $("#manu").click(function() {
                iziToast.show({
                        title: 'Manu Lakshmanan',
                        message: 'Manu is a principal Application Engineer at Cadence Design System, India and has 16 years of work experience in VLSI field. Prior to his current role at Cadence India, he was with Cadence Design System services group based out of Cary, North Carolina USA where he was involved in coming up with DFT architecture and implementation on various customer designs, he was also involved in top level Synthesis and STA. In his current role, he is responsible for delivering new DFT methodology and flows across existing and new customers. He interacts closely with Cadence R&D to improve tool quality and come up with new methodologies that will help customer productivity and quality of results.'
                    });
            });
            $("#krishna").click(function() {
                iziToast.show({
                        title: 'Krishna Rajan',
                        message: 'Krishna is Director of Hardware Engineering at Nvidia Graphics, Bangalore, India, where he leads a team to deliver DFT solutions for all Nvidia chips. Responsibility spans across all aspects of DFT - architecture, methodology, flow development, implementation, verification, manufacturing test development, silicon bring up and diagnosis. Prior to Nvidia, he was with Sun Microsystems, California, USA where he worked on ASIC and microprocessor DFT. He has co-authored several papers in leading test conferences and a co-inventor of 5 US patents in the area of testing. He has a BE degree in ECE from SJCE, Mysore, India,  M.E. in Applied Electronics from PSG College of Technology, Coimbatore, India, and Ph.D. in Electrical Engineering from Illinois Institute of Technology, Chicago, USA. '
                    });
            });
            $("#prakash").click(function() {
                iziToast.show({
                        title: 'Prakash Narayanan',
                        message: 'Prakash Narayanan is a Sr.Technical Lead, Member Group Technical Staff at Texas Instruments India Pvt. Ltd. He is responsible for leading the DFT efforts for several projects at TI ranging from wireless microcontroller SOCs to the most recent mmWave Radar SOCs being developed at TI. He has several granted patents in logic and memory test with several more filed. He has co-authored conference papers at ITC, VTS, DATE, and IOLTS apart from many papers at EDA vendor conferences and TI internal over the years.'
                    });
            });
              $("#siva").click(function() {
                iziToast.show({
                        title: 'S.Sivanantham',
                        message: 'Sivanantham is working as an Associate Professor in the School of Electronics Engineering, VIT University, Vellore, India. He worked as an Assistant Director for International Relations Office during 2014-15. He served as a Leader for VLSI and Embedded System Division at VIT University during 20072009. Previously he was associated with J.J. College of Engineering and Technology, Trichirappalli, India and Bannari Amman Institute of Technology, Satyamangalam, India as a faculty in the Department of Electronics and Communication Engineering. His area of research interest includes the design for testability, reconfigurable architectures, and low power VLSI design. He is the Senior Member of IEEE and member of IEICE, VLSI Society of India (VSI) and Indian Society for Technical Education (ISTE).'
                    });
            });
            $("#singh").click(function() {
                iziToast.show({
                        title: 'Virendra Singh',
                        message: 'Will be Updated Soon'
                    });
            });
            $("#scott").click(function() {
                iziToast.show({
                        title: 'Scott Davidson',
                        message: 'Dr. Scott Davidson is Marketing Chair of ITC, and has been a member of the ITC Steering Committee since 2002, serving as Program Chair in 2004 and General Chair in 2006. He has been involved in test since 1980 at Bell Labs, Intel, Sun Microsystems and Oracle, which he retired from in July 2016. Besides ITC he has been program chair of five workshops, several of which he was a co-founder of. He is currently on the Editorial Board of IEEE Design & Test, and has run the Last Byte column there for nearly 20 years.'
                    });
            });
            $("#zorian").click(function() {
                iziToast.show({
                        title: 'Yervant Zorian',
                        message: 'Dr. Yervant Zorian is a Chief Architect and Fellow at Synopsys, as well as President of Synopsys Armenia. Formerly, he was Vice President and Chief Scientist of Virage Logic, Chief Technologist at LogicVision, and a Distinguished Member of Technical Staff AT&T Bell Laboratories. He is currently the President of IEEE Test Technology Technical Council (TTTC), the founder and chair of the IEEE 1500 Standardization Working Group, the Editor-in-Chief Emeritus of the IEEE Design and Test of Computers and an Adjunct Professor at University of British Columbia. He served on the Board of Governors of Computer Society and CEDA, was the Vice President of IEEE Computer Society, and the General Chair of the 50th Design Automation Conference (DAC) and several other symposia and workshops. Dr. Zorian holds 35 US patents, has authored four books, published over 350 refereed papers and received numerous best paper awards. A Fellow of the IEEE since 1999, Dr. Zorian was the 2005 recipient of the prestigious Industrial Pioneer Award for his contribution to BIST, and the 2006 recipient of the IEEE Hans Karlsson Award for diplomacy. He received the IEEE Distinguished Services Award for leading the TTTC, the IEEE Meritorious Award for outstanding contributions to EDA, and in 2014, the Republic of Armenia National Medal of Science. He received an MS degree in Computer Engineering from University of Southern California, a PhD in Electrical Engineering from McGill University, and an MBA from Wharton School of Business, University of Pennsylvania.'
                    });
            });
$("#souvik").click(function() {
                iziToast.show({
                        title: 'Souvik Mahapatra ',
                        message: 'Souvik received his PhD in Electrical Engineering from IIT Bombay, Mumbai, India in 1999. During 2000-01, he was with Bell Labs, Lucent Technologies, Murray Hill, NJ, USA. Since 2002 he is with the Department of Electrical Engineering at IIT Bombay and currently holds the position of full professor. His current research interests are in the area of CMOS logic gate stacks – scaling and reliability. He has published more than 150 papers in peer reviewed journals and conferences, delivered invited talks and tutorials in major international conferences including at the IEEE IEDM and IEEE IRPS, and served as a committee member and session chair in several IEEE conferences. He is a fellow of the Indian National Academy of Engineering, Fellow of IEEE and a distinguished lecturer of IEEE EDS.'
                    });
            });
$("#rohit").click(function() {
                iziToast.show({
                        title: 'Rohit Kapur',
                        message: 'Rohit is a Fellow in Synopsys. A recognized authority in Test, he holds 25 patents and over a hundred publications. Rohit has made contributions to leading Synopsys products including DFTMAX, DFTMAX Ultra, and TetraMAX. His most notable innovations have been in pattern compression and in test vector quality with slack-based transition testing. Rohit received his PhD in Computer Engineering from the University of Texas in 1992.  Rohit is IEEE Fellow and TTTC 2nd Vice Chair. He was the group chair for the IEEE Core Test Language (CTL) standard. He is also in the editorial board of the Computer magazine.'
                    });
            });
        </script><!-- End JS --></body>

<!-- Mirrored from itctestweekindia.org/archives/itc_2017_2018/2017/comm.html by HTTrack Website Copier/3.x [XR&CO'2014], Mon, 29 Nov 2021 04:47:15 GMT -->
</html>