{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634165853898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634165853898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 16:57:33 2021 " "Processing started: Wed Oct 13 16:57:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634165853898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165853898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecompressorModule -c DecompressorModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecompressorModule -c DecompressorModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165853898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634165854654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634165854654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file topreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topReg " "Found entity 1: topReg" {  } { { "topReg.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topReg.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tokentable.sv 1 1 " "Found 1 design units, including 1 entities, in source file tokentable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tokenTable " "Found entity 1: tokenTable" {  } { { "tokenTable.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLOPR " "Found entity 1: FLOPR" {  } { { "../test_processor/flopr.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/flopr.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../test_processor/mux2.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/mux2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../test_processor/adder.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDModule " "Found entity 1: ANDModule" {  } { { "and.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/and.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/controlUnit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "comparator.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/comparator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gratherless.sv 1 1 " "Found 1 design units, including 1 entities, in source file gratherless.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GratherLess " "Found entity 1: GratherLess" {  } { { "gratherLess.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/gratherLess.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressor.sv(11) " "Verilog HDL Declaration information at decompressor.sv(11): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressor.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressor.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634165859866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorReg " "Found entity 1: DecompressorReg" {  } { { "decompressor.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER " "Found entity 1: BUFFER" {  } { { "buffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859882 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Dlatch " "Entity \"Dlatch\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "latches.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/latches.sv" 17 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1634165859886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.sv 2 2 " "Found 2 design units, including 2 entities, in source file latches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRlatch " "Found entity 1: SRlatch" {  } { { "latches.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/latches.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressorBuff.sv(11) " "Verilog HDL Declaration information at decompressorBuff.sv(11): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressorBuff.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634165859886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressorbuff.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressorbuff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decompressorBuff " "Found entity 1: decompressorBuff" {  } { { "decompressorBuff.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressorLatch.sv(11) " "Verilog HDL Declaration information at decompressorLatch.sv(11): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressorLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorLatch.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634165859894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressorlatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressorlatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decompressorLatch " "Found entity 1: decompressorLatch" {  } { { "decompressorLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorLatch.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topLatch " "Found entity 1: topLatch" {  } { { "topLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topLatch.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file topbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topBuffer " "Found entity 1: topBuffer" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634165859903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165859903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBuffer " "Elaborating entity \"topBuffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634165860241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decompressorBuff decompressorBuff:decompressorModule " "Elaborating entity \"decompressorBuff\" for hierarchy \"decompressorBuff:decompressorModule\"" {  } { { "topBuffer.sv" "decompressorModule" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit decompressorBuff:decompressorModule\|ControlUnit:ControlU " "Elaborating entity \"ControlUnit\" for hierarchy \"decompressorBuff:decompressorModule\|ControlUnit:ControlU\"" {  } { { "decompressorBuff.sv" "ControlU" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR decompressorBuff:decompressorModule\|ControlUnit:ControlU\|FLOPR:instructionReg " "Elaborating entity \"FLOPR\" for hierarchy \"decompressorBuff:decompressorModule\|ControlUnit:ControlU\|FLOPR:instructionReg\"" {  } { { "controlUnit.sv" "instructionReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/controlUnit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flopr.sv(14) " "Verilog HDL assignment warning at flopr.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "../test_processor/flopr.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/flopr.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634165860412 "|decompressorBuff|ControlUnit:ControlU|FLOPR:instructionReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 decompressorBuff:decompressorModule\|MUX2:branchTaken " "Elaborating entity \"MUX2\" for hierarchy \"decompressorBuff:decompressorModule\|MUX2:branchTaken\"" {  } { { "decompressorBuff.sv" "branchTaken" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR decompressorBuff:decompressorModule\|FLOPR:pcReg " "Elaborating entity \"FLOPR\" for hierarchy \"decompressorBuff:decompressorModule\|FLOPR:pcReg\"" {  } { { "decompressorBuff.sv" "pcReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD decompressorBuff:decompressorModule\|ADD:pcAdd " "Elaborating entity \"ADD\" for hierarchy \"decompressorBuff:decompressorModule\|ADD:pcAdd\"" {  } { { "decompressorBuff.sv" "pcAdd" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDModule decompressorBuff:decompressorModule\|ANDModule:pcAnd " "Elaborating entity \"ANDModule\" for hierarchy \"decompressorBuff:decompressorModule\|ANDModule:pcAnd\"" {  } { { "decompressorBuff.sv" "pcAnd" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR decompressorBuff:decompressorModule\|COMPARATOR:comparator " "Elaborating entity \"COMPARATOR\" for hierarchy \"decompressorBuff:decompressorModule\|COMPARATOR:comparator\"" {  } { { "decompressorBuff.sv" "comparator" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR decompressorBuff:decompressorModule\|FLOPR:internalPCReg " "Elaborating entity \"FLOPR\" for hierarchy \"decompressorBuff:decompressorModule\|FLOPR:internalPCReg\"" {  } { { "decompressorBuff.sv" "internalPCReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GratherLess decompressorBuff:decompressorModule\|GratherLess:branchCheck " "Elaborating entity \"GratherLess\" for hierarchy \"decompressorBuff:decompressorModule\|GratherLess:branchCheck\"" {  } { { "decompressorBuff.sv" "branchCheck" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER decompressorBuff:decompressorModule\|BUFFER:inputBuff_ " "Elaborating entity \"BUFFER\" for hierarchy \"decompressorBuff:decompressorModule\|BUFFER:inputBuff_\"" {  } { { "decompressorBuff.sv" "inputBuff_" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tokenTable decompressorBuff:decompressorModule\|tokenTable:conversionTable " "Elaborating entity \"tokenTable\" for hierarchy \"decompressorBuff:decompressorModule\|tokenTable:conversionTable\"" {  } { { "decompressorBuff.sv" "conversionTable" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860598 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 101 tokenTable.sv(15) " "Verilog HDL warning at tokenTable.sv(15): number of words (23) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "tokenTable.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1634165860693 "|topBuffer|decompressorBuff:decompressorModule|tokenTable:conversionTable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "topBuffer.sv" "imem" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165860980 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 101 imem.sv(15) " "Verilog HDL warning at imem.sv(15): number of words (23) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1634165860980 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(12) " "Net \"ROM.data_a\" at imem.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634165860985 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(12) " "Net \"ROM.waddr_a\" at imem.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634165860985 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(12) " "Net \"ROM.we_a\" at imem.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634165860985 "|topBuffer|imem:imem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|ROM " "RAM logic \"imem:imem\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "../test_processor/imem.sv" "ROM" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634165862156 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decompressorBuff:decompressorModule\|tokenTable:conversionTable\|ROM " "RAM logic \"decompressorBuff:decompressorModule\|tokenTable:conversionTable\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "tokenTable.sv" "ROM" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634165862156 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634165862156 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 102 F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif " "Memory depth (128) in the design file differs from memory depth (102) in the Memory Initialization File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1634165862185 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1634165862188 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 102 F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif " "Memory depth (128) in the design file differs from memory depth (102) in the Memory Initialization File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1634165862445 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1634165862446 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634165863039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[7\] GND " "Pin \"DecompressInstr\[7\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634165863306 "|topBuffer|DecompressInstr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[8\] GND " "Pin \"DecompressInstr\[8\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634165863306 "|topBuffer|DecompressInstr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[9\] GND " "Pin \"DecompressInstr\[9\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634165863306 "|topBuffer|DecompressInstr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[10\] GND " "Pin \"DecompressInstr\[10\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634165863306 "|topBuffer|DecompressInstr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[11\] GND " "Pin \"DecompressInstr\[11\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634165863306 "|topBuffer|DecompressInstr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[21\] GND " "Pin \"DecompressInstr\[21\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634165863306 "|topBuffer|DecompressInstr[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634165863306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634165863486 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1267 " "1267 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634165864880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.map.smsg " "Generated suppressed messages file F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165865401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634165867401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634165867401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634165870979 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634165870979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634165870979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634165870979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634165871060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 16:57:51 2021 " "Processing ended: Wed Oct 13 16:57:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634165871060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634165871060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634165871060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634165871060 ""}
