Compiling process started (2025-03-19 21:52:22), please wait...<br><font color="blue">
------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 
</font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is divided into 3 subcircuits.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>   <a href='show://component/L844-846'>L844-846</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/L842-844'>L842-844</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/L860-836'>L860-836</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 1:</font></font><br><font color="green"><font color=blue>   <a href='show://component/L802-806'>L802-806</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/DL822.L2'>DL822.L2</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/L800-802'>L800-802</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 2:</font></font><br><font color="green"><font color=blue>   <a href='show://component/NODE DG.R2'>NODE DG.R2</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Load_uGrid'>Load_uGrid</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Wind Power Plant (Average)1'>Wind Power Plant (Average)1</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue">
Running Device specific hw utilization analysis:</font><br><font color="blue">	Standard processing core utilization:		3 out of 3	100.0%</font><br><font color="blue">	Machine solver utilization:          		0 out of 1	0.0%</font><br><font color="blue">	DC-DC converter solvers utilization: 		0 out of 0	0.0%</font><br><font color="blue">	Signal generator utilization:        		3 out of 10	30.0%</font><br><font color="blue">	Look up tables utilization:          		0 out of 8	0.0%</font><br><font color="blue">	PWM modulator utilization:   				0 out of 12	0.0%</font><br><font color="blue">	PWM analyzer utilization:    				0 out of 4	0.0%</font><br><font color="blue">	Parallel DTV Conv. Detectors utilization:	0 out of 0	0.0%</font><br><font color="blue">
Running core0 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	0 out of 3	0.0%</font><br><font color="blue">	Contactor utilization:                   	0 out of 6	0.0%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 0	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 0	0.0%</font><br><font color="blue">
Running core1 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	0 out of 3	0.0%</font><br><font color="blue">	Contactor utilization:                   	2 out of 6	33.33%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 0	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 0	0.0%</font><br><font color="blue">
Running core2 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	0 out of 3	0.0%</font><br><font color="blue">	Contactor utilization:                   	2 out of 6	33.33%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 0	0.0%</font><br><font color="blue">	SP sources utilization:                  	3 out of 16	18.75%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 0	0.0%</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Machine losses calculation scheduling completed.</font><br><font color="blue">
Calculating continuous state space matrices for core0...</font><br><font color="blue">
Calculating continuous state space matrices for core1...</font><br><font color="blue">
Calculating continuous state space matrices for core2...</font><br><font color="blue">
Discretization of state space matrices...</font><br><font color="blue">Simulation step set to 	 6e-06 s</font><br><font color="blue">Scaled discretization step set to 	 6e-06 s</font><br><font color="blue">Simulation step set to 	 6e-06 s</font><br><font color="blue">Scaled discretization step set to 	 6e-06 s</font><br><font color="blue">Simulation step set to 	 6e-06 s</font><br><font color="blue">Scaled discretization step set to 	 6e-06 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		17.77%</font><br><font color="blue">	Matrix memory utilization of core1 is 		11.25%</font><br><font color="blue">	Matrix memory utilization of core2 is 		10.11%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="blue">	Time slot utilization of core0 is 	78.23%</font><br><font color="blue">	Time slot utilization of core1 is 	18.85%</font><br><font color="blue">	Time slot utilization of core2 is 	18.33%</font><br><font color="blue">	Time slot utilization of other functional units is 	7.08%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue">
Losses calculation scheduling completed.</font><br><font color="blue">
Machine dynamic model scheduling completed.</font><br><font color="blue">
Writing device configuration files...</font><br><font color="green">
Electrical part of compiler successfully finished.
</font><br><font color="blue">
Starting code generation for user 0 CPU</font><br><font color="blue">	Signal processing Scada Input utilization:    	2 out of 1048576</font><br><font color="blue">	Signal processing Scada Output utilization:   	0 out of 1048576</font><br><font color="blue">	Signal processing Comm parameters utilization:    0 out of 4194304</font><br><font color="blue">	Signal processing Probes utilization: 			81 out of 512</font><br><font color="blue">	Signal processing Digital Probes utilization: 	2 out of 128</font><br><font color="blue">	Signal processing tunable parameters utilization: 0 out of 1048576</font><br><font color="blue">	Signal processing Streaming bandwidth:		25.6 kSPS out of 512.0 kSPS.</font><br><font color="blue">	C code generated successfully!</font><br><font color="blue">	Starting compilation of generated C code...</font><br><font color="blue">	Total utilization of the internal memory: 	91 out of 254 kB (35.94%)</font><br><font color="blue">		Code segment size:						74 out of 254 kB (29.46%)</font><br><font color="blue">		Data segment size:						16 out of 254 kB (6.49%)</font><br><font color="blue">	C code compilation was successful!
</font><br><font color="blue">
Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green">
Compilation finished successfully.</font><br>Compiling process finished.<br>