Library ieee;
Use ieee.std_logic_1164.all;

Entity myAnd is
	PORT( x, y : IN  std_logic;
		   z    : OUT std_logic);
End myAnd;

Architecture behave of myAnd is
Begin
	Process( x, y )
	Begin
		z <= x AND y;
	End Process;	
end behave;