# Test 2023-06-26 at 03:30:36

name: Test

on:
  push

jobs:

  test:
    runs-on: ubuntu-latest

    steps:
    - uses: actions/checkout@v3
      with:
        ref: 'main'

    - uses: actions/checkout@v3
      with:
        repository: philiprbrenan/DataTableText
        path: dtt

    - name: Cpan
      run:  sudo cpan install -T Data::Dump


    - name: Ubuntu update
      run:  sudo apt update

    - name: Verilog
      run:  sudo apt -y install iverilog

    - name: Verilog Version
      run:  iverilog -V

    - name: fpga
      run:  cd verilog/fpga/;           iverilog -g2012 -o fpga fpga.sv && timeout 1m ./fpga

    - name: ClockDivider
      run:  cd verilog/clockDivider/;   iverilog -g2012 -o clockDivider     clockDivider.tb   clockDivider.sv && timeout 1m ./clockDivider

    - name: ClockAndQuery
      run:  cd verilog/clockAndQuery/;  iverilog -g2012 -o clockAndQuery   clockAndQuery.tb  clockAndQuery.sv && timeout 1m ./clockAndQuery

    - name: CircularBuffer
      run:  cd verilog/circularBuffer/; iverilog -g2012 -o circularBuffer circularBuffer.tb circularBuffer.sv && timeout 1m ./circularBuffer

    - name: CountUp
      run:  cd verilog/countUp/; iverilog -g2012 -o countUp countUp.tb countUp.sv && timeout 1m ./countUp

    - name: Emulator
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib lib/Zero/Emulator.pm

    - name: BubbleSort
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/bubbleSort.pl

    - name: InsertionSort
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/insertionSort.pl

    - name: QuickSort
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/quickSort.pl

    - name: QuickSort Parallel
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/quickSortParallel.pl

    - name: SelectionSort
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/selectionSort.pl

    - name: TestEmulator
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/testEmulator.pl

    - name: BTree
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib lib/Zero/BTree.pm

    - name: TestBTree - last as it is longest
      run:  perl -I$GITHUB_WORKSPACE/dtt/lib examples/testBTree.pl


  fpga:
    runs-on: ubuntu-latest

    steps:
    - uses: actions/checkout@v3
      with:
        ref: 'main'

    - uses: actions/checkout@v3
      with:
        repository: philiprbrenan/DataTableText
        path: dtt

    - name: Cpan
      run:  sudo cpan install -T Data::Dump
    - name: Yosys
      run:  wget -q https://github.com/YosysHQ/oss-cad-suite-build/releases/download/2023-06-14/oss-cad-suite-linux-x64-20230614.tgz

    - name: Yosys unzip
      run: gunzip  oss-cad-suite-linux-x64-20230614.tgz

    - name: Yosys untar
      run: tar -xf oss-cad-suite-linux-x64-20230614.tar

    - name: countUp
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        (cd verilog/countUp; perl -I$GITHUB_WORKSPACE/dtt/lib pushToGitHub.pl)
    - name: countUp
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        (cd verilog/countUp; perl -I$GITHUB_WORKSPACE/dtt/lib pushToGitHub.pl)

    - name: Add_test verilog
      run: |
        rm -f fpga; iverilog -I. -g2012 -o fpga verilog/fpga/tests//home/phil/perl/cpan/ZeroEmulator/verilog/fpga/tests/Add_test/fpga.tb verilog/fpga/fpga.sv && timeout 1m ./fpga

    - name: Add_test yosys
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        yosys -q -p "read_verilog -Iverilog/fpga/tests/Add_test/ -DTEST verilog/fpga/fpga.sv; synth_gowin -top fpga -json verilog/fpga/tests/Add_test/Add_test.json"
        nextpnr-gowin -v --debug --json verilog/fpga/tests/Add_test/Add_test.json --write verilog/fpga/tests/Add_test/Add_test.pnr --device "GW1NR-LV9QN88PC6/I5" --family GW1N-9C --cst verilog/fpga/tangnano9k.cst
        gowin_pack -d GW1N-9C -o verilog/fpga/tests/Add_test/Add_test.fs verilog/fpga/tests/Add_test/Add_test.pnr


    - name: Not_test verilog
      run: |
        rm -f fpga; iverilog -I. -g2012 -o fpga verilog/fpga/tests//home/phil/perl/cpan/ZeroEmulator/verilog/fpga/tests/Not_test/fpga.tb verilog/fpga/fpga.sv && timeout 1m ./fpga

    - name: Not_test yosys
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        yosys -q -p "read_verilog -Iverilog/fpga/tests/Not_test/ -DTEST verilog/fpga/fpga.sv; synth_gowin -top fpga -json verilog/fpga/tests/Not_test/Not_test.json"
        nextpnr-gowin -v --debug --json verilog/fpga/tests/Not_test/Not_test.json --write verilog/fpga/tests/Not_test/Not_test.pnr --device "GW1NR-LV9QN88PC6/I5" --family GW1N-9C --cst verilog/fpga/tangnano9k.cst
        gowin_pack -d GW1N-9C -o verilog/fpga/tests/Not_test/Not_test.fs verilog/fpga/tests/Not_test/Not_test.pnr


    - name: ShiftLeft_test verilog
      run: |
        rm -f fpga; iverilog -I. -g2012 -o fpga verilog/fpga/tests//home/phil/perl/cpan/ZeroEmulator/verilog/fpga/tests/ShiftLeft_test/fpga.tb verilog/fpga/fpga.sv && timeout 1m ./fpga

    - name: ShiftLeft_test yosys
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        yosys -q -p "read_verilog -Iverilog/fpga/tests/ShiftLeft_test/ -DTEST verilog/fpga/fpga.sv; synth_gowin -top fpga -json verilog/fpga/tests/ShiftLeft_test/ShiftLeft_test.json"
        nextpnr-gowin -v --debug --json verilog/fpga/tests/ShiftLeft_test/ShiftLeft_test.json --write verilog/fpga/tests/ShiftLeft_test/ShiftLeft_test.pnr --device "GW1NR-LV9QN88PC6/I5" --family GW1N-9C --cst verilog/fpga/tangnano9k.cst
        gowin_pack -d GW1N-9C -o verilog/fpga/tests/ShiftLeft_test/ShiftLeft_test.fs verilog/fpga/tests/ShiftLeft_test/ShiftLeft_test.pnr


    - name: ShiftRight_test verilog
      run: |
        rm -f fpga; iverilog -I. -g2012 -o fpga verilog/fpga/tests//home/phil/perl/cpan/ZeroEmulator/verilog/fpga/tests/ShiftRight_test/fpga.tb verilog/fpga/fpga.sv && timeout 1m ./fpga

    - name: ShiftRight_test yosys
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        yosys -q -p "read_verilog -Iverilog/fpga/tests/ShiftRight_test/ -DTEST verilog/fpga/fpga.sv; synth_gowin -top fpga -json verilog/fpga/tests/ShiftRight_test/ShiftRight_test.json"
        nextpnr-gowin -v --debug --json verilog/fpga/tests/ShiftRight_test/ShiftRight_test.json --write verilog/fpga/tests/ShiftRight_test/ShiftRight_test.pnr --device "GW1NR-LV9QN88PC6/I5" --family GW1N-9C --cst verilog/fpga/tangnano9k.cst
        gowin_pack -d GW1N-9C -o verilog/fpga/tests/ShiftRight_test/ShiftRight_test.fs verilog/fpga/tests/ShiftRight_test/ShiftRight_test.pnr


    - name: Subtract_test verilog
      run: |
        rm -f fpga; iverilog -I. -g2012 -o fpga verilog/fpga/tests//home/phil/perl/cpan/ZeroEmulator/verilog/fpga/tests/Subtract_test/fpga.tb verilog/fpga/fpga.sv && timeout 1m ./fpga

    - name: Subtract_test yosys
      run: |
        export PATH="$PATH:$GITHUB_WORKSPACE/oss-cad-suite/bin/"
        yosys -q -p "read_verilog -Iverilog/fpga/tests/Subtract_test/ -DTEST verilog/fpga/fpga.sv; synth_gowin -top fpga -json verilog/fpga/tests/Subtract_test/Subtract_test.json"
        nextpnr-gowin -v --debug --json verilog/fpga/tests/Subtract_test/Subtract_test.json --write verilog/fpga/tests/Subtract_test/Subtract_test.pnr --device "GW1NR-LV9QN88PC6/I5" --family GW1N-9C --cst verilog/fpga/tangnano9k.cst
        gowin_pack -d GW1N-9C -o verilog/fpga/tests/Subtract_test/Subtract_test.fs verilog/fpga/tests/Subtract_test/Subtract_test.pnr


    - uses: actions/upload-artifact@v3
      with:
        path: verilog/fpga/
