// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLB(
  input         clock,
  input         reset,
  input         io_sfence_valid,
  input         io_sfence_bits_rs1,
  input         io_sfence_bits_rs2,
  input  [40:0] io_sfence_bits_addr,
  input  [15:0] io_sfence_bits_id,
  input         io_sfence_bits_flushPipe,
  input         io_sfence_bits_hv,
  input         io_sfence_bits_hg,
  input  [3:0]  io_csr_satp_mode,
  input  [15:0] io_csr_satp_asid,
  input         io_csr_satp_changed,
  input  [3:0]  io_csr_vsatp_mode,
  input  [15:0] io_csr_vsatp_asid,
  input         io_csr_vsatp_changed,
  input  [3:0]  io_csr_hgatp_mode,
  input  [15:0] io_csr_hgatp_asid,
  input         io_csr_hgatp_changed,
  input         io_csr_priv_virt,
  input  [1:0]  io_csr_priv_imode,
  input         io_requestor_0_req_valid,
  input  [40:0] io_requestor_0_req_bits_vaddr,
  output [35:0] io_requestor_0_resp_bits_paddr_0,
  output [40:0] io_requestor_0_resp_bits_gpaddr_0,
  output        io_requestor_0_resp_bits_miss,
  output        io_requestor_0_resp_bits_excp_0_gpf_instr,
  output        io_requestor_0_resp_bits_excp_0_pf_instr,
  output        io_requestor_0_resp_bits_excp_0_af_instr,
  input         io_requestor_1_req_valid,
  input  [40:0] io_requestor_1_req_bits_vaddr,
  output [35:0] io_requestor_1_resp_bits_paddr_0,
  output [40:0] io_requestor_1_resp_bits_gpaddr_0,
  output        io_requestor_1_resp_bits_miss,
  output        io_requestor_1_resp_bits_excp_0_gpf_instr,
  output        io_requestor_1_resp_bits_excp_0_pf_instr,
  output        io_requestor_1_resp_bits_excp_0_af_instr,
  output        io_requestor_2_req_ready,
  input         io_requestor_2_req_valid,
  input  [40:0] io_requestor_2_req_bits_vaddr,
  input         io_requestor_2_resp_ready,
  output        io_requestor_2_resp_valid,
  output [35:0] io_requestor_2_resp_bits_paddr_0,
  output [40:0] io_requestor_2_resp_bits_gpaddr_0,
  output        io_requestor_2_resp_bits_excp_0_gpf_instr,
  output        io_requestor_2_resp_bits_excp_0_pf_instr,
  output        io_requestor_2_resp_bits_excp_0_af_instr,
  input         io_flushPipe_0,
  input         io_flushPipe_1,
  input         io_flushPipe_2,
  output        io_ptw_req_0_valid,
  output [28:0] io_ptw_req_0_bits_vpn,
  output [1:0]  io_ptw_req_0_bits_s2xlate,
  output        io_ptw_req_0_bits_getGpa,
  output        io_ptw_req_1_valid,
  output [28:0] io_ptw_req_1_bits_vpn,
  output [1:0]  io_ptw_req_1_bits_s2xlate,
  output        io_ptw_req_1_bits_getGpa,
  input         io_ptw_req_2_ready,
  output        io_ptw_req_2_valid,
  output [28:0] io_ptw_req_2_bits_vpn,
  output [1:0]  io_ptw_req_2_bits_s2xlate,
  output        io_ptw_req_2_bits_getGpa,
  input         io_ptw_resp_valid,
  input  [1:0]  io_ptw_resp_bits_s2xlate,
  input  [25:0] io_ptw_resp_bits_s1_entry_tag,
  input  [15:0] io_ptw_resp_bits_s1_entry_asid,
  input  [13:0] io_ptw_resp_bits_s1_entry_vmid,
  input         io_ptw_resp_bits_s1_entry_perm_d,
  input         io_ptw_resp_bits_s1_entry_perm_a,
  input         io_ptw_resp_bits_s1_entry_perm_g,
  input         io_ptw_resp_bits_s1_entry_perm_u,
  input         io_ptw_resp_bits_s1_entry_perm_x,
  input         io_ptw_resp_bits_s1_entry_perm_w,
  input         io_ptw_resp_bits_s1_entry_perm_r,
  input  [1:0]  io_ptw_resp_bits_s1_entry_level,
  input  [25:0] io_ptw_resp_bits_s1_entry_ppn,
  input  [2:0]  io_ptw_resp_bits_s1_addr_low,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_0,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_1,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_2,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_3,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_4,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_5,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_6,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_7,
  input         io_ptw_resp_bits_s1_valididx_0,
  input         io_ptw_resp_bits_s1_valididx_1,
  input         io_ptw_resp_bits_s1_valididx_2,
  input         io_ptw_resp_bits_s1_valididx_3,
  input         io_ptw_resp_bits_s1_valididx_4,
  input         io_ptw_resp_bits_s1_valididx_5,
  input         io_ptw_resp_bits_s1_valididx_6,
  input         io_ptw_resp_bits_s1_valididx_7,
  input         io_ptw_resp_bits_s1_pteidx_0,
  input         io_ptw_resp_bits_s1_pteidx_1,
  input         io_ptw_resp_bits_s1_pteidx_2,
  input         io_ptw_resp_bits_s1_pteidx_3,
  input         io_ptw_resp_bits_s1_pteidx_4,
  input         io_ptw_resp_bits_s1_pteidx_5,
  input         io_ptw_resp_bits_s1_pteidx_6,
  input         io_ptw_resp_bits_s1_pteidx_7,
  input         io_ptw_resp_bits_s1_pf,
  input         io_ptw_resp_bits_s1_af,
  input  [28:0] io_ptw_resp_bits_s2_entry_tag,
  input  [13:0] io_ptw_resp_bits_s2_entry_vmid,
  input  [23:0] io_ptw_resp_bits_s2_entry_ppn,
  input         io_ptw_resp_bits_s2_entry_perm_d,
  input         io_ptw_resp_bits_s2_entry_perm_a,
  input         io_ptw_resp_bits_s2_entry_perm_g,
  input         io_ptw_resp_bits_s2_entry_perm_u,
  input         io_ptw_resp_bits_s2_entry_perm_x,
  input         io_ptw_resp_bits_s2_entry_perm_w,
  input         io_ptw_resp_bits_s2_entry_perm_r,
  input  [1:0]  io_ptw_resp_bits_s2_entry_level,
  input         io_ptw_resp_bits_s2_gpf,
  input         io_ptw_resp_bits_s2_gaf,
  input         io_ptw_resp_bits_getGpa
);

  wire             io_requestor_2_resp_valid_0;
  wire             hasGpf_2;
  wire             miss_req_v;
  wire             io_requestor_2_req_ready_0;
  wire             hasGpf_1;
  wire             hasGpf_0;
  wire             _entries_io_r_resp_0_bits_hit;
  wire [23:0]      _entries_io_r_resp_0_bits_ppn_0;
  wire             _entries_io_r_resp_0_bits_perm_0_pf;
  wire             _entries_io_r_resp_0_bits_perm_0_af;
  wire             _entries_io_r_resp_0_bits_perm_0_a;
  wire             _entries_io_r_resp_0_bits_perm_0_u;
  wire             _entries_io_r_resp_0_bits_perm_0_x;
  wire             _entries_io_r_resp_0_bits_g_perm_0_pf;
  wire             _entries_io_r_resp_0_bits_g_perm_0_af;
  wire             _entries_io_r_resp_0_bits_g_perm_0_a;
  wire             _entries_io_r_resp_0_bits_g_perm_0_x;
  wire [1:0]       _entries_io_r_resp_0_bits_s2xlate_0;
  wire             _entries_io_r_resp_1_bits_hit;
  wire [23:0]      _entries_io_r_resp_1_bits_ppn_0;
  wire             _entries_io_r_resp_1_bits_perm_0_pf;
  wire             _entries_io_r_resp_1_bits_perm_0_af;
  wire             _entries_io_r_resp_1_bits_perm_0_a;
  wire             _entries_io_r_resp_1_bits_perm_0_u;
  wire             _entries_io_r_resp_1_bits_perm_0_x;
  wire             _entries_io_r_resp_1_bits_g_perm_0_pf;
  wire             _entries_io_r_resp_1_bits_g_perm_0_af;
  wire             _entries_io_r_resp_1_bits_g_perm_0_a;
  wire             _entries_io_r_resp_1_bits_g_perm_0_x;
  wire [1:0]       _entries_io_r_resp_1_bits_s2xlate_0;
  wire             _entries_io_r_resp_2_bits_hit;
  wire [23:0]      _entries_io_r_resp_2_bits_ppn_0;
  wire             _entries_io_r_resp_2_bits_perm_0_pf;
  wire             _entries_io_r_resp_2_bits_perm_0_af;
  wire             _entries_io_r_resp_2_bits_perm_0_a;
  wire             _entries_io_r_resp_2_bits_perm_0_u;
  wire             _entries_io_r_resp_2_bits_perm_0_x;
  wire             _entries_io_r_resp_2_bits_g_perm_0_pf;
  wire             _entries_io_r_resp_2_bits_g_perm_0_af;
  wire             _entries_io_r_resp_2_bits_g_perm_0_a;
  wire             _entries_io_r_resp_2_bits_g_perm_0_x;
  wire [1:0]       _entries_io_r_resp_2_bits_s2xlate_0;
  wire             _mmu_flush_pipe_delay_io_out;
  wire             _flush_mmu_delay_io_out;
  wire [3:0]       _hgatp_delay_io_out_mode;
  wire [3:0]       _vsatp_delay_io_out_mode;
  wire [3:0]       _satp_delay_io_out_mode;
  wire [15:0]      _satp_delay_io_out_asid;
  wire             _sfence_delay_io_out_valid;
  wire             _sfence_delay_io_out_bits_rs1;
  wire             _sfence_delay_io_out_bits_rs2;
  wire [40:0]      _sfence_delay_io_out_bits_addr;
  wire [15:0]      _sfence_delay_io_out_bits_id;
  wire             _sfence_delay_io_out_bits_flushPipe;
  wire             _sfence_delay_io_out_bits_hv;
  wire             _sfence_delay_io_out_bits_hg;
  reg  [40:0]      req_out_0_vaddr;
  reg  [40:0]      req_out_1_vaddr;
  wire             _perfEvents_T_2 =
    io_requestor_2_req_ready_0 & io_requestor_2_req_valid;
  reg  [40:0]      req_out_2_vaddr;
  reg              req_out_v_0;
  reg              req_out_v_1;
  wire             _miss_req_v_T_5 =
    io_requestor_2_resp_ready & io_requestor_2_resp_valid_0;
  reg              req_out_v_2;
  reg              virt_out_0;
  reg              virt_out_1;
  reg              virt_out_2;
  wire             _miss_req_s2xlate_T_5 = io_csr_vsatp_mode == 4'h0;
  wire             _miss_req_s2xlate_T_6 = io_csr_hgatp_mode == 4'h0;
  wire [1:0]       _GEN = {1'h0, _miss_req_s2xlate_T_6};
  wire [1:0]       req_in_s2xlate_0 =
    io_csr_priv_virt
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)
      : 2'h0;
  wire [1:0]       req_in_s2xlate_1 =
    io_csr_priv_virt
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)
      : 2'h0;
  wire [1:0]       req_in_s2xlate_2 =
    io_csr_priv_virt
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)
      : 2'h0;
  wire [1:0]       req_out_s2xlate_0 =
    virt_out_0
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)
      : 2'h0;
  wire [1:0]       req_out_s2xlate_1 =
    virt_out_1
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)
      : 2'h0;
  wire [1:0]       req_out_s2xlate_2 =
    virt_out_2
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)
      : 2'h0;
  reg              need_gpa;
  reg  [28:0]      need_gpa_vpn;
  reg  [28:0]      need_gpa_gvpn;
  reg              resp_gpa_refill;
  wire             _vmEnable_T_12 = _satp_delay_io_out_mode == 4'h8;
  wire             _s2xlateEnable_T_5 = io_csr_priv_imode != 2'h3;
  wire             _s2xlateEnable_T_11 = io_csr_priv_imode != 2'h3;
  wire             _s2xlateEnable_T_17 = io_csr_priv_imode != 2'h3;
  wire             _s2xlateEnable_T_13 = _vsatp_delay_io_out_mode == 4'h8;
  wire             _s2xlateEnable_T_14 = _hgatp_delay_io_out_mode == 4'h8;
  wire             _portTranslateEnable_T =
    ~virt_out_0 & _vmEnable_T_12 & _s2xlateEnable_T_5 | virt_out_0
    & (_s2xlateEnable_T_13 | _s2xlateEnable_T_14) & _s2xlateEnable_T_5;
  wire             _portTranslateEnable_T_2 =
    ~virt_out_1 & _vmEnable_T_12 & _s2xlateEnable_T_11 | virt_out_1
    & (_s2xlateEnable_T_13 | _s2xlateEnable_T_14) & _s2xlateEnable_T_11;
  wire             _portTranslateEnable_T_4 =
    ~virt_out_2 & _vmEnable_T_12 & _s2xlateEnable_T_17 | virt_out_2
    & (_s2xlateEnable_T_13 | _s2xlateEnable_T_14) & _s2xlateEnable_T_17;
  wire             _hit_s1_vmid_hit_T =
    {2'h0, io_ptw_resp_bits_s1_entry_vmid} == io_csr_hgatp_asid;
  wire             _hit_s1_T_2 = io_ptw_resp_bits_s1_entry_level == 2'h2;
  wire             _hit_s1_T_5 = io_ptw_resp_bits_s1_entry_level == 2'h1;
  wire [7:0]       _GEN_0 =
    {{io_ptw_resp_bits_s1_valididx_7},
     {io_ptw_resp_bits_s1_valididx_6},
     {io_ptw_resp_bits_s1_valididx_5},
     {io_ptw_resp_bits_s1_valididx_4},
     {io_ptw_resp_bits_s1_valididx_3},
     {io_ptw_resp_bits_s1_valididx_2},
     {io_ptw_resp_bits_s1_valididx_1},
     {io_ptw_resp_bits_s1_valididx_0}};
  wire             hit_s2_vmid_hit =
    {2'h0, io_ptw_resp_bits_s2_entry_vmid} == io_csr_hgatp_asid;
  wire             _hit_s2_T = io_ptw_resp_bits_s2_entry_level == 2'h2;
  wire             _hit_s2_T_3 = io_ptw_resp_bits_s2_entry_level == 2'h1;
  wire             _ptw_just_back_level_T_1 =
    io_ptw_resp_bits_s1_entry_level < io_ptw_resp_bits_s2_entry_level;
  wire             ptw_just_back_vasid_hit =
    io_ptw_resp_bits_s1_entry_asid == io_csr_vsatp_asid;
  wire             _ptw_just_back_T_12 = io_ptw_resp_bits_s2xlate == 2'h0;
  wire             onlyS2_4 = io_ptw_resp_bits_s2xlate == 2'h2;
  reg              readResult_p_hit_last_REG;
  wire [7:0][2:0]  _GEN_1 =
    {{io_ptw_resp_bits_s1_ppn_low_7},
     {io_ptw_resp_bits_s1_ppn_low_6},
     {io_ptw_resp_bits_s1_ppn_low_5},
     {io_ptw_resp_bits_s1_ppn_low_4},
     {io_ptw_resp_bits_s1_ppn_low_3},
     {io_ptw_resp_bits_s1_ppn_low_2},
     {io_ptw_resp_bits_s1_ppn_low_1},
     {io_ptw_resp_bits_s1_ppn_low_0}};
  wire             _s1_paddr_T_12 = io_ptw_resp_bits_s1_entry_level == 2'h1;
  wire             _s1_paddr_T_14 = io_ptw_resp_bits_s1_entry_level == 2'h2;
  reg  [28:0]      readResult_p_ppn;
  reg              readResult_p_perm_pf;
  reg              readResult_p_perm_af;
  reg              readResult_p_perm_a;
  reg              readResult_p_perm_u;
  reg              readResult_p_perm_x;
  reg  [28:0]      readResult_p_gvpn;
  reg              readResult_p_g_perm_pf;
  reg              readResult_p_g_perm_af;
  reg              readResult_p_g_perm_a;
  reg              readResult_p_g_perm_x;
  reg  [1:0]       readResult_p_s2xlate;
  wire             onlyS2 = req_out_s2xlate_0 == 2'h2;
  wire             readResult_need_gpa_vpn_hit = need_gpa_vpn == req_out_0_vaddr[40:12];
  wire             _readResult_T_17 =
    req_out_v_0 & ~readResult_p_hit_last_REG
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit) & ~onlyS2 & hasGpf_0 & ~need_gpa;
  wire [1:0]       readResult_level =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire [2:0]       _GEN_2 =
    {io_ptw_resp_bits_s1_pteidx_7,
     io_ptw_resp_bits_s1_pteidx_6,
     io_ptw_resp_bits_s1_pteidx_5};
  wire [2:0]       _GEN_3 =
    {io_ptw_resp_bits_s1_pteidx_3,
     io_ptw_resp_bits_s1_pteidx_2,
     io_ptw_resp_bits_s1_pteidx_1};
  wire [2:0]       _readResult_s1tag_T_2 = _GEN_2 | _GEN_3;
  wire [28:0]      readResult_s1tag =
    {io_ptw_resp_bits_s1_entry_tag,
     |{io_ptw_resp_bits_s1_pteidx_7,
       io_ptw_resp_bits_s1_pteidx_6,
       io_ptw_resp_bits_s1_pteidx_5,
       io_ptw_resp_bits_s1_pteidx_4},
     |(_readResult_s1tag_T_2[2:1]),
     _readResult_s1tag_T_2[2] | _readResult_s1tag_T_2[0]};
  wire [19:0]      _GEN_4 =
    {io_ptw_resp_bits_s1_entry_tag[25:15], io_ptw_resp_bits_s2_entry_tag[17:9]};
  wire [19:0]      _GEN_5 =
    {io_ptw_resp_bits_s1_entry_tag[25:15], io_ptw_resp_bits_s2_entry_tag[17:9]};
  wire [19:0]      readResult_s1tagFix =
    ~(|io_ptw_resp_bits_s1_entry_level) & _hit_s2_T_3
      ? _GEN_5
      : ~(|io_ptw_resp_bits_s1_entry_level) & _hit_s2_T
          ? _GEN_4
          : _hit_s1_T_5 & _hit_s2_T
              ? io_ptw_resp_bits_s1_entry_tag[25:6]
              : io_ptw_resp_bits_s1_entry_tag[25:6];
  wire             _readResult_T_27 =
    io_ptw_resp_valid & need_gpa
    & need_gpa_vpn == (onlyS2_4
                         ? io_ptw_resp_bits_s2_entry_tag
                         : (&io_ptw_resp_bits_s2xlate)
                             ? (readResult_level == 2'h1
                                  ? {readResult_s1tagFix, need_gpa_vpn[8:0]}
                                  : readResult_level == 2'h0
                                      ? {readResult_s1tagFix[19:9], need_gpa_vpn[17:0]}
                                      : readResult_s1tag)
                             : readResult_s1tag);
  wire             _GEN_6 = io_flushPipe_0 | _readResult_T_17;
  wire             hit_read_0 = _entries_io_r_resp_0_bits_hit | readResult_p_hit_last_REG;
  wire             miss_read_0 =
    ~hit_read_0 & _portTranslateEnable_T | hasGpf_0 & ~readResult_p_hit_last_REG
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit) & ~onlyS2;
  wire             readResult_0_4_0_a =
    readResult_p_hit_last_REG ? readResult_p_perm_a : _entries_io_r_resp_0_bits_perm_0_a;
  wire             readResult_0_4_0_u =
    readResult_p_hit_last_REG ? readResult_p_perm_u : _entries_io_r_resp_0_bits_perm_0_u;
  reg              readResult_p_hit_last_REG_1;
  reg  [28:0]      readResult_p_ppn_1;
  reg              readResult_p_perm_1_pf;
  reg              readResult_p_perm_1_af;
  reg              readResult_p_perm_1_a;
  reg              readResult_p_perm_1_u;
  reg              readResult_p_perm_1_x;
  reg  [28:0]      readResult_p_gvpn_1;
  reg              readResult_p_g_perm_1_pf;
  reg              readResult_p_g_perm_1_af;
  reg              readResult_p_g_perm_1_a;
  reg              readResult_p_g_perm_1_x;
  reg  [1:0]       readResult_p_s2xlate_1;
  wire             onlyS2_1 = req_out_s2xlate_1 == 2'h2;
  wire             readResult_need_gpa_vpn_hit_1 = need_gpa_vpn == req_out_1_vaddr[40:12];
  wire             _readResult_T_54 =
    req_out_v_1 & ~readResult_p_hit_last_REG_1
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit_1) & ~onlyS2_1 & hasGpf_1
    & ~need_gpa;
  wire [1:0]       readResult_level_1 =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire [2:0]       _readResult_s1tag_T_10 = _GEN_2 | _GEN_3;
  wire [28:0]      readResult_s1tag_1 =
    {io_ptw_resp_bits_s1_entry_tag,
     |{io_ptw_resp_bits_s1_pteidx_7,
       io_ptw_resp_bits_s1_pteidx_6,
       io_ptw_resp_bits_s1_pteidx_5,
       io_ptw_resp_bits_s1_pteidx_4},
     |(_readResult_s1tag_T_10[2:1]),
     _readResult_s1tag_T_10[2] | _readResult_s1tag_T_10[0]};
  wire [19:0]      readResult_s1tagFix_1 =
    ~(|io_ptw_resp_bits_s1_entry_level) & _hit_s2_T_3
      ? _GEN_5
      : ~(|io_ptw_resp_bits_s1_entry_level) & _hit_s2_T
          ? _GEN_4
          : _hit_s1_T_5 & _hit_s2_T
              ? io_ptw_resp_bits_s1_entry_tag[25:6]
              : io_ptw_resp_bits_s1_entry_tag[25:6];
  wire             _readResult_T_64 =
    io_ptw_resp_valid & need_gpa
    & need_gpa_vpn == (onlyS2_4
                         ? io_ptw_resp_bits_s2_entry_tag
                         : (&io_ptw_resp_bits_s2xlate)
                             ? (readResult_level_1 == 2'h1
                                  ? {readResult_s1tagFix_1, need_gpa_vpn[8:0]}
                                  : readResult_level_1 == 2'h0
                                      ? {readResult_s1tagFix_1[19:9], need_gpa_vpn[17:0]}
                                      : readResult_s1tag_1)
                             : readResult_s1tag_1);
  wire             _GEN_7 = io_flushPipe_1 | _readResult_T_54;
  wire             hit_read_1 =
    _entries_io_r_resp_1_bits_hit | readResult_p_hit_last_REG_1;
  wire             miss_read_1 =
    ~hit_read_1 & _portTranslateEnable_T_2 | hasGpf_1 & ~readResult_p_hit_last_REG_1
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit_1) & ~onlyS2_1;
  wire             readResult_1_4_0_a =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_a
      : _entries_io_r_resp_1_bits_perm_0_a;
  wire             readResult_1_4_0_u =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_u
      : _entries_io_r_resp_1_bits_perm_0_u;
  reg              readResult_p_hit_last_REG_2;
  reg  [28:0]      readResult_p_ppn_2;
  reg              readResult_p_perm_2_pf;
  reg              readResult_p_perm_2_af;
  reg              readResult_p_perm_2_a;
  reg              readResult_p_perm_2_u;
  reg              readResult_p_perm_2_x;
  reg  [28:0]      readResult_p_gvpn_2;
  reg              readResult_p_g_perm_2_pf;
  reg              readResult_p_g_perm_2_af;
  reg              readResult_p_g_perm_2_a;
  reg              readResult_p_g_perm_2_x;
  reg  [1:0]       readResult_p_s2xlate_2;
  wire             onlyS2_2 = req_out_s2xlate_2 == 2'h2;
  wire             readResult_need_gpa_vpn_hit_2 = need_gpa_vpn == req_out_2_vaddr[40:12];
  wire             _readResult_T_91 =
    req_out_v_2 & ~readResult_p_hit_last_REG_2
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit_2) & ~onlyS2_2 & hasGpf_2
    & ~need_gpa;
  wire [1:0]       readResult_level_2 =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire [2:0]       _readResult_s1tag_T_18 = _GEN_2 | _GEN_3;
  wire [28:0]      readResult_s1tag_2 =
    {io_ptw_resp_bits_s1_entry_tag,
     |{io_ptw_resp_bits_s1_pteidx_7,
       io_ptw_resp_bits_s1_pteidx_6,
       io_ptw_resp_bits_s1_pteidx_5,
       io_ptw_resp_bits_s1_pteidx_4},
     |(_readResult_s1tag_T_18[2:1]),
     _readResult_s1tag_T_18[2] | _readResult_s1tag_T_18[0]};
  wire [19:0]      readResult_s1tagFix_2 =
    ~(|io_ptw_resp_bits_s1_entry_level) & _hit_s2_T_3
      ? _GEN_5
      : ~(|io_ptw_resp_bits_s1_entry_level) & _hit_s2_T
          ? _GEN_4
          : _hit_s1_T_5 & _hit_s2_T
              ? io_ptw_resp_bits_s1_entry_tag[25:6]
              : io_ptw_resp_bits_s1_entry_tag[25:6];
  wire             _readResult_T_101 =
    io_ptw_resp_valid & need_gpa
    & need_gpa_vpn == (onlyS2_4
                         ? io_ptw_resp_bits_s2_entry_tag
                         : (&io_ptw_resp_bits_s2xlate)
                             ? (readResult_level_2 == 2'h1
                                  ? {readResult_s1tagFix_2, need_gpa_vpn[8:0]}
                                  : readResult_level_2 == 2'h0
                                      ? {readResult_s1tagFix_2[19:9], need_gpa_vpn[17:0]}
                                      : readResult_s1tag_2)
                             : readResult_s1tag_2);
  wire             _GEN_8 = io_flushPipe_2 | _readResult_T_91;
  wire             hit_read_2 =
    _entries_io_r_resp_2_bits_hit | readResult_p_hit_last_REG_2;
  wire             readResult_2_4_0_a =
    readResult_p_hit_last_REG_2
      ? readResult_p_perm_2_a
      : _entries_io_r_resp_2_bits_perm_0_a;
  wire             readResult_2_4_0_u =
    readResult_p_hit_last_REG_2
      ? readResult_p_perm_2_u
      : _entries_io_r_resp_2_bits_perm_0_u;
  wire             af =
    (readResult_p_hit_last_REG
       ? readResult_p_perm_af
       : _entries_io_r_resp_0_bits_perm_0_af) | (|req_out_s2xlate_0)
    & (readResult_p_hit_last_REG
         ? readResult_p_g_perm_af
         : _entries_io_r_resp_0_bits_g_perm_0_af);
  wire             _instrPf_T =
    ~(~(~(|io_csr_priv_imode) & ~readResult_0_4_0_u | io_csr_priv_imode == 2'h1
        & readResult_0_4_0_u)
      & (readResult_p_hit_last_REG
           ? readResult_p_perm_x
           : _entries_io_r_resp_0_bits_perm_0_x))
    | (readResult_p_hit_last_REG
         ? readResult_p_perm_pf
         : _entries_io_r_resp_0_bits_perm_0_pf);
  wire             s1_valid = _portTranslateEnable_T & ~onlyS2;
  wire             s2_valid = (|req_out_s2xlate_0) & _portTranslateEnable_T;
  assign hasGpf_0 =
    (~(readResult_p_hit_last_REG
         ? readResult_p_g_perm_x
         : _entries_io_r_resp_0_bits_g_perm_0_x)
     | (readResult_p_hit_last_REG
          ? readResult_p_g_perm_pf
          : _entries_io_r_resp_0_bits_g_perm_0_pf)
     | ~(readResult_p_hit_last_REG
           ? readResult_p_g_perm_a
           : _entries_io_r_resp_0_bits_g_perm_0_a)) & s2_valid & ~af
    & ~((_instrPf_T | ~readResult_0_4_0_a) & s1_valid & ~af);
  wire             af_1 =
    (readResult_p_hit_last_REG_1
       ? readResult_p_perm_1_af
       : _entries_io_r_resp_1_bits_perm_0_af) | (|req_out_s2xlate_1)
    & (readResult_p_hit_last_REG_1
         ? readResult_p_g_perm_1_af
         : _entries_io_r_resp_1_bits_g_perm_0_af);
  wire             _instrPf_T_3 =
    ~(~(~(|io_csr_priv_imode) & ~readResult_1_4_0_u | io_csr_priv_imode == 2'h1
        & readResult_1_4_0_u)
      & (readResult_p_hit_last_REG_1
           ? readResult_p_perm_1_x
           : _entries_io_r_resp_1_bits_perm_0_x))
    | (readResult_p_hit_last_REG_1
         ? readResult_p_perm_1_pf
         : _entries_io_r_resp_1_bits_perm_0_pf);
  wire             s1_valid_1 = _portTranslateEnable_T_2 & ~onlyS2_1;
  wire             s2_valid_1 = (|req_out_s2xlate_1) & _portTranslateEnable_T_2;
  assign hasGpf_1 =
    (~(readResult_p_hit_last_REG_1
         ? readResult_p_g_perm_1_x
         : _entries_io_r_resp_1_bits_g_perm_0_x)
     | (readResult_p_hit_last_REG_1
          ? readResult_p_g_perm_1_pf
          : _entries_io_r_resp_1_bits_g_perm_0_pf)
     | ~(readResult_p_hit_last_REG_1
           ? readResult_p_g_perm_1_a
           : _entries_io_r_resp_1_bits_g_perm_0_a)) & s2_valid_1 & ~af_1
    & ~((_instrPf_T_3 | ~readResult_1_4_0_a) & s1_valid_1 & ~af_1);
  wire             af_2 =
    (readResult_p_hit_last_REG_2
       ? readResult_p_perm_2_af
       : _entries_io_r_resp_2_bits_perm_0_af) | (|req_out_s2xlate_2)
    & (readResult_p_hit_last_REG_2
         ? readResult_p_g_perm_2_af
         : _entries_io_r_resp_2_bits_g_perm_0_af);
  wire             _modeCheck_T_30 = io_csr_priv_imode == 2'h1;
  wire             _instrPf_T_6 =
    ~(~(~(|io_csr_priv_imode) & ~readResult_2_4_0_u | _modeCheck_T_30
        & readResult_2_4_0_u)
      & (readResult_p_hit_last_REG_2
           ? readResult_p_perm_2_x
           : _entries_io_r_resp_2_bits_perm_0_x))
    | (readResult_p_hit_last_REG_2
         ? readResult_p_perm_2_pf
         : _entries_io_r_resp_2_bits_perm_0_pf);
  wire             s1_valid_2 = _portTranslateEnable_T_4 & ~onlyS2_2;
  wire             s2_valid_2 = (|req_out_s2xlate_2) & _portTranslateEnable_T_4;
  wire [1:0]       req_s2xlate =
    virt_out_0
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : {1'h0, _miss_req_s2xlate_T_6 | hasGpf_0})
      : 2'h0;
  wire             ptw_just_back_noS2_hit_hit0 =
    io_ptw_resp_bits_s1_entry_tag[25:15] == req_out_0_vaddr[40:30];
  wire             ptw_just_back_noS2_hit_hit1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_0_vaddr[29:21];
  wire             ptw_just_back_onlyS2_hit_hit0 =
    io_ptw_resp_bits_s2_entry_tag[28:18] == req_out_0_vaddr[40:30];
  wire             ptw_just_back_onlyS2_hit_hit1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_0_vaddr[29:21];
  wire [1:0]       ptw_just_back_level =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire             ptw_just_back_hit0 =
    req_out_0_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             ptw_just_back_hit1 =
    req_out_0_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  reg  [1:0]       ptw_resp_bits_reg_s2xlate;
  reg  [25:0]      ptw_resp_bits_reg_s1_entry_tag;
  reg  [15:0]      ptw_resp_bits_reg_s1_entry_asid;
  reg  [13:0]      ptw_resp_bits_reg_s1_entry_vmid;
  reg  [1:0]       ptw_resp_bits_reg_s1_entry_level;
  reg  [2:0]       ptw_resp_bits_reg_s1_addr_low;
  reg              ptw_resp_bits_reg_s1_valididx_0;
  reg              ptw_resp_bits_reg_s1_valididx_1;
  reg              ptw_resp_bits_reg_s1_valididx_2;
  reg              ptw_resp_bits_reg_s1_valididx_3;
  reg              ptw_resp_bits_reg_s1_valididx_4;
  reg              ptw_resp_bits_reg_s1_valididx_5;
  reg              ptw_resp_bits_reg_s1_valididx_6;
  reg              ptw_resp_bits_reg_s1_valididx_7;
  reg  [28:0]      ptw_resp_bits_reg_s2_entry_tag;
  reg  [13:0]      ptw_resp_bits_reg_s2_entry_vmid;
  reg  [1:0]       ptw_resp_bits_reg_s2_entry_level;
  reg              ptw_already_back_last_REG;
  wire             ptw_already_back_noS2_hit_hit0 =
    ptw_resp_bits_reg_s1_entry_tag[25:15] == req_out_0_vaddr[40:30];
  wire             ptw_already_back_noS2_hit_hit1 =
    ptw_resp_bits_reg_s1_entry_tag[14:6] == req_out_0_vaddr[29:21];
  wire [7:0]       _GEN_9 =
    {{ptw_resp_bits_reg_s1_valididx_7},
     {ptw_resp_bits_reg_s1_valididx_6},
     {ptw_resp_bits_reg_s1_valididx_5},
     {ptw_resp_bits_reg_s1_valididx_4},
     {ptw_resp_bits_reg_s1_valididx_3},
     {ptw_resp_bits_reg_s1_valididx_2},
     {ptw_resp_bits_reg_s1_valididx_1},
     {ptw_resp_bits_reg_s1_valididx_0}};
  wire             ptw_already_back_onlyS2_hit_vmid_hit =
    {2'h0, ptw_resp_bits_reg_s2_entry_vmid} == io_csr_hgatp_asid;
  wire             ptw_already_back_onlyS2_hit_hit0 =
    ptw_resp_bits_reg_s2_entry_tag[28:18] == req_out_0_vaddr[40:30];
  wire             ptw_already_back_onlyS2_hit_hit1 =
    ptw_resp_bits_reg_s2_entry_tag[17:9] == req_out_0_vaddr[29:21];
  wire [1:0]       ptw_already_back_level =
    ptw_resp_bits_reg_s1_entry_level < ptw_resp_bits_reg_s2_entry_level
      ? ptw_resp_bits_reg_s2_entry_level
      : ptw_resp_bits_reg_s1_entry_level;
  wire             ptw_already_back_hit0 =
    req_out_0_vaddr[38:30] == ptw_resp_bits_reg_s1_entry_tag[23:15];
  wire             ptw_already_back_hit1 =
    req_out_0_vaddr[29:21] == ptw_resp_bits_reg_s1_entry_tag[14:6];
  wire [1:0]       req_s2xlate_1 =
    virt_out_1
      ? ((|io_csr_vsatp_mode) & (|io_csr_hgatp_mode)
           ? 2'h3
           : _miss_req_s2xlate_T_5 ? 2'h2 : {1'h0, _miss_req_s2xlate_T_6 | hasGpf_1})
      : 2'h0;
  wire             ptw_just_back_noS2_hit_hit0_1 =
    io_ptw_resp_bits_s1_entry_tag[25:15] == req_out_1_vaddr[40:30];
  wire             ptw_just_back_noS2_hit_hit1_1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_1_vaddr[29:21];
  wire             ptw_just_back_onlyS2_hit_hit0_1 =
    io_ptw_resp_bits_s2_entry_tag[28:18] == req_out_1_vaddr[40:30];
  wire             ptw_just_back_onlyS2_hit_hit1_1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_1_vaddr[29:21];
  wire [1:0]       ptw_just_back_level_1 =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire             ptw_just_back_hit0_1 =
    req_out_1_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             ptw_just_back_hit1_1 =
    req_out_1_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  reg  [1:0]       ptw_resp_bits_reg_1_s2xlate;
  reg  [25:0]      ptw_resp_bits_reg_1_s1_entry_tag;
  reg  [15:0]      ptw_resp_bits_reg_1_s1_entry_asid;
  reg  [13:0]      ptw_resp_bits_reg_1_s1_entry_vmid;
  reg  [1:0]       ptw_resp_bits_reg_1_s1_entry_level;
  reg  [2:0]       ptw_resp_bits_reg_1_s1_addr_low;
  reg              ptw_resp_bits_reg_1_s1_valididx_0;
  reg              ptw_resp_bits_reg_1_s1_valididx_1;
  reg              ptw_resp_bits_reg_1_s1_valididx_2;
  reg              ptw_resp_bits_reg_1_s1_valididx_3;
  reg              ptw_resp_bits_reg_1_s1_valididx_4;
  reg              ptw_resp_bits_reg_1_s1_valididx_5;
  reg              ptw_resp_bits_reg_1_s1_valididx_6;
  reg              ptw_resp_bits_reg_1_s1_valididx_7;
  reg  [28:0]      ptw_resp_bits_reg_1_s2_entry_tag;
  reg  [13:0]      ptw_resp_bits_reg_1_s2_entry_vmid;
  reg  [1:0]       ptw_resp_bits_reg_1_s2_entry_level;
  reg              ptw_already_back_last_REG_1;
  wire             ptw_already_back_noS2_hit_hit0_1 =
    ptw_resp_bits_reg_1_s1_entry_tag[25:15] == req_out_1_vaddr[40:30];
  wire             ptw_already_back_noS2_hit_hit1_1 =
    ptw_resp_bits_reg_1_s1_entry_tag[14:6] == req_out_1_vaddr[29:21];
  wire [7:0]       _GEN_10 =
    {{ptw_resp_bits_reg_1_s1_valididx_7},
     {ptw_resp_bits_reg_1_s1_valididx_6},
     {ptw_resp_bits_reg_1_s1_valididx_5},
     {ptw_resp_bits_reg_1_s1_valididx_4},
     {ptw_resp_bits_reg_1_s1_valididx_3},
     {ptw_resp_bits_reg_1_s1_valididx_2},
     {ptw_resp_bits_reg_1_s1_valididx_1},
     {ptw_resp_bits_reg_1_s1_valididx_0}};
  wire             ptw_already_back_onlyS2_hit_vmid_hit_1 =
    {2'h0, ptw_resp_bits_reg_1_s2_entry_vmid} == io_csr_hgatp_asid;
  wire             ptw_already_back_onlyS2_hit_hit0_1 =
    ptw_resp_bits_reg_1_s2_entry_tag[28:18] == req_out_1_vaddr[40:30];
  wire             ptw_already_back_onlyS2_hit_hit1_1 =
    ptw_resp_bits_reg_1_s2_entry_tag[17:9] == req_out_1_vaddr[29:21];
  wire [1:0]       ptw_already_back_level_1 =
    ptw_resp_bits_reg_1_s1_entry_level < ptw_resp_bits_reg_1_s2_entry_level
      ? ptw_resp_bits_reg_1_s2_entry_level
      : ptw_resp_bits_reg_1_s1_entry_level;
  wire             ptw_already_back_hit0_1 =
    req_out_1_vaddr[38:30] == ptw_resp_bits_reg_1_s1_entry_tag[23:15];
  wire             ptw_already_back_hit1_1 =
    req_out_1_vaddr[29:21] == ptw_resp_bits_reg_1_s1_entry_tag[14:6];
  assign io_requestor_2_req_ready_0 = ~req_out_v_2 | _miss_req_v_T_5;
  wire             _miss_req_s2xlate_T_4 = (|io_csr_vsatp_mode) & (|io_csr_hgatp_mode);
  wire [1:0]       _GEN_11 = {1'h0, _miss_req_s2xlate_T_6 | hasGpf_2};
  wire             _miss_req_v_T_4 = io_ptw_req_2_ready & miss_req_v;
  reg  [1:0]       miss_req_s2xlate_reg;
  wire             hit_s1_hit0 =
    io_ptw_resp_bits_s1_entry_tag[25:15] == req_out_2_vaddr[40:30];
  wire             hit_s1_hit1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_2_vaddr[29:21];
  wire             hit_s2_hit0 =
    io_ptw_resp_bits_s2_entry_tag[28:18] == req_out_2_vaddr[40:30];
  wire             hit_s2_hit1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_2_vaddr[29:21];
  reg              new_coming_last_REG;
  wire             miss_wire =
    new_coming_last_REG
    & (~hit_read_2 & _portTranslateEnable_T_4 | hasGpf_2 & ~readResult_p_hit_last_REG_2
       & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit_2) & ~onlyS2_2);
  reg              miss_v_valid;
  wire             miss_v = miss_v_valid | miss_wire;
  wire             _miss_req_v_T_3 =
    miss_wire | miss_v & _flush_mmu_delay_io_out & ~_mmu_flush_pipe_delay_io_out;
  reg              miss_req_v_valid;
  assign miss_req_v = miss_req_v_valid | _miss_req_v_T_3;
  wire             _GEN_12 =
    io_ptw_resp_valid
    & (miss_req_s2xlate_reg == 2'h2
         ? hit_s2_vmid_hit
           & (_hit_s2_T
                ? io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_2_vaddr[20:12]
                  & hit_s2_hit1 & hit_s2_hit0
                : (~_hit_s2_T_3 | hit_s2_hit1) & hit_s2_hit0)
         : io_ptw_resp_bits_s1_entry_asid == ((|miss_req_s2xlate_reg)
                                                ? io_csr_vsatp_asid
                                                : io_csr_satp_asid)
           & (~(|miss_req_s2xlate_reg) | _hit_s1_vmid_hit_T)
           & (_hit_s1_T_2
                ? io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_2_vaddr[20:15]
                  & hit_s1_hit1 & hit_s1_hit0
                : (~_hit_s1_T_5 | hit_s1_hit1) & hit_s1_hit0)
           & _GEN_0[req_out_2_vaddr[14:12]])
    & miss_req_s2xlate_reg == io_ptw_resp_bits_s2xlate & req_out_v_2
    & _portTranslateEnable_T_4;
  wire [28:0]      _s1_paddr_T_15 =
    _s1_paddr_T_14
      ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_1[req_out_2_vaddr[14:12]]}
      : _s1_paddr_T_12
          ? {io_ptw_resp_bits_s1_entry_ppn[25:6], req_out_2_vaddr[20:12]}
          : (|io_ptw_resp_bits_s1_entry_level)
              ? 29'h0
              : {io_ptw_resp_bits_s1_entry_ppn[25:15], req_out_2_vaddr[29:12]};
  wire [3:0][23:0] _GEN_13 =
    {{24'h0},
     {io_ptw_resp_bits_s2_entry_ppn},
     {{io_ptw_resp_bits_s2_entry_ppn[23:9], req_out_2_vaddr[20:12]}},
     {{io_ptw_resp_bits_s2_entry_ppn[23:18], req_out_2_vaddr[29:12]}}};
  wire             af_3 =
    io_ptw_resp_bits_s1_af | (|io_ptw_resp_bits_s2xlate) & io_ptw_resp_bits_s2_gaf;
  wire             _instrPf_T_9 =
    ~(~(~(|io_csr_priv_imode) & ~io_ptw_resp_bits_s1_entry_perm_u | _modeCheck_T_30
        & io_ptw_resp_bits_s1_entry_perm_u) & io_ptw_resp_bits_s1_entry_perm_x)
    | io_ptw_resp_bits_s1_pf;
  wire             s1_valid_3 = _portTranslateEnable_T_4 & ~onlyS2_4;
  wire             s2_valid_3 = (|io_ptw_resp_bits_s2xlate) & _portTranslateEnable_T_4;
  assign hasGpf_2 =
    _GEN_12
      ? (~io_ptw_resp_bits_s2_entry_perm_x | io_ptw_resp_bits_s2_gpf
         | ~io_ptw_resp_bits_s2_entry_perm_a) & s2_valid_3 & ~af_3
        & ~((_instrPf_T_9 | ~io_ptw_resp_bits_s1_entry_perm_a) & s1_valid_3 & ~af_3)
      : (~(readResult_p_hit_last_REG_2
             ? readResult_p_g_perm_2_x
             : _entries_io_r_resp_2_bits_g_perm_0_x)
         | (readResult_p_hit_last_REG_2
              ? readResult_p_g_perm_2_pf
              : _entries_io_r_resp_2_bits_g_perm_0_pf)
         | ~(readResult_p_hit_last_REG_2
               ? readResult_p_g_perm_2_a
               : _entries_io_r_resp_2_bits_g_perm_0_a)) & s2_valid_2 & ~af_2
        & ~((_instrPf_T_6 | ~readResult_2_4_0_a) & s1_valid_2 & ~af_2);
  wire             _GEN_14 = req_out_v_2 & io_flushPipe_2 & _portTranslateEnable_T_4;
  assign io_requestor_2_resp_valid_0 =
    _GEN_14 | _GEN_12 | req_out_v_2 & ~(miss_v & _portTranslateEnable_T_4);
  wire             readResult_resp_hit_noS2_hit_hit0 =
    io_ptw_resp_bits_s1_entry_tag[25:15] == io_requestor_0_req_bits_vaddr[40:30];
  wire             readResult_resp_hit_noS2_hit_hit1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_0_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_onlyS2_hit_hit0 =
    io_ptw_resp_bits_s2_entry_tag[28:18] == io_requestor_0_req_bits_vaddr[40:30];
  wire             readResult_resp_hit_onlyS2_hit_hit1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_0_req_bits_vaddr[29:21];
  wire [1:0]       readResult_resp_hit_level =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire             readResult_resp_hit_hit0 =
    io_requestor_0_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             readResult_resp_hit_hit1 =
    io_requestor_0_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  wire             readResult_resp_hit_noS2_hit_hit0_1 =
    io_ptw_resp_bits_s1_entry_tag[25:15] == io_requestor_1_req_bits_vaddr[40:30];
  wire             readResult_resp_hit_noS2_hit_hit1_1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_1_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_onlyS2_hit_hit0_1 =
    io_ptw_resp_bits_s2_entry_tag[28:18] == io_requestor_1_req_bits_vaddr[40:30];
  wire             readResult_resp_hit_onlyS2_hit_hit1_1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_1_req_bits_vaddr[29:21];
  wire [1:0]       readResult_resp_hit_level_1 =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire             readResult_resp_hit_hit0_1 =
    io_requestor_1_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             readResult_resp_hit_hit1_1 =
    io_requestor_1_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  wire             readResult_resp_hit_noS2_hit_hit0_2 =
    io_ptw_resp_bits_s1_entry_tag[25:15] == io_requestor_2_req_bits_vaddr[40:30];
  wire             readResult_resp_hit_noS2_hit_hit1_2 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_2_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_onlyS2_hit_hit0_2 =
    io_ptw_resp_bits_s2_entry_tag[28:18] == io_requestor_2_req_bits_vaddr[40:30];
  wire             readResult_resp_hit_onlyS2_hit_hit1_2 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_2_req_bits_vaddr[29:21];
  wire [1:0]       readResult_resp_hit_level_2 =
    _ptw_just_back_level_T_1
      ? io_ptw_resp_bits_s2_entry_level
      : io_ptw_resp_bits_s1_entry_level;
  wire             readResult_resp_hit_hit0_2 =
    io_requestor_2_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             readResult_resp_hit_hit1_2 =
    io_requestor_2_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      req_out_v_0 <= 1'h0;
      req_out_v_1 <= 1'h0;
      req_out_v_2 <= 1'h0;
      need_gpa <= 1'h0;
      resp_gpa_refill <= 1'h0;
      readResult_p_hit_last_REG <= 1'h0;
      readResult_p_hit_last_REG_1 <= 1'h0;
      readResult_p_hit_last_REG_2 <= 1'h0;
      ptw_already_back_last_REG <= 1'h0;
      ptw_already_back_last_REG_1 <= 1'h0;
      new_coming_last_REG <= 1'h0;
      miss_v_valid <= 1'h0;
      miss_req_v_valid <= 1'h0;
    end
    else begin
      req_out_v_0 <= ~io_flushPipe_0 & io_requestor_0_req_valid;
      req_out_v_1 <= ~io_flushPipe_1 & io_requestor_1_req_valid;
      req_out_v_2 <= ~io_flushPipe_2 & (_perfEvents_T_2 | ~_miss_req_v_T_5 & req_out_v_2);
      need_gpa <=
        ~(req_out_v_2 & hasGpf_2 & resp_gpa_refill & readResult_need_gpa_vpn_hit_2
          | io_flushPipe_2)
        & (_readResult_T_91
           | ~(req_out_v_1 & hasGpf_1 & resp_gpa_refill & readResult_need_gpa_vpn_hit_1
               | io_flushPipe_1)
           & (_readResult_T_54
              | ~(req_out_v_0 & hasGpf_0 & resp_gpa_refill & readResult_need_gpa_vpn_hit
                  | io_flushPipe_0) & (_readResult_T_17 | need_gpa)));
      resp_gpa_refill <=
        ~_GEN_8
        & (_readResult_T_101 | ~_GEN_7
           & (_readResult_T_64 | ~_GEN_6 & (_readResult_T_27 | resp_gpa_refill)));
      readResult_p_hit_last_REG <=
        (_ptw_just_back_T_12
           ? io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                  ? io_csr_vsatp_asid
                                                  : io_csr_satp_asid)
             & (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)
             & (_hit_s1_T_2
                  ? io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_0_req_bits_vaddr[20:15]
                    & readResult_resp_hit_noS2_hit_hit1
                    & readResult_resp_hit_noS2_hit_hit0
                  : (~_hit_s1_T_5 | readResult_resp_hit_noS2_hit_hit1)
                    & readResult_resp_hit_noS2_hit_hit0)
             & _GEN_0[io_requestor_0_req_bits_vaddr[14:12]]
           : onlyS2_4
               ? hit_s2_vmid_hit
                 & (_hit_s2_T
                      ? io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_0_req_bits_vaddr[20:12]
                        & readResult_resp_hit_onlyS2_hit_hit1
                        & readResult_resp_hit_onlyS2_hit_hit0
                      : (~_hit_s2_T_3 | readResult_resp_hit_onlyS2_hit_hit1)
                        & readResult_resp_hit_onlyS2_hit_hit0)
               : (readResult_resp_hit_level == 2'h2
                    ? io_requestor_0_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                               io_ptw_resp_bits_s1_addr_low}
                      & readResult_resp_hit_hit1 & readResult_resp_hit_hit0
                    : (readResult_resp_hit_level != 2'h1 | readResult_resp_hit_hit1)
                      & readResult_resp_hit_hit0)
                 & (~(&io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)
                 & ptw_just_back_vasid_hit) & io_ptw_resp_valid
        & req_in_s2xlate_0 == io_ptw_resp_bits_s2xlate;
      readResult_p_hit_last_REG_1 <=
        (_ptw_just_back_T_12
           ? io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                  ? io_csr_vsatp_asid
                                                  : io_csr_satp_asid)
             & (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)
             & (_hit_s1_T_2
                  ? io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_1_req_bits_vaddr[20:15]
                    & readResult_resp_hit_noS2_hit_hit1_1
                    & readResult_resp_hit_noS2_hit_hit0_1
                  : (~_hit_s1_T_5 | readResult_resp_hit_noS2_hit_hit1_1)
                    & readResult_resp_hit_noS2_hit_hit0_1)
             & _GEN_0[io_requestor_1_req_bits_vaddr[14:12]]
           : onlyS2_4
               ? hit_s2_vmid_hit
                 & (_hit_s2_T
                      ? io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_1_req_bits_vaddr[20:12]
                        & readResult_resp_hit_onlyS2_hit_hit1_1
                        & readResult_resp_hit_onlyS2_hit_hit0_1
                      : (~_hit_s2_T_3 | readResult_resp_hit_onlyS2_hit_hit1_1)
                        & readResult_resp_hit_onlyS2_hit_hit0_1)
               : (readResult_resp_hit_level_1 == 2'h2
                    ? io_requestor_1_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                               io_ptw_resp_bits_s1_addr_low}
                      & readResult_resp_hit_hit1_1 & readResult_resp_hit_hit0_1
                    : (readResult_resp_hit_level_1 != 2'h1 | readResult_resp_hit_hit1_1)
                      & readResult_resp_hit_hit0_1)
                 & (~(&io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)
                 & ptw_just_back_vasid_hit) & io_ptw_resp_valid
        & req_in_s2xlate_1 == io_ptw_resp_bits_s2xlate;
      readResult_p_hit_last_REG_2 <=
        (_ptw_just_back_T_12
           ? io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                  ? io_csr_vsatp_asid
                                                  : io_csr_satp_asid)
             & (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)
             & (_hit_s1_T_2
                  ? io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_2_req_bits_vaddr[20:15]
                    & readResult_resp_hit_noS2_hit_hit1_2
                    & readResult_resp_hit_noS2_hit_hit0_2
                  : (~_hit_s1_T_5 | readResult_resp_hit_noS2_hit_hit1_2)
                    & readResult_resp_hit_noS2_hit_hit0_2)
             & _GEN_0[io_requestor_2_req_bits_vaddr[14:12]]
           : onlyS2_4
               ? hit_s2_vmid_hit
                 & (_hit_s2_T
                      ? io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_2_req_bits_vaddr[20:12]
                        & readResult_resp_hit_onlyS2_hit_hit1_2
                        & readResult_resp_hit_onlyS2_hit_hit0_2
                      : (~_hit_s2_T_3 | readResult_resp_hit_onlyS2_hit_hit1_2)
                        & readResult_resp_hit_onlyS2_hit_hit0_2)
               : (readResult_resp_hit_level_2 == 2'h2
                    ? io_requestor_2_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                               io_ptw_resp_bits_s1_addr_low}
                      & readResult_resp_hit_hit1_2 & readResult_resp_hit_hit0_2
                    : (readResult_resp_hit_level_2 != 2'h1 | readResult_resp_hit_hit1_2)
                      & readResult_resp_hit_hit0_2)
                 & (~(&io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)
                 & ptw_just_back_vasid_hit) & io_ptw_resp_valid
        & req_in_s2xlate_2 == io_ptw_resp_bits_s2xlate;
      ptw_already_back_last_REG <= io_ptw_resp_valid;
      ptw_already_back_last_REG_1 <= io_ptw_resp_valid;
      new_coming_last_REG <= _perfEvents_T_2 & ~io_flushPipe_2;
      miss_v_valid <= ~(io_flushPipe_2 | _miss_req_v_T_5) & (miss_wire | miss_v_valid);
      miss_req_v_valid <=
        ~(io_flushPipe_2 | _miss_req_v_T_4 | _miss_req_v_T_5)
        & (_miss_req_v_T_3 | miss_req_v_valid);
    end
  end // always @(posedge, posedge)
  wire             _GEN_15 = _GEN_6 | ~_readResult_T_27;
  wire             readResult_onlyS2 = req_in_s2xlate_0 == 2'h2;
  wire [28:0]      readResult_ppn_s1 =
    _s1_paddr_T_14
      ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_1[io_requestor_0_req_bits_vaddr[14:12]]}
      : _s1_paddr_T_12
          ? {io_ptw_resp_bits_s1_entry_ppn[25:6], io_requestor_0_req_bits_vaddr[20:12]}
          : (|io_ptw_resp_bits_s1_entry_level)
              ? 29'h0
              : {io_ptw_resp_bits_s1_entry_ppn[25:15],
                 io_requestor_0_req_bits_vaddr[29:12]};
  wire [17:0]      readResult_gvpn =
    readResult_onlyS2 ? io_requestor_0_req_bits_vaddr[29:12] : readResult_ppn_s1[17:0];
  wire             readResult_onlyS2_1 = req_in_s2xlate_1 == 2'h2;
  wire [28:0]      readResult_ppn_s1_1 =
    _s1_paddr_T_14
      ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_1[io_requestor_1_req_bits_vaddr[14:12]]}
      : _s1_paddr_T_12
          ? {io_ptw_resp_bits_s1_entry_ppn[25:6], io_requestor_1_req_bits_vaddr[20:12]}
          : (|io_ptw_resp_bits_s1_entry_level)
              ? 29'h0
              : {io_ptw_resp_bits_s1_entry_ppn[25:15],
                 io_requestor_1_req_bits_vaddr[29:12]};
  wire [17:0]      readResult_gvpn_2 =
    readResult_onlyS2_1
      ? io_requestor_1_req_bits_vaddr[29:12]
      : readResult_ppn_s1_1[17:0];
  wire             readResult_onlyS2_2 = req_in_s2xlate_2 == 2'h2;
  wire [28:0]      readResult_ppn_s1_2 =
    _s1_paddr_T_14
      ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_1[io_requestor_2_req_bits_vaddr[14:12]]}
      : _s1_paddr_T_12
          ? {io_ptw_resp_bits_s1_entry_ppn[25:6], io_requestor_2_req_bits_vaddr[20:12]}
          : (|io_ptw_resp_bits_s1_entry_level)
              ? 29'h0
              : {io_ptw_resp_bits_s1_entry_ppn[25:15],
                 io_requestor_2_req_bits_vaddr[29:12]};
  wire [17:0]      readResult_gvpn_4 =
    readResult_onlyS2_2
      ? io_requestor_2_req_bits_vaddr[29:12]
      : readResult_ppn_s1_2[17:0];
  wire [3:0][23:0] _GEN_16 =
    {{24'h0},
     {io_ptw_resp_bits_s2_entry_ppn},
     {{io_ptw_resp_bits_s2_entry_ppn[23:9], readResult_gvpn[8:0]}},
     {{io_ptw_resp_bits_s2_entry_ppn[23:18], readResult_gvpn}}};
  wire [3:0][23:0] _GEN_17 =
    {{24'h0},
     {io_ptw_resp_bits_s2_entry_ppn},
     {{io_ptw_resp_bits_s2_entry_ppn[23:9], readResult_gvpn_2[8:0]}},
     {{io_ptw_resp_bits_s2_entry_ppn[23:18], readResult_gvpn_2}}};
  wire [3:0][23:0] _GEN_18 =
    {{24'h0},
     {io_ptw_resp_bits_s2_entry_ppn},
     {{io_ptw_resp_bits_s2_entry_ppn[23:9], readResult_gvpn_4[8:0]}},
     {{io_ptw_resp_bits_s2_entry_ppn[23:18], readResult_gvpn_4}}};
  always @(posedge clock) begin
    if (io_requestor_0_req_valid) begin
      req_out_0_vaddr <= io_requestor_0_req_bits_vaddr;
      virt_out_0 <= io_csr_priv_virt;
    end
    if (io_requestor_1_req_valid) begin
      req_out_1_vaddr <= io_requestor_1_req_bits_vaddr;
      virt_out_1 <= io_csr_priv_virt;
    end
    if (_perfEvents_T_2) begin
      req_out_2_vaddr <= io_requestor_2_req_bits_vaddr;
      virt_out_2 <= io_csr_priv_virt;
    end
    if (_GEN_8 | ~_readResult_T_101) begin
      if (_GEN_7) begin
        if (_GEN_15) begin
        end
        else
          need_gpa_gvpn <= io_ptw_resp_bits_s2_entry_tag;
      end
      else if (_readResult_T_64 | ~_GEN_15)
        need_gpa_gvpn <= io_ptw_resp_bits_s2_entry_tag;
    end
    else
      need_gpa_gvpn <= io_ptw_resp_bits_s2_entry_tag;
    if (io_ptw_resp_valid) begin
      readResult_p_ppn <=
        (|req_in_s2xlate_0)
          ? {5'h0, _GEN_16[io_ptw_resp_bits_s2_entry_level]}
          : readResult_ppn_s1;
      readResult_p_perm_pf <= io_ptw_resp_bits_s1_pf;
      readResult_p_perm_af <= io_ptw_resp_bits_s1_af;
      readResult_p_perm_a <= io_ptw_resp_bits_s1_entry_perm_a;
      readResult_p_perm_u <= io_ptw_resp_bits_s1_entry_perm_u;
      readResult_p_perm_x <= io_ptw_resp_bits_s1_entry_perm_x;
      readResult_p_gvpn <=
        readResult_onlyS2 ? io_ptw_resp_bits_s2_entry_tag : readResult_ppn_s1;
      readResult_p_g_perm_pf <= io_ptw_resp_bits_s2_gpf;
      readResult_p_g_perm_af <= io_ptw_resp_bits_s2_gaf;
      readResult_p_g_perm_a <= io_ptw_resp_bits_s2_entry_perm_a;
      readResult_p_g_perm_x <= io_ptw_resp_bits_s2_entry_perm_x;
      readResult_p_s2xlate <= io_ptw_resp_bits_s2xlate;
      readResult_p_ppn_1 <=
        (|req_in_s2xlate_1)
          ? {5'h0, _GEN_17[io_ptw_resp_bits_s2_entry_level]}
          : readResult_ppn_s1_1;
      readResult_p_perm_1_pf <= io_ptw_resp_bits_s1_pf;
      readResult_p_perm_1_af <= io_ptw_resp_bits_s1_af;
      readResult_p_perm_1_a <= io_ptw_resp_bits_s1_entry_perm_a;
      readResult_p_perm_1_u <= io_ptw_resp_bits_s1_entry_perm_u;
      readResult_p_perm_1_x <= io_ptw_resp_bits_s1_entry_perm_x;
      readResult_p_gvpn_1 <=
        readResult_onlyS2_1 ? io_ptw_resp_bits_s2_entry_tag : readResult_ppn_s1_1;
      readResult_p_g_perm_1_pf <= io_ptw_resp_bits_s2_gpf;
      readResult_p_g_perm_1_af <= io_ptw_resp_bits_s2_gaf;
      readResult_p_g_perm_1_a <= io_ptw_resp_bits_s2_entry_perm_a;
      readResult_p_g_perm_1_x <= io_ptw_resp_bits_s2_entry_perm_x;
      readResult_p_s2xlate_1 <= io_ptw_resp_bits_s2xlate;
      readResult_p_ppn_2 <=
        (|req_in_s2xlate_2)
          ? {5'h0, _GEN_18[io_ptw_resp_bits_s2_entry_level]}
          : readResult_ppn_s1_2;
      readResult_p_perm_2_pf <= io_ptw_resp_bits_s1_pf;
      readResult_p_perm_2_af <= io_ptw_resp_bits_s1_af;
      readResult_p_perm_2_a <= io_ptw_resp_bits_s1_entry_perm_a;
      readResult_p_perm_2_u <= io_ptw_resp_bits_s1_entry_perm_u;
      readResult_p_perm_2_x <= io_ptw_resp_bits_s1_entry_perm_x;
      readResult_p_gvpn_2 <=
        readResult_onlyS2_2 ? io_ptw_resp_bits_s2_entry_tag : readResult_ppn_s1_2;
      readResult_p_g_perm_2_pf <= io_ptw_resp_bits_s2_gpf;
      readResult_p_g_perm_2_af <= io_ptw_resp_bits_s2_gaf;
      readResult_p_g_perm_2_a <= io_ptw_resp_bits_s2_entry_perm_a;
      readResult_p_g_perm_2_x <= io_ptw_resp_bits_s2_entry_perm_x;
      readResult_p_s2xlate_2 <= io_ptw_resp_bits_s2xlate;
      ptw_resp_bits_reg_s2xlate <= io_ptw_resp_bits_s2xlate;
      ptw_resp_bits_reg_s1_entry_tag <= io_ptw_resp_bits_s1_entry_tag;
      ptw_resp_bits_reg_s1_entry_asid <= io_ptw_resp_bits_s1_entry_asid;
      ptw_resp_bits_reg_s1_entry_vmid <= io_ptw_resp_bits_s1_entry_vmid;
      ptw_resp_bits_reg_s1_entry_level <= io_ptw_resp_bits_s1_entry_level;
      ptw_resp_bits_reg_s1_addr_low <= io_ptw_resp_bits_s1_addr_low;
      ptw_resp_bits_reg_s1_valididx_0 <= io_ptw_resp_bits_s1_valididx_0;
      ptw_resp_bits_reg_s1_valididx_1 <= io_ptw_resp_bits_s1_valididx_1;
      ptw_resp_bits_reg_s1_valididx_2 <= io_ptw_resp_bits_s1_valididx_2;
      ptw_resp_bits_reg_s1_valididx_3 <= io_ptw_resp_bits_s1_valididx_3;
      ptw_resp_bits_reg_s1_valididx_4 <= io_ptw_resp_bits_s1_valididx_4;
      ptw_resp_bits_reg_s1_valididx_5 <= io_ptw_resp_bits_s1_valididx_5;
      ptw_resp_bits_reg_s1_valididx_6 <= io_ptw_resp_bits_s1_valididx_6;
      ptw_resp_bits_reg_s1_valididx_7 <= io_ptw_resp_bits_s1_valididx_7;
      ptw_resp_bits_reg_s2_entry_tag <= io_ptw_resp_bits_s2_entry_tag;
      ptw_resp_bits_reg_s2_entry_vmid <= io_ptw_resp_bits_s2_entry_vmid;
      ptw_resp_bits_reg_s2_entry_level <= io_ptw_resp_bits_s2_entry_level;
      ptw_resp_bits_reg_1_s2xlate <= io_ptw_resp_bits_s2xlate;
      ptw_resp_bits_reg_1_s1_entry_tag <= io_ptw_resp_bits_s1_entry_tag;
      ptw_resp_bits_reg_1_s1_entry_asid <= io_ptw_resp_bits_s1_entry_asid;
      ptw_resp_bits_reg_1_s1_entry_vmid <= io_ptw_resp_bits_s1_entry_vmid;
      ptw_resp_bits_reg_1_s1_entry_level <= io_ptw_resp_bits_s1_entry_level;
      ptw_resp_bits_reg_1_s1_addr_low <= io_ptw_resp_bits_s1_addr_low;
      ptw_resp_bits_reg_1_s1_valididx_0 <= io_ptw_resp_bits_s1_valididx_0;
      ptw_resp_bits_reg_1_s1_valididx_1 <= io_ptw_resp_bits_s1_valididx_1;
      ptw_resp_bits_reg_1_s1_valididx_2 <= io_ptw_resp_bits_s1_valididx_2;
      ptw_resp_bits_reg_1_s1_valididx_3 <= io_ptw_resp_bits_s1_valididx_3;
      ptw_resp_bits_reg_1_s1_valididx_4 <= io_ptw_resp_bits_s1_valididx_4;
      ptw_resp_bits_reg_1_s1_valididx_5 <= io_ptw_resp_bits_s1_valididx_5;
      ptw_resp_bits_reg_1_s1_valididx_6 <= io_ptw_resp_bits_s1_valididx_6;
      ptw_resp_bits_reg_1_s1_valididx_7 <= io_ptw_resp_bits_s1_valididx_7;
      ptw_resp_bits_reg_1_s2_entry_tag <= io_ptw_resp_bits_s2_entry_tag;
      ptw_resp_bits_reg_1_s2_entry_vmid <= io_ptw_resp_bits_s2_entry_vmid;
      ptw_resp_bits_reg_1_s2_entry_level <= io_ptw_resp_bits_s2_entry_level;
    end
    if (_miss_req_v_T_4) begin
      if (virt_out_2) begin
        if (_miss_req_s2xlate_T_4)
          miss_req_s2xlate_reg <= 2'h3;
        else if (_miss_req_s2xlate_T_5)
          miss_req_s2xlate_reg <= 2'h2;
        else
          miss_req_s2xlate_reg <= _GEN_11;
      end
      else
        miss_req_s2xlate_reg <= 2'h0;
    end
    if (io_flushPipe_2)
      need_gpa_vpn <= 29'h0;
    else if (_readResult_T_91)
      need_gpa_vpn <= req_out_2_vaddr[40:12];
    else if (io_flushPipe_1)
      need_gpa_vpn <= 29'h0;
    else if (_readResult_T_54)
      need_gpa_vpn <= req_out_1_vaddr[40:12];
    else if (io_flushPipe_0)
      need_gpa_vpn <= 29'h0;
    else if (_readResult_T_17)
      need_gpa_vpn <= req_out_0_vaddr[40:12];
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:46];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2F; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_out_0_vaddr = {_RANDOM[6'h0], _RANDOM[6'h1][8:0]};
        req_out_1_vaddr = {_RANDOM[6'h5][31:10], _RANDOM[6'h6][18:0]};
        req_out_2_vaddr = {_RANDOM[6'hA][31:20], _RANDOM[6'hB][28:0]};
        req_out_v_0 = _RANDOM[6'hF][30];
        req_out_v_1 = _RANDOM[6'hF][31];
        req_out_v_2 = _RANDOM[6'h10][0];
        virt_out_0 = _RANDOM[6'h10][1];
        virt_out_1 = _RANDOM[6'h10][2];
        virt_out_2 = _RANDOM[6'h10][3];
        need_gpa = _RANDOM[6'h10][4];
        need_gpa_vpn = {_RANDOM[6'h10][31:14], _RANDOM[6'h11][10:0]};
        need_gpa_gvpn = {_RANDOM[6'h11][31:11], _RANDOM[6'h12][7:0]};
        resp_gpa_refill = _RANDOM[6'h12][8];
        readResult_p_hit_last_REG = _RANDOM[6'h13][10];
        readResult_p_ppn = {_RANDOM[6'h13][31:11], _RANDOM[6'h14][7:0]};
        readResult_p_perm_pf = _RANDOM[6'h14][8];
        readResult_p_perm_af = _RANDOM[6'h14][9];
        readResult_p_perm_a = _RANDOM[6'h14][11];
        readResult_p_perm_u = _RANDOM[6'h14][13];
        readResult_p_perm_x = _RANDOM[6'h14][14];
        readResult_p_gvpn = {_RANDOM[6'h14][31:17], _RANDOM[6'h15][13:0]};
        readResult_p_g_perm_pf = _RANDOM[6'h15][14];
        readResult_p_g_perm_af = _RANDOM[6'h15][15];
        readResult_p_g_perm_a = _RANDOM[6'h15][17];
        readResult_p_g_perm_x = _RANDOM[6'h15][20];
        readResult_p_s2xlate = _RANDOM[6'h15][24:23];
        readResult_p_hit_last_REG_1 = _RANDOM[6'h17][2];
        readResult_p_ppn_1 = _RANDOM[6'h17][31:3];
        readResult_p_perm_1_pf = _RANDOM[6'h18][0];
        readResult_p_perm_1_af = _RANDOM[6'h18][1];
        readResult_p_perm_1_a = _RANDOM[6'h18][3];
        readResult_p_perm_1_u = _RANDOM[6'h18][5];
        readResult_p_perm_1_x = _RANDOM[6'h18][6];
        readResult_p_gvpn_1 = {_RANDOM[6'h18][31:9], _RANDOM[6'h19][5:0]};
        readResult_p_g_perm_1_pf = _RANDOM[6'h19][6];
        readResult_p_g_perm_1_af = _RANDOM[6'h19][7];
        readResult_p_g_perm_1_a = _RANDOM[6'h19][9];
        readResult_p_g_perm_1_x = _RANDOM[6'h19][12];
        readResult_p_s2xlate_1 = _RANDOM[6'h19][16:15];
        readResult_p_hit_last_REG_2 = _RANDOM[6'h1A][26];
        readResult_p_ppn_2 = {_RANDOM[6'h1A][31:27], _RANDOM[6'h1B][23:0]};
        readResult_p_perm_2_pf = _RANDOM[6'h1B][24];
        readResult_p_perm_2_af = _RANDOM[6'h1B][25];
        readResult_p_perm_2_a = _RANDOM[6'h1B][27];
        readResult_p_perm_2_u = _RANDOM[6'h1B][29];
        readResult_p_perm_2_x = _RANDOM[6'h1B][30];
        readResult_p_gvpn_2 = _RANDOM[6'h1C][29:1];
        readResult_p_g_perm_2_pf = _RANDOM[6'h1C][30];
        readResult_p_g_perm_2_af = _RANDOM[6'h1C][31];
        readResult_p_g_perm_2_a = _RANDOM[6'h1D][1];
        readResult_p_g_perm_2_x = _RANDOM[6'h1D][4];
        readResult_p_s2xlate_2 = _RANDOM[6'h1D][8:7];
        ptw_resp_bits_reg_s2xlate = _RANDOM[6'h1E][22:21];
        ptw_resp_bits_reg_s1_entry_tag = {_RANDOM[6'h1E][31:23], _RANDOM[6'h1F][16:0]};
        ptw_resp_bits_reg_s1_entry_asid = {_RANDOM[6'h1F][31:17], _RANDOM[6'h20][0]};
        ptw_resp_bits_reg_s1_entry_vmid = _RANDOM[6'h20][14:1];
        ptw_resp_bits_reg_s1_entry_level = _RANDOM[6'h20][23:22];
        ptw_resp_bits_reg_s1_addr_low = _RANDOM[6'h21][22:20];
        ptw_resp_bits_reg_s1_valididx_0 = _RANDOM[6'h22][15];
        ptw_resp_bits_reg_s1_valididx_1 = _RANDOM[6'h22][16];
        ptw_resp_bits_reg_s1_valididx_2 = _RANDOM[6'h22][17];
        ptw_resp_bits_reg_s1_valididx_3 = _RANDOM[6'h22][18];
        ptw_resp_bits_reg_s1_valididx_4 = _RANDOM[6'h22][19];
        ptw_resp_bits_reg_s1_valididx_5 = _RANDOM[6'h22][20];
        ptw_resp_bits_reg_s1_valididx_6 = _RANDOM[6'h22][21];
        ptw_resp_bits_reg_s1_valididx_7 = _RANDOM[6'h22][22];
        ptw_resp_bits_reg_s2_entry_tag = _RANDOM[6'h23][29:1];
        ptw_resp_bits_reg_s2_entry_vmid = _RANDOM[6'h24][27:14];
        ptw_resp_bits_reg_s2_entry_level = _RANDOM[6'h25][28:27];
        ptw_already_back_last_REG = _RANDOM[6'h26][11];
        ptw_resp_bits_reg_1_s2xlate = _RANDOM[6'h26][14:13];
        ptw_resp_bits_reg_1_s1_entry_tag = {_RANDOM[6'h26][31:15], _RANDOM[6'h27][8:0]};
        ptw_resp_bits_reg_1_s1_entry_asid = _RANDOM[6'h27][24:9];
        ptw_resp_bits_reg_1_s1_entry_vmid = {_RANDOM[6'h27][31:25], _RANDOM[6'h28][6:0]};
        ptw_resp_bits_reg_1_s1_entry_level = _RANDOM[6'h28][15:14];
        ptw_resp_bits_reg_1_s1_addr_low = _RANDOM[6'h29][14:12];
        ptw_resp_bits_reg_1_s1_valididx_0 = _RANDOM[6'h2A][7];
        ptw_resp_bits_reg_1_s1_valididx_1 = _RANDOM[6'h2A][8];
        ptw_resp_bits_reg_1_s1_valididx_2 = _RANDOM[6'h2A][9];
        ptw_resp_bits_reg_1_s1_valididx_3 = _RANDOM[6'h2A][10];
        ptw_resp_bits_reg_1_s1_valididx_4 = _RANDOM[6'h2A][11];
        ptw_resp_bits_reg_1_s1_valididx_5 = _RANDOM[6'h2A][12];
        ptw_resp_bits_reg_1_s1_valididx_6 = _RANDOM[6'h2A][13];
        ptw_resp_bits_reg_1_s1_valididx_7 = _RANDOM[6'h2A][14];
        ptw_resp_bits_reg_1_s2_entry_tag = {_RANDOM[6'h2A][31:25], _RANDOM[6'h2B][21:0]};
        ptw_resp_bits_reg_1_s2_entry_vmid = _RANDOM[6'h2C][19:6];
        ptw_resp_bits_reg_1_s2_entry_level = _RANDOM[6'h2D][20:19];
        ptw_already_back_last_REG_1 = _RANDOM[6'h2E][3];
        miss_req_s2xlate_reg = _RANDOM[6'h2E][6:5];
        new_coming_last_REG = _RANDOM[6'h2E][7];
        miss_v_valid = _RANDOM[6'h2E][8];
        miss_req_v_valid = _RANDOM[6'h2E][9];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        req_out_v_0 = 1'h0;
        req_out_v_1 = 1'h0;
        req_out_v_2 = 1'h0;
        need_gpa = 1'h0;
        resp_gpa_refill = 1'h0;
        readResult_p_hit_last_REG = 1'h0;
        readResult_p_hit_last_REG_1 = 1'h0;
        readResult_p_hit_last_REG_2 = 1'h0;
        ptw_already_back_last_REG = 1'h0;
        ptw_already_back_last_REG_1 = 1'h0;
        new_coming_last_REG = 1'h0;
        miss_v_valid = 1'h0;
        miss_req_v_valid = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DelayN_9 sfence_delay (
    .clock                 (clock),
    .io_in_valid           (io_sfence_valid),
    .io_in_bits_rs1        (io_sfence_bits_rs1),
    .io_in_bits_rs2        (io_sfence_bits_rs2),
    .io_in_bits_addr       (io_sfence_bits_addr),
    .io_in_bits_id         (io_sfence_bits_id),
    .io_in_bits_flushPipe  (io_sfence_bits_flushPipe),
    .io_in_bits_hv         (io_sfence_bits_hv),
    .io_in_bits_hg         (io_sfence_bits_hg),
    .io_out_valid          (_sfence_delay_io_out_valid),
    .io_out_bits_rs1       (_sfence_delay_io_out_bits_rs1),
    .io_out_bits_rs2       (_sfence_delay_io_out_bits_rs2),
    .io_out_bits_addr      (_sfence_delay_io_out_bits_addr),
    .io_out_bits_id        (_sfence_delay_io_out_bits_id),
    .io_out_bits_flushPipe (_sfence_delay_io_out_bits_flushPipe),
    .io_out_bits_hv        (_sfence_delay_io_out_bits_hv),
    .io_out_bits_hg        (_sfence_delay_io_out_bits_hg)
  );
  DelayN_10 satp_delay (
    .clock       (clock),
    .io_in_mode  (io_csr_satp_mode),
    .io_in_asid  (io_csr_satp_asid),
    .io_out_mode (_satp_delay_io_out_mode),
    .io_out_asid (_satp_delay_io_out_asid)
  );
  DelayN_10 vsatp_delay (
    .clock       (clock),
    .io_in_mode  (io_csr_vsatp_mode),
    .io_in_asid  (io_csr_vsatp_asid),
    .io_out_mode (_vsatp_delay_io_out_mode),
    .io_out_asid (/* unused */)
  );
  DelayN_10 hgatp_delay (
    .clock       (clock),
    .io_in_mode  (io_csr_hgatp_mode),
    .io_in_asid  (io_csr_hgatp_asid),
    .io_out_mode (_hgatp_delay_io_out_mode),
    .io_out_asid (/* unused */)
  );
  DelayN_1 flush_mmu_delay (
    .clock  (clock),
    .io_in
      (_sfence_delay_io_out_valid | io_csr_satp_changed | io_csr_vsatp_changed
       | io_csr_hgatp_changed),
    .io_out (_flush_mmu_delay_io_out)
  );
  DelayN_1 mmu_flush_pipe_delay (
    .clock  (clock),
    .io_in  (_sfence_delay_io_out_valid & _sfence_delay_io_out_bits_flushPipe),
    .io_out (_mmu_flush_pipe_delay_io_out)
  );
  TlbStorageWrapper entries (
    .clock                          (clock),
    .reset                          (reset),
    .io_sfence_valid                (_sfence_delay_io_out_valid),
    .io_sfence_bits_rs1             (_sfence_delay_io_out_bits_rs1),
    .io_sfence_bits_rs2             (_sfence_delay_io_out_bits_rs2),
    .io_sfence_bits_addr            (_sfence_delay_io_out_bits_addr),
    .io_sfence_bits_id              (_sfence_delay_io_out_bits_id),
    .io_sfence_bits_hv              (_sfence_delay_io_out_bits_hv),
    .io_sfence_bits_hg              (_sfence_delay_io_out_bits_hg),
    .io_csr_satp_asid               (_satp_delay_io_out_asid),
    .io_csr_vsatp_asid              (io_csr_vsatp_asid),
    .io_csr_hgatp_asid              (io_csr_hgatp_asid),
    .io_csr_priv_virt               (io_csr_priv_virt),
    .io_r_req_0_valid               (io_requestor_0_req_valid),
    .io_r_req_0_bits_vpn            (io_requestor_0_req_bits_vaddr[40:12]),
    .io_r_req_0_bits_s2xlate        (req_in_s2xlate_0),
    .io_r_req_1_valid               (io_requestor_1_req_valid),
    .io_r_req_1_bits_vpn            (io_requestor_1_req_bits_vaddr[40:12]),
    .io_r_req_1_bits_s2xlate        (req_in_s2xlate_1),
    .io_r_req_2_valid               (io_requestor_2_req_valid),
    .io_r_req_2_bits_vpn            (io_requestor_2_req_bits_vaddr[40:12]),
    .io_r_req_2_bits_s2xlate        (req_in_s2xlate_2),
    .io_r_resp_0_bits_hit           (_entries_io_r_resp_0_bits_hit),
    .io_r_resp_0_bits_ppn_0         (_entries_io_r_resp_0_bits_ppn_0),
    .io_r_resp_0_bits_perm_0_pf     (_entries_io_r_resp_0_bits_perm_0_pf),
    .io_r_resp_0_bits_perm_0_af     (_entries_io_r_resp_0_bits_perm_0_af),
    .io_r_resp_0_bits_perm_0_a      (_entries_io_r_resp_0_bits_perm_0_a),
    .io_r_resp_0_bits_perm_0_u      (_entries_io_r_resp_0_bits_perm_0_u),
    .io_r_resp_0_bits_perm_0_x      (_entries_io_r_resp_0_bits_perm_0_x),
    .io_r_resp_0_bits_g_perm_0_pf   (_entries_io_r_resp_0_bits_g_perm_0_pf),
    .io_r_resp_0_bits_g_perm_0_af   (_entries_io_r_resp_0_bits_g_perm_0_af),
    .io_r_resp_0_bits_g_perm_0_a    (_entries_io_r_resp_0_bits_g_perm_0_a),
    .io_r_resp_0_bits_g_perm_0_x    (_entries_io_r_resp_0_bits_g_perm_0_x),
    .io_r_resp_0_bits_s2xlate_0     (_entries_io_r_resp_0_bits_s2xlate_0),
    .io_r_resp_1_bits_hit           (_entries_io_r_resp_1_bits_hit),
    .io_r_resp_1_bits_ppn_0         (_entries_io_r_resp_1_bits_ppn_0),
    .io_r_resp_1_bits_perm_0_pf     (_entries_io_r_resp_1_bits_perm_0_pf),
    .io_r_resp_1_bits_perm_0_af     (_entries_io_r_resp_1_bits_perm_0_af),
    .io_r_resp_1_bits_perm_0_a      (_entries_io_r_resp_1_bits_perm_0_a),
    .io_r_resp_1_bits_perm_0_u      (_entries_io_r_resp_1_bits_perm_0_u),
    .io_r_resp_1_bits_perm_0_x      (_entries_io_r_resp_1_bits_perm_0_x),
    .io_r_resp_1_bits_g_perm_0_pf   (_entries_io_r_resp_1_bits_g_perm_0_pf),
    .io_r_resp_1_bits_g_perm_0_af   (_entries_io_r_resp_1_bits_g_perm_0_af),
    .io_r_resp_1_bits_g_perm_0_a    (_entries_io_r_resp_1_bits_g_perm_0_a),
    .io_r_resp_1_bits_g_perm_0_x    (_entries_io_r_resp_1_bits_g_perm_0_x),
    .io_r_resp_1_bits_s2xlate_0     (_entries_io_r_resp_1_bits_s2xlate_0),
    .io_r_resp_2_bits_hit           (_entries_io_r_resp_2_bits_hit),
    .io_r_resp_2_bits_ppn_0         (_entries_io_r_resp_2_bits_ppn_0),
    .io_r_resp_2_bits_perm_0_pf     (_entries_io_r_resp_2_bits_perm_0_pf),
    .io_r_resp_2_bits_perm_0_af     (_entries_io_r_resp_2_bits_perm_0_af),
    .io_r_resp_2_bits_perm_0_a      (_entries_io_r_resp_2_bits_perm_0_a),
    .io_r_resp_2_bits_perm_0_u      (_entries_io_r_resp_2_bits_perm_0_u),
    .io_r_resp_2_bits_perm_0_x      (_entries_io_r_resp_2_bits_perm_0_x),
    .io_r_resp_2_bits_g_perm_0_pf   (_entries_io_r_resp_2_bits_g_perm_0_pf),
    .io_r_resp_2_bits_g_perm_0_af   (_entries_io_r_resp_2_bits_g_perm_0_af),
    .io_r_resp_2_bits_g_perm_0_a    (_entries_io_r_resp_2_bits_g_perm_0_a),
    .io_r_resp_2_bits_g_perm_0_x    (_entries_io_r_resp_2_bits_g_perm_0_x),
    .io_r_resp_2_bits_s2xlate_0     (_entries_io_r_resp_2_bits_s2xlate_0),
    .io_w_valid
      (io_ptw_resp_valid & ~io_ptw_resp_bits_getGpa & ~_flush_mmu_delay_io_out),
    .io_w_bits_data_s2xlate         (io_ptw_resp_bits_s2xlate),
    .io_w_bits_data_s1_entry_tag    (io_ptw_resp_bits_s1_entry_tag),
    .io_w_bits_data_s1_entry_asid   (io_ptw_resp_bits_s1_entry_asid),
    .io_w_bits_data_s1_entry_vmid   (io_ptw_resp_bits_s1_entry_vmid),
    .io_w_bits_data_s1_entry_perm_d (io_ptw_resp_bits_s1_entry_perm_d),
    .io_w_bits_data_s1_entry_perm_a (io_ptw_resp_bits_s1_entry_perm_a),
    .io_w_bits_data_s1_entry_perm_g (io_ptw_resp_bits_s1_entry_perm_g),
    .io_w_bits_data_s1_entry_perm_u (io_ptw_resp_bits_s1_entry_perm_u),
    .io_w_bits_data_s1_entry_perm_x (io_ptw_resp_bits_s1_entry_perm_x),
    .io_w_bits_data_s1_entry_perm_w (io_ptw_resp_bits_s1_entry_perm_w),
    .io_w_bits_data_s1_entry_perm_r (io_ptw_resp_bits_s1_entry_perm_r),
    .io_w_bits_data_s1_entry_level  (io_ptw_resp_bits_s1_entry_level),
    .io_w_bits_data_s1_entry_ppn    (io_ptw_resp_bits_s1_entry_ppn),
    .io_w_bits_data_s1_ppn_low_0    (io_ptw_resp_bits_s1_ppn_low_0),
    .io_w_bits_data_s1_ppn_low_1    (io_ptw_resp_bits_s1_ppn_low_1),
    .io_w_bits_data_s1_ppn_low_2    (io_ptw_resp_bits_s1_ppn_low_2),
    .io_w_bits_data_s1_ppn_low_3    (io_ptw_resp_bits_s1_ppn_low_3),
    .io_w_bits_data_s1_ppn_low_4    (io_ptw_resp_bits_s1_ppn_low_4),
    .io_w_bits_data_s1_ppn_low_5    (io_ptw_resp_bits_s1_ppn_low_5),
    .io_w_bits_data_s1_ppn_low_6    (io_ptw_resp_bits_s1_ppn_low_6),
    .io_w_bits_data_s1_ppn_low_7    (io_ptw_resp_bits_s1_ppn_low_7),
    .io_w_bits_data_s1_valididx_0   (io_ptw_resp_bits_s1_valididx_0),
    .io_w_bits_data_s1_valididx_1   (io_ptw_resp_bits_s1_valididx_1),
    .io_w_bits_data_s1_valididx_2   (io_ptw_resp_bits_s1_valididx_2),
    .io_w_bits_data_s1_valididx_3   (io_ptw_resp_bits_s1_valididx_3),
    .io_w_bits_data_s1_valididx_4   (io_ptw_resp_bits_s1_valididx_4),
    .io_w_bits_data_s1_valididx_5   (io_ptw_resp_bits_s1_valididx_5),
    .io_w_bits_data_s1_valididx_6   (io_ptw_resp_bits_s1_valididx_6),
    .io_w_bits_data_s1_valididx_7   (io_ptw_resp_bits_s1_valididx_7),
    .io_w_bits_data_s1_pteidx_0     (io_ptw_resp_bits_s1_pteidx_0),
    .io_w_bits_data_s1_pteidx_1     (io_ptw_resp_bits_s1_pteidx_1),
    .io_w_bits_data_s1_pteidx_2     (io_ptw_resp_bits_s1_pteidx_2),
    .io_w_bits_data_s1_pteidx_3     (io_ptw_resp_bits_s1_pteidx_3),
    .io_w_bits_data_s1_pteidx_4     (io_ptw_resp_bits_s1_pteidx_4),
    .io_w_bits_data_s1_pteidx_5     (io_ptw_resp_bits_s1_pteidx_5),
    .io_w_bits_data_s1_pteidx_6     (io_ptw_resp_bits_s1_pteidx_6),
    .io_w_bits_data_s1_pteidx_7     (io_ptw_resp_bits_s1_pteidx_7),
    .io_w_bits_data_s1_pf           (io_ptw_resp_bits_s1_pf),
    .io_w_bits_data_s1_af           (io_ptw_resp_bits_s1_af),
    .io_w_bits_data_s2_entry_tag    (io_ptw_resp_bits_s2_entry_tag),
    .io_w_bits_data_s2_entry_ppn    (io_ptw_resp_bits_s2_entry_ppn),
    .io_w_bits_data_s2_entry_perm_d (io_ptw_resp_bits_s2_entry_perm_d),
    .io_w_bits_data_s2_entry_perm_a (io_ptw_resp_bits_s2_entry_perm_a),
    .io_w_bits_data_s2_entry_perm_g (io_ptw_resp_bits_s2_entry_perm_g),
    .io_w_bits_data_s2_entry_perm_u (io_ptw_resp_bits_s2_entry_perm_u),
    .io_w_bits_data_s2_entry_perm_x (io_ptw_resp_bits_s2_entry_perm_x),
    .io_w_bits_data_s2_entry_perm_w (io_ptw_resp_bits_s2_entry_perm_w),
    .io_w_bits_data_s2_entry_perm_r (io_ptw_resp_bits_s2_entry_perm_r),
    .io_w_bits_data_s2_entry_level  (io_ptw_resp_bits_s2_entry_level),
    .io_w_bits_data_s2_gpf          (io_ptw_resp_bits_s2_gpf),
    .io_w_bits_data_s2_gaf          (io_ptw_resp_bits_s2_gaf)
  );
  assign io_requestor_0_resp_bits_paddr_0 =
    _portTranslateEnable_T
      ? {readResult_p_hit_last_REG
           ? readResult_p_ppn[23:0]
           : _entries_io_r_resp_0_bits_ppn_0,
         req_out_0_vaddr[11:0]}
      : req_out_0_vaddr[35:0];
  assign io_requestor_0_resp_bits_gpaddr_0 =
    (readResult_p_hit_last_REG
       ? readResult_p_s2xlate
       : _entries_io_r_resp_0_bits_s2xlate_0) == 2'h2
      ? {5'h0, req_out_0_vaddr[35:0]}
      : {hasGpf_0
           ? (readResult_p_hit_last_REG ? readResult_p_gvpn : need_gpa_gvpn)
           : 29'h0,
         req_out_0_vaddr[11:0]};
  assign io_requestor_0_resp_bits_miss = miss_read_0;
  assign io_requestor_0_resp_bits_excp_0_gpf_instr = hasGpf_0;
  assign io_requestor_0_resp_bits_excp_0_pf_instr =
    (_instrPf_T | ~readResult_0_4_0_a) & s1_valid & ~af;
  assign io_requestor_0_resp_bits_excp_0_af_instr = af & (s1_valid | s2_valid);
  assign io_requestor_1_resp_bits_paddr_0 =
    _portTranslateEnable_T_2
      ? {readResult_p_hit_last_REG_1
           ? readResult_p_ppn_1[23:0]
           : _entries_io_r_resp_1_bits_ppn_0,
         req_out_1_vaddr[11:0]}
      : req_out_1_vaddr[35:0];
  assign io_requestor_1_resp_bits_gpaddr_0 =
    (readResult_p_hit_last_REG_1
       ? readResult_p_s2xlate_1
       : _entries_io_r_resp_1_bits_s2xlate_0) == 2'h2
      ? {5'h0, req_out_1_vaddr[35:0]}
      : {hasGpf_1
           ? (readResult_p_hit_last_REG_1 ? readResult_p_gvpn_1 : need_gpa_gvpn)
           : 29'h0,
         req_out_1_vaddr[11:0]};
  assign io_requestor_1_resp_bits_miss = miss_read_1;
  assign io_requestor_1_resp_bits_excp_0_gpf_instr = hasGpf_1;
  assign io_requestor_1_resp_bits_excp_0_pf_instr =
    (_instrPf_T_3 | ~readResult_1_4_0_a) & s1_valid_1 & ~af_1;
  assign io_requestor_1_resp_bits_excp_0_af_instr = af_1 & (s1_valid_1 | s2_valid_1);
  assign io_requestor_2_req_ready = io_requestor_2_req_ready_0;
  assign io_requestor_2_resp_valid = io_requestor_2_resp_valid_0;
  assign io_requestor_2_resp_bits_paddr_0 =
    _GEN_12
      ? {(|io_ptw_resp_bits_s2xlate)
           ? _GEN_13[io_ptw_resp_bits_s2_entry_level]
           : _s1_paddr_T_15[23:0],
         req_out_2_vaddr[11:0]}
      : _portTranslateEnable_T_4
          ? {readResult_p_hit_last_REG_2
               ? readResult_p_ppn_2[23:0]
               : _entries_io_r_resp_2_bits_ppn_0,
             req_out_2_vaddr[11:0]}
          : req_out_2_vaddr[35:0];
  assign io_requestor_2_resp_bits_gpaddr_0 =
    _GEN_12
      ? {_s1_paddr_T_15, req_out_2_vaddr[11:0]}
      : (readResult_p_hit_last_REG_2
           ? readResult_p_s2xlate_2
           : _entries_io_r_resp_2_bits_s2xlate_0) == 2'h2
          ? {5'h0, req_out_2_vaddr[35:0]}
          : {hasGpf_2
               ? (readResult_p_hit_last_REG_2 ? readResult_p_gvpn_2 : need_gpa_gvpn)
               : 29'h0,
             req_out_2_vaddr[11:0]};
  assign io_requestor_2_resp_bits_excp_0_gpf_instr = hasGpf_2;
  assign io_requestor_2_resp_bits_excp_0_pf_instr =
    _GEN_14
    | (_GEN_12
         ? (_instrPf_T_9 | ~io_ptw_resp_bits_s1_entry_perm_a) & s1_valid_3 & ~af_3
         : (_instrPf_T_6 | ~readResult_2_4_0_a) & s1_valid_2 & ~af_2);
  assign io_requestor_2_resp_bits_excp_0_af_instr =
    _GEN_12 ? af_3 & (s1_valid_3 | s2_valid_3) : af_2 & (s1_valid_2 | s2_valid_2);
  assign io_ptw_req_0_valid =
    req_out_v_0 & miss_read_0
    & ~(io_ptw_resp_valid & req_s2xlate == io_ptw_resp_bits_s2xlate
        & (_ptw_just_back_T_12
             ? io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                    ? io_csr_vsatp_asid
                                                    : io_csr_satp_asid)
               & (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)
               & (_hit_s1_T_2
                    ? io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_0_vaddr[20:15]
                      & ptw_just_back_noS2_hit_hit1 & ptw_just_back_noS2_hit_hit0
                    : (~_hit_s1_T_5 | ptw_just_back_noS2_hit_hit1)
                      & ptw_just_back_noS2_hit_hit0) & _GEN_0[req_out_0_vaddr[14:12]]
             : onlyS2_4
                 ? hit_s2_vmid_hit
                   & (_hit_s2_T
                        ? io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_0_vaddr[20:12]
                          & ptw_just_back_onlyS2_hit_hit1 & ptw_just_back_onlyS2_hit_hit0
                        : (~_hit_s2_T_3 | ptw_just_back_onlyS2_hit_hit1)
                          & ptw_just_back_onlyS2_hit_hit0)
                 : (ptw_just_back_level == 2'h2
                      ? req_out_0_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                   io_ptw_resp_bits_s1_addr_low}
                        & ptw_just_back_hit1 & ptw_just_back_hit0
                      : (ptw_just_back_level != 2'h1 | ptw_just_back_hit1)
                        & ptw_just_back_hit0)
                   & (~(&io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)
                   & ptw_just_back_vasid_hit) | ptw_already_back_last_REG
        & req_s2xlate == ptw_resp_bits_reg_s2xlate
        & (ptw_resp_bits_reg_s2xlate == 2'h0
             ? ptw_resp_bits_reg_s1_entry_asid == ((|ptw_resp_bits_reg_s2xlate)
                                                     ? io_csr_vsatp_asid
                                                     : io_csr_satp_asid)
               & (~(|ptw_resp_bits_reg_s2xlate)
                  | {2'h0, ptw_resp_bits_reg_s1_entry_vmid} == io_csr_hgatp_asid)
               & (ptw_resp_bits_reg_s1_entry_level == 2'h2
                    ? ptw_resp_bits_reg_s1_entry_tag[5:0] == req_out_0_vaddr[20:15]
                      & ptw_already_back_noS2_hit_hit1 & ptw_already_back_noS2_hit_hit0
                    : (ptw_resp_bits_reg_s1_entry_level != 2'h1
                       | ptw_already_back_noS2_hit_hit1) & ptw_already_back_noS2_hit_hit0)
               & _GEN_9[req_out_0_vaddr[14:12]]
             : ptw_resp_bits_reg_s2xlate == 2'h2
                 ? ptw_already_back_onlyS2_hit_vmid_hit
                   & (ptw_resp_bits_reg_s2_entry_level == 2'h2
                        ? ptw_resp_bits_reg_s2_entry_tag[8:0] == req_out_0_vaddr[20:12]
                          & ptw_already_back_onlyS2_hit_hit1
                          & ptw_already_back_onlyS2_hit_hit0
                        : (ptw_resp_bits_reg_s2_entry_level != 2'h1
                           | ptw_already_back_onlyS2_hit_hit1)
                          & ptw_already_back_onlyS2_hit_hit0)
                 : (ptw_already_back_level == 2'h2
                      ? req_out_0_vaddr[20:12] == {ptw_resp_bits_reg_s1_entry_tag[5:0],
                                                   ptw_resp_bits_reg_s1_addr_low}
                        & ptw_already_back_hit1 & ptw_already_back_hit0
                      : (ptw_already_back_level != 2'h1 | ptw_already_back_hit1)
                        & ptw_already_back_hit0)
                   & (ptw_resp_bits_reg_s2xlate != 2'h3
                      | ptw_already_back_onlyS2_hit_vmid_hit)
                   & ptw_resp_bits_reg_s1_entry_asid == io_csr_vsatp_asid));
  assign io_ptw_req_0_bits_vpn = req_out_0_vaddr[40:12];
  assign io_ptw_req_0_bits_s2xlate = req_s2xlate;
  assign io_ptw_req_0_bits_getGpa = hasGpf_0 & hit_read_0;
  assign io_ptw_req_1_valid =
    req_out_v_1 & miss_read_1
    & ~(io_ptw_resp_valid & req_s2xlate_1 == io_ptw_resp_bits_s2xlate
        & (_ptw_just_back_T_12
             ? io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                    ? io_csr_vsatp_asid
                                                    : io_csr_satp_asid)
               & (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)
               & (_hit_s1_T_2
                    ? io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_1_vaddr[20:15]
                      & ptw_just_back_noS2_hit_hit1_1 & ptw_just_back_noS2_hit_hit0_1
                    : (~_hit_s1_T_5 | ptw_just_back_noS2_hit_hit1_1)
                      & ptw_just_back_noS2_hit_hit0_1) & _GEN_0[req_out_1_vaddr[14:12]]
             : onlyS2_4
                 ? hit_s2_vmid_hit
                   & (_hit_s2_T
                        ? io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_1_vaddr[20:12]
                          & ptw_just_back_onlyS2_hit_hit1_1
                          & ptw_just_back_onlyS2_hit_hit0_1
                        : (~_hit_s2_T_3 | ptw_just_back_onlyS2_hit_hit1_1)
                          & ptw_just_back_onlyS2_hit_hit0_1)
                 : (ptw_just_back_level_1 == 2'h2
                      ? req_out_1_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                   io_ptw_resp_bits_s1_addr_low}
                        & ptw_just_back_hit1_1 & ptw_just_back_hit0_1
                      : (ptw_just_back_level_1 != 2'h1 | ptw_just_back_hit1_1)
                        & ptw_just_back_hit0_1)
                   & (~(&io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)
                   & ptw_just_back_vasid_hit) | ptw_already_back_last_REG_1
        & req_s2xlate_1 == ptw_resp_bits_reg_1_s2xlate
        & (ptw_resp_bits_reg_1_s2xlate == 2'h0
             ? ptw_resp_bits_reg_1_s1_entry_asid == ((|ptw_resp_bits_reg_1_s2xlate)
                                                       ? io_csr_vsatp_asid
                                                       : io_csr_satp_asid)
               & (~(|ptw_resp_bits_reg_1_s2xlate)
                  | {2'h0, ptw_resp_bits_reg_1_s1_entry_vmid} == io_csr_hgatp_asid)
               & (ptw_resp_bits_reg_1_s1_entry_level == 2'h2
                    ? ptw_resp_bits_reg_1_s1_entry_tag[5:0] == req_out_1_vaddr[20:15]
                      & ptw_already_back_noS2_hit_hit1_1
                      & ptw_already_back_noS2_hit_hit0_1
                    : (ptw_resp_bits_reg_1_s1_entry_level != 2'h1
                       | ptw_already_back_noS2_hit_hit1_1)
                      & ptw_already_back_noS2_hit_hit0_1)
               & _GEN_10[req_out_1_vaddr[14:12]]
             : ptw_resp_bits_reg_1_s2xlate == 2'h2
                 ? ptw_already_back_onlyS2_hit_vmid_hit_1
                   & (ptw_resp_bits_reg_1_s2_entry_level == 2'h2
                        ? ptw_resp_bits_reg_1_s2_entry_tag[8:0] == req_out_1_vaddr[20:12]
                          & ptw_already_back_onlyS2_hit_hit1_1
                          & ptw_already_back_onlyS2_hit_hit0_1
                        : (ptw_resp_bits_reg_1_s2_entry_level != 2'h1
                           | ptw_already_back_onlyS2_hit_hit1_1)
                          & ptw_already_back_onlyS2_hit_hit0_1)
                 : (ptw_already_back_level_1 == 2'h2
                      ? req_out_1_vaddr[20:12] == {ptw_resp_bits_reg_1_s1_entry_tag[5:0],
                                                   ptw_resp_bits_reg_1_s1_addr_low}
                        & ptw_already_back_hit1_1 & ptw_already_back_hit0_1
                      : (ptw_already_back_level_1 != 2'h1 | ptw_already_back_hit1_1)
                        & ptw_already_back_hit0_1)
                   & (ptw_resp_bits_reg_1_s2xlate != 2'h3
                      | ptw_already_back_onlyS2_hit_vmid_hit_1)
                   & ptw_resp_bits_reg_1_s1_entry_asid == io_csr_vsatp_asid));
  assign io_ptw_req_1_bits_vpn = req_out_1_vaddr[40:12];
  assign io_ptw_req_1_bits_s2xlate = req_s2xlate_1;
  assign io_ptw_req_1_bits_getGpa = hasGpf_1 & hit_read_1;
  assign io_ptw_req_2_valid = miss_req_v;
  assign io_ptw_req_2_bits_vpn = req_out_2_vaddr[40:12];
  assign io_ptw_req_2_bits_s2xlate =
    virt_out_2
      ? (_miss_req_s2xlate_T_4 ? 2'h3 : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN_11)
      : 2'h0;
  assign io_ptw_req_2_bits_getGpa = hasGpf_2 & hit_read_2;
endmodule

