"/home/tejas/Downloads/efinity/2023.2/bin/efx_pgm" --source "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr/UART.lbf" --dest "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.hex" --device "T120F324" --family "Trion" --periph "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.lpf" --interface_designer_settings "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART_or.ini" --enable_external_master_clock "off" --oscillator_clock_divider "DIV8" --active_capture_clk_edge "posedge" --spi_low_power_mode "on" --io_weak_pullup "on" --enable_roms "smart" --mode "active" --width "1" --release_tri_then_reset "on"