# compile vhdl design source files
vhdl work  \
"../../../../../../../ip_repo/keccak_f1600_ip_1.0/hdl/keccak_f1600_core.vhd" \
"../../../../../../../ip_repo/keccak_f1600_ip_1.0/hdl/keccak_f1600_ip_v1_0.vhd" \
"../../../../../../../ip_repo/keccak_f1600_ip_1.0/hdl/keccak_f1600_ip_v1_0_M00_AXIS.vhd" \
"../../../../../../../ip_repo/keccak_f1600_ip_1.0/hdl/keccak_f1600_ip_v1_0_S00_AXIS.vhd" \
"../../../../../../../ip_repo/keccak_f1600_ip_1.0/src/testbench.vhd" \

# Do not sort compile order
nosort
