git clone --depth 1 --no-tags https://github.com/ktheodosiou/ce232-Organization-and-Design-PC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58963868
git clone --depth 1 --no-tags https://github.com/heyyeh12/audio_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57168611
git clone --depth 1 --no-tags https://github.com/ethlogic/template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65534626
git clone --depth 1 --no-tags https://github.com/traz64/Pong-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61092080
git clone --depth 1 --no-tags https://github.com/blghnbngl/BasComp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62224543
git clone --depth 1 --no-tags https://github.com/selimolcum/De2i-150_Toy_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65398125
git clone --depth 1 --no-tags https://github.com/not-david/MINI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67764936
git clone --depth 1 --no-tags https://github.com/JeremyLi/opention.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66741370
git clone --depth 1 --no-tags https://github.com/Julianarch/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66786627
git clone --depth 1 --no-tags https://github.com/kevinzsd/ncsim_mix_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67513423
git clone --depth 1 --no-tags https://github.com/walei163/dca-270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64745583
git clone --depth 1 --no-tags https://github.com/wwwaldo/258_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63297863
git clone --depth 1 --no-tags https://github.com/collegefishies/decisive-pony.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63423094
git clone --depth 1 --no-tags https://github.com/willtuna/Digital_System_Design-Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61478737
git clone --depth 1 --no-tags https://github.com/seijirom/vivado-dice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61471884
git clone --depth 1 --no-tags https://github.com/tatsuki-m/Rubik-s-Cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61849257
git clone --depth 1 --no-tags https://github.com/joonahn/multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57036502
git clone --depth 1 --no-tags https://github.com/b3rquist/EE371Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57166629
git clone --depth 1 --no-tags https://github.com/muzilinxi90/OpenMIPS-SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59756059
git clone --depth 1 --no-tags https://github.com/bartosz0403/inzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59828868
git clone --depth 1 --no-tags https://github.com/krutarthkikani/OCP-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58305002
git clone --depth 1 --no-tags https://github.com/DigitialLogicSummerCourse2016/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60518300
git clone --depth 1 --no-tags https://github.com/vgbraga/DE2TVGalaga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59762302
git clone --depth 1 --no-tags https://github.com/Daniel-Sandoval-Adanis/IIIProyecto_Grupo9_ISemestre_2016_Oviedo_Sandoval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60734917
git clone --depth 1 --no-tags https://github.com/adrianradulescu/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62341455
git clone --depth 1 --no-tags https://github.com/NJU-CS-SYS/spi_flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62737182
git clone --depth 1 --no-tags https://github.com/junolym/cpum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59094305
git clone --depth 1 --no-tags https://github.com/pengyou12/SyncFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59084398
git clone --depth 1 --no-tags https://github.com/hcng10/isp_on_roach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59103985
git clone --depth 1 --no-tags https://github.com/rstasney/540Nexy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59247548
git clone --depth 1 --no-tags https://github.com/masson2013/NewJIT_ACC8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57346775
git clone --depth 1 --no-tags https://github.com/gelloria/ProyectoGraduacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66304611
git clone --depth 1 --no-tags https://github.com/joseduquem/TLS---20162.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67273486
git clone --depth 1 --no-tags https://github.com/samgianelli/FPGA-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67770333
git clone --depth 1 --no-tags https://github.com/pichu0528/8_Bit_Adder_And_Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67373092
git clone --depth 1 --no-tags https://github.com/0xff07/CO-HW2-32bits-Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67131438
git clone --depth 1 --no-tags https://github.com/Deiugarte/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67088902
git clone --depth 1 --no-tags https://github.com/Guan-Wei/testbench_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66657329
git clone --depth 1 --no-tags https://github.com/omaigaphx/SENSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65968484
git clone --depth 1 --no-tags https://github.com/luiso1530/DigitalesTEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65268011
git clone --depth 1 --no-tags https://github.com/JTJL/IO_polling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60976173
git clone --depth 1 --no-tags https://github.com/nadaawad/complex-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61117153
git clone --depth 1 --no-tags https://github.com/LiJiaT/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64979403
git clone --depth 1 --no-tags https://github.com/evaristo1094/Proyecto_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66119313
git clone --depth 1 --no-tags https://github.com/wyxduee/Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63767282
git clone --depth 1 --no-tags https://github.com/gabrielspires/OC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62461433
git clone --depth 1 --no-tags https://github.com/abemac/verilog-to-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61567755
git clone --depth 1 --no-tags https://github.com/Inud/position-detector-hc-sr04-8x8-Led-Matrix-De1-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62651100
git clone --depth 1 --no-tags https://github.com/sdbuch/esn_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62248032
git clone --depth 1 --no-tags https://github.com/ckcompton/4bitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62917034
git clone --depth 1 --no-tags https://github.com/SQUIER22/OiAK-PROJEKT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60282613
git clone --depth 1 --no-tags https://github.com/expiron/RemoteCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62598261
git clone --depth 1 --no-tags https://github.com/jonsonxp/shell-vc707-riffa2-ap_fifo32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62540093
git clone --depth 1 --no-tags https://github.com/colinww/spi-core-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63711058
git clone --depth 1 --no-tags https://github.com/black0ctopus/verilog_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63796420
git clone --depth 1 --no-tags https://github.com/jonsonxp/shell-zybo-xillybus-ap_fifo32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66061307
git clone --depth 1 --no-tags https://github.com/chl89828/Verilog-Factorial-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58810323
git clone --depth 1 --no-tags https://github.com/Bernard1010/proy_3_grupo_12_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59056488
git clone --depth 1 --no-tags https://github.com/dsantamaria1/lab1_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58407422
git clone --depth 1 --no-tags https://github.com/justinzhf/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59077008
git clone --depth 1 --no-tags https://github.com/tjunxiang92/Verilog-Js-Parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59177763
git clone --depth 1 --no-tags https://github.com/nadaawad/real-design-one-iteration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61879289
git clone --depth 1 --no-tags https://github.com/manjeetsingh87/16-bit-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60038537
git clone --depth 1 --no-tags https://github.com/martin5696/Digital-Flute.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62237414
git clone --depth 1 --no-tags https://github.com/YYYYusuke/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62294264
git clone --depth 1 --no-tags https://github.com/wittgacy/micro_ctrl_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62490283
git clone --depth 1 --no-tags https://github.com/0xff07/CO-HW4-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62506476
git clone --depth 1 --no-tags https://github.com/phaniram-sayapaneni/Guessing-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64892263
git clone --depth 1 --no-tags https://github.com/louislxw/xillybus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65918404
git clone --depth 1 --no-tags https://github.com/crispaGM/ANTARES-R2_PBLSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66845374
git clone --depth 1 --no-tags https://github.com/serhatcevikel/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66685134
git clone --depth 1 --no-tags https://github.com/kevin-gadek/Pipelined-MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66669278
git clone --depth 1 --no-tags https://github.com/eipi10ydz/Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57951656
git clone --depth 1 --no-tags https://github.com/Naveen8989/hello-java.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57236842
git clone --depth 1 --no-tags https://github.com/nalak11/MyComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57871893
git clone --depth 1 --no-tags https://github.com/Marcoslz22/Segundo_Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58017581
git clone --depth 1 --no-tags https://github.com/ChiWeiHsiao/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56970499
git clone --depth 1 --no-tags https://github.com/zhouben/CommunicationExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57050623
git clone --depth 1 --no-tags https://github.com/andrewaca/noc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59480847
git clone --depth 1 --no-tags https://github.com/danirivas/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58216789
git clone --depth 1 --no-tags https://github.com/LuisAlfaroR/Proy_3_Grupo_11_Sem_1_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59515308
git clone --depth 1 --no-tags https://github.com/srossi93/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59759744
git clone --depth 1 --no-tags https://github.com/3du4rd099/Proy_1_grupo_3_lab_digitales_II_sem_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65957029
git clone --depth 1 --no-tags https://github.com/mehtac12/Matrix_Inversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66402643
git clone --depth 1 --no-tags https://github.com/wcoto/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66913662
git clone --depth 1 --no-tags https://github.com/elicassion/DE-II-PIPELINE-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61102255
git clone --depth 1 --no-tags https://github.com/FPGAHDL/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61707206
git clone --depth 1 --no-tags https://github.com/ucla-projects/dodgeball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60645874
git clone --depth 1 --no-tags https://github.com/Regd11/Cache2Way.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58875107
git clone --depth 1 --no-tags https://github.com/DingjZhang/Pipelining-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59582421
git clone --depth 1 --no-tags https://github.com/elaxcc/Verilog_ChipProto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59552988
git clone --depth 1 --no-tags https://github.com/ucla-projects/verilog-fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59639453
git clone --depth 1 --no-tags https://github.com/franzwc/FPGA-Testes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63715783
git clone --depth 1 --no-tags https://github.com/ysei/OSNT-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63525295
git clone --depth 1 --no-tags https://github.com/MDMTseng/VerilogPlayGround.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63930526
git clone --depth 1 --no-tags https://github.com/rongguo121/rongguo121.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57012473
git clone --depth 1 --no-tags https://github.com/tengyifei/lab8_ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57100764
git clone --depth 1 --no-tags https://github.com/nipunagarwala/ee382c_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57936814
git clone --depth 1 --no-tags https://github.com/OPup/Musca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57053469
git clone --depth 1 --no-tags https://github.com/NPWorkSpace/fibNumberGen-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57183083
