{"sha": "26d50717b8fa7927e62f78092435db0e0c178035", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjZkNTA3MTdiOGZhNzkyN2U2MmY3ODA5MjQzNWRiMGUwYzE3ODAzNQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2018-10-22T07:25:51Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2018-10-22T07:25:51Z"}, "message": "i386: Enable AVX512 memory broadcast for INT add\n\nMany AVX512 vector operations can broadcast from a scalar memory source.\nThis patch enables memory broadcast for INT add operations.\n\ngcc/\n\n\tPR target/72782\n\t* config/i386/sse.md (avx512bcst): Updated for V4SI, V2DI, V8SI,\n\tV4DI, V16SI and V8DI.\n\t(*sub<mode>3<mask_name>_bcst): New.\n\t(*add<mode>3<mask_name>_bcst): Likewise.\n\ngcc/testsuite/\n\n\tPR target/72782\n\t* gcc.target/i386/avx512f-add-di-zmm-1.c: New test.\n\t* gcc.target/i386/avx512f-add-si-zmm-1.c: Likewise.\n\t* gcc.target/i386/avx512f-add-si-zmm-2.c: Likewise.\n\t* gcc.target/i386/avx512f-add-si-zmm-3.c: Likewise.\n\t* gcc.target/i386/avx512f-add-si-zmm-4.c: Likewise.\n\t* gcc.target/i386/avx512f-add-si-zmm-5.c: Likewise.\n\t* gcc.target/i386/avx512f-add-si-zmm-6.c: Likewise.\n\t* gcc.target/i386/avx512f-sub-di-zmm-1.c: Likewise.\n\t* gcc.target/i386/avx512f-sub-si-zmm-1.c: Likewise.\n\t* gcc.target/i386/avx512f-sub-si-zmm-2.c: Likewise.\n\t* gcc.target/i386/avx512f-sub-si-zmm-3.c: Likewise.\n\t* gcc.target/i386/avx512f-sub-si-zmm-4.c: Likewise.\n\t* gcc.target/i386/avx512f-sub-si-zmm-5.c: Likewise.\n\t* gcc.target/i386/avx512vl-add-si-xmm-1.c: Likewise.\n\t* gcc.target/i386/avx512vl-add-si-ymm-1.c: Likewise.\n\t* gcc.target/i386/avx512vl-sub-si-xmm-1.c: Likewise.\n\t* gcc.target/i386/avx512vl-sub-si-ymm-1.c: Likewise.\n\nFrom-SVN: r265368", "tree": {"sha": "af7c6f63613051c9ddfe2123f718f020e1674906", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/af7c6f63613051c9ddfe2123f718f020e1674906"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/26d50717b8fa7927e62f78092435db0e0c178035", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/26d50717b8fa7927e62f78092435db0e0c178035", "html_url": "https://github.com/Rust-GCC/gccrs/commit/26d50717b8fa7927e62f78092435db0e0c178035", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/26d50717b8fa7927e62f78092435db0e0c178035/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "0067ddcc0fca060a18243cec30d3d7f3931acbc3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0067ddcc0fca060a18243cec30d3d7f3931acbc3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0067ddcc0fca060a18243cec30d3d7f3931acbc3"}], "stats": {"total": 262, "additions": 261, "deletions": 1}, "files": [{"sha": "308da786ebb649ecd7bc4be5148a29e280b92b67", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -1,3 +1,11 @@\n+2018-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* config/i386/sse.md (avx512bcst): Updated for V4SI, V2DI, V8SI,\n+\tV4DI, V16SI and V8DI.\n+\t(*sub<mode>3<mask_name>_bcst): New.\n+\t(*add<mode>3<mask_name>_bcst): Likewise.\n+\n 2018-10-21  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/72782"}, {"sha": "c831ae2d465e5f4b0255577728d11125ac7b25de", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 28, "deletions": 1, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -656,7 +656,10 @@\n    V16SF V8DF])\n \n (define_mode_attr avx512bcst\n-  [(V4SF \"%{1to4%}\") (V2DF \"%{1to2%}\")\n+  [(V4SI \"%{1to4%}\") (V2DI \"%{1to2%}\")\n+   (V8SI \"%{1to8%}\") (V4DI \"%{1to4%}\")\n+   (V16SI \"%{1to16%}\") (V8DI \"%{1to8%}\")\n+   (V4SF \"%{1to4%}\") (V2DF \"%{1to2%}\")\n    (V8SF \"%{1to8%}\") (V4DF \"%{1to4%}\")\n    (V16SF \"%{1to16%}\") (V8DF \"%{1to8%}\")])\n \n@@ -10440,6 +10443,30 @@\n    (set_attr \"prefix\" \"orig,vex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n+(define_insn \"*sub<mode>3_bcst\"\n+  [(set (match_operand:VI48_AVX512VL 0 \"register_operand\" \"=v\")\n+\t(minus:VI48_AVX512VL\n+\t  (match_operand:VI48_AVX512VL 1 \"register_operand\" \"v\")\n+\t  (vec_duplicate:VI48_AVX512VL\n+\t    (match_operand:<ssescalarmode> 2 \"memory_operand\" \"m\"))))]\n+  \"TARGET_AVX512F && ix86_binary_operator_ok (MINUS, <MODE>mode, operands)\"\n+  \"vpsub<ssemodesuffix>\\t{%2<avx512bcst>, %1, %0|%0, %1, %2<avx512bcst>}\"\n+  [(set_attr \"type\" \"sseiadd\")\n+   (set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n+(define_insn \"*add<mode>3_bcst\"\n+  [(set (match_operand:VI48_AVX512VL 0 \"register_operand\" \"=v\")\n+\t(plus:VI48_AVX512VL\n+\t  (vec_duplicate:VI48_AVX512VL\n+\t    (match_operand:<ssescalarmode> 1 \"memory_operand\" \"m\"))\n+\t  (match_operand:VI48_AVX512VL 2 \"register_operand\" \"v\")))]\n+  \"TARGET_AVX512F && ix86_binary_operator_ok (PLUS, <MODE>mode, operands)\"\n+  \"vpadd<ssemodesuffix>\\t{%1<avx512bcst>, %2, %0|%0, %2, %1<avx512bcst>}\"\n+  [(set_attr \"type\" \"sseiadd\")\n+   (set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n (define_insn \"*<plusminus_insn><mode>3_mask\"\n   [(set (match_operand:VI48_AVX512VL 0 \"register_operand\" \"=v\")\n \t(vec_merge:VI48_AVX512VL"}, {"sha": "15e03fab46a9c3a0711ef462fe1f3b748da445ce", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 21, "deletions": 0, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -1,3 +1,24 @@\n+2018-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* gcc.target/i386/avx512f-add-di-zmm-1.c: New test.\n+\t* gcc.target/i386/avx512f-add-si-zmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-add-si-zmm-2.c: Likewise.\n+\t* gcc.target/i386/avx512f-add-si-zmm-3.c: Likewise.\n+\t* gcc.target/i386/avx512f-add-si-zmm-4.c: Likewise.\n+\t* gcc.target/i386/avx512f-add-si-zmm-5.c: Likewise.\n+\t* gcc.target/i386/avx512f-add-si-zmm-6.c: Likewise.\n+\t* gcc.target/i386/avx512f-sub-di-zmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-sub-si-zmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-sub-si-zmm-2.c: Likewise.\n+\t* gcc.target/i386/avx512f-sub-si-zmm-3.c: Likewise.\n+\t* gcc.target/i386/avx512f-sub-si-zmm-4.c: Likewise.\n+\t* gcc.target/i386/avx512f-sub-si-zmm-5.c: Likewise.\n+\t* gcc.target/i386/avx512vl-add-si-xmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512vl-add-si-ymm-1.c: Likewise.\n+\t* gcc.target/i386/avx512vl-sub-si-xmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512vl-sub-si-ymm-1.c: Likewise.\n+\n 2018-10-21  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/72782"}, {"sha": "eaf5093b9c4e4f9d93822d998ee764ad2a78ca93", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-di-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-di-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-di-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-di-zmm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddq\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastq\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi64\n+#define SCALAR long long\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "bdb5a1802cc5977989fc1bfc744624f822106076", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-si-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "de2148dbf531af4f2948514f28a0030ae9e98184", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-si-zmm-2.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-2.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-2.h\""}, {"sha": "b581f8afefa8ba4de61efb03fa9f5ad868559989", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-si-zmm-3.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-3.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-3.h\""}, {"sha": "04f199fd1abd2f7a5367a497b66a14998346b681", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-si-zmm-4.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-4.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+%zmm\\[0-9\\]+, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-4.h\""}, {"sha": "983d39066640e4333cf817a31aaee01d7293c013", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-si-zmm-5.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-5.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-5.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-5.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+\\[^\\n\\]*\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-5.h\""}, {"sha": "54dba2b3f7349f38961c90e17e36fd108b198d7c", "filename": "gcc/testsuite/gcc.target/i386/avx512f-add-si-zmm-6.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-6.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-6.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-add-si-zmm-6.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+\\[^\\n\\]*\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-6.h\""}, {"sha": "771f23df57a8d5b395ced917e998143fb1f66fa5", "filename": "gcc/testsuite/gcc.target/i386/avx512f-sub-di-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-di-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-di-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-di-zmm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpsubq\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastq\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op sub\n+#define suffix epi64\n+#define SCALAR long long\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "3e4897c4a8a303ce5f2a12768f3254b5d227a8bb", "filename": "gcc/testsuite/gcc.target/i386/avx512f-sub-si-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "090f3ffbe621ccc4e01aebd19759f6b8371d6196", "filename": "gcc/testsuite/gcc.target/i386/avx512f-sub-si-zmm-2.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-2.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-2.h\""}, {"sha": "1f75c88c3ec93f22ef5f701ec447fe08e60ea2bb", "filename": "gcc/testsuite/gcc.target/i386/avx512f-sub-si-zmm-3.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-3.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-3.h\""}, {"sha": "0617a7b151b53653425dc4082dd85a12b01a6a32", "filename": "gcc/testsuite/gcc.target/i386/avx512f-sub-si-zmm-4.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-4.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[ \\\\t\\]+%zmm\\[0-9\\]+, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-4.h\""}, {"sha": "4e0c8451ac28db33f85316c3862e9030b204848b", "filename": "gcc/testsuite/gcc.target/i386/avx512f-sub-si-zmm-5.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-5.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-5.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-sub-si-zmm-5.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[ \\\\t\\]+\\[^\\n\\]*\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512i\n+#define vec 512\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-5.h\""}, {"sha": "bf57563337e08c3bdfdd67cb16544803bd55cdd8", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-add-si-xmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-add-si-xmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-add-si-xmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-add-si-xmm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %xmm\\[0-9\\]+, %xmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%xmm\\[0-9\\]+\" } } */\n+\n+#define type __m128i\n+#define vec\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "54bdbebb20c837c45eb7245dd742092a1c675a0e", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-add-si-ymm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-add-si-ymm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-add-si-ymm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-add-si-ymm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpaddd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %ymm\\[0-9\\]+, %ymm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%ymm\\[0-9\\]+\" } } */\n+\n+#define type __m256i\n+#define vec 256\n+#define op add\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "a29a2366a4f195146a90401d816e8ea38219af12", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-sub-si-xmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-sub-si-xmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-sub-si-xmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-sub-si-xmm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %xmm\\[0-9\\]+, %xmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%xmm\\[0-9\\]+\" } } */\n+\n+#define type __m128i\n+#define vec\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "3f248a3c08f25293c7cad71110fe8e844e6d5aee", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-sub-si-ymm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-sub-si-ymm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26d50717b8fa7927e62f78092435db0e0c178035/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-sub-si-ymm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-sub-si-ymm-1.c?ref=26d50717b8fa7927e62f78092435db0e0c178035", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vpsubd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %ymm\\[0-9\\]+, %ymm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vpbroadcastd\\[^\\n\\]*%ymm\\[0-9\\]+\" } } */\n+\n+#define type __m256i\n+#define vec 256\n+#define op sub\n+#define suffix epi32\n+#define SCALAR int\n+\n+#include \"avx512-binop-1.h\""}]}