

================================================================
== Vivado HLS Report for 'fft_top_2D'
================================================================
* Date:           Thu Jan 14 15:49:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   256258|   256258| 2.563 ms | 2.563 ms |  256258|  256258|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |      127|      127|         1|          -|          -|   128|    no    |
        |- Loop 2           |      127|      127|         1|          -|          -|   128|    no    |
        |- for_row          |   128000|   128000|      1000|          -|          -|   128|    no    |
        | + for_column_in   |      256|      256|         2|          -|          -|   128|    no    |
        | + for_column_out  |      256|      256|         2|          -|          -|   128|    no    |
        |- for_column       |   128000|   128000|      1000|          -|          -|   128|    no    |
        | + for_row_in      |      256|      256|         2|          -|          -|   128|    no    |
        | + for_row_out     |      256|      256|         2|          -|          -|   128|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 10 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 4 
9 --> 8 
10 --> 11 
11 --> 12 13 
12 --> 11 
13 --> 14 
14 --> 15 10 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%direction_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %direction)"   --->   Operation 16 'read' 'direction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_out = alloca [128 x i64], align 8" [fft_top.cpp:199]   --->   Operation 17 'alloca' 'buffer_out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer_in = alloca [128 x i64], align 8" [fft_top.cpp:199]   --->   Operation 18 'alloca' 'buffer_in' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fft_ovflo = alloca i1, align 1" [fft_top.cpp:200]   --->   Operation 19 'alloca' 'fft_ovflo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_ln199 = phi i7 [ 0, %0 ], [ %add_ln199, %arrayctor.loop ]" [fft_top.cpp:199]   --->   Operation 21 'phi' 'phi_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln199 = add i7 %phi_ln199, 1" [fft_top.cpp:199]   --->   Operation 22 'add' 'add_ln199' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i7 %phi_ln199 to i64" [fft_top.cpp:199]   --->   Operation 23 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr [128 x i64]* %buffer_in, i64 0, i64 %zext_ln199" [fft_top.cpp:199]   --->   Operation 24 'getelementptr' 'buffer_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "store i64 0, i64* %buffer_in_addr, align 8" [fft_top.cpp:199]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%icmp_ln199 = icmp eq i7 %phi_ln199, -1" [fft_top.cpp:199]   --->   Operation 26 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln199, label %arrayctor.loop1.preheader, label %arrayctor.loop" [fft_top.cpp:199]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %arrayctor.loop1" [fft_top.cpp:199]   --->   Operation 29 'br' <Predicate = (icmp_ln199)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%phi_ln199_1 = phi i7 [ %add_ln199_1, %arrayctor.loop1 ], [ 0, %arrayctor.loop1.preheader ]" [fft_top.cpp:199]   --->   Operation 30 'phi' 'phi_ln199_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln199_1 = add i7 %phi_ln199_1, 1" [fft_top.cpp:199]   --->   Operation 31 'add' 'add_ln199_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i7 %phi_ln199_1 to i64" [fft_top.cpp:199]   --->   Operation 32 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr [128 x i64]* %buffer_out, i64 0, i64 %zext_ln199_1" [fft_top.cpp:199]   --->   Operation 33 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "store i64 0, i64* %buffer_out_addr, align 8" [fft_top.cpp:199]   --->   Operation 34 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln199_1 = icmp eq i7 %phi_ln199_1, -1" [fft_top.cpp:199]   --->   Operation 35 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 36 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln199_1, label %1, label %arrayctor.loop1" [fft_top.cpp:199]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i1 false, i1* %fft_ovflo, align 1" [fft_top.cpp:200]   --->   Operation 38 'store' <Predicate = (icmp_ln199_1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %2" [fft_top.cpp:202]   --->   Operation 39 'br' <Predicate = (icmp_ln199_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %1 ], [ %i_1, %for_row_end ]"   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.55ns)   --->   "%icmp_ln202 = icmp eq i8 %i_0, -128" [fft_top.cpp:202]   --->   Operation 41 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 42 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i_0, 1" [fft_top.cpp:202]   --->   Operation 43 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %.preheader.preheader, label %for_row_begin" [fft_top.cpp:202]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str25) nounwind" [fft_top.cpp:202]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str25)" [fft_top.cpp:202]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i_0, i7 0)" [fft_top.cpp:204]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i15 %tmp_1 to i16" [fft_top.cpp:203]   --->   Operation 48 'zext' 'zext_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "br label %3" [fft_top.cpp:203]   --->   Operation 49 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader" [fft_top.cpp:216]   --->   Operation 50 'br' <Predicate = (icmp_ln202)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 0, %for_row_begin ], [ %j, %4 ]"   --->   Operation 51 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln203 = icmp eq i8 %j_0, -128" [fft_top.cpp:203]   --->   Operation 52 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 53 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%j = add i8 %j_0, 1" [fft_top.cpp:203]   --->   Operation 54 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %5, label %4" [fft_top.cpp:203]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i8 %j_0 to i16" [fft_top.cpp:204]   --->   Operation 56 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.94ns)   --->   "%add_ln204 = add i16 %zext_ln203, %zext_ln204_1" [fft_top.cpp:204]   --->   Operation 57 'add' 'add_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i16 %add_ln204 to i64" [fft_top.cpp:204]   --->   Operation 58 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%in_M_real_addr = getelementptr [16384 x float]* %in_M_real, i64 0, i64 %zext_ln204_2" [fft_top.cpp:204]   --->   Operation 59 'getelementptr' 'in_M_real_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%in_M_imag_addr = getelementptr [16384 x float]* %in_M_imag, i64 0, i64 %zext_ln204_2" [fft_top.cpp:204]   --->   Operation 60 'getelementptr' 'in_M_imag_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%in_M_real_load = load float* %in_M_real_addr, align 4" [fft_top.cpp:204]   --->   Operation 61 'load' 'in_M_real_load' <Predicate = (!icmp_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%in_M_imag_load = load float* %in_M_imag_addr, align 4" [fft_top.cpp:204]   --->   Operation 62 'load' 'in_M_imag_load' <Predicate = (!icmp_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 63 [2/2] (5.40ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out, i1* %fft_ovflo)" [fft_top.cpp:206]   --->   Operation 63 'call' <Predicate = (icmp_ln203)> <Delay = 5.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str36) nounwind" [fft_top.cpp:203]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i8 %j_0 to i64" [fft_top.cpp:204]   --->   Operation 65 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%in_M_real_load = load float* %in_M_real_addr, align 4" [fft_top.cpp:204]   --->   Operation 66 'load' 'in_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_in_addr_1 = getelementptr [128 x i64]* %buffer_in, i64 0, i64 %zext_ln204" [fft_top.cpp:204]   --->   Operation 67 'getelementptr' 'buffer_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln204 = bitcast float %in_M_real_load to i32" [fft_top.cpp:204]   --->   Operation 68 'bitcast' 'bitcast_ln204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%in_M_imag_load = load float* %in_M_imag_addr, align 4" [fft_top.cpp:204]   --->   Operation 69 'load' 'in_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln204_1 = bitcast float %in_M_imag_load to i32" [fft_top.cpp:204]   --->   Operation 70 'bitcast' 'bitcast_ln204_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_in_M_imag_ad = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln204_1, i32 %bitcast_ln204)" [fft_top.cpp:204]   --->   Operation 71 'bitconcatenate' 'buffer_in_M_imag_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "store i64 %buffer_in_M_imag_ad, i64* %buffer_in_addr_1, align 8" [fft_top.cpp:204]   --->   Operation 72 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [fft_top.cpp:203]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out, i1* %fft_ovflo)" [fft_top.cpp:206]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (1.76ns)   --->   "br label %6" [fft_top.cpp:209]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%k_0 = phi i8 [ 0, %5 ], [ %k, %7 ]"   --->   Operation 76 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.55ns)   --->   "%icmp_ln209 = icmp eq i8 %k_0, -128" [fft_top.cpp:209]   --->   Operation 77 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 78 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.91ns)   --->   "%k = add i8 %k_0, 1" [fft_top.cpp:209]   --->   Operation 79 'add' 'k' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %for_row_end, label %7" [fft_top.cpp:209]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i8 %k_0 to i64" [fft_top.cpp:210]   --->   Operation 81 'zext' 'zext_ln210' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i8 %k_0 to i16" [fft_top.cpp:210]   --->   Operation 82 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.94ns)   --->   "%add_ln210 = add i16 %zext_ln210_1, %zext_ln203" [fft_top.cpp:210]   --->   Operation 83 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr [128 x i64]* %buffer_out, i64 0, i64 %zext_ln210" [fft_top.cpp:210]   --->   Operation 84 'getelementptr' 'buffer_out_addr_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (3.25ns)   --->   "%buffer_out_load = load i64* %buffer_out_addr_1, align 8" [fft_top.cpp:210]   --->   Operation 85 'load' 'buffer_out_load' <Predicate = (!icmp_ln209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str25, i32 %tmp)" [fft_top.cpp:213]   --->   Operation 86 'specregionend' 'empty_21' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [fft_top.cpp:202]   --->   Operation 87 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.50>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [fft_top.cpp:209]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i16 %add_ln210 to i64" [fft_top.cpp:210]   --->   Operation 89 'zext' 'zext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%out_M_real_addr = getelementptr [16384 x float]* %out_M_real, i64 0, i64 %zext_ln210_2" [fft_top.cpp:210]   --->   Operation 90 'getelementptr' 'out_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%out_M_imag_addr = getelementptr [16384 x float]* %out_M_imag, i64 0, i64 %zext_ln210_2" [fft_top.cpp:210]   --->   Operation 91 'getelementptr' 'out_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (3.25ns)   --->   "%buffer_out_load = load i64* %buffer_out_addr_1, align 8" [fft_top.cpp:210]   --->   Operation 92 'load' 'buffer_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i64 %buffer_out_load to i32" [fft_top.cpp:210]   --->   Operation 93 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln210 = bitcast i32 %trunc_ln210 to float" [fft_top.cpp:210]   --->   Operation 94 'bitcast' 'bitcast_ln210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (3.25ns)   --->   "store float %bitcast_ln210, float* %out_M_real_addr, align 4" [fft_top.cpp:210]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%buffer_out_M_imag_l = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buffer_out_load, i32 32, i32 63)" [fft_top.cpp:210]   --->   Operation 96 'partselect' 'buffer_out_M_imag_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln210_1 = bitcast i32 %buffer_out_M_imag_l to float" [fft_top.cpp:210]   --->   Operation 97 'bitcast' 'bitcast_ln210_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (3.25ns)   --->   "store float %bitcast_ln210_1, float* %out_M_imag_addr, align 4" [fft_top.cpp:210]   --->   Operation 98 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %6" [fft_top.cpp:209]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.91>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%j2_0 = phi i8 [ %j_1, %for_column_end ], [ 0, %.preheader.preheader ]"   --->   Operation 100 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.55ns)   --->   "%icmp_ln216 = icmp eq i8 %j2_0, -128" [fft_top.cpp:216]   --->   Operation 101 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 102 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j2_0, 1" [fft_top.cpp:216]   --->   Operation 103 'add' 'j_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %13, label %for_column_begin" [fft_top.cpp:216]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [fft_top.cpp:216]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [fft_top.cpp:216]   --->   Operation 106 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i8 %j2_0 to i16" [fft_top.cpp:217]   --->   Operation 107 'zext' 'zext_ln217' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "br label %8" [fft_top.cpp:217]   --->   Operation 108 'br' <Predicate = (!icmp_ln216)> <Delay = 1.76>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 109 'ret' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.40>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%i3_0 = phi i8 [ 0, %for_column_begin ], [ %i, %9 ]"   --->   Operation 110 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.55ns)   --->   "%icmp_ln217 = icmp eq i8 %i3_0, -128" [fft_top.cpp:217]   --->   Operation 111 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 112 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.91ns)   --->   "%i = add i8 %i3_0, 1" [fft_top.cpp:217]   --->   Operation 113 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %10, label %9" [fft_top.cpp:217]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i3_0, i7 0)" [fft_top.cpp:218]   --->   Operation 115 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i15 %tmp_2 to i16" [fft_top.cpp:218]   --->   Operation 116 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.94ns)   --->   "%add_ln218 = add i16 %zext_ln217, %zext_ln218_1" [fft_top.cpp:218]   --->   Operation 117 'add' 'add_ln218' <Predicate = (!icmp_ln217)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln218_2 = zext i16 %add_ln218 to i64" [fft_top.cpp:218]   --->   Operation 118 'zext' 'zext_ln218_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%in_M_real_addr_1 = getelementptr [16384 x float]* %in_M_real, i64 0, i64 %zext_ln218_2" [fft_top.cpp:218]   --->   Operation 119 'getelementptr' 'in_M_real_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%in_M_imag_addr_1 = getelementptr [16384 x float]* %in_M_imag, i64 0, i64 %zext_ln218_2" [fft_top.cpp:218]   --->   Operation 120 'getelementptr' 'in_M_imag_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (3.25ns)   --->   "%in_M_real_load_1 = load float* %in_M_real_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 121 'load' 'in_M_real_load_1' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_11 : Operation 122 [2/2] (3.25ns)   --->   "%in_M_imag_load_1 = load float* %in_M_imag_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 122 'load' 'in_M_imag_load_1' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_11 : Operation 123 [2/2] (5.40ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out, i1* %fft_ovflo)" [fft_top.cpp:220]   --->   Operation 123 'call' <Predicate = (icmp_ln217)> <Delay = 5.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 6.50>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [fft_top.cpp:217]   --->   Operation 124 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i8 %i3_0 to i64" [fft_top.cpp:218]   --->   Operation 125 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/2] (3.25ns)   --->   "%in_M_real_load_1 = load float* %in_M_real_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 126 'load' 'in_M_real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%buffer_in_addr_2 = getelementptr [128 x i64]* %buffer_in, i64 0, i64 %zext_ln218" [fft_top.cpp:218]   --->   Operation 127 'getelementptr' 'buffer_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln218 = bitcast float %in_M_real_load_1 to i32" [fft_top.cpp:218]   --->   Operation 128 'bitcast' 'bitcast_ln218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (3.25ns)   --->   "%in_M_imag_load_1 = load float* %in_M_imag_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 129 'load' 'in_M_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln218_1 = bitcast float %in_M_imag_load_1 to i32" [fft_top.cpp:218]   --->   Operation 130 'bitcast' 'bitcast_ln218_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%buffer_in_M_imag_ad_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln218_1, i32 %bitcast_ln218)" [fft_top.cpp:218]   --->   Operation 131 'bitconcatenate' 'buffer_in_M_imag_ad_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (3.25ns)   --->   "store i64 %buffer_in_M_imag_ad_1, i64* %buffer_in_addr_2, align 8" [fft_top.cpp:218]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br label %8" [fft_top.cpp:217]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.76>
ST_13 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out, i1* %fft_ovflo)" [fft_top.cpp:220]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 135 [1/1] (1.76ns)   --->   "br label %11" [fft_top.cpp:222]   --->   Operation 135 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %10 ], [ %i_2, %12 ]"   --->   Operation 136 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.55ns)   --->   "%icmp_ln222 = icmp eq i8 %i4_0, -128" [fft_top.cpp:222]   --->   Operation 137 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 138 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i4_0, 1" [fft_top.cpp:222]   --->   Operation 139 'add' 'i_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %for_column_end, label %12" [fft_top.cpp:222]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i8 %i4_0 to i64" [fft_top.cpp:223]   --->   Operation 141 'zext' 'zext_ln223' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i4_0, i7 0)" [fft_top.cpp:223]   --->   Operation 142 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i15 %tmp_4 to i16" [fft_top.cpp:223]   --->   Operation 143 'zext' 'zext_ln223_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (1.94ns)   --->   "%add_ln223 = add i16 %zext_ln223_1, %zext_ln217" [fft_top.cpp:223]   --->   Operation 144 'add' 'add_ln223' <Predicate = (!icmp_ln222)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%buffer_out_addr_2 = getelementptr [128 x i64]* %buffer_out, i64 0, i64 %zext_ln223" [fft_top.cpp:223]   --->   Operation 145 'getelementptr' 'buffer_out_addr_2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 146 [2/2] (3.25ns)   --->   "%buffer_out_load_1 = load i64* %buffer_out_addr_2, align 8" [fft_top.cpp:223]   --->   Operation 146 'load' 'buffer_out_load_1' <Predicate = (!icmp_ln222)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_3)" [fft_top.cpp:225]   --->   Operation 147 'specregionend' 'empty_25' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader" [fft_top.cpp:216]   --->   Operation 148 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 6.50>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [fft_top.cpp:222]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i16 %add_ln223 to i64" [fft_top.cpp:223]   --->   Operation 150 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%out_M_real_addr_1 = getelementptr [16384 x float]* %out_M_real, i64 0, i64 %zext_ln223_2" [fft_top.cpp:223]   --->   Operation 151 'getelementptr' 'out_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%out_M_imag_addr_1 = getelementptr [16384 x float]* %out_M_imag, i64 0, i64 %zext_ln223_2" [fft_top.cpp:223]   --->   Operation 152 'getelementptr' 'out_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/2] (3.25ns)   --->   "%buffer_out_load_1 = load i64* %buffer_out_addr_2, align 8" [fft_top.cpp:223]   --->   Operation 153 'load' 'buffer_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %buffer_out_load_1 to i32" [fft_top.cpp:223]   --->   Operation 154 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln223 = bitcast i32 %trunc_ln223 to float" [fft_top.cpp:223]   --->   Operation 155 'bitcast' 'bitcast_ln223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (3.25ns)   --->   "store float %bitcast_ln223, float* %out_M_real_addr_1, align 4" [fft_top.cpp:223]   --->   Operation 156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%buffer_out_M_imag_l_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buffer_out_load_1, i32 32, i32 63)" [fft_top.cpp:223]   --->   Operation 157 'partselect' 'buffer_out_M_imag_l_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln223_1 = bitcast i32 %buffer_out_M_imag_l_1 to float" [fft_top.cpp:223]   --->   Operation 158 'bitcast' 'bitcast_ln223_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (3.25ns)   --->   "store float %bitcast_ln223_1, float* %out_M_imag_addr_1, align 4" [fft_top.cpp:223]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br label %11" [fft_top.cpp:222]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln199', fft_top.cpp:199) with incoming values : ('add_ln199', fft_top.cpp:199) [12]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln199', fft_top.cpp:199) with incoming values : ('add_ln199', fft_top.cpp:199) [12]  (0 ns)
	'getelementptr' operation ('buffer_in_addr', fft_top.cpp:199) [15]  (0 ns)
	'store' operation ('store_ln199', fft_top.cpp:199) of constant 0 on array 'buffer_in', fft_top.cpp:199 [16]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln199_1', fft_top.cpp:199) with incoming values : ('add_ln199_1', fft_top.cpp:199) [23]  (0 ns)
	'getelementptr' operation ('buffer_out_addr', fft_top.cpp:199) [26]  (0 ns)
	'store' operation ('store_ln199', fft_top.cpp:199) of constant 0 on array 'buffer_out', fft_top.cpp:199 [27]  (3.25 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft_top.cpp:202) [35]  (0 ns)
	'add' operation ('i', fft_top.cpp:202) [38]  (1.92 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'call' operation ('call_ln206', fft_top.cpp:206) to 'fft_top' [69]  (5.4 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_M_real_load', fft_top.cpp:204) on array 'in_M_real' [60]  (3.25 ns)
	'store' operation ('store_ln204', fft_top.cpp:204) of variable 'buffer_in_M_imag_ad', fft_top.cpp:204 on array 'buffer_in', fft_top.cpp:199 [66]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', fft_top.cpp:209) [72]  (1.77 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', fft_top.cpp:209) [72]  (0 ns)
	'getelementptr' operation ('buffer_out_addr_1', fft_top.cpp:210) [85]  (0 ns)
	'load' operation ('buffer_out_load', fft_top.cpp:210) on array 'buffer_out', fft_top.cpp:199 [86]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_out_load', fft_top.cpp:210) on array 'buffer_out', fft_top.cpp:199 [86]  (3.25 ns)
	'store' operation ('store_ln210', fft_top.cpp:210) of variable 'bitcast_ln210', fft_top.cpp:210 on array 'out_M_real' [89]  (3.25 ns)

 <State 10>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fft_top.cpp:216) [100]  (0 ns)
	'add' operation ('j', fft_top.cpp:216) [103]  (1.92 ns)

 <State 11>: 5.4ns
The critical path consists of the following:
	'call' operation ('call_ln220', fft_top.cpp:220) to 'fft_top' [134]  (5.4 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_M_real_load_1', fft_top.cpp:218) on array 'in_M_real' [125]  (3.25 ns)
	'store' operation ('store_ln218', fft_top.cpp:218) of variable 'buffer_in_M_imag_ad_1', fft_top.cpp:218 on array 'buffer_in', fft_top.cpp:199 [131]  (3.25 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fft_top.cpp:222) [137]  (1.77 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft_top.cpp:222) [137]  (0 ns)
	'getelementptr' operation ('buffer_out_addr_2', fft_top.cpp:223) [151]  (0 ns)
	'load' operation ('buffer_out_load_1', fft_top.cpp:223) on array 'buffer_out', fft_top.cpp:199 [152]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_out_load_1', fft_top.cpp:223) on array 'buffer_out', fft_top.cpp:199 [152]  (3.25 ns)
	'store' operation ('store_ln223', fft_top.cpp:223) of variable 'bitcast_ln223', fft_top.cpp:223 on array 'out_M_real' [155]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
