                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:addi    |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:lui     |   4:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:addi    |   8:lui     |   4:addi    |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:jal     |  12:addi    |   8:lui     |   4:addi    |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:   20:addi    |  16:jal     |  12:addi    |   8:lui     |   4:addi    r8=1  BUS_LOAD  MEM[16] accepted 1
    5:   24:sw      |  20:addi    |  16:jal     |  12:addi    |   8:lui     r31=4096  BUS_LOAD  MEM[16] accepted 1
    6:   28:wfi     |  24:sw      |  20:addi    |  16:jal     |  12:addi    r17=14  BUS_LOAD  MEM[24] accepted 1
    7:   32:beq     |   0:-       |   0:-       |   0:-       |  16:jal     r27=16  BUS_LOAD  MEM[24] accepted 1
    8:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
    9:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   10:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   11:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   12:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   13:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4064  BUS_STORE MEM[4088] = 16 accepted 1
   14:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4064] = 14 accepted 1
   15:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   16:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=13  BUS_LOAD  MEM[56] accepted 1
   17:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   18:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   19:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   20:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   21:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   22:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   23:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   24:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   25:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4032  BUS_STORE MEM[4056] = 56 accepted 1
   26:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4032] = 13 accepted 1
   27:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   28:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=12  BUS_LOAD  MEM[56] accepted 1
   29:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   30:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   31:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   32:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   33:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   34:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   35:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   36:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   37:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4000  BUS_STORE MEM[4024] = 56 accepted 1
   38:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4000] = 12 accepted 1
   39:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   40:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=11  BUS_LOAD  MEM[56] accepted 1
   41:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   42:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   43:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   44:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   45:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   46:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   47:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   48:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   49:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 56 accepted 1
   50:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 11 accepted 1
   51:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   52:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=10  BUS_LOAD  MEM[56] accepted 1
   53:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   54:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   55:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   56:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   57:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   58:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   59:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   60:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   61:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
   62:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 10 accepted 1
   63:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   64:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=9  BUS_LOAD  MEM[56] accepted 1
   65:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   66:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   67:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   68:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   69:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   70:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   71:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   72:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   73:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
   74:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 9 accepted 1
   75:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   76:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
   77:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   78:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   79:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   80:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   81:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   82:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   83:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   84:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   85:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
   86:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 8 accepted 1
   87:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
   88:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
   89:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   90:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
   91:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
   92:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   93:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   94:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   95:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
   96:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
   97:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
   98:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 7 accepted 1
   99:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  100:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
  101:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  102:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  103:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  104:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  105:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  106:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  107:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  108:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  109:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
  110:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 6 accepted 1
  111:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  112:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
  113:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  114:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  115:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  116:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  117:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  118:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  119:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  120:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  121:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
  122:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 5 accepted 1
  123:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  124:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
  125:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  126:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  127:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  128:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  129:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  130:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  131:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  132:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  133:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
  134:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 4 accepted 1
  135:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  136:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
  137:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  138:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  139:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  140:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  141:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  142:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  143:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  144:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  145:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
  146:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 3 accepted 1
  147:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  148:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
  149:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  150:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  151:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  152:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  153:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  154:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  155:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  156:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  157:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3680  BUS_STORE MEM[3704] = 56 accepted 1
  158:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3680] = 2 accepted 1
  159:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  160:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  161:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  162:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  163:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  164:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  165:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  166:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  167:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  168:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  169:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  170:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  171:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  172:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  173:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  174:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  175:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  176:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3688] = 1 accepted 1
  177:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3680] accepted 1
  178:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  179:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  180:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  181:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  182:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  183:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  184:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  185:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  186:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  187:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  188:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  189:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  190:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  191:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  192:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  193:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  194:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3688] accepted 1
  195:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  196:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  197:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  198:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3704] accepted 1
  199:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  200:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3712  BUS_LOAD  MEM[96] accepted 1
  201:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  202:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  203:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  204:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 2 accepted 1
  205:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
  206:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
  207:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  208:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
  209:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  210:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  211:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  212:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  213:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  214:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  215:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  216:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  217:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  218:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  219:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  220:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  221:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  222:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  223:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
  224:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
  225:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  226:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
  227:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
  228:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  229:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
  230:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  231:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  232:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  233:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 3 accepted 1
  234:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  235:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
  236:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  237:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
  238:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  239:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  240:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  241:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  242:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  243:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  244:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  245:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 72 accepted 1
  246:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
  247:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  248:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  249:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  250:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  251:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  252:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  253:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  254:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  255:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  256:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  257:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  258:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  259:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  260:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  261:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  262:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  263:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  264:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  265:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
  266:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  267:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  268:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  269:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  270:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  271:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  272:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  273:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  274:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  275:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  276:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  277:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  278:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  279:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  280:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  281:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  282:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
  283:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  284:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  285:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  286:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
  287:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  288:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
  289:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  290:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  291:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  292:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  293:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
  294:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  295:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
  296:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  297:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  298:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  299:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  300:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  301:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  302:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 5 accepted 1
  303:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
  304:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
  305:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  306:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
  307:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  308:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  309:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  310:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  311:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  312:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  313:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  314:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
  315:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
  316:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  317:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
  318:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  319:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  320:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  321:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  322:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  323:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  324:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  325:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  326:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
  327:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
  328:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  329:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  330:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  331:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  332:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  333:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  334:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  335:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  336:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  337:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  338:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  339:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  340:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  341:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  342:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  343:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  344:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  345:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  346:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
  347:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  348:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  349:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  350:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  351:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  352:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  353:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  354:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  355:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  356:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  357:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  358:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  359:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  360:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  361:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  362:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  363:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
  364:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  365:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  366:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  367:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
  368:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  369:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
  370:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  371:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  372:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  373:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
  374:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  375:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
  376:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  377:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
  378:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  379:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  380:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  381:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  382:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  383:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  384:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  385:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  386:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  387:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  388:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  389:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  390:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  391:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  392:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  393:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
  394:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  395:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
  396:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  397:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  398:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  399:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  400:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  401:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  402:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
  403:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
  404:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  405:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
  406:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
  407:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  408:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
  409:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  410:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  411:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  412:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 8 accepted 1
  413:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
  414:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
  415:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  416:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
  417:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  418:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  419:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  420:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  421:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  422:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  423:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  424:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
  425:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
  426:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  427:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
  428:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  429:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  430:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  431:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  432:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  433:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  434:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  435:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  436:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
  437:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
  438:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  439:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
  440:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  441:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  442:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  443:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  444:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  445:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  446:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  447:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  448:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
  449:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
  450:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  451:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  452:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  453:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  454:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  455:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  456:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  457:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  458:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  459:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  460:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  461:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  462:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  463:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  464:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  465:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  466:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  467:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  468:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
  469:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  470:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  471:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  472:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  473:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  474:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  475:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  476:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  477:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  478:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  479:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  480:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  481:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  482:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  483:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  484:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  485:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
  486:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  487:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  488:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  489:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
  490:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  491:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
  492:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  493:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  494:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  495:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
  496:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  497:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
  498:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  499:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
  500:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  501:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  502:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  503:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  504:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  505:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  506:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  507:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  508:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  509:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  510:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  511:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  512:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  513:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  514:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  515:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
  516:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  517:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
  518:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  519:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  520:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  521:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  522:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  523:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  524:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
  525:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
  526:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
  527:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  528:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
  529:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  530:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  531:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  532:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  533:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  534:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  535:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  536:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
  537:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
  538:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  539:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  540:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  541:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  542:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  543:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  544:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  545:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  546:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  547:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  548:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  549:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  550:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  551:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  552:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  553:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  554:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  555:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
  556:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  557:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  558:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  559:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  560:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  561:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  562:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  563:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  564:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  565:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  566:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  567:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  568:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  569:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  570:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  571:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  572:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  573:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  574:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  575:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  576:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  577:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  578:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  579:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  580:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  581:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  582:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  583:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
  584:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
  585:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  586:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
  587:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
  588:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  589:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
  590:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  591:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  592:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  593:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
  594:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
  595:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  596:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
  597:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
  598:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  599:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
  600:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  601:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  602:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  603:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 13 accepted 1
  604:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
  605:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
  606:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  607:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
  608:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  609:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  610:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  611:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  612:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  613:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  614:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  615:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
  616:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
  617:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  618:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
  619:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  620:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  621:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  622:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  623:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  624:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  625:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  626:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  627:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
  628:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
  629:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  630:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
  631:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  632:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  633:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  634:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  635:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  636:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  637:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  638:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  639:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
  640:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
  641:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  642:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
  643:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  644:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  645:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  646:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  647:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  648:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  649:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  650:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  651:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
  652:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
  653:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  654:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  655:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  656:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  657:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  658:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  659:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  660:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  661:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  662:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  663:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  664:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  665:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  666:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  667:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  668:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  669:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  670:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  671:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
  672:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  673:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  674:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  675:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  676:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  677:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  678:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  679:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  680:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  681:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  682:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  683:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  684:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  685:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  686:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  687:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  688:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
  689:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  690:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  691:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  692:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
  693:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  694:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
  695:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  696:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  697:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  698:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
  699:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  700:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
  701:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  702:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
  703:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  704:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  705:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  706:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  707:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  708:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  709:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  710:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  711:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  712:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  713:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  714:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  715:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  716:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  717:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  718:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
  719:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  720:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
  721:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  722:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  723:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  724:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  725:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  726:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  727:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
  728:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
  729:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
  730:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  731:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
  732:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  733:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  734:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  735:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  736:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  737:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  738:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  739:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
  740:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
  741:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  742:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  743:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  744:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  745:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  746:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  747:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  748:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  749:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  750:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  751:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  752:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  753:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  754:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  755:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  756:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  757:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  758:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
  759:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  760:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  761:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  762:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  763:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  764:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  765:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  766:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  767:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  768:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  769:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  770:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  771:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  772:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  773:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  774:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  775:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  776:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  777:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  778:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  779:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  780:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  781:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  782:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  783:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  784:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  785:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  786:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
  787:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
  788:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  789:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
  790:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
  791:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  792:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
  793:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  794:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  795:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  796:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
  797:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
  798:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
  799:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  800:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
  801:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  802:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  803:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  804:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  805:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  806:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  807:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  808:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
  809:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
  810:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  811:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
  812:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  813:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  814:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  815:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  816:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  817:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  818:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  819:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  820:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
  821:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
  822:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  823:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  824:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  825:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  826:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  827:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  828:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  829:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  830:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  831:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  832:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  833:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  834:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  835:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  836:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  837:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  838:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  839:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
  840:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
  841:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  842:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  843:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
  844:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  845:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  846:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  847:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  848:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  849:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
  850:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  851:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  852:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  853:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  854:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  855:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  856:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  857:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
  858:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
  859:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  860:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
  861:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
  862:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  863:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
  864:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  865:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  866:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  867:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
  868:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
  869:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
  870:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  871:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
  872:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  873:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  874:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  875:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  876:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  877:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  878:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  879:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  880:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  881:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  882:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  883:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
  884:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  885:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  886:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
  887:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
  888:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  889:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
  890:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
  891:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  892:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
  893:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  894:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  895:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  896:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
  897:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
  898:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  899:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
  900:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
  901:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
  902:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
  903:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
  904:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  905:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  906:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
  907:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
  908:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
  909:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
  910:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
  911:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
  912:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
  913:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
  914:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  915:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  916:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 21 accepted 1
  917:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
  918:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
  919:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  920:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
  921:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
  922:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
  923:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  924:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  925:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  926:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  927:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  928:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
  929:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
  930:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  931:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
  932:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  933:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  934:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  935:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  936:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  937:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  938:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  939:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  940:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
  941:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
  942:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  943:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
  944:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  945:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  946:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  947:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  948:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  949:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  950:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  951:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  952:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
  953:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
  954:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  955:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
  956:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  957:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  958:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  959:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  960:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  961:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  962:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  963:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  964:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
  965:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
  966:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  967:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
  968:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  969:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  970:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  971:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  972:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  973:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  974:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  975:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
  976:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
  977:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
  978:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
  979:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
  980:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  981:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
  982:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
  983:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  984:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  985:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  986:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
  987:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
  988:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  989:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  990:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
  991:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
  992:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
  993:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  994:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  995:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  996:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
  997:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
  998:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
  999:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1000:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1001:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1002:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1003:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1004:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1005:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1006:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1007:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1008:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1009:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1010:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1011:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1012:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1013:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
 1014:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1015:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1016:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1017:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
 1018:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1019:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
 1020:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1021:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1022:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1023:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 1024:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1025:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 1026:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1027:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 1028:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1029:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1030:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1031:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1032:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1033:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1034:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1035:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1036:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1037:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1038:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1039:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1040:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1041:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1042:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1043:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 1044:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1045:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 1046:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1047:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1048:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1049:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1050:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1051:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1052:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 1053:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1054:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 1055:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1056:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 1057:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1058:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1059:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1060:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1061:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1062:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1063:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1064:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
 1065:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 1066:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1067:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1068:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1069:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1070:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1071:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1072:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1073:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1074:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1075:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1076:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1077:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1078:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1079:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1080:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1081:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1082:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1083:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1084:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1085:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1086:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1087:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1088:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1089:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1090:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1091:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1092:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1093:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1094:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1095:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1096:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1097:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1098:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1099:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1100:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1101:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1102:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1103:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1104:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1105:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1106:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1107:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1108:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1109:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1110:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1111:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1112:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 1113:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1114:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 1115:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1116:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1117:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1118:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1119:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1120:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1121:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 1122:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 1123:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 1124:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1125:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 1126:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1127:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1128:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1129:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1130:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1131:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1132:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1133:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1134:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 1135:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1136:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 1137:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1138:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1139:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1140:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1141:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1142:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1143:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1144:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1145:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1146:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 1147:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1148:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1149:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1150:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1151:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1152:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1153:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1154:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1155:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1156:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1157:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1158:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1159:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1160:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1161:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1162:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1163:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1164:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1165:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1166:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1167:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1168:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1169:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1170:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1171:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1172:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1173:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1174:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1175:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1176:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1177:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1178:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1179:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1180:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1181:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1182:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1183:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1184:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1185:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1186:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1187:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1188:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1189:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1190:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1191:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1192:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1193:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1194:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 1195:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1196:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 1197:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1198:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1199:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1200:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1201:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1202:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1203:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1204:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1205:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1206:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1207:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1208:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1209:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1210:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1211:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1212:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 1213:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1214:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 1215:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1216:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1217:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1218:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1219:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1220:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1221:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1222:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 1223:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1224:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 1225:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 1226:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1227:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 1228:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1229:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1230:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1231:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 1232:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 1233:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 1234:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1235:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 1236:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1237:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1238:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1239:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1240:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1241:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1242:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1243:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 1244:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 1245:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1246:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 1247:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1248:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1249:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1250:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1251:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1252:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1253:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1254:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1255:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1256:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 1257:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1258:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 1259:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1260:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1261:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1262:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1263:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1264:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1265:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1266:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1267:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1268:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 1269:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1270:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1271:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1272:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1273:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1274:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1275:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1276:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1277:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1278:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1279:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1280:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1281:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1282:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1283:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1284:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1285:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1286:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1287:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1288:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1289:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1290:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1291:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1292:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1293:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1294:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1295:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1296:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1297:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1298:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1299:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1300:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1301:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1302:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1303:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1304:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1305:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1306:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1307:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1308:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1309:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1310:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1311:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1312:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1313:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1314:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1315:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1316:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 1317:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1318:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 1319:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1320:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1321:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1322:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1323:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1324:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1325:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1326:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1327:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1328:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1329:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1330:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1331:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1332:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1333:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1334:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 1335:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1336:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 1337:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1338:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1339:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1340:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1341:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1342:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1343:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 1344:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 1345:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 1346:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1347:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 1348:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1349:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1350:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1351:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1352:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1353:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1354:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1355:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1356:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 1357:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1358:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1359:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1360:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1361:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1362:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1363:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1364:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1365:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1366:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1367:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1368:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1369:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1370:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1371:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1372:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1373:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1374:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 1375:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1376:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1377:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1378:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1379:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1380:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1381:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1382:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1383:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1384:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1385:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1386:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1387:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1388:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1389:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1390:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1391:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1392:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1393:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1394:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1395:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1396:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1397:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1398:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1399:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1400:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1401:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1402:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1403:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 1404:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1405:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 1406:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 1407:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1408:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 1409:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1410:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1411:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1412:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 1413:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 1414:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1415:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 1416:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 1417:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1418:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 1419:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1420:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1421:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1422:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 1423:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
 1424:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1425:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
 1426:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 1427:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1428:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 1429:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1430:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1431:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1432:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 34 accepted 1
 1433:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 1434:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
 1435:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1436:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
 1437:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1438:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1439:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1440:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1441:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1442:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1443:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1444:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 1445:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 7 accepted 1
 1446:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1447:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 1448:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1449:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1450:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1451:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1452:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1453:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1454:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1455:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1456:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 1457:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
 1458:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1459:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 1460:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1461:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1462:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1463:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1464:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1465:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1466:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1467:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1468:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 1469:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
 1470:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1471:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 1472:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1473:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1474:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1475:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1476:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1477:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1478:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1479:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1480:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1481:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
 1482:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1483:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 1484:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1485:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1486:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1487:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1488:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1489:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1490:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1491:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1492:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1493:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
 1494:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1495:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 1496:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1497:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1498:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1499:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1500:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1501:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1502:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1503:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1504:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
 1505:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
 1506:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1507:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1508:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1509:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1510:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1511:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1512:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1513:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1514:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1515:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1516:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1517:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1518:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1519:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1520:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1521:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1522:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1523:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 1524:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
 1525:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1526:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1527:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1528:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1529:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1530:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1531:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1532:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1533:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1534:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1535:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1536:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1537:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1538:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1539:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1540:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1541:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
 1542:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1543:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1544:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1545:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
 1546:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1547:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
 1548:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1549:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1550:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1551:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 1552:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1553:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 1554:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1555:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 1556:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1557:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1558:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1559:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1560:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1561:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1562:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1563:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1564:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1565:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1566:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1567:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1568:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1569:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1570:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1571:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 1572:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1573:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 1574:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1575:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1576:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1577:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1578:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1579:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1580:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 1581:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1582:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 1583:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1584:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 1585:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1586:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1587:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1588:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1589:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1590:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1591:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1592:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
 1593:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 1594:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1595:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1596:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1597:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1598:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1599:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1600:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1601:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1602:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1603:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1604:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1605:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1606:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1607:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1608:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1609:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1610:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1611:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1612:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1613:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1614:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1615:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1616:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1617:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1618:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1619:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1620:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1621:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1622:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1623:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1624:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1625:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1626:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1627:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1628:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1629:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1630:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1631:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1632:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1633:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1634:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1635:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1636:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1637:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1638:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1639:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1640:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 1641:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1642:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 1643:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1644:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1645:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1646:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1647:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1648:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1649:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 1650:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 1651:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 1652:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1653:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 1654:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1655:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1656:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1657:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1658:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1659:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1660:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1661:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1662:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 1663:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1664:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 1665:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1666:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1667:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1668:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1669:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1670:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1671:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1672:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1673:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1674:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 1675:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1676:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1677:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1678:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1679:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1680:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1681:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1682:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1683:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1684:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1685:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1686:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1687:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1688:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1689:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1690:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1691:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1692:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1693:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1694:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1695:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1696:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1697:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1698:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1699:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1700:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1701:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1702:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1703:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1704:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1705:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1706:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1707:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1708:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1709:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1710:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1711:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1712:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1713:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1714:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1715:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1716:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1717:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1718:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1719:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1720:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1721:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1722:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 1723:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1724:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 1725:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1726:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1727:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1728:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1729:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1730:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1731:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1732:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1733:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1734:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1735:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1736:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1737:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1738:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1739:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1740:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 1741:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1742:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 1743:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1744:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1745:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1746:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1747:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1748:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1749:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1750:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 1751:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1752:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 1753:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 1754:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1755:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 1756:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1757:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1758:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1759:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 1760:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 1761:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 1762:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1763:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 1764:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1765:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1766:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1767:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1768:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1769:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1770:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1771:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 1772:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 1773:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1774:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 1775:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1776:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1777:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1778:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1779:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1780:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1781:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1782:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1783:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1784:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 1785:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1786:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 1787:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1788:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1789:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1790:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1791:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1792:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1793:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1794:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1795:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1796:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 1797:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1798:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1799:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1800:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1801:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1802:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1803:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1804:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1805:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1806:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1807:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1808:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1809:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1810:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1811:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1812:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1813:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1814:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1815:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 1816:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1817:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1818:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1819:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1820:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1821:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1822:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1823:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1824:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1825:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1826:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1827:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1828:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1829:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1830:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1831:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1832:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1833:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1834:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1835:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1836:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 1837:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1838:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 1839:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1840:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1841:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1842:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1843:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1844:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 1845:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1846:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 1847:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1848:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1849:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1850:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1851:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1852:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1853:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1854:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1855:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1856:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1857:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1858:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1859:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1860:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1861:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1862:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 1863:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1864:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 1865:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1866:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1867:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1868:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1869:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1870:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1871:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 1872:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 1873:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 1874:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1875:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 1876:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1877:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1878:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1879:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1880:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1881:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1882:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1883:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1884:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 1885:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1886:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 1887:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1888:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1889:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1890:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1891:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1892:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1893:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1894:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 1895:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1896:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1897:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1898:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1899:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 1900:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1901:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1902:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 1903:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 1904:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 1905:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1906:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 1907:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1908:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1909:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1910:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1911:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1912:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 1913:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1914:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1915:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 1916:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 1917:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 1918:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1919:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1920:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1921:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 1922:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1923:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 1924:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 1925:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1926:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 1927:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1928:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1929:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1930:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1931:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 1932:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1933:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 1934:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 1935:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 1936:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 1937:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 1938:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1939:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1940:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 1941:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 1942:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1943:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 1944:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 1945:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 1946:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 1947:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 1948:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1949:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1950:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 1951:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 1952:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 1953:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1954:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 1955:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 1956:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 1957:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1958:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1959:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1960:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1961:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1962:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 1963:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 1964:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1965:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 1966:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1967:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1968:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1969:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1970:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1971:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1972:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1973:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1974:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 1975:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 1976:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1977:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 1978:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1979:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1980:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1981:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1982:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1983:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1984:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1985:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1986:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1987:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 1988:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 1989:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 1990:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 1991:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 1992:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 1993:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1994:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1995:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1996:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 1997:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 1998:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1999:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 2000:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2001:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2002:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2003:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2004:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2005:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2006:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2007:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2008:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2009:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2010:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2011:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2012:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2013:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2014:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2015:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2016:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2017:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2018:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 2019:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2020:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2021:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2022:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2023:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2024:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2025:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2026:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2027:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2028:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2029:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2030:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2031:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2032:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2033:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2034:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2035:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2036:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2037:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2038:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2039:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 2040:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2041:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 2042:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2043:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2044:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2045:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2046:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2047:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 2048:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2049:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 2050:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2051:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2052:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2053:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2054:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2055:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2056:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2057:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2058:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2059:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2060:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2061:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2062:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2063:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2064:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2065:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 2066:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2067:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 2068:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2069:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2070:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2071:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2072:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2073:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2074:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 2075:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 2076:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 2077:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2078:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 2079:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2080:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2081:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2082:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2083:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2084:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2085:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2086:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2087:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 2088:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2089:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2090:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2091:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2092:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2093:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2094:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2095:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2096:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2097:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2098:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2099:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2100:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2101:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2102:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2103:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2104:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2105:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2106:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2107:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2108:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2109:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2110:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2111:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2112:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2113:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2114:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2115:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2116:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2117:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2118:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2119:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2120:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2121:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2122:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2123:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2124:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2125:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2126:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2127:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2128:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2129:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2130:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2131:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2132:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2133:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2134:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 2135:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2136:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 2137:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 2138:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2139:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 2140:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2141:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2142:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2143:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 2144:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 2145:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 2146:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2147:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 2148:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2149:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2150:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2151:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2152:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2153:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2154:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2155:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 2156:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 2157:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2158:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 2159:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2160:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2161:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2162:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2163:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2164:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2165:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2166:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2167:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2168:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 2169:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2170:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2171:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2172:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2173:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2174:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2175:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2176:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2177:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2178:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2179:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2180:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2181:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2182:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2183:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2184:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2185:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2186:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2187:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2188:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2189:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2190:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2191:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2192:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2193:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2194:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2195:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2196:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2197:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2198:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2199:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2200:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2201:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2202:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2203:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2204:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2205:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2206:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2207:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2208:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2209:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2210:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2211:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2212:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2213:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2214:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 2215:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 2216:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 2217:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2218:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 2219:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2220:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2221:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2222:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2223:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2224:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2225:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2226:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2227:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2228:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2229:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2230:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2231:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2232:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2233:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2234:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 2235:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2236:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 2237:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 2238:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2239:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 2240:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2241:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2242:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2243:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 2244:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 2245:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2246:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 2247:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 2248:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2249:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 2250:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2251:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2252:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2253:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 2254:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 2255:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2256:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 2257:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 2258:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2259:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 2260:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2261:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2262:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2263:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 2264:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
 2265:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2266:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
 2267:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 2268:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2269:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 2270:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2271:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2272:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2273:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 55 accepted 1
 2274:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
 2275:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=10  BUS_LOAD  MEM[64] accepted 1
 2276:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2277:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=8  BUS_LOAD  MEM[72] accepted 1
 2278:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2279:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2280:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2281:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2282:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2283:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2284:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2285:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
 2286:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 8 accepted 1
 2287:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2288:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
 2289:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2290:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2291:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2292:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2293:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2294:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2295:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2296:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2297:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 2298:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 7 accepted 1
 2299:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2300:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 2301:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2302:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2303:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2304:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2305:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2306:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2307:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2308:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2309:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 2310:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
 2311:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2312:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 2313:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2314:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2315:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2316:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2317:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2318:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2319:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2320:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2321:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 2322:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
 2323:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2324:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 2325:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2326:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2327:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2328:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2329:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2330:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2331:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2332:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2333:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2334:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
 2335:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2336:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 2337:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2338:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2339:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2340:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2341:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2342:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2343:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2344:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2345:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2346:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
 2347:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2348:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 2349:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2350:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2351:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2352:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2353:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2354:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2355:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2356:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2357:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
 2358:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
 2359:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2360:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2361:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2362:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2363:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2364:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2365:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2366:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2367:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2368:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2369:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2370:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2371:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2372:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2373:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2374:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2375:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2376:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 2377:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
 2378:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2379:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2380:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2381:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2382:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2383:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2384:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2385:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2386:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2387:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2388:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2389:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2390:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2391:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2392:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2393:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2394:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
 2395:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2396:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2397:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2398:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
 2399:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2400:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
 2401:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2402:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2403:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2404:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 2405:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 2406:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 2407:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2408:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 2409:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2410:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2411:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2412:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2413:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2414:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2415:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2416:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2417:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2418:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2419:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2420:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2421:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2422:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2423:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2424:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 2425:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2426:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 2427:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 2428:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2429:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 2430:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2431:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2432:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2433:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 2434:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2435:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 2436:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2437:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 2438:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2439:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2440:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2441:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2442:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2443:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2444:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2445:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
 2446:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 2447:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2448:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2449:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2450:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2451:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2452:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2453:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2454:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2455:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2456:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2457:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2458:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2459:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2460:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2461:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2462:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2463:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2464:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2465:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 2466:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2467:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2468:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2469:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2470:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2471:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2472:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2473:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2474:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2475:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2476:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2477:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2478:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2479:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2480:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2481:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2482:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2483:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2484:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2485:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2486:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 2487:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2488:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 2489:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2490:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2491:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2492:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2493:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 2494:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2495:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 2496:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2497:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2498:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2499:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2500:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2501:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2502:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 2503:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 2504:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 2505:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2506:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 2507:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2508:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2509:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2510:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2511:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2512:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2513:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2514:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2515:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 2516:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2517:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 2518:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2519:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2520:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2521:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2522:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2523:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2524:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2525:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2526:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2527:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 2528:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2529:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2530:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2531:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2532:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2533:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2534:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2535:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2536:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2537:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2538:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2539:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2540:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2541:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2542:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2543:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2544:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2545:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2546:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 2547:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2548:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2549:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2550:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2551:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2552:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2553:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2554:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2555:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2556:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2557:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2558:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2559:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2560:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2561:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2562:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2563:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2564:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2565:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2566:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2567:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 2568:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2569:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 2570:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2571:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2572:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2573:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2574:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2575:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 2576:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2577:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 2578:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2579:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2580:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2581:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2582:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2583:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2584:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2585:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2586:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2587:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2588:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2589:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2590:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2591:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2592:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2593:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 2594:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2595:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 2596:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2597:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2598:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2599:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2600:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2601:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2602:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2603:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 2604:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2605:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 2606:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 2607:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2608:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 2609:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2610:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2611:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2612:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 2613:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 2614:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 2615:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2616:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 2617:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2618:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2619:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2620:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2621:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2622:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2623:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2624:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 2625:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 2626:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2627:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 2628:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2629:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2630:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2631:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2632:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2633:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2634:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2635:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2636:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2637:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 2638:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2639:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 2640:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2641:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2642:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2643:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2644:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2645:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2646:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2647:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2648:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2649:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 2650:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2651:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2652:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2653:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2654:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2655:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2656:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2657:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2658:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2659:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2660:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2661:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2662:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2663:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2664:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2665:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2666:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2667:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2668:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 2669:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2670:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2671:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2672:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2673:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2674:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2675:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2676:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2677:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2678:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2679:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2680:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2681:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2682:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2683:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2684:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2685:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2686:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2687:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2688:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2689:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 2690:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2691:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 2692:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2693:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2694:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2695:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2696:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2697:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 2698:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2699:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 2700:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2701:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2702:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2703:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2704:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2705:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2706:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2707:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2708:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2709:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2710:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2711:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2712:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2713:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2714:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2715:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 2716:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2717:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 2718:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2719:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2720:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2721:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2722:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2723:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2724:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 2725:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 2726:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 2727:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2728:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 2729:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2730:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2731:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2732:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2733:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2734:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2735:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2736:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2737:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 2738:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2739:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2740:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2741:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2742:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2743:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2744:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2745:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2746:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2747:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2748:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2749:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2750:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2751:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2752:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2753:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2754:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2755:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2756:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2757:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2758:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2759:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2760:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2761:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2762:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2763:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2764:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2765:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2766:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2767:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2768:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2769:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2770:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2771:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2772:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2773:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2774:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2775:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2776:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2777:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2778:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2779:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2780:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2781:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2782:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2783:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2784:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 2785:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2786:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 2787:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 2788:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2789:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 2790:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2791:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2792:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2793:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 2794:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 2795:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2796:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 2797:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 2798:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2799:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 2800:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2801:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2802:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2803:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 2804:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 2805:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 2806:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2807:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 2808:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2809:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2810:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2811:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2812:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2813:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2814:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2815:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 2816:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 2817:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2818:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 2819:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2820:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2821:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2822:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2823:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2824:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2825:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2826:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2827:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 2828:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 2829:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2830:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 2831:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2832:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2833:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2834:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2835:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2836:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2837:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2838:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2839:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2840:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 2841:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2842:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 2843:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2844:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2845:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2846:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2847:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2848:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2849:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2850:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2851:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2852:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 2853:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2854:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2855:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2856:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2857:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2858:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2859:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2860:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2861:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2862:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2863:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2864:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2865:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2866:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2867:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2868:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2869:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2870:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2871:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 2872:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2873:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2874:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2875:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2876:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2877:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2878:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2879:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2880:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2881:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2882:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2883:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2884:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2885:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2886:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2887:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2888:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2889:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2890:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2891:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2892:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 2893:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2894:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 2895:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2896:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2897:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2898:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2899:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2900:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 2901:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2902:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 2903:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2904:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2905:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2906:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2907:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2908:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2909:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2910:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2911:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2912:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2913:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2914:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2915:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2916:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2917:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2918:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 2919:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2920:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 2921:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2922:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2923:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2924:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2925:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2926:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2927:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 2928:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 2929:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 2930:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2931:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 2932:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2933:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2934:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2935:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2936:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2937:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2938:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 2939:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2940:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 2941:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 2942:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 2943:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 2944:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 2945:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 2946:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2947:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2948:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2949:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 2950:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 2951:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2952:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2953:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2954:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2955:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 2956:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2957:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2958:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2959:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 2960:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 2961:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2962:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 2963:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 2964:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 2965:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2966:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2967:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2968:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 2969:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2970:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2971:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 2972:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 2973:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 2974:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2975:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2976:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2977:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 2978:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2979:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 2980:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 2981:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 2982:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 2983:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 2984:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2985:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2986:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2987:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 2988:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2989:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 2990:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 2991:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 2992:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 2993:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 2994:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2995:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2996:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 2997:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 2998:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 2999:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3000:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 3001:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3002:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3003:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3004:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3005:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3006:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3007:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3008:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 3009:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 3010:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3011:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 3012:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3013:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3014:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3015:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3016:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3017:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3018:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3019:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3020:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3021:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 3022:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3023:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3024:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3025:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3026:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3027:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3028:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3029:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3030:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3031:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3032:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3033:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3034:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3035:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3036:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3037:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3038:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3039:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3040:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3041:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3042:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3043:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3044:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3045:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3046:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3047:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3048:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3049:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3050:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3051:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3052:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3053:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3054:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3055:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3056:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3057:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3058:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3059:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3060:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3061:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3062:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3063:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3064:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3065:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3066:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3067:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 3068:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 3069:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 3070:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3071:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 3072:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3073:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3074:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3075:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3076:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3077:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3078:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3079:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3080:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3081:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3082:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3083:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3084:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3085:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3086:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3087:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 3088:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3089:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 3090:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 3091:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3092:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 3093:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3094:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3095:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3096:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 3097:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 3098:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3099:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 3100:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 3101:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3102:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 3103:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3104:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3105:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3106:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 3107:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 3108:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3109:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 3110:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 3111:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3112:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 3113:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3114:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3115:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3116:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
 3117:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 3118:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
 3119:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3120:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
 3121:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3122:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3123:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3124:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3125:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3126:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3127:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3128:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 3129:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
 3130:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3131:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 3132:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3133:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3134:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3135:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3136:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3137:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3138:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3139:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3140:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 3141:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 3142:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3143:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 3144:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3145:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3146:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3147:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3148:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3149:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3150:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3151:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3152:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 3153:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 3154:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3155:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 3156:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3157:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3158:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3159:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3160:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3161:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3162:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3163:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3164:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3165:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 3166:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3167:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 3168:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3169:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3170:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3171:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3172:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3173:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3174:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3175:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3176:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 3177:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 3178:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3179:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3180:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3181:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3182:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3183:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3184:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3185:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3186:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3187:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3188:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3189:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3190:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3191:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3192:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3193:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3194:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3195:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 3196:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 3197:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3198:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3199:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3200:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3201:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3202:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3203:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3204:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3205:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3206:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3207:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3208:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3209:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3210:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3211:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3212:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3213:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3214:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3215:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3216:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3217:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 3218:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3219:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 3220:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3221:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3222:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3223:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 3224:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3225:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 3226:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3227:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 3228:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3229:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3230:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3231:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3232:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3233:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3234:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3235:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3236:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3237:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3238:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3239:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3240:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3241:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3242:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3243:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 3244:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3245:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 3246:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3247:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3248:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3249:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3250:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3251:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3252:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 3253:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 3254:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 3255:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3256:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 3257:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3258:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3259:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3260:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3261:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3262:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3263:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3264:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 3265:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 3266:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3267:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3268:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3269:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3270:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3271:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3272:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3273:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3274:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3275:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3276:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3277:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3278:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3279:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3280:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3281:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3282:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3283:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3284:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3285:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3286:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3287:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3288:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3289:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3290:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3291:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3292:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3293:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3294:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3295:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3296:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3297:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3298:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3299:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3300:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3301:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3302:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3303:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3304:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3305:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3306:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3307:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3308:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3309:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3310:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3311:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3312:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 3313:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3314:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 3315:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 3316:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3317:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 3318:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3319:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3320:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3321:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 3322:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 3323:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 3324:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3325:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 3326:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3327:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3328:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3329:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3330:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3331:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3332:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3333:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 3334:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 3335:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3336:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 3337:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3338:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3339:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3340:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3341:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3342:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3343:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3344:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3345:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3346:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 3347:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3348:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3349:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3350:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3351:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3352:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3353:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3354:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3355:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3356:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3357:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3358:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3359:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3360:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3361:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3362:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3363:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3364:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3365:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3366:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3367:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3368:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3369:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3370:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3371:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3372:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3373:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3374:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3375:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3376:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3377:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3378:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3379:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3380:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3381:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3382:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3383:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3384:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3385:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3386:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3387:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3388:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3389:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3390:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3391:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3392:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 3393:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 3394:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 3395:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3396:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 3397:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3398:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3399:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3400:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3401:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3402:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3403:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3404:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3405:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3406:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3407:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3408:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3409:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3410:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3411:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3412:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 3413:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3414:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 3415:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 3416:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3417:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 3418:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3419:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3420:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3421:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 3422:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 3423:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3424:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 3425:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 3426:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3427:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 3428:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3429:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3430:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3431:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 3432:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 3433:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 3434:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3435:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 3436:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3437:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3438:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3439:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3440:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3441:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3442:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3443:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 3444:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 3445:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3446:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 3447:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3448:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3449:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3450:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3451:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3452:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3453:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3454:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3455:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 3456:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 3457:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3458:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 3459:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3460:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3461:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3462:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3463:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3464:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3465:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3466:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3467:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3468:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 3469:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3470:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3471:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3472:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3473:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3474:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3475:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3476:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3477:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3478:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3479:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3480:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3481:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3482:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3483:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3484:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3485:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3486:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3487:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3488:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3489:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3490:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3491:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3492:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3493:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3494:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3495:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3496:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3497:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3498:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3499:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3500:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3501:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3502:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3503:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3504:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3505:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3506:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3507:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3508:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3509:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3510:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3511:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3512:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3513:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3514:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 3515:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 3516:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 3517:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3518:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 3519:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3520:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3521:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3522:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3523:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3524:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3525:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3526:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3527:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3528:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3529:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3530:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3531:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3532:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3533:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3534:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 3535:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3536:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 3537:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 3538:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3539:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 3540:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3541:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3542:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3543:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 3544:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 3545:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 3546:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3547:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 3548:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3549:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3550:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3551:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3552:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3553:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3554:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3555:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 3556:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 3557:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3558:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3559:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3560:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3561:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3562:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3563:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3564:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3565:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3566:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3567:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3568:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3569:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3570:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3571:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3572:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3573:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3574:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 3575:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 3576:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3577:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3578:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3579:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3580:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3581:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3582:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3583:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3584:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3585:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3586:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3587:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3588:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3589:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3590:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3591:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3592:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3593:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3594:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3595:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3596:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 3597:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3598:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 3599:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3600:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3601:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3602:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 3603:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 3604:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3605:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 3606:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 3607:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3608:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 3609:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3610:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3611:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3612:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 3613:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 3614:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3615:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 3616:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 3617:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3618:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 3619:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3620:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3621:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3622:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 3623:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
 3624:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3625:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
 3626:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 3627:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3628:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 3629:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3630:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3631:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3632:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
 3633:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=55  BUS_LOAD  MEM[80] accepted 1
 3634:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3635:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=89  BUS_LOAD  MEM[88] accepted 1
 3636:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
 3637:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3638:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
 3639:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3640:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3641:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3642:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 89 accepted 1
 3643:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
 3644:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=11  BUS_LOAD  MEM[64] accepted 1
 3645:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3646:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=9  BUS_LOAD  MEM[72] accepted 1
 3647:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3648:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3649:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3650:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3651:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3652:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3653:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3654:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
 3655:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 9 accepted 1
 3656:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3657:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
 3658:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3659:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3660:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3661:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3662:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3663:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3664:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3665:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3666:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
 3667:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 8 accepted 1
 3668:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3669:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
 3670:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3671:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3672:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3673:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3674:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3675:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3676:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3677:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3678:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 3679:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 7 accepted 1
 3680:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3681:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 3682:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3683:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3684:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3685:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3686:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3687:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3688:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3689:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3690:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 3691:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
 3692:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3693:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 3694:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3695:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3696:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3697:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3698:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3699:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3700:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3701:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3702:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 3703:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
 3704:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3705:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 3706:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3707:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3708:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3709:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3710:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3711:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3712:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3713:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3714:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3715:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
 3716:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3717:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 3718:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3719:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3720:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3721:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3722:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3723:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3724:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3725:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3726:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 3727:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
 3728:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3729:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 3730:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3731:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3732:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3733:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3734:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3735:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3736:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3737:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3738:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
 3739:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
 3740:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3741:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3742:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3743:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3744:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3745:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3746:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3747:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3748:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3749:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3750:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3751:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3752:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3753:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3754:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3755:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3756:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3757:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 3758:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
 3759:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3760:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3761:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3762:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3763:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3764:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3765:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3766:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3767:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3768:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3769:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3770:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3771:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3772:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3773:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3774:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3775:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
 3776:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3777:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3778:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3779:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
 3780:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3781:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
 3782:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3783:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3784:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3785:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 3786:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 3787:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 3788:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3789:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 3790:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3791:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3792:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3793:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3794:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3795:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3796:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3797:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3798:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3799:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3800:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3801:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3802:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3803:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3804:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3805:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 3806:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3807:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 3808:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 3809:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3810:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 3811:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3812:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3813:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3814:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 3815:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3816:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 3817:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3818:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 3819:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3820:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3821:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3822:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3823:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3824:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3825:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3826:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
 3827:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 3828:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3829:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3830:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3831:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3832:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3833:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3834:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3835:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3836:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3837:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3838:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3839:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3840:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3841:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3842:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3843:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3844:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3845:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 3846:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 3847:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3848:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3849:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3850:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3851:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3852:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3853:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3854:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3855:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3856:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3857:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3858:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3859:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3860:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3861:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3862:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3863:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3864:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3865:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3866:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3867:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 3868:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3869:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 3870:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3871:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3872:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3873:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3874:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 3875:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3876:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 3877:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3878:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3879:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3880:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3881:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3882:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3883:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 3884:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 3885:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 3886:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3887:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 3888:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3889:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3890:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3891:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3892:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3893:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3894:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3895:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 3896:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 3897:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3898:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 3899:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3900:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3901:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3902:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3903:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3904:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3905:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3906:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 3907:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 3908:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 3909:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 3910:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 3911:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 3912:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 3913:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 3914:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3915:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3916:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3917:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3918:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3919:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3920:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3921:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3922:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3923:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 3924:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3925:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3926:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 3927:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 3928:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 3929:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3930:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 3931:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3932:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3933:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3934:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3935:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3936:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 3937:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3938:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3939:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3940:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3941:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3942:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3943:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3944:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3945:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 3946:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3947:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 3948:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 3949:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3950:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 3951:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3952:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3953:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3954:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 3955:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 3956:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 3957:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3958:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 3959:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3960:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 3961:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3962:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3963:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 3964:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 3965:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 3966:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3967:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3968:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 3969:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 3970:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 3971:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3972:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3973:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3974:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 3975:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3976:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 3977:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 3978:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 3979:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 3980:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 3981:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3982:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3983:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3984:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 3985:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3986:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 3987:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 3988:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 3989:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 3990:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 3991:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3992:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3993:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 3994:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 3995:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 3996:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3997:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 3998:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 3999:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4000:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4001:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4002:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4003:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4004:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4005:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4006:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 4007:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4008:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 4009:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4010:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4011:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4012:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4013:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4014:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4015:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4016:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4017:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4018:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 4019:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4020:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 4021:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4022:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4023:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4024:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4025:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4026:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4027:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4028:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4029:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4030:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 4031:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4032:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4033:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4034:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4035:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4036:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4037:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4038:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4039:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4040:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4041:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4042:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4043:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4044:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4045:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4046:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4047:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4048:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4049:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 4050:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4051:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4052:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4053:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4054:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4055:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4056:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4057:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4058:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4059:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4060:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4061:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4062:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4063:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4064:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4065:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4066:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4067:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4068:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4069:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4070:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 4071:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4072:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 4073:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4074:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4075:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4076:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4077:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4078:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 4079:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4080:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 4081:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4082:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4083:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4084:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4085:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4086:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4087:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4088:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4089:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4090:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4091:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4092:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4093:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4094:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4095:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4096:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 4097:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4098:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 4099:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4100:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4101:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4102:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4103:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4104:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4105:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 4106:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4107:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 4108:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4109:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 4110:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4111:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4112:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4113:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4114:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4115:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4116:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4117:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4118:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 4119:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4120:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4121:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4122:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4123:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4124:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4125:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4126:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4127:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4128:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4129:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4130:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4131:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4132:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4133:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4134:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4135:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4136:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4137:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4138:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4139:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4140:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4141:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4142:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4143:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4144:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4145:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4146:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4147:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4148:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4149:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4150:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4151:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4152:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4153:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4154:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4155:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4156:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4157:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4158:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4159:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4160:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4161:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4162:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4163:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4164:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4165:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 4166:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4167:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 4168:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4169:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4170:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4171:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4172:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4173:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4174:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4175:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 4176:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4177:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 4178:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 4179:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4180:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 4181:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4182:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4183:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4184:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 4185:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 4186:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 4187:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4188:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 4189:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4190:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4191:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4192:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4193:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4194:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4195:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4196:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 4197:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 4198:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4199:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 4200:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4201:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4202:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4203:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4204:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4205:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4206:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4207:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4208:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 4209:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 4210:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4211:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 4212:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4213:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4214:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4215:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4216:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4217:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4218:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4219:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4220:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4221:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 4222:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4223:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 4224:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4225:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4226:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4227:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4228:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4229:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4230:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4231:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4232:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4233:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 4234:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4235:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4236:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4237:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4238:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4239:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4240:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4241:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4242:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4243:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4244:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4245:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4246:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4247:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4248:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4249:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4250:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4251:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4252:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 4253:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4254:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4255:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4256:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4257:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4258:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4259:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4260:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4261:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4262:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4263:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4264:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4265:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4266:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4267:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4268:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4269:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4270:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4271:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4272:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4273:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 4274:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4275:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 4276:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4277:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4278:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4279:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4280:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4281:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 4282:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4283:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 4284:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4285:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4286:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4287:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4288:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4289:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4290:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4291:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4292:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4293:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4294:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4295:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4296:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4297:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4298:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4299:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 4300:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4301:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 4302:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4303:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4304:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4305:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4306:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4307:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4308:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 4309:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4310:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 4311:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4312:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 4313:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4314:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4315:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4316:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4317:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4318:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4319:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4320:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4321:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 4322:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4323:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4324:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4325:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4326:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4327:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4328:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4329:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4330:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4331:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4332:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4333:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4334:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4335:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4336:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4337:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4338:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4339:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4340:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4341:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4342:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4343:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4344:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4345:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4346:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4347:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4348:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4349:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4350:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4351:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4352:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4353:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4354:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4355:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4356:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4357:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4358:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4359:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4360:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4361:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4362:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4363:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4364:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4365:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4366:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4367:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4368:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 4369:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4370:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 4371:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4372:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4373:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4374:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4375:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4376:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4377:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 4378:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 4379:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 4380:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4381:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 4382:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4383:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4384:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4385:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4386:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4387:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4388:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4389:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4390:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 4391:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4392:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 4393:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4394:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4395:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4396:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4397:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4398:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4399:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4400:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4401:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4402:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 4403:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4404:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4405:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4406:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4407:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4408:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4409:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4410:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4411:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4412:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4413:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4414:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4415:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4416:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4417:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4418:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4419:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4420:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4421:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4422:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4423:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4424:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4425:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4426:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4427:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4428:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4429:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4430:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4431:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4432:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4433:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4434:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4435:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4436:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4437:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4438:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4439:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4440:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4441:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4442:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4443:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4444:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4445:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4446:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4447:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4448:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 4449:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4450:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 4451:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4452:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 4453:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4454:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4455:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4456:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4457:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4458:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4459:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4460:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4461:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4462:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4463:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4464:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4465:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4466:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4467:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4468:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 4469:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4470:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 4471:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4472:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4473:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4474:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4475:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4476:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4477:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4478:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 4479:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4480:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 4481:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 4482:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4483:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 4484:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4485:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4486:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4487:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 4488:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 4489:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4490:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 4491:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 4492:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4493:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 4494:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4495:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4496:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4497:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
 4498:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 4499:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
 4500:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4501:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
 4502:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4503:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4504:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4505:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4506:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4507:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4508:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4509:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 4510:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
 4511:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4512:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 4513:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4514:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4515:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4516:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4517:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4518:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4519:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4520:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4521:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 4522:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 4523:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4524:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 4525:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4526:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4527:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4528:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4529:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4530:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4531:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4532:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4533:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 4534:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 4535:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4536:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 4537:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4538:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4539:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4540:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4541:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4542:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4543:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4544:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4545:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4546:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 4547:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4548:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 4549:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4550:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4551:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4552:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4553:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4554:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4555:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4556:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4557:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4558:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 4559:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4560:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4561:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4562:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4563:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4564:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4565:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4566:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4567:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4568:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4569:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4570:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4571:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4572:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4573:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4574:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4575:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4576:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4577:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 4578:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4579:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4580:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4581:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4582:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4583:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4584:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4585:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4586:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4587:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4588:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4589:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4590:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4591:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4592:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4593:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4594:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4595:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4596:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4597:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4598:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 4599:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4600:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 4601:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4602:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4603:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4604:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4605:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4606:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 4607:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4608:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 4609:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4610:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4611:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4612:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4613:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4614:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4615:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4616:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4617:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4618:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4619:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4620:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4621:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4622:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4623:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4624:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 4625:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4626:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 4627:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4628:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4629:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4630:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4631:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4632:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4633:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 4634:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4635:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 4636:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4637:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 4638:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4639:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4640:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4641:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4642:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4643:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4644:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4645:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4646:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 4647:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4648:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4649:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4650:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4651:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4652:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4653:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4654:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4655:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4656:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4657:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4658:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4659:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4660:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4661:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4662:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4663:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4664:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4665:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4666:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4667:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4668:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4669:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4670:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4671:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4672:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4673:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4674:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4675:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4676:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4677:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4678:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4679:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4680:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4681:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4682:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4683:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4684:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4685:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4686:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4687:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4688:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4689:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4690:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4691:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4692:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4693:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 4694:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4695:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 4696:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4697:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4698:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4699:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4700:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4701:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4702:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 4703:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 4704:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 4705:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4706:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 4707:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4708:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4709:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4710:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4711:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4712:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4713:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4714:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4715:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 4716:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4717:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 4718:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4719:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4720:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4721:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4722:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4723:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4724:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4725:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4726:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4727:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 4728:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4729:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4730:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4731:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4732:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4733:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4734:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4735:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4736:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4737:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4738:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4739:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4740:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4741:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4742:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4743:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4744:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4745:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4746:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4747:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4748:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4749:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4750:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4751:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4752:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4753:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4754:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4755:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4756:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4757:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4758:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4759:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4760:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4761:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4762:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4763:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4764:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4765:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4766:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4767:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4768:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4769:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4770:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4771:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4772:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4773:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 4774:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4775:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 4776:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4777:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 4778:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4779:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4780:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4781:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4782:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4783:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4784:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4785:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4786:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4787:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4788:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4789:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4790:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4791:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4792:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4793:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 4794:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4795:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 4796:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4797:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4798:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4799:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4800:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4801:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4802:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4803:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 4804:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4805:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 4806:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 4807:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4808:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 4809:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4810:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4811:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4812:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 4813:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 4814:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 4815:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4816:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 4817:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4818:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4819:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4820:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4821:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4822:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4823:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4824:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 4825:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 4826:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4827:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 4828:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4829:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4830:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4831:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4832:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4833:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4834:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4835:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4836:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 4837:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 4838:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4839:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 4840:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4841:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4842:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4843:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4844:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4845:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4846:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4847:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4848:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4849:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 4850:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4851:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4852:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4853:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4854:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4855:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4856:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4857:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4858:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4859:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4860:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4861:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4862:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4863:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4864:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4865:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4866:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4867:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4868:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 4869:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4870:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4871:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4872:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4873:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4874:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4875:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4876:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4877:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4878:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4879:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4880:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4881:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4882:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4883:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4884:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4885:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4886:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4887:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4888:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4889:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 4890:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4891:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 4892:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4893:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4894:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4895:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 4896:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4897:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 4898:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4899:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 4900:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4901:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4902:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4903:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4904:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4905:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4906:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4907:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4908:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4909:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4910:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4911:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4912:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4913:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4914:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4915:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 4916:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4917:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 4918:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4919:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 4920:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4921:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 4922:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4923:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4924:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 4925:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 4926:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 4927:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4928:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 4929:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4930:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4931:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4932:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4933:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4934:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4935:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 4936:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4937:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 4938:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 4939:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 4940:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 4941:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 4942:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 4943:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4944:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4945:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4946:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 4947:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 4948:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4949:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4950:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4951:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4952:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 4953:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4954:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4955:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 4956:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 4957:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 4958:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4959:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 4960:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 4961:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 4962:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4963:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4964:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 4965:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 4966:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4967:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4968:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 4969:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 4970:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 4971:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4972:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4973:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4974:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 4975:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4976:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 4977:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 4978:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4979:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 4980:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4981:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4982:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4983:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4984:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 4985:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4986:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 4987:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 4988:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4989:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 4990:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 4991:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4992:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4993:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 4994:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 4995:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4996:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 4997:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 4998:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 4999:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 5000:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5001:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5002:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5003:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 5004:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
 5005:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5006:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
 5007:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 5008:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5009:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 5010:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5011:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5012:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5013:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
 5014:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
 5015:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
 5016:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5017:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
 5018:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5019:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5020:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5021:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5022:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5023:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5024:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5025:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
 5026:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
 5027:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5028:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 5029:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5030:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5031:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5032:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5033:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5034:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5035:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5036:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5037:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 5038:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
 5039:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5040:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 5041:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5042:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5043:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5044:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5045:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5046:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5047:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5048:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5049:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 5050:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 5051:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5052:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 5053:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5054:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5055:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5056:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5057:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5058:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5059:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5060:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5061:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5062:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 5063:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5064:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 5065:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5066:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5067:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5068:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5069:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5070:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5071:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5072:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5073:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5074:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 5075:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5076:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 5077:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5078:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5079:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5080:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5081:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5082:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5083:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5084:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5085:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 5086:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 5087:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5088:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5089:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5090:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5091:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5092:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5093:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5094:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5095:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5096:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5097:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5098:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5099:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5100:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5101:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5102:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5103:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5104:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 5105:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 5106:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5107:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5108:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5109:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5110:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5111:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5112:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5113:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5114:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5115:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5116:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5117:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5118:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5119:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5120:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5121:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5122:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 5123:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5124:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5125:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5126:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 5127:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5128:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 5129:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5130:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5131:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5132:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 5133:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 5134:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 5135:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5136:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 5137:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5138:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5139:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5140:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5141:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5142:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5143:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5144:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5145:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5146:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5147:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5148:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5149:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5150:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5151:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5152:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 5153:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5154:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 5155:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 5156:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5157:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 5158:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5159:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5160:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5161:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 5162:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5163:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 5164:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5165:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 5166:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5167:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5168:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5169:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5170:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5171:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5172:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5173:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 5174:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 5175:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5176:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5177:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5178:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5179:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5180:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5181:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5182:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5183:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5184:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5185:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5186:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5187:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5188:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5189:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5190:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5191:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5192:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5193:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 5194:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5195:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5196:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5197:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5198:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5199:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5200:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5201:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5202:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5203:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5204:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5205:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5206:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5207:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5208:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5209:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5210:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5211:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5212:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5213:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5214:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 5215:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5216:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 5217:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5218:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5219:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5220:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5221:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 5222:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5223:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 5224:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5225:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5226:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5227:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5228:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5229:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5230:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 5231:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 5232:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 5233:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5234:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 5235:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5236:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5237:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5238:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5239:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5240:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5241:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5242:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5243:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 5244:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5245:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 5246:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5247:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5248:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5249:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5250:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5251:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5252:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5253:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5254:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5255:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 5256:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5257:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5258:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5259:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5260:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5261:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5262:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5263:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5264:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5265:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5266:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5267:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5268:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5269:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5270:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5271:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5272:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5273:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5274:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 5275:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5276:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5277:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5278:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5279:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5280:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5281:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5282:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5283:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5284:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5285:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5286:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5287:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5288:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5289:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5290:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5291:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5292:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5293:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5294:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5295:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 5296:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5297:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 5298:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5299:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5300:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5301:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5302:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5303:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 5304:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5305:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 5306:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5307:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5308:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5309:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5310:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5311:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5312:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5313:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5314:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5315:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5316:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5317:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5318:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5319:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5320:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5321:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 5322:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5323:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 5324:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5325:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5326:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5327:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5328:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5329:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5330:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5331:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 5332:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5333:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 5334:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 5335:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5336:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 5337:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5338:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5339:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5340:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 5341:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 5342:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 5343:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5344:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 5345:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5346:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5347:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5348:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5349:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5350:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5351:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5352:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 5353:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 5354:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5355:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 5356:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5357:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5358:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5359:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5360:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5361:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5362:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5363:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5364:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5365:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 5366:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5367:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 5368:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5369:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5370:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5371:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5372:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5373:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5374:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5375:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5376:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5377:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 5378:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5379:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5380:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5381:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5382:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5383:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5384:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5385:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5386:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5387:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5388:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5389:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5390:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5391:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5392:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5393:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5394:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5395:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5396:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 5397:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5398:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5399:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5400:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5401:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5402:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5403:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5404:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5405:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5406:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5407:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5408:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5409:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5410:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5411:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5412:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5413:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5414:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5415:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5416:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5417:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 5418:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5419:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 5420:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5421:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5422:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5423:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5424:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5425:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 5426:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5427:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 5428:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5429:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5430:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5431:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5432:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5433:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5434:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5435:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5436:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5437:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5438:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5439:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5440:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5441:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5442:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5443:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 5444:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5445:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 5446:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5447:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5448:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5449:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5450:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5451:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5452:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 5453:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 5454:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 5455:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5456:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 5457:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5458:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5459:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5460:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5461:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5462:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5463:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5464:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5465:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 5466:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5467:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5468:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5469:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5470:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5471:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5472:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5473:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5474:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5475:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5476:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5477:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5478:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5479:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5480:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5481:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5482:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5483:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 5484:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5485:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5486:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5487:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5488:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5489:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5490:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5491:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5492:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5493:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5494:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5495:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5496:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5497:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5498:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5499:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5500:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5501:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5502:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5503:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5504:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5505:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5506:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5507:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5508:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5509:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5510:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5511:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5512:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 5513:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5514:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 5515:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 5516:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5517:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 5518:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5519:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5520:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5521:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 5522:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 5523:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5524:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 5525:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 5526:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5527:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 5528:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5529:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5530:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5531:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
 5532:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 5533:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 5534:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5535:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 5536:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5537:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5538:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5539:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5540:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5541:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5542:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5543:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 5544:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
 5545:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5546:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 5547:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5548:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5549:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5550:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5551:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5552:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5553:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5554:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5555:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 5556:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 5557:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5558:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 5559:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5560:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5561:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5562:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5563:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5564:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5565:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5566:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5567:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5568:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 5569:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5570:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 5571:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5572:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5573:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5574:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5575:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5576:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5577:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5578:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5579:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5580:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 5581:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5582:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5583:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5584:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5585:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5586:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5587:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5588:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5589:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5590:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5591:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5592:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5593:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5594:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5595:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5596:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5597:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5598:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5599:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 5600:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5601:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5602:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5603:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5604:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5605:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5606:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5607:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5608:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5609:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5610:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5611:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5612:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5613:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5614:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5615:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5616:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5617:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5618:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5619:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5620:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 5621:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5622:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 5623:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5624:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5625:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5626:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5627:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5628:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 5629:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5630:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 5631:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5632:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5633:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5634:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5635:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5636:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5637:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5638:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5639:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5640:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5641:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5642:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5643:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5644:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5645:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5646:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 5647:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5648:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 5649:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5650:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5651:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5652:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5653:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5654:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5655:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 5656:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 5657:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 5658:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5659:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 5660:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5661:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5662:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5663:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5664:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5665:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5666:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5667:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5668:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 5669:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5670:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5671:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5672:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5673:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5674:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5675:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5676:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5677:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5678:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5679:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5680:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5681:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5682:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5683:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5684:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5685:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5686:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 5687:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5688:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5689:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5690:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5691:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5692:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5693:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5694:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5695:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5696:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5697:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5698:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5699:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5700:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5701:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5702:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5703:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5704:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5705:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5706:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5707:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5708:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5709:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5710:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5711:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5712:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5713:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5714:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5715:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 5716:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5717:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 5718:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 5719:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5720:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 5721:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5722:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5723:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5724:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 5725:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 5726:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 5727:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5728:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 5729:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5730:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5731:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5732:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5733:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5734:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5735:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5736:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 5737:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
 5738:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5739:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 5740:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5741:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5742:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5743:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5744:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5745:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5746:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5747:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5748:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5749:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 5750:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5751:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5752:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5753:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5754:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5755:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5756:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5757:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5758:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5759:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5760:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5761:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5762:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5763:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5764:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5765:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5766:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5767:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 5768:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 5769:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5770:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5771:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5772:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5773:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5774:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5775:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5776:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5777:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 5778:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5779:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5780:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5781:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5782:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5783:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5784:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5785:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5786:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 5787:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5788:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 5789:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 5790:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5791:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 5792:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5793:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5794:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5795:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 5796:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 5797:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 5798:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5799:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 5800:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5801:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5802:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5803:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5804:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5805:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5806:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5807:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5808:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5809:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5810:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5811:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 5812:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5813:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5814:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5815:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 5816:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5817:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 5818:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 5819:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5820:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 5821:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5822:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5823:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5824:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 5825:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 5826:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5827:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 5828:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 5829:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5830:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 5831:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5832:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5833:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5834:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 5835:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 5836:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5837:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 5838:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 5839:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5840:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 5841:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5842:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5843:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5844:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
 5845:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
 5846:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5847:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
 5848:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
 5849:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 5850:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
 5851:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 5852:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5853:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5854:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
 5855:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=89  BUS_LOAD  MEM[80] accepted 1
 5856:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5857:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=144  BUS_LOAD  MEM[88] accepted 1
 5858:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
 5859:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 5860:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
 5861:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 5862:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5863:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5864:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4008] = 144 accepted 1
 5865:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4000] accepted 1
 5866:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=12  BUS_LOAD  MEM[64] accepted 1
 5867:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5868:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=10  BUS_LOAD  MEM[72] accepted 1
 5869:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5870:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5871:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5872:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5873:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5874:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5875:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5876:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 72 accepted 1
 5877:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 10 accepted 1
 5878:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5879:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=9  BUS_LOAD  MEM[56] accepted 1
 5880:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5881:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5882:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5883:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5884:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5885:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5886:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5887:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5888:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
 5889:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 9 accepted 1
 5890:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5891:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
 5892:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5893:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5894:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5895:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5896:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5897:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5898:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5899:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5900:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
 5901:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 8 accepted 1
 5902:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5903:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
 5904:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5905:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5906:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5907:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5908:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5909:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5910:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5911:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5912:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 5913:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 7 accepted 1
 5914:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5915:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 5916:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5917:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5918:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5919:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5920:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5921:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5922:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5923:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5924:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 5925:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
 5926:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5927:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 5928:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5929:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5930:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5931:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5932:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5933:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5934:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5935:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5936:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5937:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
 5938:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5939:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 5940:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5941:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5942:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5943:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5944:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5945:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5946:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5947:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5948:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5949:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
 5950:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5951:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 5952:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5953:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5954:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5955:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5956:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5957:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5958:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5959:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5960:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 5961:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
 5962:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5963:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 5964:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5965:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5966:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5967:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5968:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5969:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5970:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5971:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 5972:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
 5973:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
 5974:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 5975:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 5976:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 5977:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 5978:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 5979:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5980:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5981:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 5982:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 5983:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 5984:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5985:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5986:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 5987:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 5988:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 5989:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5990:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5991:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 5992:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
 5993:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 5994:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5995:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 5996:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 5997:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 5998:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5999:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6000:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6001:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6002:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6003:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6004:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6005:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6006:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6007:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6008:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6009:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
 6010:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6011:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6012:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6013:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
 6014:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6015:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
 6016:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6017:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6018:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6019:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 6020:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 6021:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 6022:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6023:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 6024:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6025:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6026:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6027:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6028:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6029:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6030:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6031:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6032:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6033:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6034:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6035:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6036:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6037:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6038:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6039:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 6040:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6041:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 6042:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 6043:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6044:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 6045:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6046:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6047:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6048:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 6049:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6050:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 6051:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6052:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 6053:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6054:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6055:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6056:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6057:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6058:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6059:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6060:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
 6061:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 6062:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6063:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6064:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6065:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6066:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6067:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6068:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6069:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6070:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6071:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6072:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6073:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6074:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6075:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6076:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6077:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6078:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6079:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6080:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 6081:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6082:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6083:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6084:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6085:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6086:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6087:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6088:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6089:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6090:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6091:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6092:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6093:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6094:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6095:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6096:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6097:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6098:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6099:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6100:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6101:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 6102:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6103:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 6104:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6105:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6106:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6107:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6108:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 6109:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6110:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 6111:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6112:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6113:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6114:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6115:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6116:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6117:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 6118:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 6119:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 6120:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6121:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 6122:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6123:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6124:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6125:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6126:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6127:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6128:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6129:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6130:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 6131:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6132:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 6133:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6134:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6135:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6136:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6137:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6138:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6139:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6140:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6141:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6142:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 6143:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6144:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6145:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6146:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6147:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6148:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6149:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6150:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6151:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6152:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6153:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6154:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6155:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6156:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6157:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6158:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6159:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6160:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6161:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 6162:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6163:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6164:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6165:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6166:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6167:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6168:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6169:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6170:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6171:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6172:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6173:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6174:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6175:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6176:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6177:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6178:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6179:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6180:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6181:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6182:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 6183:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6184:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 6185:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6186:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6187:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6188:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6189:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6190:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 6191:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6192:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 6193:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6194:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6195:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6196:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6197:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6198:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6199:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6200:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6201:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6202:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6203:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6204:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6205:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6206:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6207:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6208:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 6209:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6210:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 6211:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6212:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6213:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6214:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6215:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6216:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6217:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6218:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 6219:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6220:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 6221:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 6222:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6223:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 6224:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6225:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6226:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6227:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 6228:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 6229:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 6230:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6231:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 6232:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6233:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6234:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6235:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6236:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6237:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6238:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6239:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 6240:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 6241:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6242:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 6243:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6244:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6245:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6246:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6247:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6248:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6249:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6250:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6251:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6252:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 6253:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6254:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 6255:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6256:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6257:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6258:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6259:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6260:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6261:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6262:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6263:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6264:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 6265:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6266:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6267:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6268:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6269:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6270:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6271:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6272:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6273:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6274:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6275:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6276:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6277:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6278:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6279:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6280:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6281:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6282:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6283:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 6284:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6285:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6286:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6287:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6288:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6289:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6290:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6291:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6292:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6293:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6294:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6295:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6296:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6297:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6298:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6299:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6300:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6301:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6302:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6303:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6304:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 6305:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6306:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 6307:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6308:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6309:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6310:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6311:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6312:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 6313:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6314:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 6315:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6316:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6317:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6318:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6319:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6320:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6321:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6322:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6323:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6324:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6325:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6326:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6327:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6328:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6329:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6330:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 6331:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6332:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 6333:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6334:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6335:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6336:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6337:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6338:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6339:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 6340:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 6341:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 6342:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6343:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 6344:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6345:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6346:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6347:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6348:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6349:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6350:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6351:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6352:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 6353:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6354:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6355:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6356:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6357:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6358:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6359:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6360:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6361:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6362:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6363:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6364:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6365:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6366:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6367:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6368:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6369:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6370:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6371:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6372:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6373:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6374:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6375:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6376:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6377:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6378:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6379:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6380:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6381:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6382:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6383:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6384:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6385:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6386:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6387:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6388:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6389:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6390:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6391:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6392:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6393:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6394:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6395:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6396:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6397:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6398:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6399:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 6400:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6401:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 6402:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 6403:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6404:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 6405:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6406:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6407:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6408:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 6409:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 6410:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6411:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 6412:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 6413:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6414:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 6415:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6416:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6417:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6418:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 6419:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 6420:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 6421:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6422:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 6423:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6424:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6425:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6426:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6427:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6428:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6429:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6430:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 6431:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 6432:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6433:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 6434:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6435:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6436:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6437:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6438:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6439:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6440:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6441:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6442:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 6443:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 6444:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6445:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 6446:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6447:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6448:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6449:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6450:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6451:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6452:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6453:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6454:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6455:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 6456:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6457:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 6458:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6459:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6460:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6461:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6462:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6463:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6464:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6465:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6466:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6467:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 6468:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6469:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6470:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6471:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6472:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6473:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6474:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6475:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6476:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6477:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6478:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6479:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6480:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6481:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6482:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6483:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6484:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6485:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6486:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 6487:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6488:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6489:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6490:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6491:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6492:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6493:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6494:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6495:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6496:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6497:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6498:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6499:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6500:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6501:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6502:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6503:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6504:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6505:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6506:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6507:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 6508:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6509:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 6510:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6511:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6512:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6513:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6514:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6515:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 6516:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6517:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 6518:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6519:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6520:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6521:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6522:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6523:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6524:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6525:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6526:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6527:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6528:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6529:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6530:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6531:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6532:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6533:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 6534:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6535:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 6536:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6537:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6538:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6539:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6540:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6541:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6542:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 6543:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 6544:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 6545:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6546:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 6547:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6548:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6549:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6550:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6551:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6552:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6553:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6554:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6555:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 6556:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6557:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6558:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6559:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6560:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6561:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6562:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6563:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6564:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6565:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6566:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6567:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6568:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6569:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6570:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6571:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6572:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6573:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6574:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6575:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6576:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6577:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6578:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6579:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6580:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6581:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6582:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6583:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6584:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6585:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6586:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6587:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6588:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6589:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6590:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6591:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6592:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6593:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6594:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6595:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6596:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6597:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6598:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6599:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6600:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6601:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6602:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 6603:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6604:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 6605:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 6606:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6607:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 6608:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6609:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6610:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6611:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 6612:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 6613:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 6614:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6615:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 6616:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6617:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6618:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6619:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6620:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6621:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6622:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6623:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 6624:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 6625:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6626:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 6627:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6628:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6629:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6630:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6631:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6632:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6633:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6634:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6635:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6636:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 6637:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6638:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6639:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6640:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6641:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6642:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6643:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6644:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6645:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6646:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6647:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6648:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6649:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6650:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6651:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6652:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6653:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6654:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6655:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6656:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6657:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6658:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6659:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6660:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6661:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6662:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6663:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6664:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6665:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6666:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6667:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6668:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6669:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6670:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6671:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6672:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6673:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6674:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6675:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6676:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6677:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6678:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6679:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6680:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6681:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6682:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 6683:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 6684:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 6685:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6686:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 6687:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6688:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6689:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6690:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6691:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6692:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6693:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6694:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6695:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6696:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6697:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6698:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6699:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6700:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6701:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6702:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 6703:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6704:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 6705:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 6706:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6707:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 6708:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6709:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6710:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6711:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 6712:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 6713:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6714:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 6715:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 6716:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6717:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 6718:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6719:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6720:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6721:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 6722:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 6723:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6724:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 6725:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 6726:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6727:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 6728:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6729:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6730:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6731:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
 6732:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 6733:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
 6734:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6735:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
 6736:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6737:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6738:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6739:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6740:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6741:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6742:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6743:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 6744:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
 6745:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6746:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 6747:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6748:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6749:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6750:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6751:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6752:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6753:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6754:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6755:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 6756:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 6757:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6758:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 6759:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6760:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6761:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6762:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6763:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6764:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6765:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6766:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6767:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 6768:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 6769:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6770:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 6771:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6772:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6773:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6774:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6775:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6776:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6777:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6778:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6779:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6780:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 6781:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6782:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 6783:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6784:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6785:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6786:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6787:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6788:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6789:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6790:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6791:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6792:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 6793:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6794:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6795:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6796:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6797:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6798:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6799:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6800:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6801:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6802:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6803:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6804:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6805:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6806:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6807:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6808:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6809:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6810:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6811:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 6812:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6813:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6814:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6815:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6816:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6817:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6818:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6819:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6820:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6821:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6822:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6823:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6824:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6825:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6826:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6827:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6828:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6829:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6830:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6831:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6832:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 6833:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6834:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 6835:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6836:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6837:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6838:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6839:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6840:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 6841:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6842:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 6843:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6844:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6845:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6846:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6847:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6848:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6849:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6850:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6851:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6852:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6853:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6854:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6855:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6856:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6857:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6858:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 6859:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6860:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 6861:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6862:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6863:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6864:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6865:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6866:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6867:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 6868:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 6869:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 6870:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6871:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 6872:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6873:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6874:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6875:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6876:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6877:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6878:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6879:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6880:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 6881:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6882:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6883:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6884:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6885:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6886:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6887:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6888:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6889:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6890:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6891:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6892:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6893:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6894:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6895:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6896:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6897:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6898:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6899:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6900:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6901:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6902:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6903:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6904:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6905:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6906:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6907:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6908:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6909:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6910:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6911:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6912:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6913:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6914:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6915:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6916:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6917:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6918:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6919:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 6920:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 6921:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 6922:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 6923:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 6924:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6925:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6926:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6927:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 6928:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6929:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 6930:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 6931:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 6932:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 6933:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 6934:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6935:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6936:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 6937:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 6938:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 6939:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6940:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 6941:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6942:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6943:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6944:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6945:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6946:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6947:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6948:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 6949:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 6950:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6951:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 6952:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6953:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6954:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6955:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6956:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6957:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6958:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6959:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 6960:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6961:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 6962:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 6963:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 6964:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 6965:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 6966:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 6967:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6968:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6969:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6970:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 6971:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 6972:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6973:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6974:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6975:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6976:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 6977:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6978:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6979:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6980:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 6981:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 6982:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6983:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 6984:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 6985:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 6986:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6987:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6988:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 6989:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 6990:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6991:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6992:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 6993:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 6994:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 6995:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6996:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6997:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6998:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 6999:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7000:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7001:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7002:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7003:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7004:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7005:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7006:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7007:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7008:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7009:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 7010:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7011:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 7012:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7013:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7014:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7015:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7016:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7017:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7018:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7019:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7020:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7021:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7022:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7023:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7024:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7025:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7026:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7027:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 7028:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7029:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 7030:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7031:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7032:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7033:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7034:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7035:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7036:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7037:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 7038:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7039:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 7040:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 7041:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7042:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 7043:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7044:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7045:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7046:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 7047:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 7048:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 7049:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7050:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 7051:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7052:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7053:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7054:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7055:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7056:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7057:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7058:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 7059:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 7060:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7061:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 7062:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7063:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7064:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7065:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7066:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7067:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7068:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7069:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7070:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7071:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 7072:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7073:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 7074:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7075:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7076:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7077:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7078:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7079:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7080:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7081:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7082:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7083:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 7084:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7085:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7086:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7087:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7088:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7089:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7090:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7091:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7092:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7093:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7094:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7095:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7096:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7097:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7098:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7099:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7100:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7101:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7102:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 7103:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7104:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7105:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7106:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7107:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7108:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7109:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7110:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7111:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7112:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7113:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7114:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7115:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7116:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7117:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7118:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7119:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7120:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7121:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7122:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7123:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7124:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7125:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7126:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7127:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7128:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7129:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7130:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7131:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 7132:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7133:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 7134:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7135:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7136:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7137:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7138:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7139:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7140:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7141:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7142:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7143:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7144:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7145:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7146:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7147:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7148:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7149:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 7150:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7151:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 7152:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7153:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7154:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7155:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7156:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7157:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7158:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 7159:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 7160:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 7161:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7162:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 7163:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7164:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7165:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7166:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7167:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7168:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7169:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7170:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7171:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 7172:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7173:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7174:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7175:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7176:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7177:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7178:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7179:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7180:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7181:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7182:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7183:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7184:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7185:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7186:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7187:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7188:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7189:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 7190:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7191:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7192:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7193:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7194:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7195:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7196:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7197:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7198:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7199:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7200:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7201:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7202:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7203:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7204:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7205:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7206:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7207:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7208:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7209:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7210:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7211:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7212:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7213:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7214:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7215:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7216:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7217:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7218:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 7219:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7220:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 7221:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 7222:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7223:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 7224:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7225:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7226:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7227:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 7228:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 7229:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7230:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 7231:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 7232:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7233:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 7234:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7235:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7236:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7237:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 7238:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
 7239:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7240:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
 7241:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 7242:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7243:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 7244:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7245:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7246:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7247:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
 7248:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
 7249:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
 7250:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7251:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
 7252:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7253:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7254:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7255:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7256:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7257:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7258:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7259:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
 7260:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
 7261:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7262:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 7263:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7264:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7265:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7266:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7267:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7268:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7269:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7270:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7271:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 7272:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
 7273:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7274:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 7275:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7276:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7277:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7278:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7279:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7280:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7281:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7282:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7283:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 7284:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 7285:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7286:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 7287:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7288:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7289:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7290:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7291:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7292:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7293:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7294:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7295:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7296:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 7297:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7298:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 7299:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7300:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7301:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7302:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7303:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7304:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7305:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7306:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7307:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7308:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 7309:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7310:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 7311:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7312:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7313:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7314:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7315:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7316:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7317:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7318:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7319:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 7320:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 7321:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7322:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7323:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7324:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7325:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7326:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7327:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7328:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7329:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7330:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7331:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7332:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7333:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7334:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7335:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7336:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7337:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7338:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 7339:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 7340:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7341:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7342:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7343:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7344:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7345:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7346:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7347:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7348:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7349:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7350:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7351:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7352:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7353:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7354:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7355:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7356:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 7357:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7358:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7359:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7360:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 7361:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7362:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 7363:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7364:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7365:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7366:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 7367:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 7368:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 7369:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7370:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 7371:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7372:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7373:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7374:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7375:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7376:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7377:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7378:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7379:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7380:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7381:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7382:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7383:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7384:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7385:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7386:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 7387:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7388:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 7389:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7390:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7391:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7392:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7393:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7394:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7395:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 7396:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7397:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 7398:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7399:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 7400:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7401:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7402:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7403:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7404:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7405:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7406:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7407:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 7408:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 7409:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7410:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7411:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7412:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7413:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7414:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7415:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7416:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7417:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7418:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7419:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7420:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7421:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7422:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7423:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7424:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7425:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7426:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7427:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 7428:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7429:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7430:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7431:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7432:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7433:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7434:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7435:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7436:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7437:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7438:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7439:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7440:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7441:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7442:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7443:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7444:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7445:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7446:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7447:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7448:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7449:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7450:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7451:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7452:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7453:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7454:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7455:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 7456:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7457:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 7458:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7459:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7460:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7461:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7462:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7463:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7464:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 7465:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 7466:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 7467:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7468:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 7469:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7470:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7471:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7472:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7473:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7474:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7475:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7476:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7477:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 7478:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7479:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 7480:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7481:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7482:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7483:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7484:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7485:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7486:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7487:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7488:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7489:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 7490:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7491:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7492:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7493:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7494:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7495:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7496:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7497:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7498:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7499:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7500:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7501:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7502:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7503:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7504:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7505:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7506:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7507:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7508:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 7509:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7510:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7511:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7512:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7513:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7514:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7515:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7516:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7517:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7518:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7519:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7520:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7521:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7522:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7523:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7524:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7525:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7526:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7527:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7528:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7529:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7530:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7531:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7532:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7533:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7534:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7535:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7536:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7537:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 7538:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7539:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 7540:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7541:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7542:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7543:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7544:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7545:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7546:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7547:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7548:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7549:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7550:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7551:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7552:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7553:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7554:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7555:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 7556:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7557:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 7558:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7559:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7560:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7561:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7562:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7563:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7564:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7565:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 7566:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7567:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 7568:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 7569:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7570:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 7571:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7572:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7573:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7574:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 7575:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 7576:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 7577:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7578:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 7579:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7580:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7581:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7582:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7583:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7584:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7585:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7586:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 7587:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 7588:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7589:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 7590:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7591:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7592:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7593:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7594:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7595:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7596:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7597:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7598:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7599:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 7600:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7601:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 7602:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7603:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7604:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7605:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7606:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7607:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7608:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7609:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7610:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7611:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 7612:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7613:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7614:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7615:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7616:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7617:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7618:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7619:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7620:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7621:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7622:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7623:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7624:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7625:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7626:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7627:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7628:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7629:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7630:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 7631:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7632:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7633:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7634:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7635:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7636:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7637:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7638:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7639:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7640:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7641:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7642:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7643:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7644:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7645:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7646:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7647:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7648:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7649:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7650:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7651:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7652:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7653:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7654:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7655:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7656:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7657:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7658:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7659:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 7660:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7661:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 7662:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7663:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7664:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7665:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7666:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7667:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7668:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7669:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7670:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7671:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7672:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7673:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7674:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7675:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7676:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7677:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 7678:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7679:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 7680:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7681:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7682:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7683:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7684:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7685:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7686:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 7687:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 7688:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 7689:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7690:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 7691:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7692:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7693:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7694:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7695:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7696:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7697:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7698:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7699:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 7700:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7701:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7702:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7703:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7704:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7705:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7706:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7707:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7708:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7709:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7710:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7711:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7712:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7713:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7714:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7715:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7716:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7717:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 7718:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7719:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7720:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7721:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7722:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7723:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7724:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7725:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7726:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7727:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7728:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7729:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7730:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7731:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7732:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7733:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7734:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7735:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7736:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7737:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7738:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7739:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7740:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7741:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7742:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7743:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7744:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7745:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7746:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 7747:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7748:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 7749:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 7750:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7751:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 7752:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7753:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7754:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7755:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 7756:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 7757:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7758:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 7759:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 7760:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7761:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 7762:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7763:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7764:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7765:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
 7766:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 7767:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 7768:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7769:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 7770:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7771:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7772:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7773:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7774:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7775:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7776:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7777:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 7778:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
 7779:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7780:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 7781:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7782:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7783:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7784:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7785:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7786:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7787:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7788:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7789:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 7790:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 7791:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7792:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 7793:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7794:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7795:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7796:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7797:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7798:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7799:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7800:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7801:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7802:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 7803:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7804:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 7805:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7806:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7807:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7808:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7809:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7810:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7811:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7812:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7813:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7814:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 7815:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7816:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7817:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7818:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7819:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7820:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7821:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7822:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7823:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7824:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7825:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7826:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7827:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7828:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7829:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7830:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7831:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7832:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7833:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 7834:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7835:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7836:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7837:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7838:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7839:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7840:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7841:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7842:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7843:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7844:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7845:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7846:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7847:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7848:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7849:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7850:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7851:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7852:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7853:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7854:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 7855:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7856:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 7857:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7858:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7859:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7860:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7861:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7862:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 7863:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7864:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 7865:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7866:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7867:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7868:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7869:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7870:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7871:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7872:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7873:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7874:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7875:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7876:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7877:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7878:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7879:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7880:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 7881:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7882:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 7883:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7884:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7885:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7886:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7887:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7888:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7889:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 7890:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 7891:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 7892:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7893:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 7894:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7895:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7896:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7897:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7898:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7899:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7900:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7901:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7902:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 7903:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7904:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7905:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7906:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7907:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7908:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7909:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7910:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7911:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7912:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7913:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7914:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7915:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7916:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7917:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7918:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7919:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7920:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 7921:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 7922:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 7923:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7924:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 7925:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7926:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7927:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7928:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7929:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7930:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 7931:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7932:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7933:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7934:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7935:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 7936:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7937:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7938:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7939:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 7940:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7941:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 7942:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 7943:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 7944:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 7945:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 7946:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7947:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7948:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7949:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 7950:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7951:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 7952:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 7953:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 7954:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 7955:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 7956:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7957:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7958:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 7959:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 7960:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 7961:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7962:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 7963:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 7964:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 7965:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7966:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7967:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7968:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7969:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7970:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 7971:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
 7972:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7973:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 7974:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7975:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7976:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7977:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7978:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7979:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7980:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7981:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 7982:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7983:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 7984:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 7985:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 7986:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 7987:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 7988:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 7989:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7990:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7991:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 7992:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 7993:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 7994:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7995:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7996:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 7997:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 7998:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 7999:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8000:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8001:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8002:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8003:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8004:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8005:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8006:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8007:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8008:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8009:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8010:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8011:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8012:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8013:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8014:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8015:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8016:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8017:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8018:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8019:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8020:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8021:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8022:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8023:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8024:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8025:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8026:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8027:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8028:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8029:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 8030:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 8031:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 8032:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8033:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 8034:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8035:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8036:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8037:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8038:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8039:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8040:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8041:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8042:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8043:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8044:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8045:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8046:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8047:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8048:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8049:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 8050:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8051:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 8052:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 8053:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8054:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 8055:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8056:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8057:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8058:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 8059:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 8060:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8061:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 8062:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 8063:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8064:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 8065:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8066:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8067:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8068:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 8069:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 8070:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8071:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 8072:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 8073:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8074:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 8075:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8076:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8077:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8078:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
 8079:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
 8080:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8081:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
 8082:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
 8083:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8084:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
 8085:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8086:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8087:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8088:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 55 accepted 1
 8089:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
 8090:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=10  BUS_LOAD  MEM[64] accepted 1
 8091:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8092:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=8  BUS_LOAD  MEM[72] accepted 1
 8093:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8094:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8095:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8096:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8097:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8098:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8099:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8100:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
 8101:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 8 accepted 1
 8102:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8103:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
 8104:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8105:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8106:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8107:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8108:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8109:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8110:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8111:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8112:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
 8113:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
 8114:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8115:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 8116:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8117:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8118:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8119:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8120:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8121:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8122:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8123:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8124:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 8125:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
 8126:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8127:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 8128:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8129:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8130:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8131:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8132:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8133:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8134:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8135:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8136:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 8137:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
 8138:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8139:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 8140:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8141:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8142:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8143:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8144:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8145:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8146:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8147:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8148:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8149:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 8150:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8151:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 8152:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8153:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8154:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8155:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8156:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8157:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8158:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8159:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8160:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8161:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 8162:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8163:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 8164:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8165:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8166:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8167:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8168:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8169:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8170:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8171:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8172:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 8173:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 8174:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8175:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8176:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8177:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8178:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8179:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8180:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8181:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8182:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8183:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8184:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8185:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8186:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8187:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8188:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8189:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8190:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8191:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 8192:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 8193:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8194:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8195:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8196:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8197:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8198:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8199:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8200:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8201:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8202:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8203:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8204:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8205:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8206:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8207:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8208:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8209:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 8210:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8211:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8212:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8213:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 8214:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8215:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 8216:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8217:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8218:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8219:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 8220:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 8221:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 8222:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8223:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 8224:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8225:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8226:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8227:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8228:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8229:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8230:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8231:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8232:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8233:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8234:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8235:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8236:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8237:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8238:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8239:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 8240:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8241:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 8242:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 8243:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8244:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 8245:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8246:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8247:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8248:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 8249:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8250:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 8251:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8252:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 8253:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8254:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8255:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8256:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8257:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8258:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8259:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8260:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 8261:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 8262:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8263:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8264:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8265:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8266:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8267:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8268:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8269:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8270:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8271:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8272:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8273:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8274:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8275:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8276:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8277:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8278:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8279:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8280:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 8281:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8282:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8283:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8284:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8285:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8286:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8287:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8288:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8289:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8290:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8291:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8292:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8293:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8294:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8295:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8296:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8297:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8298:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8299:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8300:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8301:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 8302:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8303:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 8304:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8305:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8306:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8307:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8308:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 8309:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8310:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 8311:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8312:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8313:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8314:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8315:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8316:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8317:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 8318:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 8319:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 8320:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8321:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 8322:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8323:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8324:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8325:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8326:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8327:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8328:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8329:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8330:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 8331:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8332:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 8333:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8334:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8335:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8336:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8337:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8338:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8339:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8340:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8341:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8342:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 8343:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8344:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8345:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8346:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8347:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8348:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8349:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8350:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8351:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8352:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8353:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8354:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8355:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8356:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8357:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8358:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8359:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8360:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8361:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 8362:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8363:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8364:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8365:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8366:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8367:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8368:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8369:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8370:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8371:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8372:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8373:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8374:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8375:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8376:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8377:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8378:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8379:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8380:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8381:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8382:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 8383:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8384:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 8385:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8386:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8387:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8388:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 8389:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8390:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 8391:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8392:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 8393:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8394:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8395:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8396:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8397:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8398:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8399:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8400:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8401:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8402:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8403:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8404:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8405:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8406:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8407:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8408:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 8409:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8410:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 8411:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8412:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8413:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8414:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8415:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8416:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8417:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8418:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 8419:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8420:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 8421:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 8422:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8423:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 8424:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8425:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8426:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8427:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 8428:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 8429:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 8430:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8431:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 8432:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8433:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8434:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8435:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8436:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8437:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8438:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8439:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 8440:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 8441:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8442:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 8443:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8444:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8445:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8446:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8447:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8448:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8449:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8450:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8451:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8452:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 8453:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8454:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 8455:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8456:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8457:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8458:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8459:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8460:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8461:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8462:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8463:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8464:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 8465:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8466:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8467:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8468:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8469:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8470:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8471:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8472:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8473:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8474:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8475:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8476:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8477:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8478:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8479:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8480:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8481:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8482:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8483:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 8484:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8485:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8486:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8487:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8488:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8489:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8490:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8491:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8492:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8493:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8494:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8495:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8496:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8497:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8498:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8499:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8500:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8501:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8502:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8503:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8504:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 8505:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8506:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 8507:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8508:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8509:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8510:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 8511:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8512:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 8513:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8514:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 8515:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8516:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8517:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8518:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8519:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8520:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8521:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8522:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8523:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8524:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8525:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8526:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8527:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8528:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8529:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8530:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 8531:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8532:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 8533:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8534:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8535:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8536:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8537:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8538:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8539:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 8540:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 8541:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 8542:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8543:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 8544:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8545:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8546:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8547:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8548:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8549:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8550:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8551:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8552:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 8553:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8554:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8555:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8556:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8557:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8558:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8559:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8560:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8561:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8562:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8563:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8564:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8565:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8566:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8567:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8568:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8569:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8570:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8571:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8572:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8573:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8574:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8575:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8576:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8577:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8578:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8579:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8580:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8581:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8582:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8583:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8584:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8585:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8586:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8587:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8588:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8589:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8590:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8591:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8592:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8593:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8594:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8595:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8596:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8597:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8598:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8599:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 8600:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8601:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 8602:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 8603:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8604:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 8605:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8606:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8607:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8608:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 8609:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 8610:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8611:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 8612:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 8613:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8614:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 8615:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8616:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8617:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8618:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
 8619:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 8620:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
 8621:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8622:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
 8623:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8624:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8625:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8626:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8627:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8628:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8629:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8630:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 8631:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
 8632:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8633:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 8634:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8635:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8636:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8637:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8638:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8639:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8640:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8641:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8642:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 8643:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 8644:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8645:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 8646:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8647:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8648:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8649:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8650:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8651:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8652:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8653:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8654:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8655:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 8656:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8657:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 8658:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8659:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8660:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8661:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8662:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8663:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8664:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8665:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8666:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8667:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 8668:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8669:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8670:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8671:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8672:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8673:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8674:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8675:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8676:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8677:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8678:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8679:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8680:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8681:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8682:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8683:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8684:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8685:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8686:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 8687:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8688:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8689:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8690:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8691:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8692:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8693:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8694:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8695:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8696:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8697:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8698:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8699:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8700:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8701:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8702:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8703:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8704:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8705:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8706:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8707:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 8708:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8709:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 8710:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8711:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8712:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8713:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 8714:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8715:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 8716:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8717:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 8718:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8719:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8720:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8721:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8722:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8723:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8724:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8725:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8726:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8727:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8728:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8729:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8730:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8731:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8732:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8733:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 8734:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8735:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 8736:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8737:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8738:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8739:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8740:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8741:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8742:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 8743:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 8744:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 8745:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8746:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 8747:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8748:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8749:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8750:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8751:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8752:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8753:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8754:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8755:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 8756:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8757:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8758:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8759:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8760:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8761:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8762:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8763:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8764:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8765:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8766:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8767:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8768:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8769:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8770:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8771:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8772:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8773:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8774:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8775:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8776:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8777:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8778:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8779:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8780:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8781:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8782:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8783:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8784:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8785:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8786:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8787:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8788:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8789:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8790:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8791:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8792:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8793:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8794:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8795:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8796:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8797:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8798:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8799:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8800:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8801:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8802:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 8803:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8804:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 8805:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 8806:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8807:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 8808:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8809:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8810:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8811:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 8812:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 8813:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 8814:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8815:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 8816:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8817:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8818:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8819:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8820:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8821:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8822:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8823:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 8824:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
 8825:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8826:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 8827:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8828:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8829:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8830:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8831:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8832:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8833:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8834:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8835:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8836:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 8837:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8838:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8839:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8840:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8841:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8842:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8843:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8844:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8845:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8846:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8847:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8848:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8849:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8850:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8851:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 8852:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8853:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8854:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8855:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 8856:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 8857:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8858:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 8859:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8860:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8861:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8862:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8863:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8864:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 8865:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8866:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8867:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8868:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8869:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8870:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8871:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8872:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8873:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 8874:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8875:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 8876:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 8877:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8878:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 8879:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8880:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8881:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8882:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 8883:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 8884:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 8885:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8886:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 8887:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8888:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8889:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8890:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8891:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8892:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8893:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 8894:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8895:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8896:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 8897:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 8898:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 8899:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8900:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8901:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8902:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 8903:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8904:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 8905:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 8906:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8907:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 8908:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8909:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8910:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8911:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 8912:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 8913:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8914:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 8915:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 8916:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 8917:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 8918:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 8919:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8920:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8921:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 8922:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
 8923:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8924:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
 8925:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 8926:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 8927:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 8928:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 8929:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8930:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8931:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
 8932:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
 8933:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
 8934:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8935:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
 8936:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 8937:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 8938:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8939:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8940:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8941:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8942:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8943:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
 8944:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
 8945:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8946:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 8947:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8948:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8949:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8950:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8951:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8952:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8953:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8954:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8955:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 8956:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
 8957:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8958:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 8959:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8960:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8961:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8962:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8963:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8964:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8965:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8966:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8967:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 8968:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
 8969:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8970:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 8971:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8972:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8973:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8974:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8975:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8976:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8977:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8978:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8979:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8980:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
 8981:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8982:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 8983:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8984:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8985:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8986:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8987:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8988:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 8989:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 8990:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 8991:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8992:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 8993:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 8994:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 8995:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 8996:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 8997:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 8998:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8999:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9000:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9001:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9002:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9003:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9004:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9005:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9006:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9007:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9008:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9009:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9010:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 9011:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 9012:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9013:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9014:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9015:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9016:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9017:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9018:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9019:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9020:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9021:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9022:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9023:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9024:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9025:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9026:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9027:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9028:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 9029:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9030:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9031:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9032:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 9033:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9034:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 9035:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9036:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9037:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9038:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 9039:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 9040:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 9041:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9042:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 9043:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9044:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9045:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9046:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9047:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9048:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9049:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9050:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9051:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9052:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9053:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9054:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9055:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9056:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9057:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9058:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 9059:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9060:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 9061:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 9062:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9063:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 9064:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9065:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9066:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9067:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 9068:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 9069:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 9070:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9071:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 9072:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9073:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9074:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9075:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9076:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9077:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9078:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9079:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 9080:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 9081:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9082:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9083:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9084:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9085:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9086:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9087:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9088:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9089:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9090:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9091:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9092:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9093:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9094:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9095:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9096:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9097:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9098:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9099:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 9100:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9101:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9102:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9103:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9104:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9105:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9106:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9107:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9108:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9109:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9110:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9111:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9112:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9113:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9114:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9115:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9116:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9117:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9118:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9119:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9120:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 9121:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9122:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 9123:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9124:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9125:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9126:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9127:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 9128:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9129:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 9130:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 9131:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9132:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 9133:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9134:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9135:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9136:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 9137:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 9138:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 9139:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9140:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 9141:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9142:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9143:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9144:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9145:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9146:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9147:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9148:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 9149:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
 9150:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9151:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 9152:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9153:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9154:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9155:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9156:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9157:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9158:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9159:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9160:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9161:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 9162:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9163:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9164:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9165:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9166:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9167:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9168:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9169:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9170:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9171:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9172:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9173:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9174:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9175:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9176:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9177:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9178:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9179:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9180:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 9181:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9182:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9183:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9184:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9185:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9186:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9187:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9188:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9189:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9190:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9191:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9192:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9193:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9194:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9195:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9196:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9197:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9198:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9199:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9200:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9201:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 9202:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9203:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 9204:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9205:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9206:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9207:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 9208:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 9209:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 9210:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9211:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 9212:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9213:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9214:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9215:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9216:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9217:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9218:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9219:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9220:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9221:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9222:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9223:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9224:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9225:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9226:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9227:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 9228:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9229:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 9230:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 9231:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9232:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 9233:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9234:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9235:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9236:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 9237:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 9238:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9239:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 9240:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 9241:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9242:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 9243:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9244:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9245:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9246:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
 9247:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
 9248:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 9249:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9250:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 9251:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9252:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9253:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9254:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9255:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9256:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9257:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9258:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
 9259:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
 9260:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9261:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 9262:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9263:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9264:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9265:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9266:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9267:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9268:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9269:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9270:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 9271:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
 9272:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9273:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 9274:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9275:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9276:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9277:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9278:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9279:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9280:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9281:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9282:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9283:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
 9284:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9285:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9286:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9287:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9288:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9289:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9290:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9291:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9292:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9293:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9294:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9295:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9296:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9297:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9298:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9299:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9300:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9301:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9302:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 9303:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9304:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9305:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9306:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9307:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9308:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9309:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9310:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9311:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9312:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9313:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9314:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9315:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9316:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9317:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9318:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9319:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9320:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9321:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9322:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9323:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 9324:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9325:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 9326:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9327:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9328:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9329:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 9330:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 9331:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 9332:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9333:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 9334:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9335:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9336:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9337:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9338:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9339:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9340:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9341:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9342:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9343:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9344:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9345:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9346:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9347:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9348:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9349:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 9350:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9351:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 9352:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 9353:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9354:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 9355:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9356:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9357:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9358:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
 9359:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
 9360:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 9361:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9362:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 9363:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9364:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9365:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9366:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9367:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9368:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9369:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9370:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
 9371:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
 9372:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9373:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9374:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9375:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9376:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9377:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9378:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9379:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9380:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9381:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9382:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9383:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9384:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9385:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9386:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9387:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9388:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9389:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
 9390:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 9391:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9392:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9393:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9394:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9395:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9396:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9397:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9398:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9399:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9400:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9401:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9402:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9403:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9404:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9405:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9406:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9407:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9408:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9409:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9410:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9411:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
 9412:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9413:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
 9414:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9415:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9416:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9417:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
 9418:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 9419:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9420:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 9421:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
 9422:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9423:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
 9424:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9425:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9426:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9427:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
 9428:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
 9429:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9430:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
 9431:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
 9432:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9433:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
 9434:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9435:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9436:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9437:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
 9438:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
 9439:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9440:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
 9441:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
 9442:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9443:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
 9444:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9445:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9446:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9447:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
 9448:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=55  BUS_LOAD  MEM[80] accepted 1
 9449:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9450:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=89  BUS_LOAD  MEM[88] accepted 1
 9451:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
 9452:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9453:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
 9454:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9455:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9456:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9457:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4008] accepted 1
 9458:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=144  BUS_LOAD  MEM[80] accepted 1
 9459:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9460:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=233  BUS_LOAD  MEM[88] accepted 1
 9461:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4024] accepted 1
 9462:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9463:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4032  BUS_LOAD  MEM[96] accepted 1
 9464:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9465:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9466:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9467:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4040] = 233 accepted 1
 9468:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4032] accepted 1
 9469:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=13  BUS_LOAD  MEM[64] accepted 1
 9470:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9471:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=11  BUS_LOAD  MEM[72] accepted 1
 9472:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9473:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9474:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9475:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9476:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9477:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9478:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9479:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4000  BUS_STORE MEM[4024] = 72 accepted 1
 9480:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4000] = 11 accepted 1
 9481:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9482:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=10  BUS_LOAD  MEM[56] accepted 1
 9483:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9484:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9485:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9486:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9487:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9488:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9489:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9490:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9491:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 56 accepted 1
 9492:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 10 accepted 1
 9493:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9494:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=9  BUS_LOAD  MEM[56] accepted 1
 9495:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9496:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9497:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9498:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9499:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9500:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9501:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9502:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9503:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
 9504:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 9 accepted 1
 9505:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9506:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
 9507:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9508:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9509:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9510:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9511:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9512:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9513:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9514:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9515:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
 9516:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 8 accepted 1
 9517:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9518:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
 9519:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9520:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9521:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9522:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9523:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9524:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9525:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9526:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9527:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
 9528:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 7 accepted 1
 9529:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9530:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
 9531:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9532:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9533:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9534:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9535:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9536:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9537:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9538:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9539:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
 9540:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
 9541:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9542:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
 9543:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9544:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9545:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9546:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9547:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9548:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9549:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9550:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9551:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9552:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
 9553:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9554:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
 9555:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9556:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9557:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9558:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9559:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9560:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9561:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9562:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9563:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 9564:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
 9565:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9566:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 9567:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9568:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9569:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9570:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9571:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9572:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9573:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9574:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9575:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 9576:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
 9577:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9578:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 9579:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9580:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9581:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9582:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9583:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9584:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9585:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9586:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9587:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
 9588:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
 9589:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9590:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9591:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9592:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9593:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9594:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9595:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9596:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9597:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9598:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9599:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9600:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9601:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9602:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9603:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9604:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9605:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9606:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 9607:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
 9608:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9609:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9610:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9611:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9612:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9613:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9614:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9615:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9616:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9617:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9618:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9619:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9620:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9621:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9622:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9623:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9624:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
 9625:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9626:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9627:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9628:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
 9629:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9630:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
 9631:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9632:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9633:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9634:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 9635:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 9636:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 9637:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9638:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 9639:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9640:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9641:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9642:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9643:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9644:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9645:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9646:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9647:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9648:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9649:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9650:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9651:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9652:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9653:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 9654:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 9655:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9656:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 9657:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 9658:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9659:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 9660:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9661:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9662:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9663:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 9664:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 9665:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 9666:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9667:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 9668:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9669:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9670:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9671:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9672:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9673:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9674:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9675:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
 9676:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 9677:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9678:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9679:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9680:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9681:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9682:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9683:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9684:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9685:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9686:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9687:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9688:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9689:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9690:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9691:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9692:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9693:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9694:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 9695:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 9696:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9697:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9698:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9699:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9700:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9701:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9702:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9703:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9704:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9705:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9706:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9707:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9708:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9709:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9710:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9711:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9712:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 9713:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9714:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9715:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9716:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 9717:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9718:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 9719:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9720:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9721:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9722:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 9723:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
 9724:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9725:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
 9726:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 9727:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9728:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 9729:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9730:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9731:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9732:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 9733:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 9734:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
 9735:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9736:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
 9737:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9738:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9739:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9740:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9741:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9742:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9743:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9744:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 9745:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 9746:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9747:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 9748:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9749:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9750:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9751:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9752:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9753:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9754:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9755:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9756:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 9757:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 9758:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9759:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9760:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9761:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9762:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9763:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9764:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9765:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9766:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9767:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9768:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9769:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9770:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9771:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9772:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9773:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9774:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9775:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 9776:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 9777:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9778:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9779:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9780:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9781:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9782:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9783:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9784:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9785:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9786:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9787:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9788:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9789:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9790:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9791:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9792:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9793:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 9794:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9795:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9796:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9797:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 9798:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9799:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 9800:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9801:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9802:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9803:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 9804:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 9805:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 9806:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9807:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 9808:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9809:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9810:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9811:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9812:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9813:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9814:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9815:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9816:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9817:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9818:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9819:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9820:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9821:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9822:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 9823:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 9824:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9825:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 9826:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 9827:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
 9828:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 9829:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
 9830:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9831:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9832:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9833:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
 9834:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9835:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
 9836:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
 9837:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9838:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
 9839:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9840:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9841:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9842:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 9843:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
 9844:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
 9845:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9846:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
 9847:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9848:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9849:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9850:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9851:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9852:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9853:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9854:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
 9855:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
 9856:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9857:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
 9858:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9859:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9860:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9861:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9862:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9863:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9864:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9865:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9866:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
 9867:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
 9868:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9869:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
 9870:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9871:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9872:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9873:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9874:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9875:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9876:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9877:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9878:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
 9879:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
 9880:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9881:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9882:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9883:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9884:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9885:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9886:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9887:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9888:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9889:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9890:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9891:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9892:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9893:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9894:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9895:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9896:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9897:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 9898:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
 9899:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9900:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9901:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9902:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9903:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9904:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9905:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9906:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9907:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9908:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9909:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9910:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9911:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9912:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9913:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9914:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9915:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
 9916:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
 9917:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9918:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
 9919:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
 9920:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9921:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
 9922:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9923:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9924:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9925:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 9926:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 9927:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
 9928:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9929:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
 9930:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9931:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9932:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9933:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9934:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9935:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9936:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9937:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9938:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9939:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9940:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9941:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
 9942:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9943:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9944:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
 9945:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
 9946:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9947:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
 9948:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
 9949:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
 9950:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
 9951:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
 9952:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9953:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9954:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 9955:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
 9956:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
 9957:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9958:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
 9959:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9960:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9961:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9962:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9963:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9964:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9965:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
 9966:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
 9967:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
 9968:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
 9969:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
 9970:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
 9971:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
 9972:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
 9973:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9974:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9975:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9976:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
 9977:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
 9978:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9979:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9980:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9981:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
 9982:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
 9983:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9984:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9985:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 9986:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
 9987:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
 9988:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9989:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
 9990:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
 9991:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
 9992:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9993:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9994:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 9995:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
 9996:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9997:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9998:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
 9999:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10000:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10001:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10002:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10003:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10004:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10005:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10006:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10007:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10008:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10009:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10010:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10011:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10012:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10013:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10014:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
10015:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10016:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
10017:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10018:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10019:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10020:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10021:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10022:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10023:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
10024:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
10025:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10026:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
10027:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
10028:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10029:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
10030:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10031:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10032:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10033:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
10034:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
10035:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
10036:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10037:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
10038:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10039:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10040:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10041:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10042:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10043:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10044:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10045:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
10046:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
10047:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10048:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
10049:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10050:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10051:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10052:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10053:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10054:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10055:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10056:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10057:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
10058:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
10059:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10060:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
10061:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10062:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10063:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10064:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10065:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10066:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10067:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10068:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10069:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
10070:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
10071:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10072:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
10073:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10074:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10075:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10076:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10077:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10078:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10079:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10080:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10081:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
10082:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
10083:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10084:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10085:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10086:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10087:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10088:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10089:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10090:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10091:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10092:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10093:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10094:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10095:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10096:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10097:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10098:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10099:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10100:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10101:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
10102:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10103:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10104:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10105:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10106:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10107:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10108:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10109:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10110:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10111:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10112:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10113:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10114:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10115:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10116:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10117:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10118:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
10119:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10120:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10121:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10122:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
10123:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10124:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
10125:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10126:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10127:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10128:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10129:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10130:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
10131:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10132:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
10133:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10134:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10135:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10136:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10137:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10138:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10139:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10140:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10141:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10142:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10143:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10144:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10145:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10146:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10147:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10148:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
10149:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10150:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
10151:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10152:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10153:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10154:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10155:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10156:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10157:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
10158:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
10159:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
10160:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10161:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
10162:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10163:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10164:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10165:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10166:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10167:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10168:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10169:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
10170:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
10171:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10172:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10173:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10174:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10175:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10176:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10177:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10178:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10179:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10180:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10181:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10182:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10183:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10184:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10185:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10186:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10187:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10188:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10189:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10190:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10191:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10192:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10193:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10194:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10195:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10196:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10197:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10198:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10199:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10200:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10201:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10202:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10203:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10204:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10205:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10206:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10207:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10208:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10209:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10210:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10211:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10212:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10213:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10214:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10215:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10216:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10217:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
10218:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10219:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
10220:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10221:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10222:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10223:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10224:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10225:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10226:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
10227:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
10228:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
10229:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10230:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
10231:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10232:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10233:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10234:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10235:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10236:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10237:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10238:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
10239:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
10240:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10241:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
10242:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10243:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10244:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10245:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10246:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10247:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10248:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10249:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10250:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
10251:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
10252:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10253:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10254:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10255:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10256:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10257:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10258:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10259:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10260:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10261:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10262:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10263:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10264:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10265:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10266:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10267:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10268:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10269:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10270:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10271:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10272:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10273:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10274:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10275:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10276:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10277:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10278:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10279:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10280:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10281:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10282:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10283:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10284:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10285:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10286:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10287:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10288:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10289:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10290:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10291:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10292:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10293:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10294:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10295:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10296:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10297:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
10298:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
10299:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
10300:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10301:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
10302:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10303:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10304:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10305:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10306:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10307:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10308:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10309:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10310:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10311:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10312:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10313:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10314:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10315:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10316:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10317:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
10318:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10319:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
10320:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10321:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10322:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10323:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10324:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10325:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10326:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
10327:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
10328:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10329:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
10330:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
10331:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10332:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
10333:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10334:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10335:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10336:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
10337:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
10338:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10339:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
10340:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
10341:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10342:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
10343:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10344:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10345:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10346:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
10347:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
10348:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
10349:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10350:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
10351:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10352:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10353:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10354:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10355:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10356:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10357:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10358:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
10359:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
10360:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10361:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
10362:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10363:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10364:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10365:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10366:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10367:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10368:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10369:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10370:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
10371:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
10372:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10373:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
10374:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10375:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10376:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10377:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10378:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10379:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10380:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10381:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10382:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
10383:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
10384:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10385:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
10386:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10387:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10388:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10389:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10390:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10391:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10392:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10393:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10394:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
10395:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
10396:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10397:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
10398:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10399:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10400:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10401:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10402:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10403:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10404:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10405:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10406:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
10407:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
10408:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10409:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10410:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10411:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10412:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10413:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10414:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10415:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10416:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10417:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10418:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10419:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10420:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10421:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10422:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10423:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10424:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10425:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10426:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
10427:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10428:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10429:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10430:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10431:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10432:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10433:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10434:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10435:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10436:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10437:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10438:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10439:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10440:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10441:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10442:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10443:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
10444:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10445:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10446:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10447:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
10448:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10449:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
10450:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10451:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10452:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10453:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10454:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10455:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
10456:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10457:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
10458:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10459:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10460:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10461:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10462:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10463:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10464:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10465:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10466:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10467:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10468:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10469:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10470:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10471:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10472:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10473:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
10474:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10475:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
10476:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10477:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10478:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10479:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10480:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10481:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10482:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
10483:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
10484:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
10485:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10486:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
10487:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10488:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10489:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10490:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10491:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10492:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10493:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10494:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
10495:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
10496:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10497:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10498:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10499:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10500:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10501:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10502:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10503:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10504:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10505:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10506:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10507:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10508:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10509:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10510:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10511:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10512:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10513:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10514:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10515:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10516:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10517:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10518:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10519:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10520:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10521:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10522:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10523:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10524:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10525:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10526:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10527:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10528:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10529:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10530:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10531:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10532:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10533:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10534:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10535:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10536:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10537:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10538:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10539:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10540:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10541:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10542:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
10543:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10544:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
10545:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10546:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10547:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10548:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10549:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10550:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10551:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
10552:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
10553:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
10554:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10555:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
10556:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10557:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10558:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10559:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10560:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10561:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10562:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10563:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
10564:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
10565:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10566:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
10567:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10568:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10569:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10570:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10571:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10572:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10573:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10574:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10575:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
10576:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
10577:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10578:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10579:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10580:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10581:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10582:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10583:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10584:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10585:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10586:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10587:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10588:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10589:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10590:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10591:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10592:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10593:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10594:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10595:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10596:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10597:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10598:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10599:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10600:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10601:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10602:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10603:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10604:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10605:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10606:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10607:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10608:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10609:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10610:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10611:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10612:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10613:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10614:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10615:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10616:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10617:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10618:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10619:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10620:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10621:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10622:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
10623:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
10624:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
10625:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10626:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
10627:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10628:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10629:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10630:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10631:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10632:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10633:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10634:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10635:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10636:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10637:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10638:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10639:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10640:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10641:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10642:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
10643:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10644:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
10645:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10646:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10647:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10648:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10649:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10650:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10651:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
10652:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
10653:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10654:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
10655:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
10656:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10657:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
10658:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10659:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10660:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10661:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
10662:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
10663:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
10664:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10665:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
10666:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10667:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10668:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10669:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10670:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10671:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10672:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10673:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
10674:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
10675:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10676:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
10677:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10678:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10679:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10680:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10681:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10682:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10683:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10684:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10685:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
10686:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
10687:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10688:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
10689:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10690:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10691:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10692:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10693:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10694:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10695:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10696:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10697:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
10698:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
10699:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10700:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10701:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10702:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10703:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10704:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10705:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10706:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10707:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10708:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10709:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10710:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10711:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10712:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10713:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10714:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10715:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10716:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10717:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10718:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10719:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10720:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10721:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10722:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10723:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10724:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10725:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10726:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10727:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10728:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10729:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10730:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10731:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10732:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10733:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10734:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
10735:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10736:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10737:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10738:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
10739:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10740:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
10741:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10742:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10743:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10744:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
10745:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
10746:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
10747:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10748:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
10749:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10750:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10751:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10752:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10753:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10754:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10755:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10756:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10757:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10758:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10759:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10760:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10761:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10762:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10763:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10764:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
10765:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10766:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
10767:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10768:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10769:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10770:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10771:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10772:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10773:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
10774:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
10775:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
10776:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10777:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
10778:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10779:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10780:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10781:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10782:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10783:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10784:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10785:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
10786:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
10787:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10788:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10789:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10790:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10791:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10792:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10793:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10794:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10795:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10796:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10797:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10798:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10799:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10800:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10801:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10802:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10803:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10804:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
10805:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
10806:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10807:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10808:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10809:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10810:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10811:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10812:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10813:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10814:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10815:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10816:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10817:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10818:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10819:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10820:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10821:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10822:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
10823:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10824:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10825:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10826:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
10827:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10828:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
10829:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10830:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10831:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10832:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
10833:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
10834:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10835:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
10836:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
10837:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10838:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
10839:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10840:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10841:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10842:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
10843:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
10844:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10845:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
10846:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
10847:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
10848:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
10849:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
10850:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10851:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10852:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
10853:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
10854:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10855:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
10856:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
10857:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10858:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
10859:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10860:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10861:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10862:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
10863:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
10864:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
10865:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10866:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
10867:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10868:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10869:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10870:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10871:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10872:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10873:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10874:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
10875:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
10876:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10877:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
10878:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10879:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10880:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10881:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10882:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10883:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10884:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10885:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10886:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
10887:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
10888:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10889:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
10890:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10891:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10892:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10893:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10894:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10895:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10896:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10897:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10898:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
10899:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
10900:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10901:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
10902:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10903:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10904:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10905:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10906:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10907:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10908:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10909:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10910:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
10911:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
10912:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10913:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
10914:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10915:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10916:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10917:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10918:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10919:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10920:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10921:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10922:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
10923:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
10924:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10925:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
10926:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10927:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10928:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10929:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10930:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10931:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10932:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10933:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
10934:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
10935:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
10936:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
10937:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
10938:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
10939:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
10940:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
10941:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10942:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10943:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10944:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10945:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10946:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10947:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10948:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10949:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10950:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
10951:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10952:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10953:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10954:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
10955:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
10956:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10957:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
10958:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10959:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10960:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10961:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10962:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10963:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
10964:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10965:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10966:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10967:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10968:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10969:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10970:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10971:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
10972:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
10973:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
10974:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
10975:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
10976:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
10977:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
10978:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
10979:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10980:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10981:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10982:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
10983:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
10984:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
10985:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
10986:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
10987:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
10988:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10989:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10990:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
10991:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
10992:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
10993:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10994:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10995:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
10996:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
10997:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
10998:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10999:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11000:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11001:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
11002:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11003:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
11004:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11005:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11006:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11007:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11008:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11009:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11010:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
11011:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11012:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
11013:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11014:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
11015:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11016:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11017:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11018:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11019:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11020:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11021:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11022:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
11023:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
11024:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11025:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11026:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11027:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11028:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11029:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11030:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11031:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11032:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11033:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11034:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11035:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11036:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11037:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11038:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11039:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11040:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11041:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11042:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11043:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11044:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11045:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11046:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11047:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11048:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11049:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11050:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11051:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11052:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11053:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11054:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11055:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11056:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11057:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11058:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11059:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11060:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11061:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11062:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11063:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11064:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11065:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11066:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11067:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11068:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11069:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11070:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
11071:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11072:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
11073:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11074:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11075:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11076:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11077:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11078:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11079:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
11080:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
11081:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
11082:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11083:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
11084:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11085:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11086:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11087:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11088:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11089:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11090:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11091:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
11092:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
11093:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11094:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
11095:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11096:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11097:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11098:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11099:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11100:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11101:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11102:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11103:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
11104:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
11105:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11106:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11107:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11108:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11109:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11110:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11111:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11112:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11113:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11114:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11115:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11116:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11117:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11118:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11119:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11120:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11121:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11122:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11123:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11124:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11125:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11126:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11127:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11128:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11129:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11130:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11131:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11132:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11133:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11134:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11135:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11136:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11137:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11138:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11139:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11140:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11141:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11142:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11143:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11144:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11145:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11146:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11147:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11148:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11149:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11150:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11151:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11152:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
11153:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11154:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
11155:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11156:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11157:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11158:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11159:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11160:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11161:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11162:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11163:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11164:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11165:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11166:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11167:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11168:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11169:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11170:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
11171:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11172:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
11173:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11174:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11175:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11176:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11177:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11178:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11179:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
11180:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
11181:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11182:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
11183:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
11184:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11185:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
11186:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11187:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11188:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11189:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
11190:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
11191:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
11192:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11193:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
11194:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11195:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11196:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11197:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11198:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11199:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11200:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11201:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
11202:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
11203:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11204:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
11205:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11206:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11207:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11208:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11209:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11210:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11211:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11212:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11213:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
11214:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
11215:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11216:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
11217:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11218:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11219:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11220:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11221:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11222:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11223:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11224:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11225:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
11226:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
11227:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11228:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11229:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11230:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11231:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11232:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11233:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11234:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11235:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11236:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11237:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11238:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11239:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11240:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11241:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11242:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11243:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11244:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11245:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11246:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11247:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11248:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11249:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11250:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11251:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11252:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11253:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11254:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11255:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11256:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11257:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11258:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11259:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11260:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11261:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11262:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11263:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11264:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11265:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11266:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11267:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11268:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11269:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11270:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11271:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11272:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11273:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11274:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
11275:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11276:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
11277:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11278:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11279:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11280:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11281:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11282:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11283:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11284:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11285:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11286:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11287:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11288:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11289:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11290:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11291:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11292:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
11293:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11294:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
11295:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11296:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11297:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11298:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11299:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11300:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11301:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
11302:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
11303:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
11304:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11305:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
11306:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11307:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11308:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11309:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11310:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11311:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11312:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11313:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
11314:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
11315:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11316:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11317:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11318:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11319:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11320:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11321:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11322:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11323:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11324:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11325:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11326:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11327:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11328:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11329:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11330:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11331:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11332:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
11333:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11334:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11335:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11336:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11337:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11338:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11339:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11340:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11341:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11342:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11343:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11344:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11345:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11346:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11347:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11348:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11349:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11350:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11351:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11352:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11353:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11354:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11355:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11356:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11357:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11358:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11359:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11360:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
11361:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
11362:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11363:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
11364:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
11365:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11366:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
11367:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11368:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11369:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11370:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
11371:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
11372:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11373:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
11374:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
11375:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11376:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
11377:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11378:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11379:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11380:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
11381:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
11382:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
11383:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11384:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
11385:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11386:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11387:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11388:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11389:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11390:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11391:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11392:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
11393:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
11394:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11395:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
11396:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11397:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11398:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11399:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11400:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11401:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11402:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11403:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11404:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
11405:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
11406:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11407:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
11408:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11409:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11410:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11411:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11412:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11413:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11414:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11415:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11416:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
11417:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
11418:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11419:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
11420:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11421:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11422:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11423:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11424:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11425:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11426:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11427:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11428:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
11429:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
11430:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11431:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11432:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11433:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11434:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11435:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11436:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11437:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11438:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11439:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11440:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11441:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11442:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11443:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11444:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11445:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11446:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11447:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11448:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11449:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11450:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11451:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11452:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11453:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11454:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11455:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11456:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11457:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11458:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11459:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11460:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11461:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11462:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11463:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11464:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11465:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11466:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11467:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11468:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11469:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11470:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11471:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11472:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11473:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11474:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11475:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11476:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11477:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
11478:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11479:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
11480:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11481:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11482:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11483:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11484:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11485:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11486:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11487:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11488:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11489:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11490:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11491:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11492:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11493:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11494:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11495:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
11496:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11497:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
11498:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11499:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11500:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11501:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11502:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11503:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11504:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
11505:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
11506:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
11507:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11508:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
11509:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11510:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11511:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11512:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11513:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11514:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11515:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11516:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
11517:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
11518:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11519:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11520:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11521:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11522:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11523:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11524:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11525:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11526:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11527:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11528:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11529:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11530:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11531:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11532:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11533:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11534:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11535:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
11536:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11537:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11538:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11539:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11540:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11541:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11542:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11543:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11544:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11545:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11546:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11547:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11548:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11549:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11550:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11551:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11552:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11553:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11554:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11555:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11556:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11557:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11558:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11559:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11560:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11561:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11562:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11563:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
11564:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
11565:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11566:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
11567:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
11568:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11569:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
11570:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11571:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11572:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11573:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
11574:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
11575:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
11576:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11577:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
11578:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11579:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11580:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11581:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11582:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11583:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11584:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11585:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
11586:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
11587:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11588:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
11589:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11590:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11591:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11592:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11593:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11594:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11595:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11596:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11597:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
11598:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
11599:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11600:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11601:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11602:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11603:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11604:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11605:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11606:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11607:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11608:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11609:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11610:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11611:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11612:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11613:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11614:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11615:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11616:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
11617:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11618:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11619:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11620:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11621:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11622:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11623:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11624:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11625:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11626:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11627:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11628:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11629:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11630:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11631:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11632:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11633:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11634:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11635:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11636:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11637:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11638:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11639:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11640:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11641:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11642:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11643:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11644:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
11645:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
11646:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
11647:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11648:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
11649:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11650:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11651:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11652:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11653:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11654:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11655:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11656:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11657:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11658:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11659:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11660:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11661:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11662:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11663:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
11664:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
11665:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11666:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
11667:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
11668:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11669:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
11670:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11671:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11672:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11673:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
11674:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
11675:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11676:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
11677:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
11678:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11679:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
11680:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11681:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11682:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11683:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
11684:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
11685:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11686:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
11687:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
11688:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11689:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
11690:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11691:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11692:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11693:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
11694:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
11695:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11696:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
11697:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
11698:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11699:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
11700:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11701:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11702:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11703:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 55 accepted 1
11704:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
11705:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=10  BUS_LOAD  MEM[64] accepted 1
11706:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11707:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=8  BUS_LOAD  MEM[72] accepted 1
11708:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11709:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11710:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11711:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11712:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11713:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11714:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11715:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
11716:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 8 accepted 1
11717:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11718:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
11719:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11720:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11721:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11722:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11723:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11724:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11725:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11726:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11727:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
11728:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
11729:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11730:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
11731:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11732:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11733:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11734:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11735:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11736:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11737:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11738:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11739:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
11740:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
11741:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11742:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
11743:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11744:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11745:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11746:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11747:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11748:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11749:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11750:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11751:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
11752:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
11753:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11754:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
11755:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11756:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11757:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11758:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11759:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11760:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11761:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11762:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11763:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
11764:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
11765:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11766:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
11767:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11768:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11769:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11770:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11771:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11772:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11773:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11774:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11775:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
11776:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
11777:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11778:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
11779:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11780:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11781:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11782:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11783:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11784:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11785:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11786:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11787:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
11788:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
11789:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11790:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11791:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11792:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11793:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11794:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11795:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11796:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11797:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11798:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11799:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11800:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11801:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11802:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11803:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11804:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11805:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11806:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
11807:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
11808:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11809:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11810:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11811:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11812:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11813:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11814:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11815:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11816:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11817:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11818:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11819:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11820:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11821:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11822:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11823:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11824:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
11825:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11826:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11827:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11828:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
11829:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11830:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
11831:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11832:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11833:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11834:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
11835:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11836:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
11837:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11838:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
11839:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11840:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11841:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11842:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11843:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11844:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11845:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11846:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11847:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11848:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11849:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11850:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11851:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11852:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11853:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11854:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
11855:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11856:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
11857:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11858:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11859:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11860:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11861:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11862:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11863:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
11864:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
11865:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
11866:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11867:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
11868:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11869:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11870:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11871:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11872:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11873:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11874:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11875:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
11876:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
11877:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11878:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11879:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11880:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11881:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11882:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11883:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11884:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11885:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11886:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11887:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11888:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11889:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11890:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11891:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11892:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11893:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11894:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11895:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11896:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11897:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11898:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11899:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11900:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11901:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11902:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11903:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11904:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11905:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11906:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11907:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11908:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11909:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11910:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11911:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11912:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11913:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11914:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11915:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11916:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11917:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
11918:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
11919:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
11920:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11921:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11922:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
11923:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
11924:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11925:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
11926:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
11927:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11928:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
11929:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
11930:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11931:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11932:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
11933:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
11934:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
11935:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11936:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
11937:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11938:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11939:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11940:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11941:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11942:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11943:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11944:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
11945:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
11946:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11947:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
11948:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11949:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11950:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11951:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11952:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11953:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11954:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11955:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
11956:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
11957:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
11958:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
11959:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
11960:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
11961:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
11962:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
11963:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11964:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11965:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11966:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
11967:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
11968:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11969:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11970:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11971:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11972:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
11973:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11974:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11975:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11976:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
11977:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
11978:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
11979:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
11980:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
11981:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
11982:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11983:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11984:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
11985:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
11986:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11987:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11988:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
11989:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
11990:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
11991:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11992:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11993:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
11994:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
11995:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
11996:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
11997:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
11998:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
11999:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
12000:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12001:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12002:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12003:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12004:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12005:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12006:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12007:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12008:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12009:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12010:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12011:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12012:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12013:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12014:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12015:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12016:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12017:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12018:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12019:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12020:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12021:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12022:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12023:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12024:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12025:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12026:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12027:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12028:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12029:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12030:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12031:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12032:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12033:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
12034:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12035:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
12036:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12037:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12038:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12039:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12040:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12041:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12042:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
12043:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
12044:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
12045:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12046:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
12047:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12048:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12049:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12050:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12051:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12052:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12053:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12054:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
12055:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
12056:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12057:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
12058:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12059:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12060:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12061:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12062:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12063:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12064:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12065:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12066:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
12067:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
12068:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12069:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
12070:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12071:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12072:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12073:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12074:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12075:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12076:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12077:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12078:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
12079:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
12080:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12081:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12082:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12083:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12084:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12085:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12086:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12087:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12088:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12089:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12090:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12091:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12092:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12093:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12094:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12095:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12096:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12097:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12098:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
12099:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12100:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12101:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12102:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12103:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12104:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12105:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12106:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12107:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12108:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12109:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12110:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12111:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12112:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12113:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12114:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12115:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
12116:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12117:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12118:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12119:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
12120:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12121:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
12122:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12123:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12124:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12125:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12126:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12127:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12128:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12129:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12130:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12131:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12132:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12133:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12134:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12135:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12136:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12137:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12138:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12139:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12140:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12141:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12142:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12143:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12144:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12145:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12146:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12147:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12148:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12149:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12150:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12151:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12152:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12153:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12154:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
12155:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
12156:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
12157:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12158:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
12159:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12160:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12161:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12162:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12163:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12164:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12165:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12166:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
12167:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
12168:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12169:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12170:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12171:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12172:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12173:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12174:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12175:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12176:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12177:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12178:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12179:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12180:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12181:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12182:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12183:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12184:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12185:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12186:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12187:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12188:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12189:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12190:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12191:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12192:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12193:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12194:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12195:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12196:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12197:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12198:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12199:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12200:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12201:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12202:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12203:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12204:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12205:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12206:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12207:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12208:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12209:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12210:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12211:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12212:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12213:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12214:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
12215:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12216:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
12217:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12218:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12219:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12220:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12221:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12222:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12223:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
12224:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
12225:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12226:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
12227:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
12228:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12229:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
12230:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12231:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12232:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12233:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
12234:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
12235:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
12236:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12237:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
12238:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12239:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12240:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12241:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12242:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12243:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12244:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12245:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
12246:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
12247:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12248:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
12249:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12250:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12251:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12252:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12253:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12254:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12255:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12256:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12257:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
12258:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
12259:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12260:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
12261:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12262:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12263:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12264:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12265:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12266:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12267:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12268:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12269:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
12270:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
12271:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12272:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
12273:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12274:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12275:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12276:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12277:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12278:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12279:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12280:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12281:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
12282:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
12283:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12284:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12285:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12286:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12287:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12288:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12289:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12290:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12291:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12292:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12293:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12294:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12295:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12296:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12297:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12298:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12299:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12300:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12301:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
12302:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12303:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12304:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12305:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12306:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12307:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12308:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12309:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12310:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12311:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12312:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12313:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12314:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12315:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12316:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12317:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12318:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
12319:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12320:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12321:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12322:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
12323:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12324:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
12325:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12326:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12327:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12328:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12329:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12330:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12331:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12332:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12333:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12334:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12335:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12336:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12337:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12338:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12339:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12340:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12341:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12342:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12343:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12344:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12345:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12346:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12347:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12348:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12349:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12350:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12351:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12352:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12353:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12354:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12355:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12356:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12357:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
12358:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
12359:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
12360:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12361:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
12362:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12363:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12364:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12365:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12366:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12367:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12368:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12369:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
12370:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
12371:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12372:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12373:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12374:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12375:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12376:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12377:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12378:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12379:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12380:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12381:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12382:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12383:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12384:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12385:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12386:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12387:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12388:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12389:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12390:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12391:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12392:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12393:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12394:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12395:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12396:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12397:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12398:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12399:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12400:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12401:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12402:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12403:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12404:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12405:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12406:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12407:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12408:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12409:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12410:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12411:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12412:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12413:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12414:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12415:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12416:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12417:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
12418:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12419:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
12420:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12421:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12422:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12423:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12424:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12425:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12426:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
12427:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
12428:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
12429:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12430:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
12431:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12432:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12433:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12434:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12435:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12436:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12437:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12438:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
12439:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
12440:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12441:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
12442:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12443:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12444:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12445:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12446:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12447:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12448:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12449:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12450:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
12451:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
12452:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12453:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12454:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12455:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12456:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12457:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12458:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12459:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12460:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12461:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12462:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12463:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12464:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12465:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12466:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12467:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12468:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12469:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12470:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12471:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12472:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12473:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12474:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12475:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12476:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12477:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12478:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12479:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12480:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12481:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12482:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12483:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12484:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12485:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12486:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12487:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12488:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12489:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12490:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12491:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12492:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12493:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12494:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12495:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12496:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12497:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
12498:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
12499:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12500:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12501:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12502:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12503:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12504:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12505:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12506:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12507:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12508:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12509:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12510:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12511:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12512:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12513:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12514:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12515:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12516:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12517:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12518:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12519:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12520:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12521:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12522:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12523:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12524:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12525:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12526:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
12527:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
12528:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12529:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
12530:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
12531:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12532:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
12533:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12534:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12535:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12536:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
12537:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
12538:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12539:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
12540:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
12541:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12542:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
12543:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12544:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12545:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12546:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
12547:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
12548:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
12549:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12550:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
12551:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12552:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12553:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12554:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12555:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12556:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12557:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12558:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
12559:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
12560:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12561:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
12562:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12563:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12564:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12565:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12566:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12567:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12568:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12569:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12570:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
12571:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
12572:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12573:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
12574:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12575:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12576:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12577:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12578:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12579:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12580:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12581:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12582:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
12583:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
12584:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12585:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
12586:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12587:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12588:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12589:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12590:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12591:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12592:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12593:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12594:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
12595:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
12596:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12597:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
12598:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12599:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12600:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12601:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12602:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12603:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12604:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12605:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12606:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
12607:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
12608:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12609:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12610:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12611:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12612:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12613:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12614:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12615:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12616:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12617:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12618:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12619:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12620:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12621:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12622:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12623:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12624:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12625:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12626:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
12627:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12628:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12629:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12630:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12631:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12632:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12633:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12634:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12635:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12636:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12637:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12638:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12639:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12640:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12641:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12642:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12643:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
12644:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12645:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12646:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12647:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
12648:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12649:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
12650:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12651:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12652:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12653:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12654:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12655:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12656:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12657:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12658:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12659:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12660:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12661:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12662:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12663:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12664:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12665:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12666:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12667:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12668:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12669:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12670:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12671:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12672:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12673:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12674:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12675:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12676:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12677:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12678:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12679:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12680:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12681:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12682:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
12683:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
12684:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
12685:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12686:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
12687:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12688:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12689:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12690:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12691:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12692:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12693:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12694:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
12695:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
12696:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12697:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12698:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12699:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12700:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12701:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12702:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12703:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12704:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12705:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12706:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12707:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12708:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12709:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12710:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12711:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12712:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12713:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12714:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12715:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12716:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12717:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12718:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12719:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12720:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12721:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12722:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12723:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12724:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12725:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12726:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12727:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12728:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12729:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12730:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12731:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12732:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12733:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12734:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12735:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12736:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12737:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12738:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12739:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12740:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12741:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12742:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
12743:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12744:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
12745:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12746:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12747:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12748:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12749:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12750:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12751:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
12752:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
12753:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
12754:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12755:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
12756:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12757:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12758:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12759:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12760:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12761:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12762:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12763:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
12764:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
12765:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12766:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
12767:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12768:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12769:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12770:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12771:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12772:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12773:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12774:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12775:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
12776:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
12777:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12778:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12779:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12780:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12781:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12782:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12783:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12784:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12785:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12786:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12787:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12788:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12789:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12790:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12791:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12792:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12793:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12794:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12795:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12796:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12797:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12798:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12799:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12800:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12801:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12802:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12803:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12804:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12805:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12806:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12807:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12808:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12809:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12810:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12811:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12812:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12813:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12814:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12815:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12816:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12817:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12818:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12819:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12820:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12821:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12822:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
12823:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
12824:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12825:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12826:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12827:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12828:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12829:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12830:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12831:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12832:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12833:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12834:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12835:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12836:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12837:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12838:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12839:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12840:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12841:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12842:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12843:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12844:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12845:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12846:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
12847:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12848:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
12849:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12850:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12851:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
12852:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
12853:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12854:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
12855:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
12856:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12857:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
12858:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12859:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12860:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12861:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
12862:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
12863:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
12864:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12865:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
12866:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12867:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12868:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12869:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12870:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12871:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12872:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12873:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
12874:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
12875:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12876:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
12877:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12878:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12879:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12880:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12881:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12882:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12883:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12884:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12885:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
12886:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
12887:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12888:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
12889:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12890:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12891:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12892:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12893:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12894:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12895:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12896:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12897:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
12898:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
12899:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12900:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12901:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12902:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12903:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12904:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12905:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12906:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12907:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12908:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12909:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12910:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12911:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12912:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12913:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
12914:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12915:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12916:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12917:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
12918:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
12919:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12920:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
12921:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12922:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12923:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12924:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12925:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12926:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
12927:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12928:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12929:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12930:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12931:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12932:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12933:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12934:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
12935:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
12936:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12937:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
12938:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
12939:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12940:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
12941:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12942:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12943:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12944:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
12945:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
12946:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
12947:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12948:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
12949:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12950:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12951:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12952:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12953:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12954:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12955:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12956:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12957:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12958:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
12959:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
12960:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
12961:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12962:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12963:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
12964:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
12965:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
12966:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
12967:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
12968:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
12969:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
12970:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
12971:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12972:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12973:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
12974:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
12975:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
12976:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
12977:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
12978:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
12979:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
12980:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12981:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12982:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12983:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12984:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
12985:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
12986:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
12987:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
12988:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
12989:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
12990:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
12991:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
12992:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12993:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12994:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
12995:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
12996:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
12997:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12998:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12999:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13000:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13001:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13002:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13003:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13004:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
13005:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
13006:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13007:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13008:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13009:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13010:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13011:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13012:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13013:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13014:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13015:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13016:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13017:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13018:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13019:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13020:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13021:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13022:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
13023:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13024:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13025:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13026:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
13027:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13028:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
13029:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13030:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13031:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13032:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
13033:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
13034:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13035:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
13036:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
13037:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13038:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
13039:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13040:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13041:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13042:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
13043:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
13044:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13045:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
13046:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
13047:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13048:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
13049:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13050:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13051:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13052:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
13053:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
13054:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13055:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
13056:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
13057:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13058:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
13059:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13060:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13061:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13062:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
13063:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=55  BUS_LOAD  MEM[80] accepted 1
13064:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13065:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=89  BUS_LOAD  MEM[88] accepted 1
13066:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
13067:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13068:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
13069:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13070:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13071:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13072:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4008] = 89 accepted 1
13073:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4000] accepted 1
13074:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=11  BUS_LOAD  MEM[64] accepted 1
13075:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13076:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=9  BUS_LOAD  MEM[72] accepted 1
13077:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13078:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13079:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13080:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13081:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13082:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13083:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13084:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 72 accepted 1
13085:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 9 accepted 1
13086:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13087:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
13088:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13089:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13090:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13091:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13092:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13093:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13094:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13095:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13096:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
13097:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 8 accepted 1
13098:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13099:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
13100:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13101:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13102:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13103:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13104:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13105:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13106:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13107:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13108:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
13109:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
13110:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13111:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
13112:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13113:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13114:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13115:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13116:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13117:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13118:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13119:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13120:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
13121:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
13122:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13123:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
13124:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13125:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13126:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13127:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13128:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13129:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13130:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13131:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13132:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
13133:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
13134:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13135:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
13136:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13137:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13138:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13139:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13140:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13141:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13142:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13143:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13144:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
13145:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
13146:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13147:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
13148:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13149:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13150:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13151:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13152:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13153:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13154:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13155:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13156:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
13157:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
13158:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13159:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
13160:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13161:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13162:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13163:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13164:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13165:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13166:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13167:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13168:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
13169:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
13170:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13171:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13172:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13173:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13174:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13175:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13176:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13177:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13178:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13179:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13180:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13181:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13182:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13183:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13184:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13185:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13186:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13187:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
13188:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
13189:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13190:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13191:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13192:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13193:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13194:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13195:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13196:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13197:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13198:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13199:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13200:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13201:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13202:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13203:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13204:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13205:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
13206:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13207:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13208:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13209:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
13210:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13211:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
13212:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13213:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13214:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13215:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
13216:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
13217:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
13218:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13219:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
13220:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13221:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13222:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13223:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13224:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13225:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13226:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13227:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13228:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13229:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13230:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13231:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13232:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13233:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13234:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
13235:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
13236:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13237:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
13238:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
13239:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13240:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
13241:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13242:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13243:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13244:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
13245:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13246:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
13247:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13248:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
13249:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13250:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13251:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13252:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13253:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13254:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13255:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13256:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
13257:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
13258:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13259:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13260:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13261:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13262:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13263:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13264:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13265:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13266:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13267:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13268:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13269:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13270:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13271:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13272:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13273:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13274:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13275:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13276:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
13277:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13278:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13279:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13280:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13281:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13282:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13283:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13284:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13285:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13286:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13287:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13288:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13289:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13290:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13291:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13292:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13293:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
13294:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13295:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13296:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13297:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
13298:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13299:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
13300:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13301:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13302:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13303:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13304:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
13305:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13306:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
13307:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13308:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13309:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13310:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13311:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13312:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13313:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
13314:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
13315:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
13316:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13317:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
13318:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13319:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13320:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13321:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13322:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13323:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13324:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13325:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
13326:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
13327:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13328:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
13329:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13330:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13331:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13332:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13333:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13334:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13335:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13336:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13337:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
13338:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
13339:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13340:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13341:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13342:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13343:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13344:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13345:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13346:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13347:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13348:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13349:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13350:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13351:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13352:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13353:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13354:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13355:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13356:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13357:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
13358:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13359:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13360:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13361:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13362:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13363:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13364:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13365:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13366:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13367:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13368:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13369:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13370:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13371:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13372:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13373:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13374:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
13375:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13376:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13377:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13378:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
13379:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13380:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
13381:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13382:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13383:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13384:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
13385:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13386:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
13387:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13388:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
13389:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13390:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13391:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13392:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13393:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13394:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13395:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13396:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13397:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13398:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13399:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13400:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13401:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13402:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13403:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13404:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
13405:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13406:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
13407:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13408:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13409:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13410:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13411:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13412:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13413:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
13414:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
13415:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13416:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
13417:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
13418:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13419:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
13420:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13421:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13422:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13423:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
13424:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
13425:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
13426:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13427:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
13428:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13429:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13430:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13431:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13432:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13433:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13434:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13435:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
13436:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
13437:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13438:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
13439:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13440:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13441:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13442:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13443:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13444:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13445:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13446:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13447:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
13448:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
13449:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13450:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
13451:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13452:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13453:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13454:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13455:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13456:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13457:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13458:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13459:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
13460:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
13461:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13462:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13463:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13464:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13465:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13466:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13467:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13468:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13469:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13470:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13471:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13472:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13473:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13474:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13475:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13476:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13477:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13478:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13479:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
13480:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13481:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13482:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13483:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13484:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13485:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13486:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13487:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13488:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13489:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13490:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13491:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13492:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13493:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13494:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13495:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13496:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
13497:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13498:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13499:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13500:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
13501:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13502:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
13503:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13504:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13505:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13506:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
13507:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13508:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
13509:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13510:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
13511:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13512:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13513:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13514:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13515:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13516:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13517:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13518:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13519:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13520:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13521:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13522:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13523:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13524:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13525:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13526:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
13527:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13528:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
13529:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13530:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13531:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13532:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13533:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13534:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13535:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
13536:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
13537:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
13538:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13539:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
13540:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13541:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13542:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13543:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13544:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13545:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13546:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13547:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
13548:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
13549:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13550:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13551:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13552:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13553:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13554:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13555:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13556:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13557:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13558:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13559:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13560:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13561:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13562:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13563:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13564:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13565:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13566:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
13567:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13568:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13569:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13570:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13571:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13572:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13573:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13574:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13575:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13576:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13577:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13578:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13579:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13580:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13581:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13582:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13583:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13584:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13585:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13586:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13587:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13588:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13589:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13590:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13591:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13592:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13593:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13594:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
13595:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
13596:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13597:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
13598:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
13599:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13600:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
13601:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13602:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13603:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13604:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
13605:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
13606:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13607:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
13608:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
13609:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13610:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
13611:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13612:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13613:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13614:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
13615:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
13616:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
13617:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13618:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
13619:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13620:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13621:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13622:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13623:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13624:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13625:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13626:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
13627:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
13628:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13629:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
13630:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13631:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13632:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13633:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13634:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13635:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13636:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13637:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13638:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
13639:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
13640:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13641:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
13642:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13643:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13644:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13645:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13646:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13647:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13648:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13649:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13650:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
13651:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
13652:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13653:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
13654:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13655:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13656:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13657:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13658:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13659:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13660:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13661:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13662:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
13663:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
13664:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13665:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13666:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13667:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13668:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13669:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13670:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13671:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13672:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13673:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13674:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13675:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13676:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13677:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13678:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13679:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13680:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13681:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13682:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
13683:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13684:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13685:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13686:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13687:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13688:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13689:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13690:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13691:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13692:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13693:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13694:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13695:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13696:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13697:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13698:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13699:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
13700:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13701:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13702:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13703:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
13704:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13705:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
13706:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13707:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13708:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13709:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
13710:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13711:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
13712:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13713:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
13714:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13715:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13716:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13717:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13718:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13719:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13720:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13721:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13722:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13723:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13724:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13725:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13726:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13727:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13728:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13729:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
13730:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13731:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
13732:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13733:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13734:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13735:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13736:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13737:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13738:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
13739:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
13740:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
13741:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13742:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
13743:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13744:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13745:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13746:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13747:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13748:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13749:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13750:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
13751:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
13752:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13753:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13754:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13755:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13756:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13757:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13758:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13759:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13760:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13761:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13762:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13763:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13764:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13765:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13766:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13767:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13768:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13769:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
13770:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13771:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13772:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13773:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13774:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13775:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13776:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13777:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13778:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13779:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13780:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13781:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13782:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13783:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13784:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13785:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13786:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13787:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13788:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13789:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13790:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13791:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13792:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13793:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13794:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13795:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13796:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13797:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
13798:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
13799:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13800:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
13801:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
13802:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13803:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
13804:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13805:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13806:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13807:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
13808:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
13809:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
13810:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13811:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
13812:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13813:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13814:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13815:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13816:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13817:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13818:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13819:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
13820:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
13821:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13822:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
13823:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13824:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13825:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13826:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13827:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13828:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13829:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13830:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13831:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
13832:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
13833:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13834:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13835:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13836:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13837:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13838:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13839:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13840:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13841:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13842:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13843:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13844:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13845:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13846:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13847:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
13848:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13849:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13850:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
13851:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
13852:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
13853:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13854:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
13855:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13856:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13857:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13858:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13859:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13860:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
13861:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13862:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13863:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13864:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13865:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13866:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13867:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13868:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
13869:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
13870:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13871:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
13872:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
13873:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13874:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
13875:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13876:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13877:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13878:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
13879:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
13880:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
13881:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13882:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
13883:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13884:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13885:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13886:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13887:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13888:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13889:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13890:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13891:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13892:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
13893:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
13894:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
13895:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13896:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13897:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
13898:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
13899:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13900:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
13901:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
13902:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13903:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
13904:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13905:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13906:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13907:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
13908:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
13909:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13910:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
13911:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
13912:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
13913:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
13914:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
13915:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13916:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13917:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
13918:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
13919:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
13920:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
13921:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
13922:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
13923:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
13924:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
13925:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13926:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13927:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
13928:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
13929:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
13930:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
13931:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
13932:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
13933:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
13934:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13935:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13936:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13937:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13938:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13939:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
13940:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
13941:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13942:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
13943:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13944:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13945:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13946:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13947:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13948:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13949:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13950:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13951:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
13952:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
13953:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13954:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
13955:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13956:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13957:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13958:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13959:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13960:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13961:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13962:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13963:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
13964:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
13965:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13966:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
13967:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13968:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13969:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13970:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13971:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13972:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13973:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13974:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13975:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
13976:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
13977:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13978:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
13979:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13980:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13981:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13982:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13983:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13984:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13985:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13986:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
13987:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
13988:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
13989:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
13990:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
13991:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
13992:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
13993:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
13994:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13995:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13996:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
13997:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
13998:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
13999:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14000:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14001:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14002:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14003:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14004:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14005:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14006:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
14007:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
14008:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14009:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14010:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14011:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14012:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14013:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14014:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14015:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14016:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14017:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14018:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14019:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14020:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14021:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14022:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14023:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14024:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
14025:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14026:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14027:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14028:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
14029:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14030:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
14031:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14032:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14033:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14034:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
14035:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14036:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
14037:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14038:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
14039:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14040:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14041:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14042:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14043:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14044:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14045:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14046:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14047:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14048:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14049:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14050:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14051:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14052:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14053:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14054:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
14055:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14056:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
14057:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14058:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14059:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14060:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14061:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14062:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14063:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
14064:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14065:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
14066:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14067:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
14068:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14069:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14070:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14071:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14072:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14073:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14074:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14075:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
14076:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
14077:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14078:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14079:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14080:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14081:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14082:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14083:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14084:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14085:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14086:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14087:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14088:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14089:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14090:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14091:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14092:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14093:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14094:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14095:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14096:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14097:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14098:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14099:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14100:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14101:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14102:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14103:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14104:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14105:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14106:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14107:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14108:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14109:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14110:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14111:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14112:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14113:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14114:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14115:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14116:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14117:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14118:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14119:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14120:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14121:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14122:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14123:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
14124:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14125:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
14126:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14127:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14128:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14129:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14130:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14131:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14132:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
14133:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
14134:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
14135:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14136:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
14137:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14138:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14139:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14140:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14141:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14142:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14143:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14144:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
14145:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
14146:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14147:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
14148:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14149:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14150:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14151:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14152:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14153:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14154:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14155:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14156:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
14157:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
14158:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14159:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14160:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14161:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14162:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14163:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14164:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14165:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14166:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14167:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14168:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14169:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14170:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14171:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14172:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14173:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14174:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14175:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14176:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14177:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14178:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14179:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14180:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14181:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14182:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14183:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14184:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14185:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14186:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14187:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14188:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14189:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14190:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14191:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14192:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14193:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14194:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14195:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14196:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14197:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14198:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14199:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14200:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14201:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14202:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14203:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14204:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14205:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
14206:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14207:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
14208:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14209:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14210:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14211:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14212:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14213:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14214:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14215:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14216:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14217:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14218:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14219:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14220:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14221:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14222:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14223:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
14224:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14225:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
14226:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14227:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14228:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14229:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14230:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14231:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14232:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
14233:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
14234:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14235:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
14236:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
14237:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14238:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
14239:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14240:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14241:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14242:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
14243:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
14244:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
14245:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14246:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
14247:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14248:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14249:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14250:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14251:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14252:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14253:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14254:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
14255:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
14256:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14257:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
14258:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14259:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14260:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14261:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14262:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14263:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14264:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14265:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14266:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
14267:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
14268:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14269:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
14270:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14271:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14272:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14273:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14274:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14275:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14276:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14277:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14278:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
14279:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
14280:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14281:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14282:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14283:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14284:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14285:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14286:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14287:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14288:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14289:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14290:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14291:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14292:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14293:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14294:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14295:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14296:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14297:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14298:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14299:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14300:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14301:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14302:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14303:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14304:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14305:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14306:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14307:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14308:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14309:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14310:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14311:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14312:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14313:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14314:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14315:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14316:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14317:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14318:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14319:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14320:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14321:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14322:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14323:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14324:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14325:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14326:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14327:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
14328:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14329:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
14330:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14331:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14332:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14333:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14334:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14335:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14336:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14337:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14338:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14339:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14340:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14341:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14342:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14343:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14344:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14345:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
14346:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14347:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
14348:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14349:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14350:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14351:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14352:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14353:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14354:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
14355:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
14356:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
14357:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14358:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
14359:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14360:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14361:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14362:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14363:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14364:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14365:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14366:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
14367:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
14368:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14369:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14370:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14371:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14372:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14373:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14374:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14375:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14376:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14377:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14378:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14379:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14380:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14381:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14382:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14383:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14384:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14385:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
14386:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14387:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14388:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14389:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14390:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14391:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14392:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14393:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14394:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14395:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14396:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14397:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14398:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14399:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14400:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14401:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14402:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14403:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14404:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14405:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14406:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14407:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14408:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14409:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14410:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14411:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14412:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14413:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
14414:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
14415:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14416:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
14417:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
14418:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14419:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
14420:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14421:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14422:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14423:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
14424:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
14425:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14426:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
14427:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
14428:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14429:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
14430:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14431:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14432:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14433:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
14434:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
14435:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14436:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
14437:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
14438:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14439:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
14440:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14441:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14442:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14443:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 34 accepted 1
14444:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
14445:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
14446:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14447:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
14448:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14449:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14450:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14451:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14452:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14453:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14454:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14455:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
14456:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 7 accepted 1
14457:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14458:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
14459:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14460:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14461:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14462:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14463:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14464:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14465:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14466:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14467:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
14468:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
14469:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14470:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
14471:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14472:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14473:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14474:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14475:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14476:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14477:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14478:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14479:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
14480:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
14481:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14482:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
14483:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14484:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14485:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14486:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14487:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14488:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14489:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14490:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14491:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
14492:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
14493:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14494:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
14495:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14496:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14497:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14498:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14499:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14500:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14501:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14502:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14503:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
14504:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
14505:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14506:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
14507:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14508:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14509:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14510:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14511:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14512:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14513:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14514:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14515:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
14516:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
14517:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14518:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14519:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14520:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14521:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14522:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14523:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14524:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14525:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14526:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14527:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14528:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14529:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14530:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14531:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14532:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14533:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14534:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
14535:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
14536:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14537:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14538:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14539:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14540:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14541:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14542:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14543:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14544:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14545:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14546:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14547:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14548:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14549:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14550:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14551:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14552:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
14553:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14554:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14555:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14556:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
14557:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14558:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
14559:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14560:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14561:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14562:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
14563:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14564:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
14565:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14566:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
14567:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14568:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14569:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14570:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14571:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14572:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14573:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14574:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14575:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14576:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14577:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14578:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14579:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14580:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14581:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14582:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
14583:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14584:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
14585:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14586:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14587:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14588:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14589:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14590:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14591:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
14592:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14593:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
14594:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14595:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
14596:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14597:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14598:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14599:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14600:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14601:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14602:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14603:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
14604:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
14605:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14606:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14607:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14608:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14609:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14610:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14611:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14612:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14613:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14614:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14615:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14616:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14617:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14618:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14619:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14620:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14621:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14622:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14623:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14624:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14625:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14626:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14627:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14628:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14629:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14630:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14631:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14632:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14633:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14634:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14635:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14636:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14637:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14638:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14639:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14640:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14641:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14642:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14643:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14644:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14645:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14646:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14647:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14648:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14649:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14650:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14651:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
14652:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14653:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
14654:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14655:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14656:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14657:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14658:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14659:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14660:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
14661:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
14662:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
14663:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14664:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
14665:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14666:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14667:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14668:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14669:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14670:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14671:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14672:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
14673:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
14674:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14675:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
14676:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14677:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14678:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14679:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14680:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14681:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14682:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14683:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14684:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
14685:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
14686:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14687:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14688:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14689:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14690:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14691:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14692:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14693:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14694:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14695:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14696:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14697:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14698:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14699:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14700:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14701:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14702:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14703:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14704:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14705:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14706:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14707:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14708:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14709:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14710:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14711:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14712:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14713:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14714:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14715:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14716:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14717:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14718:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14719:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14720:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14721:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14722:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14723:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14724:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14725:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14726:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14727:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14728:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14729:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14730:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14731:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14732:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14733:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
14734:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14735:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
14736:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14737:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14738:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14739:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14740:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14741:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14742:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14743:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14744:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14745:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14746:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14747:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14748:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14749:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14750:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14751:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
14752:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14753:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
14754:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14755:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14756:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14757:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14758:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14759:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14760:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
14761:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
14762:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14763:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
14764:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
14765:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14766:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
14767:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14768:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14769:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14770:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
14771:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
14772:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
14773:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14774:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
14775:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14776:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14777:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14778:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14779:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14780:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14781:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14782:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
14783:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
14784:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14785:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
14786:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14787:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14788:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14789:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14790:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14791:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14792:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14793:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14794:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
14795:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
14796:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14797:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
14798:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14799:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14800:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14801:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14802:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14803:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14804:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14805:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14806:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
14807:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
14808:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14809:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14810:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14811:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14812:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14813:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14814:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14815:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14816:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14817:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14818:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14819:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14820:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14821:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14822:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14823:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14824:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14825:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14826:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
14827:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14828:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14829:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14830:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14831:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14832:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14833:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14834:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14835:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14836:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14837:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14838:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14839:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14840:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14841:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14842:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14843:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
14844:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14845:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14846:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14847:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
14848:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14849:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
14850:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14851:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14852:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14853:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14854:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14855:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
14856:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14857:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
14858:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14859:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14860:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14861:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14862:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14863:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14864:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14865:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14866:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14867:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14868:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14869:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14870:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14871:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14872:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14873:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
14874:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14875:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
14876:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14877:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14878:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14879:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14880:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14881:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14882:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
14883:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
14884:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
14885:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14886:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
14887:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14888:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14889:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14890:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14891:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14892:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14893:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14894:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
14895:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
14896:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14897:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
14898:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14899:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14900:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14901:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14902:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14903:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14904:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14905:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
14906:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14907:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14908:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14909:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14910:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
14911:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14912:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14913:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
14914:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
14915:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
14916:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14917:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
14918:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14919:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14920:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14921:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14922:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14923:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
14924:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14925:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14926:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
14927:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
14928:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
14929:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14930:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14931:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
14932:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
14933:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14934:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
14935:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
14936:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14937:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
14938:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14939:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14940:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14941:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
14942:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
14943:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14944:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
14945:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
14946:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
14947:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
14948:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
14949:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14950:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14951:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
14952:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
14953:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
14954:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
14955:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
14956:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
14957:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
14958:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
14959:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14960:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14961:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
14962:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
14963:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
14964:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
14965:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
14966:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
14967:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
14968:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14969:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14970:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14971:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14972:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14973:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
14974:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 5 accepted 1
14975:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14976:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
14977:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14978:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14979:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14980:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14981:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14982:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14983:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14984:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14985:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
14986:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
14987:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
14988:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
14989:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
14990:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
14991:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
14992:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14993:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14994:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
14995:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
14996:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
14997:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
14998:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
14999:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15000:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
15001:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15002:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15003:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15004:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15005:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15006:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15007:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15008:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15009:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
15010:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
15011:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15012:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15013:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15014:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15015:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15016:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15017:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15018:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15019:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15020:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15021:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15022:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15023:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15024:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15025:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15026:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15027:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15028:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
15029:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
15030:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15031:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15032:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15033:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15034:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15035:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15036:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15037:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15038:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15039:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15040:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15041:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15042:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15043:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15044:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15045:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15046:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
15047:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15048:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15049:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15050:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
15051:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15052:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
15053:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15054:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15055:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15056:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
15057:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
15058:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
15059:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15060:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
15061:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15062:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15063:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15064:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15065:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15066:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15067:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15068:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15069:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15070:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15071:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15072:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15073:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15074:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15075:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
15076:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
15077:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15078:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
15079:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
15080:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15081:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
15082:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15083:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15084:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15085:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
15086:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
15087:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
15088:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15089:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
15090:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15091:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15092:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15093:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15094:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15095:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15096:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15097:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
15098:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
15099:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15100:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15101:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15102:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15103:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15104:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15105:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15106:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15107:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15108:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15109:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15110:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15111:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15112:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15113:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15114:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15115:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15116:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
15117:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
15118:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15119:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15120:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15121:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15122:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15123:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15124:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15125:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15126:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15127:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15128:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15129:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15130:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15131:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15132:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15133:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15134:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
15135:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15136:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15137:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15138:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
15139:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15140:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
15141:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15142:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15143:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15144:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
15145:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
15146:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15147:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
15148:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
15149:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15150:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
15151:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15152:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15153:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15154:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
15155:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
15156:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
15157:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15158:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
15159:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15160:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15161:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15162:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15163:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15164:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15165:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15166:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
15167:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 3 accepted 1
15168:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15169:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
15170:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15171:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15172:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15173:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15174:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15175:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15176:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15177:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15178:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
15179:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
15180:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15181:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15182:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15183:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15184:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15185:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15186:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15187:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15188:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15189:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15190:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15191:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15192:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15193:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15194:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15195:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15196:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15197:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
15198:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
15199:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15200:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15201:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15202:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15203:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15204:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15205:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15206:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15207:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15208:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15209:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15210:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15211:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15212:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15213:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15214:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15215:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
15216:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15217:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15218:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15219:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
15220:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15221:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
15222:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15223:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15224:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15225:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
15226:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
15227:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
15228:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15229:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
15230:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15231:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15232:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15233:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15234:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15235:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15236:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15237:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15238:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15239:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15240:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15241:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15242:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15243:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15244:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
15245:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
15246:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15247:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
15248:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
15249:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15250:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
15251:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15252:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15253:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15254:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
15255:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
15256:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15257:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
15258:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
15259:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15260:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
15261:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15262:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15263:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15264:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
15265:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
15266:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15267:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
15268:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
15269:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15270:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
15271:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15272:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15273:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15274:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
15275:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
15276:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15277:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
15278:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
15279:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15280:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
15281:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15282:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15283:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15284:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4008] accepted 1
15285:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=89  BUS_LOAD  MEM[80] accepted 1
15286:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15287:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=144  BUS_LOAD  MEM[88] accepted 1
15288:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4024] accepted 1
15289:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15290:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4032  BUS_LOAD  MEM[96] accepted 1
15291:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15292:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15293:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15294:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4040] accepted 1
15295:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=233  BUS_LOAD  MEM[80] accepted 1
15296:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15297:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=377  BUS_LOAD  MEM[88] accepted 1
15298:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4056] accepted 1
15299:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15300:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4064  BUS_LOAD  MEM[96] accepted 1
15301:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15302:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15303:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15304:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4072] = 377 accepted 1
15305:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4064] accepted 1
15306:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=14  BUS_LOAD  MEM[64] accepted 1
15307:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15308:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=12  BUS_LOAD  MEM[72] accepted 1
15309:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15310:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15311:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15312:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15313:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15314:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15315:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15316:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4032  BUS_STORE MEM[4056] = 72 accepted 1
15317:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4032] = 12 accepted 1
15318:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15319:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=11  BUS_LOAD  MEM[56] accepted 1
15320:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15321:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15322:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15323:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15324:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15325:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15326:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15327:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15328:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4000  BUS_STORE MEM[4024] = 56 accepted 1
15329:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4000] = 11 accepted 1
15330:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15331:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=10  BUS_LOAD  MEM[56] accepted 1
15332:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15333:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15334:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15335:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15336:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15337:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15338:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15339:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15340:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 56 accepted 1
15341:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 10 accepted 1
15342:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15343:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=9  BUS_LOAD  MEM[56] accepted 1
15344:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15345:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15346:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15347:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15348:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15349:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15350:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15351:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15352:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
15353:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 9 accepted 1
15354:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15355:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
15356:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15357:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15358:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15359:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15360:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15361:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15362:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15363:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15364:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
15365:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 8 accepted 1
15366:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15367:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
15368:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15369:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15370:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15371:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15372:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15373:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15374:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15375:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15376:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
15377:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 7 accepted 1
15378:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15379:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
15380:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15381:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15382:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15383:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15384:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15385:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15386:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15387:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15388:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
15389:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 6 accepted 1
15390:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15391:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
15392:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15393:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15394:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15395:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15396:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15397:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15398:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15399:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15400:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
15401:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 5 accepted 1
15402:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15403:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
15404:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15405:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15406:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15407:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15408:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15409:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15410:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15411:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15412:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
15413:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 4 accepted 1
15414:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15415:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
15416:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15417:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15418:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15419:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15420:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15421:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15422:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15423:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15424:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
15425:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 3 accepted 1
15426:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15427:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
15428:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15429:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15430:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15431:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15432:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15433:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15434:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15435:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15436:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3712  BUS_STORE MEM[3736] = 56 accepted 1
15437:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3712] = 2 accepted 1
15438:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15439:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15440:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15441:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15442:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15443:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15444:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15445:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15446:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15447:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15448:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15449:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15450:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15451:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15452:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15453:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15454:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15455:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
15456:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3712] accepted 1
15457:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15458:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15459:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15460:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15461:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15462:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15463:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15464:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15465:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15466:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15467:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15468:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15469:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15470:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15471:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15472:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15473:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3720] accepted 1
15474:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15475:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15476:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15477:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3736] accepted 1
15478:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15479:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3744  BUS_LOAD  MEM[96] accepted 1
15480:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15481:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15482:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15483:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
15484:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
15485:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
15486:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15487:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
15488:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15489:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15490:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15491:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15492:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15493:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15494:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15495:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15496:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15497:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15498:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15499:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15500:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15501:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15502:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
15503:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
15504:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15505:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
15506:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
15507:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15508:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
15509:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15510:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15511:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15512:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
15513:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
15514:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
15515:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15516:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
15517:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15518:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15519:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15520:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15521:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15522:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15523:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15524:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 72 accepted 1
15525:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
15526:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15527:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15528:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15529:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15530:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15531:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15532:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15533:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15534:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15535:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15536:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15537:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15538:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15539:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15540:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15541:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15542:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15543:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
15544:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
15545:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15546:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15547:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15548:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15549:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15550:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15551:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15552:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15553:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15554:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15555:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15556:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15557:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15558:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15559:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15560:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15561:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
15562:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15563:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15564:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15565:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
15566:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15567:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
15568:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15569:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15570:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15571:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
15572:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
15573:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15574:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
15575:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
15576:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15577:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
15578:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15579:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15580:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15581:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
15582:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
15583:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
15584:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15585:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
15586:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15587:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15588:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15589:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15590:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15591:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15592:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15593:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
15594:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
15595:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15596:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
15597:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15598:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15599:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15600:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15601:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15602:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15603:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15604:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15605:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
15606:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
15607:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15608:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15609:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15610:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15611:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15612:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15613:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15614:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15615:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15616:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15617:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15618:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15619:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15620:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15621:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15622:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15623:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15624:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
15625:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
15626:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15627:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15628:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15629:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15630:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15631:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15632:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15633:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15634:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15635:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15636:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15637:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15638:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15639:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15640:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15641:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15642:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
15643:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15644:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15645:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15646:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
15647:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15648:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
15649:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15650:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15651:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15652:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
15653:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
15654:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
15655:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15656:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
15657:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15658:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15659:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15660:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15661:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15662:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15663:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15664:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15665:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15666:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15667:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15668:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15669:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15670:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15671:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
15672:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
15673:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15674:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
15675:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
15676:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15677:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
15678:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15679:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15680:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15681:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
15682:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
15683:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15684:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
15685:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
15686:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15687:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
15688:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15689:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15690:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15691:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
15692:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
15693:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
15694:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15695:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
15696:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15697:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15698:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15699:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15700:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15701:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15702:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15703:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
15704:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
15705:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15706:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
15707:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15708:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15709:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15710:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15711:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15712:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15713:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15714:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15715:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
15716:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
15717:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15718:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
15719:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15720:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15721:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15722:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15723:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15724:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15725:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15726:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15727:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
15728:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
15729:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15730:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15731:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15732:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15733:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15734:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15735:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15736:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15737:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15738:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15739:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15740:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15741:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15742:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15743:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15744:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15745:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15746:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
15747:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
15748:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15749:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15750:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15751:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15752:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15753:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15754:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15755:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15756:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15757:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15758:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15759:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15760:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15761:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15762:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15763:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15764:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
15765:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15766:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15767:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15768:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
15769:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15770:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
15771:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15772:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15773:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15774:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
15775:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
15776:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
15777:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15778:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
15779:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15780:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15781:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15782:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15783:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15784:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15785:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15786:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15787:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15788:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15789:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15790:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15791:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15792:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15793:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
15794:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
15795:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15796:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
15797:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
15798:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15799:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
15800:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15801:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15802:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15803:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
15804:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
15805:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
15806:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15807:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
15808:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15809:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15810:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15811:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15812:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15813:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15814:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15815:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
15816:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
15817:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15818:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15819:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15820:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15821:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15822:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15823:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15824:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15825:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15826:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15827:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15828:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15829:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15830:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15831:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15832:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15833:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15834:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
15835:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
15836:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15837:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15838:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15839:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15840:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15841:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15842:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15843:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15844:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15845:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15846:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15847:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15848:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15849:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15850:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15851:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15852:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
15853:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15854:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15855:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15856:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
15857:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15858:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
15859:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15860:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15861:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15862:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
15863:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
15864:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15865:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
15866:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
15867:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
15868:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
15869:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
15870:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15871:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15872:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
15873:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
15874:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15875:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
15876:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
15877:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15878:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
15879:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15880:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15881:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15882:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
15883:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
15884:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
15885:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15886:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
15887:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15888:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15889:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15890:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15891:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15892:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15893:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15894:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
15895:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
15896:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15897:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
15898:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15899:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15900:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15901:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15902:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15903:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15904:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15905:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15906:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
15907:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
15908:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15909:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
15910:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15911:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15912:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15913:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15914:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15915:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15916:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15917:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15918:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
15919:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
15920:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15921:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
15922:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15923:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15924:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15925:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15926:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15927:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15928:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15929:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
15930:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
15931:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
15932:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
15933:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
15934:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
15935:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
15936:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
15937:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15938:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15939:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15940:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15941:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15942:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15943:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15944:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15945:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15946:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
15947:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15948:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15949:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
15950:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
15951:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
15952:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15953:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
15954:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15955:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15956:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15957:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15958:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15959:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
15960:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15961:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15962:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15963:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15964:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15965:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15966:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15967:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
15968:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
15969:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15970:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
15971:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
15972:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
15973:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
15974:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
15975:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15976:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15977:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
15978:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
15979:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
15980:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
15981:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
15982:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
15983:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
15984:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15985:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15986:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
15987:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
15988:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
15989:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15990:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15991:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
15992:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
15993:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
15994:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15995:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15996:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
15997:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
15998:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
15999:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
16000:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16001:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16002:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16003:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16004:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16005:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16006:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
16007:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16008:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
16009:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16010:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
16011:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16012:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16013:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16014:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16015:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16016:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16017:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16018:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
16019:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16020:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16021:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16022:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16023:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16024:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16025:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16026:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16027:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16028:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16029:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16030:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16031:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16032:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16033:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16034:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16035:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16036:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16037:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16038:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16039:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16040:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16041:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16042:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16043:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16044:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16045:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16046:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16047:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16048:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16049:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16050:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16051:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16052:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16053:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16054:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16055:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16056:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16057:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16058:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16059:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16060:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16061:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16062:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16063:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16064:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16065:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16066:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
16067:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16068:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
16069:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16070:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16071:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16072:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16073:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16074:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16075:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
16076:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
16077:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
16078:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16079:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
16080:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16081:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16082:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16083:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16084:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16085:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16086:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16087:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
16088:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
16089:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16090:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
16091:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16092:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16093:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16094:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16095:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16096:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16097:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16098:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16099:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
16100:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16101:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16102:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16103:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16104:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16105:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16106:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16107:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16108:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16109:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16110:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16111:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16112:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16113:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16114:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16115:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16116:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16117:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16118:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16119:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16120:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16121:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16122:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16123:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16124:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16125:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16126:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16127:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16128:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16129:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16130:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16131:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16132:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16133:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16134:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16135:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16136:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16137:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16138:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16139:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16140:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16141:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16142:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16143:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16144:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16145:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16146:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
16147:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16148:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
16149:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16150:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
16151:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16152:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16153:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16154:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16155:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16156:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16157:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16158:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16159:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16160:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16161:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16162:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16163:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16164:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16165:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16166:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
16167:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16168:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
16169:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16170:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16171:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16172:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16173:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16174:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16175:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
16176:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
16177:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16178:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
16179:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
16180:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16181:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
16182:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16183:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16184:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16185:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
16186:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
16187:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16188:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
16189:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
16190:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16191:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
16192:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16193:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16194:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16195:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
16196:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
16197:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
16198:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16199:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
16200:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16201:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16202:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16203:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16204:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16205:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16206:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16207:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
16208:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
16209:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16210:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
16211:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16212:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16213:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16214:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16215:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16216:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16217:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16218:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16219:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
16220:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
16221:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16222:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
16223:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16224:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16225:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16226:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16227:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16228:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16229:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16230:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16231:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
16232:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
16233:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16234:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
16235:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16236:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16237:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16238:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16239:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16240:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16241:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16242:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16243:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
16244:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
16245:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16246:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
16247:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16248:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16249:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16250:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16251:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16252:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16253:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16254:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16255:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
16256:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
16257:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16258:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16259:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16260:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16261:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16262:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16263:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16264:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16265:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16266:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16267:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16268:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16269:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16270:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16271:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16272:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16273:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16274:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16275:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
16276:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16277:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16278:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16279:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16280:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16281:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16282:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16283:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16284:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16285:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16286:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16287:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16288:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16289:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16290:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16291:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16292:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
16293:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16294:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16295:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16296:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
16297:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16298:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
16299:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16300:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16301:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16302:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
16303:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16304:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
16305:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16306:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
16307:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16308:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16309:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16310:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16311:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16312:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16313:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16314:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16315:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16316:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16317:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16318:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16319:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16320:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16321:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16322:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
16323:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16324:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
16325:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16326:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16327:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16328:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16329:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16330:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16331:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
16332:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16333:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
16334:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16335:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
16336:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16337:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16338:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16339:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16340:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16341:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16342:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16343:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
16344:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16345:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16346:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16347:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16348:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16349:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16350:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16351:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16352:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16353:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16354:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16355:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16356:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16357:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16358:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16359:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16360:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16361:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16362:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16363:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16364:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16365:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16366:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16367:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16368:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16369:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16370:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16371:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16372:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16373:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16374:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16375:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16376:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16377:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16378:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16379:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16380:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16381:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16382:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16383:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16384:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16385:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16386:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16387:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16388:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16389:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16390:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16391:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
16392:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16393:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
16394:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16395:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16396:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16397:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16398:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16399:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16400:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
16401:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
16402:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
16403:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16404:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
16405:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16406:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16407:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16408:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16409:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16410:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16411:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16412:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
16413:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
16414:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16415:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
16416:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16417:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16418:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16419:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16420:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16421:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16422:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16423:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16424:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
16425:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16426:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16427:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16428:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16429:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16430:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16431:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16432:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16433:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16434:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16435:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16436:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16437:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16438:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16439:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16440:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16441:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16442:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16443:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16444:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16445:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16446:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16447:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16448:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16449:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16450:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16451:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16452:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16453:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16454:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16455:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16456:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16457:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16458:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16459:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16460:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16461:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16462:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16463:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16464:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16465:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16466:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16467:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16468:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16469:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16470:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16471:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
16472:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16473:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
16474:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16475:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
16476:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16477:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16478:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16479:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16480:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16481:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16482:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16483:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16484:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16485:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16486:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16487:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16488:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16489:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16490:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16491:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
16492:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16493:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
16494:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16495:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16496:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16497:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16498:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16499:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16500:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
16501:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
16502:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16503:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
16504:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
16505:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16506:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
16507:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16508:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16509:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16510:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
16511:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
16512:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
16513:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16514:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
16515:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16516:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16517:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16518:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16519:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16520:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16521:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16522:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
16523:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
16524:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16525:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
16526:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16527:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16528:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16529:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16530:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16531:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16532:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16533:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16534:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
16535:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
16536:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16537:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
16538:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16539:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16540:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16541:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16542:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16543:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16544:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16545:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16546:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
16547:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16548:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16549:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16550:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16551:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16552:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16553:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16554:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16555:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16556:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16557:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16558:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16559:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16560:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16561:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16562:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16563:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16564:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16565:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16566:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16567:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16568:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16569:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16570:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16571:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16572:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16573:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16574:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16575:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16576:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16577:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16578:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16579:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16580:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16581:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16582:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16583:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16584:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16585:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16586:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16587:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16588:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16589:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16590:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16591:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16592:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16593:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
16594:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16595:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
16596:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16597:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
16598:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16599:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16600:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16601:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16602:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16603:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16604:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16605:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16606:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16607:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16608:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16609:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16610:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16611:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16612:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16613:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
16614:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16615:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
16616:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16617:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16618:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16619:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16620:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16621:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16622:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
16623:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
16624:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
16625:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16626:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
16627:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16628:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16629:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16630:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16631:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16632:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16633:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16634:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
16635:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
16636:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16637:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16638:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16639:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16640:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16641:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16642:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16643:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16644:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16645:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16646:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16647:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16648:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16649:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16650:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16651:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16652:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16653:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
16654:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16655:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16656:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16657:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16658:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16659:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16660:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16661:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16662:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16663:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16664:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16665:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16666:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16667:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16668:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16669:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16670:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16671:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16672:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16673:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16674:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16675:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16676:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16677:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16678:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16679:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16680:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16681:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
16682:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
16683:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16684:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
16685:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
16686:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16687:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
16688:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16689:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16690:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16691:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
16692:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
16693:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16694:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
16695:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
16696:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16697:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
16698:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16699:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16700:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16701:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
16702:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
16703:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16704:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
16705:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
16706:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16707:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
16708:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16709:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16710:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16711:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
16712:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
16713:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
16714:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16715:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
16716:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16717:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16718:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16719:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16720:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16721:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16722:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16723:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
16724:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
16725:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16726:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
16727:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16728:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16729:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16730:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16731:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16732:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16733:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16734:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16735:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
16736:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
16737:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16738:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
16739:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16740:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16741:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16742:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16743:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16744:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16745:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16746:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16747:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
16748:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
16749:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16750:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
16751:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16752:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16753:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16754:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16755:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16756:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16757:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16758:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16759:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
16760:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
16761:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16762:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
16763:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16764:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16765:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16766:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16767:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16768:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16769:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16770:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16771:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
16772:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
16773:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16774:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
16775:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16776:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16777:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16778:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16779:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16780:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16781:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16782:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16783:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
16784:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
16785:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16786:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16787:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16788:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16789:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16790:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16791:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16792:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16793:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16794:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16795:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16796:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16797:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16798:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16799:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16800:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16801:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16802:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16803:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
16804:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16805:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16806:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16807:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16808:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16809:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16810:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16811:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16812:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16813:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16814:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16815:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16816:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16817:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16818:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16819:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16820:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
16821:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16822:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16823:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16824:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
16825:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16826:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
16827:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16828:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16829:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16830:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
16831:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16832:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
16833:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16834:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
16835:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16836:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16837:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16838:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16839:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16840:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16841:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16842:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16843:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16844:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16845:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16846:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16847:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16848:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16849:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16850:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
16851:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16852:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
16853:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16854:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16855:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16856:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16857:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16858:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16859:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
16860:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
16861:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
16862:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16863:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
16864:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16865:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16866:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16867:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16868:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16869:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16870:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16871:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
16872:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16873:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16874:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16875:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16876:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16877:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16878:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16879:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16880:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16881:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16882:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16883:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16884:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16885:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16886:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16887:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16888:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16889:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16890:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16891:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16892:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16893:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16894:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16895:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16896:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16897:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16898:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16899:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16900:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16901:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16902:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16903:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16904:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16905:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16906:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16907:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16908:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16909:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16910:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16911:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16912:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16913:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
16914:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16915:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
16916:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16917:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16918:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
16919:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
16920:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16921:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
16922:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
16923:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16924:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
16925:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16926:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16927:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16928:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
16929:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
16930:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
16931:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16932:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
16933:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16934:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16935:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16936:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16937:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16938:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16939:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16940:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
16941:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
16942:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16943:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
16944:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16945:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16946:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16947:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16948:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16949:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16950:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16951:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
16952:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
16953:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
16954:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
16955:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
16956:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
16957:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
16958:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
16959:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16960:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16961:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16962:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
16963:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
16964:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16965:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16966:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16967:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16968:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
16969:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16970:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16971:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16972:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
16973:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
16974:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
16975:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
16976:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
16977:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
16978:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16979:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16980:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
16981:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
16982:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16983:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16984:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
16985:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
16986:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
16987:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16988:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16989:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
16990:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
16991:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
16992:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
16993:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
16994:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
16995:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
16996:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
16997:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16998:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16999:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17000:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17001:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17002:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17003:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17004:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17005:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17006:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17007:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17008:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17009:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17010:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17011:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17012:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17013:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17014:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17015:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17016:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17017:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17018:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17019:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17020:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17021:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17022:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17023:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17024:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17025:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17026:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17027:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17028:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
17029:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
17030:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17031:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
17032:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
17033:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17034:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
17035:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17036:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17037:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17038:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
17039:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
17040:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
17041:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17042:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
17043:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17044:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17045:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17046:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17047:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17048:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17049:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17050:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
17051:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
17052:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17053:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
17054:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17055:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17056:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17057:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17058:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17059:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17060:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17061:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17062:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
17063:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
17064:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17065:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
17066:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17067:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17068:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17069:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17070:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17071:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17072:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17073:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17074:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
17075:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
17076:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17077:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17078:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17079:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17080:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17081:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17082:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17083:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17084:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17085:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17086:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17087:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17088:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17089:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17090:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17091:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17092:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17093:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17094:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
17095:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17096:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17097:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17098:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17099:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17100:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17101:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17102:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17103:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17104:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17105:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17106:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17107:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17108:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17109:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17110:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17111:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
17112:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17113:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17114:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17115:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
17116:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17117:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
17118:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17119:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17120:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17121:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17122:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17123:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17124:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17125:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17126:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17127:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17128:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17129:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17130:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17131:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17132:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17133:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17134:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17135:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17136:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17137:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17138:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17139:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17140:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17141:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17142:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17143:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17144:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17145:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17146:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17147:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17148:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17149:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17150:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
17151:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
17152:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
17153:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17154:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
17155:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17156:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17157:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17158:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17159:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17160:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17161:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17162:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
17163:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
17164:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17165:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17166:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17167:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17168:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17169:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17170:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17171:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17172:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17173:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17174:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17175:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17176:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17177:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17178:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17179:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17180:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17181:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
17182:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17183:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17184:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17185:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17186:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17187:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17188:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17189:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17190:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17191:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17192:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17193:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17194:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17195:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17196:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17197:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17198:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17199:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17200:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17201:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17202:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17203:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17204:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17205:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17206:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17207:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17208:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17209:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
17210:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
17211:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17212:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
17213:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
17214:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17215:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
17216:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17217:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17218:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17219:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
17220:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
17221:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17222:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
17223:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
17224:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17225:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
17226:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17227:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17228:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17229:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
17230:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
17231:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
17232:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17233:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
17234:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17235:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17236:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17237:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17238:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17239:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17240:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17241:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
17242:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
17243:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17244:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
17245:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17246:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17247:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17248:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17249:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17250:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17251:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17252:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17253:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
17254:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
17255:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17256:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
17257:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17258:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17259:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17260:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17261:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17262:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17263:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17264:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17265:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
17266:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
17267:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17268:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
17269:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17270:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17271:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17272:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17273:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17274:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17275:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17276:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17277:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
17278:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
17279:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17280:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17281:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17282:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17283:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17284:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17285:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17286:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17287:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17288:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17289:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17290:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17291:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17292:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17293:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17294:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17295:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17296:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17297:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
17298:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17299:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17300:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17301:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17302:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17303:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17304:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17305:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17306:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17307:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17308:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17309:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17310:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17311:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17312:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17313:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17314:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
17315:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17316:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17317:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17318:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
17319:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17320:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
17321:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17322:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17323:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17324:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17325:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17326:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17327:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17328:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17329:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17330:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17331:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17332:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17333:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17334:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17335:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17336:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17337:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17338:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17339:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17340:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17341:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17342:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17343:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17344:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17345:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17346:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17347:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17348:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17349:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17350:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17351:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17352:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17353:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
17354:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
17355:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
17356:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17357:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
17358:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17359:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17360:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17361:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17362:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17363:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17364:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17365:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
17366:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
17367:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17368:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17369:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17370:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17371:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17372:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17373:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17374:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17375:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17376:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17377:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17378:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17379:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17380:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17381:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17382:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17383:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17384:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
17385:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17386:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17387:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17388:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17389:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17390:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17391:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17392:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17393:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17394:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17395:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17396:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17397:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17398:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17399:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17400:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17401:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17402:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17403:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17404:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17405:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17406:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17407:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17408:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17409:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17410:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17411:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17412:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
17413:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
17414:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17415:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
17416:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
17417:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17418:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
17419:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17420:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17421:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17422:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
17423:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
17424:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
17425:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17426:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
17427:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17428:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17429:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17430:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17431:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17432:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17433:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17434:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
17435:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
17436:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17437:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
17438:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17439:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17440:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17441:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17442:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17443:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17444:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17445:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17446:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
17447:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
17448:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17449:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17450:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17451:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17452:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17453:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17454:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17455:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17456:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17457:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17458:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17459:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17460:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17461:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17462:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17463:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17464:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17465:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
17466:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17467:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17468:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17469:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17470:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17471:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17472:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17473:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17474:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17475:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17476:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17477:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17478:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17479:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17480:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17481:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17482:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17483:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17484:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17485:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17486:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17487:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17488:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17489:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17490:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17491:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17492:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17493:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
17494:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
17495:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17496:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17497:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17498:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17499:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17500:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17501:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17502:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17503:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17504:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17505:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17506:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17507:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17508:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17509:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17510:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17511:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17512:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
17513:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17514:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17515:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17516:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
17517:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17518:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
17519:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17520:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17521:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17522:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
17523:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
17524:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17525:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
17526:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
17527:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17528:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
17529:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17530:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17531:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17532:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
17533:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
17534:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17535:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
17536:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
17537:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17538:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
17539:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17540:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17541:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17542:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
17543:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
17544:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17545:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
17546:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
17547:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17548:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
17549:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17550:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17551:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17552:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 55 accepted 1
17553:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
17554:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=10  BUS_LOAD  MEM[64] accepted 1
17555:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17556:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=8  BUS_LOAD  MEM[72] accepted 1
17557:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17558:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17559:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17560:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17561:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17562:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17563:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17564:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
17565:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 8 accepted 1
17566:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17567:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
17568:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17569:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17570:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17571:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17572:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17573:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17574:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17575:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17576:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
17577:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
17578:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17579:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
17580:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17581:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17582:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17583:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17584:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17585:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17586:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17587:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17588:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
17589:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
17590:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17591:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
17592:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17593:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17594:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17595:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17596:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17597:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17598:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17599:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17600:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
17601:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
17602:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17603:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
17604:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17605:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17606:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17607:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17608:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17609:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17610:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17611:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17612:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
17613:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
17614:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17615:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
17616:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17617:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17618:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17619:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17620:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17621:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17622:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17623:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17624:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
17625:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
17626:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17627:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
17628:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17629:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17630:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17631:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17632:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17633:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17634:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17635:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17636:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
17637:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
17638:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17639:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17640:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17641:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17642:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17643:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17644:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17645:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17646:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17647:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17648:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17649:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17650:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17651:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17652:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17653:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17654:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17655:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
17656:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
17657:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17658:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17659:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17660:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17661:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17662:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17663:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17664:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17665:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17666:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17667:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17668:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17669:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17670:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17671:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17672:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17673:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
17674:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17675:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17676:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17677:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
17678:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17679:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
17680:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17681:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17682:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17683:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
17684:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
17685:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17686:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17687:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17688:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17689:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17690:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17691:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17692:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17693:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17694:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17695:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17696:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17697:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17698:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17699:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17700:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17701:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17702:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
17703:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17704:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17705:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17706:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
17707:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17708:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
17709:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17710:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17711:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17712:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
17713:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17714:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
17715:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17716:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
17717:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17718:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17719:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17720:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17721:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17722:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17723:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17724:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
17725:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
17726:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17727:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17728:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17729:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17730:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17731:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17732:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17733:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17734:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17735:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17736:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17737:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17738:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17739:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17740:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17741:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17742:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17743:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17744:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
17745:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17746:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17747:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17748:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17749:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17750:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17751:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17752:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17753:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17754:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17755:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17756:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17757:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17758:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17759:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17760:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17761:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
17762:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17763:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17764:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17765:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
17766:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17767:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
17768:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17769:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17770:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17771:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17772:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
17773:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17774:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
17775:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17776:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17777:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17778:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17779:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17780:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17781:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
17782:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
17783:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
17784:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17785:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
17786:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17787:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17788:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17789:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17790:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17791:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17792:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17793:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
17794:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
17795:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17796:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
17797:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17798:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17799:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17800:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17801:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17802:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17803:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17804:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17805:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
17806:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
17807:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17808:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17809:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17810:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17811:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17812:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17813:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17814:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17815:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17816:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17817:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17818:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17819:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17820:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17821:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17822:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17823:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17824:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17825:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
17826:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17827:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17828:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17829:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17830:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17831:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17832:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17833:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17834:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17835:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17836:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17837:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17838:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17839:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17840:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17841:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17842:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
17843:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17844:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17845:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17846:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
17847:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17848:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
17849:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17850:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17851:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17852:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17853:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17854:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17855:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17856:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17857:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17858:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17859:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17860:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17861:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17862:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17863:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17864:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17865:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17866:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17867:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17868:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17869:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17870:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17871:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17872:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17873:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17874:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17875:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17876:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
17877:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
17878:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
17879:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17880:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17881:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
17882:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
17883:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17884:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
17885:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
17886:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17887:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
17888:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17889:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17890:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17891:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
17892:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
17893:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
17894:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17895:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
17896:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17897:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17898:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17899:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17900:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17901:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17902:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17903:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
17904:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
17905:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17906:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
17907:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17908:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17909:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17910:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17911:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17912:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17913:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17914:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17915:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
17916:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
17917:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17918:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
17919:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17920:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17921:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17922:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17923:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17924:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17925:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17926:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
17927:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
17928:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
17929:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
17930:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
17931:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
17932:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
17933:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
17934:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17935:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17936:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17937:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17938:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17939:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17940:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17941:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17942:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17943:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
17944:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17945:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17946:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17947:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
17948:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
17949:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17950:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
17951:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17952:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17953:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17954:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17955:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17956:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
17957:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17958:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17959:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17960:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17961:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17962:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17963:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17964:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
17965:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
17966:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17967:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
17968:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
17969:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17970:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
17971:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
17972:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17973:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17974:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17975:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
17976:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
17977:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
17978:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
17979:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
17980:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
17981:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17982:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17983:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
17984:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
17985:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
17986:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17987:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17988:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
17989:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
17990:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
17991:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17992:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17993:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
17994:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
17995:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
17996:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
17997:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
17998:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
17999:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18000:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18001:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18002:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18003:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
18004:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18005:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
18006:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18007:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
18008:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18009:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18010:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18011:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18012:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18013:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18014:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18015:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
18016:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
18017:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18018:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18019:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18020:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18021:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18022:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18023:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18024:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18025:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18026:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18027:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18028:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18029:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18030:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18031:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18032:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18033:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18034:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18035:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18036:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18037:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18038:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18039:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18040:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18041:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18042:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18043:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18044:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18045:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18046:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18047:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18048:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18049:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18050:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18051:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18052:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18053:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18054:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18055:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18056:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18057:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18058:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18059:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18060:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18061:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18062:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18063:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
18064:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18065:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
18066:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18067:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18068:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18069:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18070:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18071:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18072:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
18073:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
18074:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18075:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
18076:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
18077:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18078:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
18079:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18080:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18081:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18082:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
18083:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
18084:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
18085:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18086:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
18087:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18088:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18089:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18090:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18091:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18092:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18093:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18094:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
18095:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
18096:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18097:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
18098:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18099:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18100:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18101:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18102:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18103:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18104:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18105:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18106:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
18107:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
18108:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18109:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
18110:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18111:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18112:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18113:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18114:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18115:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18116:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18117:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18118:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
18119:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
18120:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18121:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
18122:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18123:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18124:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18125:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18126:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18127:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18128:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18129:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18130:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
18131:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
18132:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18133:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18134:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18135:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18136:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18137:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18138:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18139:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18140:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18141:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18142:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18143:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18144:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18145:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18146:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18147:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18148:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18149:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
18150:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
18151:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18152:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18153:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18154:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18155:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18156:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18157:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18158:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18159:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18160:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18161:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18162:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18163:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18164:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18165:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18166:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18167:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
18168:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18169:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18170:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18171:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
18172:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18173:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
18174:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18175:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18176:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18177:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
18178:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18179:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
18180:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18181:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
18182:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18183:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18184:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18185:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18186:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18187:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18188:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18189:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18190:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18191:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18192:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18193:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18194:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18195:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18196:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18197:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
18198:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18199:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
18200:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18201:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18202:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18203:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18204:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18205:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18206:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
18207:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18208:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
18209:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18210:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
18211:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18212:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18213:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18214:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18215:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18216:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18217:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18218:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
18219:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
18220:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18221:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18222:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18223:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18224:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18225:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18226:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18227:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18228:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18229:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18230:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18231:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18232:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18233:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18234:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18235:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18236:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18237:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18238:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18239:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18240:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18241:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18242:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18243:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18244:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18245:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18246:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18247:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18248:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18249:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18250:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18251:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18252:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18253:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18254:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18255:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18256:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18257:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18258:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18259:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18260:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18261:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18262:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18263:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18264:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18265:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18266:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
18267:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18268:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
18269:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18270:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18271:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18272:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18273:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18274:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18275:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
18276:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
18277:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
18278:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18279:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
18280:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18281:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18282:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18283:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18284:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18285:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18286:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18287:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
18288:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
18289:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18290:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
18291:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18292:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18293:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18294:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18295:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18296:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18297:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18298:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18299:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
18300:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
18301:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18302:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18303:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18304:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18305:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18306:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18307:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18308:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18309:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18310:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18311:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18312:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18313:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18314:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18315:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18316:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18317:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18318:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18319:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18320:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18321:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18322:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18323:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18324:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18325:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18326:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18327:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18328:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18329:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18330:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18331:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18332:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18333:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18334:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18335:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18336:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18337:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18338:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18339:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18340:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18341:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18342:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18343:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18344:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18345:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18346:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
18347:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18348:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
18349:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18350:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
18351:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18352:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18353:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18354:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18355:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18356:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18357:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18358:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18359:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18360:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18361:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18362:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18363:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18364:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18365:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18366:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
18367:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18368:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
18369:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18370:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18371:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18372:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18373:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18374:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18375:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
18376:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
18377:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18378:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
18379:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
18380:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18381:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
18382:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18383:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18384:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18385:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
18386:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
18387:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18388:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
18389:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
18390:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18391:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
18392:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18393:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18394:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18395:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
18396:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
18397:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
18398:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18399:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
18400:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18401:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18402:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18403:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18404:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18405:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18406:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18407:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
18408:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
18409:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18410:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
18411:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18412:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18413:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18414:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18415:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18416:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18417:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18418:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18419:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
18420:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
18421:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18422:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
18423:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18424:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18425:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18426:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18427:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18428:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18429:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18430:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18431:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
18432:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
18433:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18434:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
18435:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18436:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18437:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18438:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18439:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18440:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18441:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18442:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18443:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
18444:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
18445:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18446:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
18447:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18448:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18449:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18450:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18451:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18452:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18453:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18454:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18455:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
18456:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
18457:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18458:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18459:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18460:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18461:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18462:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18463:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18464:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18465:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18466:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18467:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18468:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18469:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18470:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18471:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18472:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18473:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18474:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
18475:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
18476:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18477:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18478:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18479:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18480:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18481:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18482:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18483:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18484:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18485:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18486:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18487:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18488:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18489:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18490:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18491:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18492:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
18493:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18494:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18495:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18496:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
18497:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18498:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
18499:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18500:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18501:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18502:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
18503:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18504:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
18505:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18506:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
18507:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18508:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18509:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18510:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18511:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18512:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18513:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18514:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18515:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18516:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18517:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18518:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18519:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18520:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18521:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18522:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
18523:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18524:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
18525:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18526:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18527:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18528:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18529:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18530:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18531:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
18532:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18533:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
18534:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18535:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
18536:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18537:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18538:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18539:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18540:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18541:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18542:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18543:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
18544:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
18545:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18546:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18547:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18548:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18549:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18550:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18551:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18552:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18553:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18554:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18555:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18556:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18557:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18558:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18559:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18560:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18561:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18562:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18563:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18564:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18565:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18566:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18567:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18568:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18569:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18570:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18571:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18572:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18573:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18574:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18575:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18576:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18577:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18578:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18579:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18580:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18581:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18582:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18583:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18584:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18585:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18586:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18587:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18588:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18589:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18590:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18591:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
18592:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18593:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
18594:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18595:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18596:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18597:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18598:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18599:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18600:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
18601:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
18602:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
18603:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18604:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
18605:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18606:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18607:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18608:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18609:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18610:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18611:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18612:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
18613:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
18614:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18615:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
18616:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18617:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18618:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18619:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18620:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18621:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18622:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18623:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18624:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
18625:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
18626:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18627:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18628:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18629:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18630:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18631:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18632:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18633:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18634:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18635:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18636:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18637:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18638:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18639:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18640:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18641:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18642:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18643:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18644:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18645:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18646:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18647:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18648:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18649:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18650:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18651:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18652:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18653:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18654:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18655:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18656:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18657:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18658:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18659:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18660:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18661:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18662:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18663:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18664:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18665:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18666:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18667:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18668:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18669:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18670:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18671:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
18672:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18673:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
18674:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18675:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
18676:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18677:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18678:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18679:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18680:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18681:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18682:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18683:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18684:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18685:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18686:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18687:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18688:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18689:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18690:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18691:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
18692:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18693:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
18694:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18695:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18696:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18697:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18698:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18699:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18700:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
18701:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
18702:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18703:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
18704:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
18705:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18706:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
18707:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18708:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18709:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18710:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
18711:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
18712:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
18713:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18714:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
18715:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18716:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18717:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18718:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18719:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18720:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18721:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18722:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
18723:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
18724:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18725:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
18726:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18727:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18728:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18729:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18730:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18731:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18732:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18733:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18734:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
18735:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
18736:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18737:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
18738:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18739:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18740:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18741:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18742:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18743:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18744:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18745:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18746:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
18747:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
18748:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18749:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18750:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18751:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18752:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18753:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18754:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18755:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18756:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18757:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18758:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18759:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18760:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18761:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18762:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18763:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18764:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18765:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18766:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
18767:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18768:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18769:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18770:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18771:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18772:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18773:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18774:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18775:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18776:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18777:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18778:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18779:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18780:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18781:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18782:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18783:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
18784:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18785:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18786:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18787:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
18788:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18789:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
18790:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18791:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18792:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18793:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
18794:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18795:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
18796:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18797:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
18798:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18799:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18800:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18801:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18802:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18803:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18804:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18805:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18806:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18807:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18808:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18809:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18810:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18811:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18812:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18813:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
18814:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18815:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
18816:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18817:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18818:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18819:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18820:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18821:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18822:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
18823:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
18824:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
18825:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18826:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
18827:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18828:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18829:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18830:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18831:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18832:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18833:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18834:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
18835:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
18836:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18837:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
18838:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18839:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18840:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18841:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18842:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18843:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18844:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18845:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
18846:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18847:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18848:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18849:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18850:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
18851:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18852:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18853:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
18854:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
18855:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
18856:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18857:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
18858:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18859:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18860:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18861:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18862:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18863:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
18864:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18865:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18866:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
18867:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
18868:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
18869:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18870:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18871:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
18872:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
18873:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18874:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
18875:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
18876:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18877:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
18878:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18879:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18880:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18881:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
18882:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
18883:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18884:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
18885:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
18886:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18887:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
18888:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18889:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18890:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18891:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
18892:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
18893:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18894:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
18895:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
18896:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18897:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
18898:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18899:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18900:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18901:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
18902:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
18903:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18904:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
18905:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
18906:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
18907:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
18908:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
18909:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18910:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18911:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
18912:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=55  BUS_LOAD  MEM[80] accepted 1
18913:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
18914:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=89  BUS_LOAD  MEM[88] accepted 1
18915:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
18916:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
18917:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
18918:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
18919:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18920:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18921:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4008] = 89 accepted 1
18922:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4000] accepted 1
18923:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=11  BUS_LOAD  MEM[64] accepted 1
18924:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
18925:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=9  BUS_LOAD  MEM[72] accepted 1
18926:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
18927:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
18928:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18929:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18930:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18931:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18932:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18933:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 72 accepted 1
18934:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 9 accepted 1
18935:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18936:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
18937:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18938:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18939:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18940:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18941:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18942:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18943:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18944:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18945:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
18946:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 8 accepted 1
18947:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18948:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
18949:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18950:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18951:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18952:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18953:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18954:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18955:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18956:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18957:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
18958:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
18959:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18960:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
18961:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18962:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18963:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18964:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18965:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18966:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18967:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18968:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18969:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
18970:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
18971:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18972:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
18973:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18974:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18975:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18976:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18977:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18978:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18979:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18980:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18981:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
18982:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
18983:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18984:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
18985:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18986:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18987:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
18988:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18989:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18990:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
18991:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
18992:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
18993:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
18994:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
18995:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
18996:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
18997:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
18998:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
18999:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19000:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19001:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19002:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19003:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19004:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19005:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
19006:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
19007:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19008:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19009:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19010:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19011:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19012:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19013:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19014:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19015:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19016:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19017:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
19018:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
19019:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19020:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19021:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19022:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19023:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19024:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19025:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19026:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19027:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19028:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19029:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19030:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19031:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19032:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19033:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19034:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19035:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19036:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
19037:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
19038:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19039:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19040:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19041:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19042:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19043:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19044:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19045:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19046:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19047:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19048:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19049:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19050:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19051:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19052:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19053:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19054:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
19055:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19056:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19057:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19058:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
19059:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19060:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
19061:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19062:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19063:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19064:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
19065:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
19066:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
19067:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19068:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
19069:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19070:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19071:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19072:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19073:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19074:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19075:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19076:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19077:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19078:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19079:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19080:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19081:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19082:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19083:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
19084:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
19085:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19086:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
19087:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
19088:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19089:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
19090:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19091:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19092:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19093:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
19094:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19095:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
19096:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19097:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
19098:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19099:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19100:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19101:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19102:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19103:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19104:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19105:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
19106:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
19107:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19108:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19109:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19110:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19111:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19112:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19113:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19114:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19115:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19116:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19117:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19118:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19119:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19120:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19121:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19122:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19123:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19124:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19125:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
19126:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19127:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19128:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19129:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19130:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19131:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19132:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19133:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19134:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19135:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19136:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19137:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19138:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19139:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19140:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19141:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19142:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
19143:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19144:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19145:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19146:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
19147:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19148:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
19149:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19150:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19151:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19152:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19153:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
19154:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19155:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
19156:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19157:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19158:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19159:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19160:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19161:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19162:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
19163:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
19164:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
19165:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19166:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
19167:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19168:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19169:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19170:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19171:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19172:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19173:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19174:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
19175:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
19176:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19177:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19178:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19179:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19180:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19181:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19182:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19183:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19184:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19185:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19186:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
19187:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
19188:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19189:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19190:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19191:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19192:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19193:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19194:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19195:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19196:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19197:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19198:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19199:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19200:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19201:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19202:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19203:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19204:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19205:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19206:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
19207:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19208:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19209:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19210:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19211:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19212:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19213:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19214:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19215:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19216:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19217:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19218:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19219:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19220:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19221:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19222:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19223:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
19224:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19225:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19226:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19227:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
19228:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19229:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
19230:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19231:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19232:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19233:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
19234:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19235:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
19236:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19237:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
19238:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19239:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19240:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19241:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19242:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19243:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19244:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19245:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19246:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19247:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19248:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19249:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19250:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19251:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19252:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19253:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
19254:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19255:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
19256:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19257:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19258:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19259:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19260:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19261:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19262:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
19263:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
19264:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19265:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
19266:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
19267:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19268:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
19269:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19270:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19271:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19272:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
19273:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
19274:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
19275:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19276:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
19277:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19278:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19279:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19280:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19281:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19282:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19283:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19284:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
19285:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
19286:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19287:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
19288:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19289:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19290:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19291:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19292:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19293:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19294:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19295:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19296:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
19297:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
19298:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19299:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19300:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19301:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19302:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19303:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19304:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19305:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19306:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19307:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19308:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
19309:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
19310:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19311:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19312:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19313:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19314:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19315:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19316:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19317:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19318:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19319:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19320:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19321:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19322:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19323:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19324:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19325:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19326:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19327:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19328:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
19329:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19330:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19331:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19332:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19333:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19334:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19335:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19336:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19337:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19338:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19339:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19340:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19341:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19342:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19343:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19344:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19345:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
19346:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19347:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19348:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19349:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
19350:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19351:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
19352:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19353:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19354:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19355:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
19356:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19357:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
19358:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19359:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
19360:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19361:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19362:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19363:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19364:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19365:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19366:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19367:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19368:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19369:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19370:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19371:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19372:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19373:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19374:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19375:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
19376:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19377:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
19378:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19379:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19380:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19381:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19382:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19383:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19384:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
19385:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
19386:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
19387:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19388:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
19389:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19390:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19391:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19392:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19393:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19394:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19395:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19396:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
19397:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
19398:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19399:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19400:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19401:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19402:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19403:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19404:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19405:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19406:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19407:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19408:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19409:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19410:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19411:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19412:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19413:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19414:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19415:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19416:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19417:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19418:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19419:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19420:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19421:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19422:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19423:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19424:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19425:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19426:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19427:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19428:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19429:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19430:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19431:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19432:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19433:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19434:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19435:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19436:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19437:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19438:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19439:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19440:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19441:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19442:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19443:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
19444:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
19445:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19446:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
19447:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
19448:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19449:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
19450:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19451:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19452:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19453:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
19454:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
19455:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19456:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
19457:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
19458:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19459:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
19460:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19461:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19462:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19463:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
19464:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
19465:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
19466:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19467:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
19468:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19469:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19470:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19471:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19472:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19473:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19474:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19475:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
19476:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
19477:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19478:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
19479:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19480:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19481:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19482:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19483:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19484:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19485:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19486:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19487:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
19488:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
19489:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19490:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
19491:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19492:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19493:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19494:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19495:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19496:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19497:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19498:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19499:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
19500:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
19501:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19502:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19503:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19504:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19505:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19506:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19507:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19508:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19509:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19510:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19511:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
19512:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
19513:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19514:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19515:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19516:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19517:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19518:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19519:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19520:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19521:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19522:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19523:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19524:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19525:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19526:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19527:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19528:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19529:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19530:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19531:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
19532:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19533:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19534:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19535:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19536:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19537:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19538:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19539:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19540:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19541:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19542:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19543:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19544:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19545:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19546:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19547:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19548:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
19549:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19550:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19551:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19552:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
19553:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19554:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
19555:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19556:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19557:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19558:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
19559:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19560:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
19561:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19562:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
19563:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19564:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19565:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19566:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19567:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19568:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19569:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19570:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19571:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19572:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19573:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19574:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19575:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19576:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19577:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19578:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
19579:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19580:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
19581:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19582:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19583:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19584:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19585:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19586:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19587:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
19588:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
19589:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
19590:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19591:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
19592:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19593:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19594:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19595:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19596:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19597:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19598:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19599:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
19600:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
19601:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19602:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19603:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19604:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19605:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19606:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19607:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19608:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19609:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19610:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19611:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19612:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19613:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19614:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19615:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19616:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19617:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19618:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19619:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19620:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19621:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19622:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19623:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19624:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19625:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19626:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19627:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19628:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19629:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19630:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19631:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19632:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19633:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19634:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19635:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19636:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19637:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19638:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19639:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19640:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19641:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19642:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19643:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19644:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19645:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19646:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
19647:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
19648:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19649:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
19650:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
19651:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19652:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
19653:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19654:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19655:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19656:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
19657:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
19658:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
19659:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19660:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
19661:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19662:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19663:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19664:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19665:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19666:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19667:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19668:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
19669:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
19670:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19671:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19672:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19673:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19674:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19675:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19676:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19677:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19678:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19679:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19680:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
19681:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
19682:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19683:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19684:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19685:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19686:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19687:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19688:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19689:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19690:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19691:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19692:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19693:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19694:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19695:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19696:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19697:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19698:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19699:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19700:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19701:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19702:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19703:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19704:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19705:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19706:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19707:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19708:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19709:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19710:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19711:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19712:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19713:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19714:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19715:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19716:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19717:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19718:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19719:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19720:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19721:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19722:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19723:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19724:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19725:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19726:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19727:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
19728:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
19729:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
19730:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19731:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
19732:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19733:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19734:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19735:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19736:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19737:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19738:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19739:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19740:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19741:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19742:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19743:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19744:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19745:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19746:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
19747:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
19748:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19749:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
19750:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
19751:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19752:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
19753:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19754:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19755:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19756:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
19757:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
19758:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19759:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
19760:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
19761:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19762:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
19763:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19764:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19765:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19766:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
19767:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
19768:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19769:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
19770:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
19771:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19772:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
19773:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19774:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19775:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19776:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
19777:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
19778:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
19779:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19780:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
19781:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19782:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19783:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19784:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19785:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19786:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19787:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19788:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
19789:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
19790:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19791:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
19792:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19793:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19794:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19795:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19796:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19797:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19798:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19799:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19800:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
19801:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
19802:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19803:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
19804:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19805:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19806:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19807:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19808:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19809:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19810:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19811:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19812:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
19813:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
19814:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19815:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
19816:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19817:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19818:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19819:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19820:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19821:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19822:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19823:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19824:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
19825:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
19826:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19827:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19828:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19829:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19830:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19831:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19832:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19833:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19834:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19835:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19836:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
19837:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
19838:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19839:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19840:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19841:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19842:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19843:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19844:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19845:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19846:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19847:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19848:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19849:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19850:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19851:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19852:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19853:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19854:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19855:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19856:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
19857:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19858:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19859:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19860:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19861:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19862:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19863:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19864:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19865:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19866:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19867:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19868:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19869:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19870:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19871:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19872:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19873:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
19874:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19875:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19876:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19877:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
19878:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19879:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
19880:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19881:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19882:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19883:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
19884:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19885:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
19886:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19887:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
19888:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19889:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19890:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19891:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19892:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19893:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19894:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19895:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19896:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19897:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19898:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19899:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19900:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19901:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19902:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19903:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
19904:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19905:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
19906:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19907:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19908:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19909:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19910:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19911:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19912:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
19913:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
19914:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
19915:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19916:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
19917:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19918:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19919:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19920:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19921:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19922:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19923:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19924:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
19925:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
19926:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19927:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
19928:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19929:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19930:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
19931:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19932:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19933:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19934:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19935:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
19936:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19937:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19938:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19939:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19940:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
19941:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19942:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19943:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19944:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
19945:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
19946:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19947:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
19948:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19949:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19950:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19951:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19952:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19953:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
19954:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19955:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19956:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
19957:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
19958:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
19959:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19960:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19961:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
19962:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
19963:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19964:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
19965:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
19966:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
19967:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
19968:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
19969:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19970:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19971:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
19972:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
19973:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
19974:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
19975:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
19976:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
19977:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
19978:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
19979:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19980:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19981:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
19982:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
19983:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
19984:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
19985:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
19986:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
19987:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
19988:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19989:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19990:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
19991:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
19992:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
19993:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
19994:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
19995:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
19996:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
19997:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
19998:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
19999:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20000:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20001:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20002:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20003:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20004:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20005:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
20006:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
20007:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20008:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20009:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20010:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20011:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20012:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20013:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20014:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20015:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20016:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20017:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20018:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20019:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20020:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20021:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20022:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20023:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20024:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20025:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20026:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20027:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20028:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20029:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20030:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20031:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20032:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20033:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20034:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20035:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20036:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20037:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20038:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20039:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20040:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20041:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20042:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20043:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20044:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20045:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20046:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20047:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20048:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20049:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20050:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20051:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20052:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20053:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20054:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
20055:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20056:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
20057:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20058:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20059:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20060:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20061:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20062:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20063:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20064:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20065:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20066:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20067:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20068:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20069:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20070:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20071:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20072:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
20073:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20074:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
20075:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20076:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20077:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20078:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20079:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20080:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20081:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
20082:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
20083:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20084:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
20085:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
20086:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20087:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
20088:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20089:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20090:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20091:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
20092:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
20093:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
20094:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20095:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
20096:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20097:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20098:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20099:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20100:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20101:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20102:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20103:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
20104:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
20105:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20106:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
20107:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20108:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20109:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20110:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20111:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20112:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20113:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20114:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20115:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
20116:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
20117:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20118:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
20119:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20120:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20121:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20122:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20123:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20124:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20125:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20126:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20127:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
20128:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
20129:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20130:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20131:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20132:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20133:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20134:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20135:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20136:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20137:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20138:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20139:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20140:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20141:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20142:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20143:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20144:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20145:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20146:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20147:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20148:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20149:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20150:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20151:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20152:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20153:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20154:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20155:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20156:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20157:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20158:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20159:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20160:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20161:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20162:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20163:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20164:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20165:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20166:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20167:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20168:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20169:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20170:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20171:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20172:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20173:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20174:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20175:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20176:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
20177:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20178:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
20179:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20180:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20181:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20182:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20183:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20184:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20185:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20186:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20187:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20188:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20189:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20190:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20191:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20192:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20193:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20194:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
20195:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20196:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
20197:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20198:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20199:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20200:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20201:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20202:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20203:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
20204:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
20205:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
20206:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20207:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
20208:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20209:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20210:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20211:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20212:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20213:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20214:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20215:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
20216:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
20217:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20218:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20219:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20220:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20221:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20222:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20223:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20224:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20225:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20226:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20227:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20228:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20229:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20230:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20231:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20232:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20233:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20234:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
20235:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20236:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20237:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20238:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20239:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20240:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20241:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20242:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20243:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20244:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20245:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20246:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20247:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20248:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20249:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20250:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20251:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20252:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20253:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20254:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20255:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20256:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20257:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20258:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20259:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20260:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20261:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20262:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
20263:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
20264:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20265:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
20266:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
20267:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20268:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
20269:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20270:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20271:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20272:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
20273:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
20274:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20275:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
20276:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
20277:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20278:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
20279:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20280:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20281:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20282:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
20283:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
20284:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20285:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
20286:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
20287:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20288:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
20289:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20290:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20291:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20292:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 34 accepted 1
20293:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
20294:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
20295:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20296:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
20297:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20298:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20299:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20300:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20301:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20302:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20303:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20304:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
20305:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 7 accepted 1
20306:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20307:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
20308:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20309:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20310:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20311:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20312:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20313:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20314:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20315:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20316:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
20317:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
20318:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20319:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
20320:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20321:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20322:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20323:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20324:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20325:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20326:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20327:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20328:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
20329:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
20330:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20331:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
20332:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20333:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20334:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20335:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20336:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20337:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20338:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20339:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20340:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
20341:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
20342:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20343:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
20344:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20345:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20346:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20347:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20348:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20349:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20350:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20351:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20352:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
20353:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
20354:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20355:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
20356:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20357:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20358:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20359:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20360:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20361:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20362:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20363:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20364:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
20365:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
20366:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20367:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20368:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20369:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20370:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20371:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20372:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20373:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20374:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20375:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20376:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20377:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20378:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20379:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20380:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20381:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20382:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20383:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
20384:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
20385:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20386:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20387:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20388:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20389:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20390:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20391:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20392:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20393:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20394:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20395:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20396:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20397:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20398:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20399:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20400:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20401:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
20402:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20403:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20404:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20405:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
20406:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20407:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
20408:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20409:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20410:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20411:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
20412:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20413:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
20414:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20415:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
20416:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20417:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20418:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20419:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20420:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20421:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20422:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20423:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20424:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20425:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20426:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20427:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20428:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20429:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20430:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20431:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
20432:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20433:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
20434:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20435:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20436:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20437:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20438:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20439:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20440:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
20441:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20442:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
20443:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20444:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
20445:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20446:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20447:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20448:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20449:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20450:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20451:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20452:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
20453:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
20454:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20455:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20456:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20457:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20458:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20459:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20460:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20461:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20462:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20463:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20464:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20465:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20466:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20467:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20468:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20469:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20470:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20471:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20472:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20473:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20474:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20475:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20476:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20477:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20478:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20479:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20480:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20481:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20482:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20483:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20484:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20485:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20486:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20487:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20488:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20489:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20490:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20491:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20492:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20493:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20494:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20495:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20496:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20497:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20498:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20499:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20500:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
20501:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20502:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
20503:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20504:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20505:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20506:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20507:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20508:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20509:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
20510:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
20511:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
20512:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20513:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
20514:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20515:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20516:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20517:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20518:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20519:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20520:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20521:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
20522:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
20523:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20524:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
20525:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20526:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20527:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20528:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20529:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20530:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20531:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20532:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20533:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
20534:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
20535:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20536:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20537:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20538:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20539:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20540:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20541:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20542:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20543:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20544:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20545:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20546:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20547:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20548:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20549:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20550:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20551:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20552:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20553:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20554:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20555:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20556:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20557:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20558:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20559:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20560:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20561:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20562:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20563:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20564:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20565:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20566:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20567:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20568:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20569:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20570:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20571:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20572:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20573:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20574:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20575:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20576:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20577:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20578:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20579:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20580:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20581:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20582:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
20583:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20584:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
20585:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20586:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20587:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20588:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20589:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20590:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20591:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20592:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20593:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20594:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20595:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20596:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20597:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20598:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20599:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20600:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
20601:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20602:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
20603:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20604:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20605:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20606:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20607:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20608:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20609:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
20610:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
20611:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20612:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
20613:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
20614:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20615:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
20616:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20617:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20618:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20619:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
20620:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
20621:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
20622:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20623:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
20624:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20625:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20626:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20627:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20628:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20629:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20630:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20631:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
20632:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
20633:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20634:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
20635:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20636:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20637:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20638:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20639:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20640:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20641:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20642:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20643:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
20644:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
20645:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20646:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
20647:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20648:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20649:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20650:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20651:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20652:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20653:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20654:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20655:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
20656:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
20657:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20658:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20659:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20660:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20661:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20662:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20663:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20664:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20665:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20666:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20667:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20668:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20669:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20670:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20671:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20672:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20673:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20674:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20675:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20676:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20677:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20678:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20679:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20680:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20681:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20682:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20683:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20684:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20685:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20686:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20687:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20688:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20689:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20690:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20691:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20692:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20693:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20694:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20695:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20696:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20697:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20698:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20699:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20700:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20701:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20702:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20703:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20704:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
20705:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20706:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
20707:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20708:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20709:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20710:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20711:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20712:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20713:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20714:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20715:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20716:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20717:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20718:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20719:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20720:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20721:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20722:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
20723:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20724:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
20725:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20726:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20727:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20728:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20729:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20730:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20731:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
20732:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
20733:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
20734:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20735:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
20736:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20737:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20738:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20739:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20740:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20741:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20742:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20743:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
20744:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
20745:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20746:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20747:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20748:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20749:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20750:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20751:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20752:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20753:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20754:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20755:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20756:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20757:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20758:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20759:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20760:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20761:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20762:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
20763:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20764:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20765:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20766:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20767:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20768:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20769:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20770:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20771:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20772:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20773:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20774:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20775:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20776:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20777:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20778:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20779:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20780:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20781:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20782:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20783:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20784:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20785:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20786:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20787:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20788:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20789:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20790:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
20791:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
20792:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20793:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
20794:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
20795:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20796:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
20797:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20798:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20799:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20800:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
20801:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
20802:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20803:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
20804:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
20805:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20806:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
20807:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20808:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20809:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20810:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
20811:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
20812:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
20813:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20814:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
20815:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20816:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20817:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20818:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20819:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20820:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20821:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20822:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
20823:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 5 accepted 1
20824:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20825:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
20826:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20827:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20828:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20829:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20830:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20831:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20832:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20833:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20834:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
20835:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
20836:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20837:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
20838:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20839:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20840:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20841:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20842:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20843:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20844:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20845:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20846:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
20847:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
20848:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20849:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
20850:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20851:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20852:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20853:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20854:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20855:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20856:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20857:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20858:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
20859:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
20860:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20861:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20862:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20863:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20864:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20865:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20866:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20867:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20868:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20869:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20870:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20871:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20872:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20873:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20874:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20875:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20876:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20877:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20878:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
20879:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20880:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20881:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20882:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20883:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20884:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20885:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20886:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20887:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20888:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20889:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20890:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20891:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20892:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20893:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20894:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20895:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
20896:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20897:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20898:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20899:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
20900:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20901:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
20902:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20903:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20904:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20905:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20906:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20907:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
20908:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20909:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
20910:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20911:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20912:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20913:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20914:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20915:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20916:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20917:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20918:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20919:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20920:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20921:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20922:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20923:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20924:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20925:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
20926:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20927:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
20928:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20929:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20930:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20931:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
20932:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20933:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20934:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
20935:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
20936:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
20937:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20938:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
20939:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20940:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20941:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20942:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20943:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20944:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20945:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
20946:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
20947:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
20948:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
20949:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
20950:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
20951:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
20952:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
20953:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20954:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20955:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20956:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
20957:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
20958:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20959:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20960:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20961:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20962:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
20963:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20964:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20965:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
20966:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
20967:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
20968:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
20969:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
20970:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
20971:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
20972:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20973:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20974:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
20975:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
20976:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20977:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20978:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
20979:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
20980:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
20981:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20982:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20983:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
20984:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
20985:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20986:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
20987:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
20988:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
20989:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
20990:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
20991:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20992:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20993:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
20994:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
20995:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
20996:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
20997:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
20998:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
20999:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
21000:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21001:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21002:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21003:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
21004:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
21005:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
21006:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21007:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
21008:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21009:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21010:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21011:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21012:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21013:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21014:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21015:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
21016:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 3 accepted 1
21017:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21018:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
21019:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21020:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21021:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21022:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21023:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21024:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21025:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21026:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21027:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
21028:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
21029:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21030:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21031:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21032:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21033:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21034:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21035:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21036:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21037:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21038:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21039:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21040:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21041:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21042:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21043:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21044:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21045:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21046:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
21047:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
21048:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21049:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21050:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21051:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21052:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21053:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21054:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21055:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21056:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21057:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21058:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21059:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21060:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21061:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21062:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21063:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21064:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
21065:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21066:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21067:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21068:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
21069:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21070:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
21071:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21072:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21073:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21074:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
21075:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
21076:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
21077:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21078:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
21079:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21080:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21081:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21082:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21083:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21084:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21085:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21086:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21087:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21088:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21089:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21090:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21091:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21092:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21093:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
21094:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
21095:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21096:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
21097:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
21098:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21099:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
21100:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21101:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21102:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21103:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
21104:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
21105:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21106:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
21107:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
21108:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21109:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
21110:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21111:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21112:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21113:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
21114:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
21115:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21116:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
21117:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
21118:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21119:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
21120:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21121:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21122:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21123:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
21124:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
21125:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21126:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
21127:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
21128:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21129:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
21130:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21131:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21132:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21133:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4008] accepted 1
21134:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=89  BUS_LOAD  MEM[80] accepted 1
21135:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21136:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=144  BUS_LOAD  MEM[88] accepted 1
21137:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4024] accepted 1
21138:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21139:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4032  BUS_LOAD  MEM[96] accepted 1
21140:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21141:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21142:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21143:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4040] = 144 accepted 1
21144:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4032] accepted 1
21145:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=12  BUS_LOAD  MEM[64] accepted 1
21146:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21147:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=10  BUS_LOAD  MEM[72] accepted 1
21148:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21149:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21150:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21151:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21152:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21153:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21154:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21155:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=4000  BUS_STORE MEM[4024] = 72 accepted 1
21156:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[4000] = 10 accepted 1
21157:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21158:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=9  BUS_LOAD  MEM[56] accepted 1
21159:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21160:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21161:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21162:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21163:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21164:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21165:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21166:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21167:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 56 accepted 1
21168:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 9 accepted 1
21169:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21170:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=8  BUS_LOAD  MEM[56] accepted 1
21171:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21172:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21173:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21174:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21175:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21176:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21177:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21178:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21179:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
21180:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 8 accepted 1
21181:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21182:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
21183:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21184:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21185:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21186:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21187:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21188:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21189:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21190:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21191:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
21192:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 7 accepted 1
21193:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21194:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
21195:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21196:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21197:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21198:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21199:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21200:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21201:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21202:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21203:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
21204:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 6 accepted 1
21205:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21206:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
21207:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21208:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21209:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21210:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21211:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21212:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21213:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21214:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21215:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
21216:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 5 accepted 1
21217:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21218:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
21219:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21220:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21221:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21222:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21223:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21224:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21225:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21226:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21227:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
21228:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 4 accepted 1
21229:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21230:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
21231:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21232:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21233:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21234:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21235:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21236:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21237:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21238:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21239:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
21240:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 3 accepted 1
21241:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21242:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
21243:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21244:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21245:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21246:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21247:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21248:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21249:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21250:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21251:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3744  BUS_STORE MEM[3768] = 56 accepted 1
21252:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3744] = 2 accepted 1
21253:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21254:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21255:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21256:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21257:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21258:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21259:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21260:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21261:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21262:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21263:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21264:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21265:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21266:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21267:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21268:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21269:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21270:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
21271:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3744] accepted 1
21272:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21273:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21274:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21275:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21276:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21277:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21278:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21279:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21280:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21281:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21282:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21283:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21284:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21285:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21286:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21287:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21288:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3752] accepted 1
21289:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21290:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21291:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21292:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3768] accepted 1
21293:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21294:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3776  BUS_LOAD  MEM[96] accepted 1
21295:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21296:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21297:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21298:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
21299:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
21300:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
21301:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21302:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
21303:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21304:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21305:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21306:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21307:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21308:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21309:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21310:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21311:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21312:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21313:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21314:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21315:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21316:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21317:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
21318:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
21319:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21320:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
21321:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
21322:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21323:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
21324:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21325:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21326:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21327:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
21328:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21329:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
21330:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21331:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
21332:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21333:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21334:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21335:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21336:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21337:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21338:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21339:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 72 accepted 1
21340:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
21341:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21342:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21343:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21344:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21345:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21346:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21347:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21348:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21349:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21350:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21351:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21352:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21353:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21354:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21355:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21356:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21357:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21358:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
21359:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
21360:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21361:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21362:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21363:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21364:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21365:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21366:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21367:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21368:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21369:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21370:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21371:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21372:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21373:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21374:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21375:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21376:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
21377:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21378:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21379:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21380:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
21381:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21382:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
21383:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21384:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21385:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21386:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21387:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
21388:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21389:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
21390:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21391:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21392:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21393:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21394:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21395:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21396:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
21397:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
21398:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
21399:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21400:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
21401:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21402:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21403:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21404:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21405:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21406:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21407:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21408:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
21409:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
21410:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21411:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
21412:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21413:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21414:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21415:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21416:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21417:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21418:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21419:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21420:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
21421:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
21422:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21423:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21424:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21425:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21426:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21427:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21428:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21429:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21430:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21431:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21432:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21433:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21434:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21435:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21436:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21437:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21438:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21439:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
21440:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
21441:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21442:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21443:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21444:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21445:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21446:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21447:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21448:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21449:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21450:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21451:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21452:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21453:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21454:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21455:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21456:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21457:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
21458:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21459:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21460:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21461:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
21462:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21463:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
21464:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21465:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21466:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21467:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
21468:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21469:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
21470:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21471:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
21472:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21473:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21474:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21475:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21476:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21477:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21478:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21479:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21480:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21481:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21482:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21483:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21484:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21485:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21486:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21487:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
21488:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21489:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
21490:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21491:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21492:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21493:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21494:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21495:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21496:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
21497:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
21498:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21499:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
21500:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
21501:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21502:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
21503:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21504:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21505:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21506:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
21507:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
21508:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
21509:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21510:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
21511:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21512:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21513:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21514:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21515:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21516:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21517:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21518:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
21519:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
21520:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21521:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
21522:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21523:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21524:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21525:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21526:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21527:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21528:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21529:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21530:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
21531:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
21532:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21533:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
21534:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21535:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21536:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21537:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21538:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21539:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21540:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21541:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21542:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
21543:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
21544:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21545:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21546:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21547:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21548:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21549:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21550:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21551:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21552:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21553:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21554:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21555:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21556:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21557:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21558:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21559:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21560:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21561:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
21562:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
21563:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21564:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21565:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21566:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21567:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21568:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21569:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21570:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21571:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21572:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21573:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21574:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21575:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21576:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21577:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21578:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21579:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
21580:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21581:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21582:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21583:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
21584:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21585:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
21586:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21587:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21588:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21589:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
21590:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21591:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
21592:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21593:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
21594:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21595:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21596:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21597:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21598:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21599:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21600:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21601:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21602:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21603:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21604:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21605:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21606:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21607:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21608:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21609:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
21610:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21611:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
21612:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21613:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21614:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21615:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21616:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21617:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21618:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
21619:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
21620:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
21621:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21622:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
21623:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21624:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21625:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21626:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21627:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21628:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21629:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21630:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
21631:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
21632:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21633:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21634:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21635:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21636:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21637:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21638:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21639:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21640:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21641:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21642:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21643:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21644:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21645:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21646:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21647:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21648:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21649:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21650:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21651:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21652:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21653:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21654:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21655:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21656:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21657:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21658:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21659:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21660:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21661:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21662:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21663:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21664:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21665:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21666:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21667:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21668:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21669:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21670:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21671:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21672:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21673:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21674:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21675:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21676:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21677:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
21678:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
21679:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21680:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
21681:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
21682:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21683:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
21684:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21685:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21686:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21687:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
21688:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
21689:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21690:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
21691:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
21692:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21693:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
21694:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21695:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21696:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21697:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
21698:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
21699:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
21700:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21701:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
21702:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21703:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21704:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21705:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21706:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21707:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21708:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21709:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
21710:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
21711:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21712:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
21713:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21714:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21715:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21716:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21717:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21718:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21719:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21720:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21721:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
21722:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
21723:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21724:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
21725:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21726:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21727:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21728:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21729:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21730:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21731:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21732:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21733:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
21734:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
21735:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21736:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
21737:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21738:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21739:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21740:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21741:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21742:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21743:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21744:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21745:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
21746:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
21747:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21748:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21749:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21750:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21751:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21752:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21753:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21754:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21755:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21756:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21757:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21758:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21759:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21760:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21761:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21762:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21763:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21764:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
21765:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
21766:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21767:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21768:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21769:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21770:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21771:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21772:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21773:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21774:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21775:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21776:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21777:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21778:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21779:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21780:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21781:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21782:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
21783:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21784:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21785:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21786:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
21787:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21788:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
21789:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21790:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21791:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21792:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
21793:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21794:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
21795:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21796:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
21797:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21798:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21799:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21800:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21801:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21802:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21803:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21804:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21805:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21806:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21807:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21808:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21809:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21810:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21811:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21812:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
21813:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21814:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
21815:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21816:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21817:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21818:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21819:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21820:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21821:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
21822:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
21823:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
21824:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21825:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
21826:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21827:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21828:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21829:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21830:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21831:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21832:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21833:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
21834:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
21835:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21836:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21837:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21838:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21839:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21840:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21841:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21842:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21843:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21844:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21845:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21846:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21847:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21848:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21849:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21850:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21851:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21852:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21853:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21854:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21855:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21856:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21857:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21858:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21859:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21860:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21861:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21862:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21863:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21864:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21865:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21866:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21867:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21868:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21869:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21870:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21871:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21872:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21873:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21874:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21875:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21876:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21877:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21878:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21879:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21880:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
21881:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
21882:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21883:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
21884:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
21885:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21886:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
21887:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21888:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21889:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21890:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
21891:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
21892:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
21893:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21894:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
21895:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21896:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21897:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21898:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21899:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21900:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21901:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21902:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
21903:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
21904:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21905:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
21906:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21907:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21908:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21909:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21910:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21911:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21912:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21913:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
21914:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
21915:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
21916:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
21917:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
21918:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
21919:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
21920:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
21921:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21922:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21923:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21924:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21925:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21926:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21927:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21928:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21929:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21930:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
21931:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21932:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21933:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21934:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
21935:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
21936:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21937:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
21938:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21939:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21940:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21941:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21942:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21943:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
21944:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21945:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21946:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21947:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21948:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21949:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21950:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21951:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
21952:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
21953:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21954:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
21955:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
21956:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
21957:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
21958:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
21959:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21960:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21961:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
21962:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
21963:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
21964:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
21965:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
21966:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
21967:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
21968:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21969:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21970:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
21971:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
21972:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
21973:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21974:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21975:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
21976:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
21977:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
21978:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21979:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21980:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
21981:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
21982:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21983:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
21984:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
21985:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21986:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
21987:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21988:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21989:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21990:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
21991:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
21992:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
21993:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
21994:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
21995:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
21996:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
21997:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
21998:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21999:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22000:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
22001:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
22002:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22003:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
22004:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
22005:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22006:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
22007:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22008:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22009:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22010:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
22011:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
22012:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
22013:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22014:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
22015:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22016:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22017:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22018:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22019:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22020:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22021:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22022:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
22023:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
22024:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22025:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
22026:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22027:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22028:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22029:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22030:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22031:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22032:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22033:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22034:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
22035:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
22036:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22037:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
22038:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22039:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22040:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22041:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22042:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22043:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22044:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22045:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22046:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
22047:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
22048:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22049:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
22050:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22051:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22052:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22053:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22054:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22055:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22056:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22057:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22058:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
22059:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
22060:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22061:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
22062:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22063:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22064:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22065:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22066:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22067:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22068:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22069:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22070:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
22071:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
22072:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22073:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22074:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22075:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22076:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22077:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22078:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22079:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22080:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22081:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22082:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22083:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22084:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22085:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22086:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22087:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22088:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22089:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22090:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
22091:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22092:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22093:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22094:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22095:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22096:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22097:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22098:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22099:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22100:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22101:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22102:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22103:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22104:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22105:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22106:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22107:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
22108:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22109:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22110:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22111:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
22112:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22113:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
22114:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22115:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22116:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22117:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
22118:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22119:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
22120:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22121:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
22122:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22123:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22124:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22125:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22126:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22127:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22128:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22129:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22130:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22131:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22132:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22133:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22134:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22135:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22136:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22137:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
22138:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22139:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
22140:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22141:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22142:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22143:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22144:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22145:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22146:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
22147:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22148:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
22149:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22150:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
22151:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22152:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22153:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22154:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22155:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22156:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22157:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22158:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
22159:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
22160:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22161:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22162:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22163:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22164:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22165:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22166:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22167:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22168:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22169:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22170:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22171:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22172:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22173:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22174:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22175:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22176:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22177:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22178:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22179:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22180:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22181:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22182:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22183:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22184:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22185:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22186:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22187:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22188:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22189:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22190:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22191:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22192:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22193:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22194:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22195:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22196:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22197:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22198:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22199:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22200:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22201:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22202:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22203:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22204:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22205:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22206:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
22207:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22208:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
22209:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22210:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22211:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22212:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22213:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22214:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22215:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
22216:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
22217:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
22218:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22219:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
22220:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22221:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22222:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22223:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22224:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22225:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22226:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22227:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
22228:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
22229:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22230:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
22231:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22232:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22233:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22234:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22235:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22236:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22237:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22238:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22239:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
22240:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
22241:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22242:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22243:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22244:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22245:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22246:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22247:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22248:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22249:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22250:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22251:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22252:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22253:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22254:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22255:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22256:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22257:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22258:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22259:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22260:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22261:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22262:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22263:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22264:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22265:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22266:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22267:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22268:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22269:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22270:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22271:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22272:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22273:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22274:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22275:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22276:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22277:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22278:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22279:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22280:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22281:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22282:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22283:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22284:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22285:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22286:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
22287:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22288:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
22289:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22290:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
22291:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22292:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22293:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22294:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22295:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22296:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22297:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22298:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22299:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22300:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22301:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22302:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22303:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22304:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22305:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22306:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
22307:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22308:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
22309:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22310:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22311:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22312:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22313:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22314:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22315:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
22316:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
22317:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22318:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
22319:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
22320:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22321:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
22322:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22323:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22324:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22325:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
22326:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
22327:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
22328:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22329:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
22330:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22331:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22332:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22333:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22334:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22335:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22336:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22337:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
22338:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
22339:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22340:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
22341:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22342:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22343:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22344:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22345:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22346:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22347:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22348:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22349:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
22350:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
22351:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22352:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
22353:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22354:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22355:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22356:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22357:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22358:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22359:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22360:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22361:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
22362:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
22363:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22364:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22365:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22366:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22367:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22368:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22369:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22370:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22371:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22372:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22373:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22374:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22375:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22376:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22377:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22378:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22379:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22380:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22381:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22382:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22383:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22384:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22385:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22386:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22387:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22388:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22389:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22390:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22391:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22392:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22393:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22394:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22395:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22396:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22397:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22398:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22399:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22400:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22401:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22402:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22403:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22404:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22405:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22406:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22407:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22408:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
22409:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22410:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
22411:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22412:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
22413:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22414:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22415:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22416:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22417:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22418:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22419:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22420:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22421:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22422:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22423:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22424:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22425:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22426:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22427:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22428:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
22429:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22430:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
22431:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22432:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22433:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22434:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22435:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22436:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22437:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
22438:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
22439:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
22440:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22441:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
22442:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22443:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22444:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22445:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22446:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22447:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22448:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22449:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
22450:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
22451:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22452:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22453:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22454:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22455:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22456:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22457:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22458:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22459:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22460:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22461:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22462:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22463:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22464:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22465:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22466:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22467:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22468:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
22469:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22470:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22471:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22472:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22473:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22474:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22475:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22476:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22477:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22478:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22479:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22480:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22481:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22482:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22483:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22484:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22485:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22486:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22487:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22488:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22489:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22490:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22491:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22492:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22493:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22494:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22495:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22496:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
22497:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
22498:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22499:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
22500:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
22501:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22502:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
22503:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22504:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22505:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22506:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
22507:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
22508:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22509:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
22510:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
22511:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22512:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
22513:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22514:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22515:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22516:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
22517:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
22518:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22519:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
22520:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
22521:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22522:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
22523:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22524:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22525:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22526:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 34 accepted 1
22527:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
22528:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=9  BUS_LOAD  MEM[64] accepted 1
22529:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22530:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=7  BUS_LOAD  MEM[72] accepted 1
22531:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22532:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22533:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22534:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22535:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22536:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22537:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22538:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
22539:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 7 accepted 1
22540:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22541:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
22542:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22543:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22544:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22545:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22546:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22547:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22548:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22549:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22550:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
22551:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
22552:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22553:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
22554:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22555:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22556:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22557:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22558:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22559:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22560:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22561:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22562:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
22563:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
22564:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22565:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
22566:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22567:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22568:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22569:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22570:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22571:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22572:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22573:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22574:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
22575:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
22576:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22577:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
22578:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22579:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22580:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22581:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22582:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22583:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22584:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22585:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22586:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
22587:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
22588:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22589:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
22590:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22591:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22592:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22593:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22594:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22595:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22596:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22597:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22598:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
22599:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
22600:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22601:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22602:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22603:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22604:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22605:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22606:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22607:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22608:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22609:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22610:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22611:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22612:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22613:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22614:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22615:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22616:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22617:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22618:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
22619:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22620:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22621:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22622:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22623:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22624:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22625:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22626:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22627:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22628:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22629:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22630:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22631:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22632:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22633:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22634:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22635:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
22636:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22637:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22638:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22639:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
22640:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22641:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
22642:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22643:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22644:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22645:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
22646:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22647:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
22648:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22649:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
22650:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22651:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22652:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22653:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22654:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22655:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22656:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22657:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22658:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22659:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22660:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22661:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22662:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22663:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22664:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22665:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
22666:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22667:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
22668:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22669:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22670:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22671:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22672:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22673:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22674:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
22675:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22676:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
22677:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22678:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
22679:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22680:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22681:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22682:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22683:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22684:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22685:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22686:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
22687:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
22688:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22689:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22690:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22691:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22692:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22693:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22694:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22695:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22696:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22697:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22698:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22699:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22700:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22701:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22702:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22703:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22704:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22705:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22706:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22707:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22708:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22709:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22710:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22711:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22712:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22713:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22714:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22715:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22716:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22717:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22718:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22719:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22720:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22721:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22722:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22723:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22724:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22725:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22726:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22727:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22728:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22729:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22730:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22731:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22732:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22733:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22734:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
22735:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22736:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
22737:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22738:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22739:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22740:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22741:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22742:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22743:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
22744:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
22745:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
22746:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22747:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
22748:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22749:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22750:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22751:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22752:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22753:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22754:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22755:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
22756:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
22757:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22758:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
22759:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22760:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22761:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22762:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22763:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22764:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22765:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22766:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22767:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
22768:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
22769:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22770:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22771:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22772:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22773:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22774:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22775:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22776:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22777:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22778:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22779:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22780:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22781:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22782:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22783:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22784:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22785:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22786:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22787:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22788:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22789:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22790:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22791:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22792:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22793:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22794:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22795:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22796:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22797:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22798:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22799:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22800:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22801:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22802:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22803:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22804:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22805:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22806:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22807:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22808:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22809:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22810:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22811:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22812:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22813:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22814:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
22815:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22816:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
22817:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22818:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
22819:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22820:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22821:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22822:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22823:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22824:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22825:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22826:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22827:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22828:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22829:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22830:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22831:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22832:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22833:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22834:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
22835:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22836:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
22837:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22838:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
22839:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22840:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
22841:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22842:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22843:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
22844:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
22845:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22846:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
22847:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
22848:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22849:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
22850:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22851:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22852:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22853:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
22854:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
22855:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
22856:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22857:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
22858:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22859:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22860:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22861:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22862:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22863:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22864:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22865:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
22866:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
22867:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22868:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
22869:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22870:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22871:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22872:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22873:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22874:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22875:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22876:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22877:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
22878:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
22879:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22880:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
22881:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22882:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22883:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22884:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22885:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22886:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22887:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22888:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22889:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
22890:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
22891:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22892:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22893:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22894:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22895:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22896:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22897:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22898:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22899:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22900:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22901:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22902:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22903:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22904:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22905:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22906:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22907:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22908:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22909:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
22910:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22911:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22912:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
22913:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22914:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22915:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22916:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22917:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22918:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
22919:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22920:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22921:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22922:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22923:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22924:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22925:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22926:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
22927:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
22928:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22929:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
22930:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
22931:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22932:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
22933:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22934:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22935:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22936:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
22937:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22938:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
22939:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22940:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
22941:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22942:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22943:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22944:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22945:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22946:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22947:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22948:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22949:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22950:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22951:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22952:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
22953:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22954:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22955:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
22956:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
22957:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
22958:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
22959:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
22960:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
22961:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
22962:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
22963:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22964:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22965:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
22966:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
22967:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
22968:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
22969:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
22970:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
22971:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
22972:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22973:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22974:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22975:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22976:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
22977:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
22978:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
22979:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
22980:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
22981:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
22982:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
22983:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
22984:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22985:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22986:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
22987:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
22988:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
22989:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22990:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22991:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
22992:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
22993:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
22994:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22995:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22996:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
22997:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
22998:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
22999:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23000:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23001:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23002:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23003:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23004:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23005:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23006:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23007:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23008:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23009:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23010:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23011:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23012:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23013:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23014:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23015:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23016:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23017:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23018:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23019:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23020:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23021:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23022:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23023:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23024:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
23025:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
23026:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23027:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
23028:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
23029:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23030:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
23031:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23032:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23033:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23034:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
23035:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
23036:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23037:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
23038:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
23039:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23040:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
23041:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23042:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23043:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23044:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
23045:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
23046:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
23047:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23048:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
23049:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23050:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23051:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23052:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23053:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23054:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23055:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23056:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
23057:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 5 accepted 1
23058:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23059:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
23060:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23061:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23062:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23063:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23064:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23065:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23066:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23067:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23068:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
23069:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
23070:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23071:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
23072:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23073:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23074:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23075:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23076:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23077:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23078:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23079:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23080:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
23081:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
23082:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23083:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
23084:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23085:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23086:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23087:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23088:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23089:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23090:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23091:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23092:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
23093:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
23094:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23095:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23096:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23097:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23098:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23099:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23100:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23101:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23102:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23103:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23104:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23105:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23106:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23107:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23108:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23109:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23110:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23111:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23112:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
23113:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23114:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23115:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23116:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23117:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23118:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23119:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23120:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23121:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23122:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23123:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23124:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23125:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23126:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23127:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23128:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23129:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
23130:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23131:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23132:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23133:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
23134:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23135:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
23136:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23137:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23138:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23139:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23140:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23141:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
23142:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23143:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
23144:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23145:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23146:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23147:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23148:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23149:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23150:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23151:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23152:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23153:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23154:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23155:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23156:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23157:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23158:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23159:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
23160:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23161:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
23162:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23163:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23164:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23165:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23166:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23167:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23168:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
23169:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
23170:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
23171:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23172:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
23173:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23174:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23175:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23176:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23177:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23178:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23179:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23180:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
23181:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
23182:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23183:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23184:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23185:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23186:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23187:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23188:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23189:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23190:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23191:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23192:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23193:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23194:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23195:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23196:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23197:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23198:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23199:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
23200:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23201:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23202:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23203:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23204:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23205:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23206:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23207:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23208:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23209:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23210:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23211:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23212:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23213:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23214:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23215:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23216:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23217:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23218:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23219:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23220:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23221:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23222:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23223:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23224:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23225:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23226:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23227:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
23228:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
23229:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23230:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
23231:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
23232:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23233:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
23234:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23235:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23236:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23237:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
23238:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
23239:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
23240:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23241:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
23242:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23243:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23244:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23245:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23246:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23247:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23248:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23249:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
23250:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 3 accepted 1
23251:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23252:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
23253:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23254:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23255:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23256:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23257:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23258:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23259:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23260:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23261:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
23262:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
23263:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23264:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23265:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23266:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23267:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23268:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23269:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23270:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23271:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23272:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23273:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23274:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23275:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23276:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23277:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23278:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23279:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23280:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
23281:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23282:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23283:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23284:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23285:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23286:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23287:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23288:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23289:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23290:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23291:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23292:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23293:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23294:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23295:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23296:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23297:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23298:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23299:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23300:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23301:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23302:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23303:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23304:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23305:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23306:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23307:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23308:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
23309:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
23310:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
23311:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23312:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
23313:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23314:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23315:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23316:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23317:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23318:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23319:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23320:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23321:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23322:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23323:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23324:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23325:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23326:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23327:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
23328:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
23329:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23330:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
23331:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
23332:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23333:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
23334:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23335:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23336:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23337:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
23338:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
23339:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23340:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
23341:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
23342:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23343:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
23344:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23345:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23346:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23347:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
23348:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
23349:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23350:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
23351:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
23352:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23353:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
23354:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23355:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23356:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23357:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
23358:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=34  BUS_LOAD  MEM[80] accepted 1
23359:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23360:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=55  BUS_LOAD  MEM[88] accepted 1
23361:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
23362:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23363:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
23364:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23365:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23366:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23367:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[4008] = 55 accepted 1
23368:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[4000] accepted 1
23369:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=10  BUS_LOAD  MEM[64] accepted 1
23370:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23371:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=8  BUS_LOAD  MEM[72] accepted 1
23372:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23373:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23374:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23375:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23376:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23377:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23378:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23379:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3968  BUS_STORE MEM[3992] = 72 accepted 1
23380:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3968] = 8 accepted 1
23381:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23382:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=7  BUS_LOAD  MEM[56] accepted 1
23383:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23384:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23385:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23386:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23387:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23388:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23389:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23390:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23391:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 56 accepted 1
23392:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 7 accepted 1
23393:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23394:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=6  BUS_LOAD  MEM[56] accepted 1
23395:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23396:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23397:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23398:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23399:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23400:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23401:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23402:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23403:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
23404:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 6 accepted 1
23405:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23406:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
23407:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23408:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23409:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23410:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23411:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23412:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23413:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23414:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23415:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
23416:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 5 accepted 1
23417:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23418:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
23419:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23420:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23421:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23422:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23423:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23424:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23425:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23426:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23427:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
23428:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 4 accepted 1
23429:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23430:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
23431:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23432:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23433:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23434:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23435:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23436:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23437:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23438:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23439:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
23440:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 3 accepted 1
23441:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23442:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
23443:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23444:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23445:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23446:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23447:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23448:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23449:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23450:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23451:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3776  BUS_STORE MEM[3800] = 56 accepted 1
23452:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3776] = 2 accepted 1
23453:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23454:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23455:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23456:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23457:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23458:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23459:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23460:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23461:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23462:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23463:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23464:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23465:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23466:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23467:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23468:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23469:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23470:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
23471:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3776] accepted 1
23472:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23473:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23474:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23475:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23476:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23477:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23478:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23479:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23480:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23481:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23482:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23483:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23484:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23485:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23486:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23487:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23488:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3784] accepted 1
23489:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23490:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23491:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23492:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3800] accepted 1
23493:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23494:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3808  BUS_LOAD  MEM[96] accepted 1
23495:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23496:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23497:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23498:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
23499:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
23500:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
23501:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23502:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
23503:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23504:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23505:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23506:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23507:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23508:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23509:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23510:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23511:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23512:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23513:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23514:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23515:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23516:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23517:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
23518:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
23519:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23520:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
23521:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
23522:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23523:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
23524:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23525:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23526:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23527:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
23528:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23529:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
23530:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23531:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
23532:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23533:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23534:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23535:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23536:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23537:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23538:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23539:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 72 accepted 1
23540:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
23541:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23542:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23543:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23544:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23545:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23546:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23547:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23548:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23549:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23550:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23551:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23552:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23553:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23554:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23555:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23556:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23557:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23558:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23559:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
23560:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23561:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23562:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23563:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23564:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23565:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23566:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23567:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23568:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23569:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23570:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23571:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23572:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23573:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23574:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23575:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23576:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
23577:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23578:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23579:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23580:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
23581:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23582:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
23583:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23584:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23585:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23586:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23587:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
23588:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23589:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
23590:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23591:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23592:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23593:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23594:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23595:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23596:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
23597:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
23598:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
23599:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23600:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
23601:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23602:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23603:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23604:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23605:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23606:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23607:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23608:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
23609:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
23610:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23611:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
23612:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23613:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23614:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23615:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23616:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23617:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23618:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23619:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23620:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
23621:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
23622:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23623:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23624:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23625:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23626:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23627:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23628:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23629:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23630:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23631:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23632:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23633:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23634:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23635:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23636:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23637:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23638:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23639:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23640:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
23641:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23642:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23643:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23644:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23645:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23646:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23647:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23648:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23649:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23650:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23651:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23652:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23653:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23654:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23655:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23656:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23657:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
23658:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23659:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23660:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23661:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
23662:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23663:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
23664:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23665:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23666:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23667:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23668:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23669:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
23670:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23671:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
23672:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23673:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23674:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23675:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23676:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23677:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23678:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23679:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23680:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23681:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23682:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23683:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23684:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23685:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23686:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23687:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
23688:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23689:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
23690:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23691:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23692:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23693:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23694:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23695:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23696:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
23697:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
23698:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23699:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
23700:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
23701:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23702:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
23703:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23704:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23705:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23706:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
23707:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
23708:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
23709:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23710:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
23711:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23712:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23713:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23714:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23715:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23716:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23717:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23718:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
23719:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
23720:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23721:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
23722:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23723:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23724:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23725:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23726:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23727:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23728:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23729:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23730:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
23731:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
23732:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23733:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
23734:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23735:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23736:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23737:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23738:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23739:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23740:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23741:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23742:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
23743:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
23744:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23745:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23746:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23747:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23748:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23749:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23750:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23751:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23752:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23753:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23754:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23755:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23756:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23757:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23758:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23759:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23760:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23761:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23762:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
23763:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23764:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23765:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23766:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23767:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23768:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23769:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23770:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23771:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23772:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23773:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23774:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23775:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23776:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23777:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23778:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23779:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
23780:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23781:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23782:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23783:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
23784:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23785:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
23786:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23787:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23788:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23789:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23790:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23791:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
23792:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23793:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
23794:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23795:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23796:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23797:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23798:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23799:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23800:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23801:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23802:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23803:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23804:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23805:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23806:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23807:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23808:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23809:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
23810:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23811:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
23812:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23813:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23814:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23815:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23816:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23817:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23818:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
23819:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
23820:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
23821:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23822:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
23823:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23824:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23825:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23826:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23827:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23828:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23829:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23830:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
23831:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
23832:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23833:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23834:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23835:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23836:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23837:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23838:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23839:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23840:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23841:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23842:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23843:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23844:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23845:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23846:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23847:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23848:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23849:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
23850:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23851:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23852:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23853:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23854:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23855:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23856:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23857:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23858:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23859:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23860:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23861:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23862:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23863:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23864:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23865:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23866:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23867:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
23868:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23869:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23870:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23871:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
23872:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23873:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
23874:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23875:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23876:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23877:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
23878:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
23879:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23880:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
23881:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
23882:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
23883:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
23884:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
23885:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23886:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23887:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
23888:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
23889:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23890:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
23891:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
23892:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23893:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
23894:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23895:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23896:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23897:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
23898:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
23899:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=7  BUS_LOAD  MEM[64] accepted 1
23900:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23901:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=5  BUS_LOAD  MEM[72] accepted 1
23902:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23903:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23904:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23905:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23906:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23907:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23908:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23909:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
23910:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 5 accepted 1
23911:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23912:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
23913:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23914:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23915:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23916:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23917:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23918:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23919:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23920:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23921:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
23922:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
23923:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23924:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
23925:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23926:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23927:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23928:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23929:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23930:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23931:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23932:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23933:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
23934:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
23935:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23936:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
23937:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23938:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23939:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23940:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23941:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23942:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23943:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23944:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
23945:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
23946:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
23947:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
23948:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
23949:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
23950:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
23951:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
23952:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23953:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23954:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23955:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
23956:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
23957:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23958:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23959:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23960:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23961:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
23962:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23963:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23964:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23965:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
23966:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
23967:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23968:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
23969:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23970:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23971:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23972:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23973:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
23974:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
23975:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23976:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23977:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
23978:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
23979:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
23980:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23981:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23982:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
23983:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
23984:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
23985:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
23986:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
23987:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
23988:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
23989:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
23990:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23991:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23992:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23993:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
23994:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
23995:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
23996:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
23997:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
23998:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
23999:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24000:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24001:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24002:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24003:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24004:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24005:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24006:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24007:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24008:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24009:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24010:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24011:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24012:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
24013:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24014:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
24015:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24016:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24017:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24018:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24019:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24020:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24021:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
24022:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
24023:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
24024:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24025:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
24026:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24027:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24028:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24029:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24030:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24031:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24032:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24033:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
24034:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
24035:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24036:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24037:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24038:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24039:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24040:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24041:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24042:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24043:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24044:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24045:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24046:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24047:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24048:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24049:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24050:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24051:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24052:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24053:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
24054:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24055:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24056:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24057:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24058:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24059:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24060:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24061:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24062:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24063:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24064:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24065:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24066:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24067:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24068:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24069:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24070:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24071:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24072:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24073:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24074:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24075:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24076:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24077:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24078:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24079:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24080:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
24081:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
24082:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24083:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
24084:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
24085:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24086:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
24087:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24088:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24089:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24090:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
24091:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
24092:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
24093:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24094:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
24095:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24096:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24097:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24098:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24099:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24100:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24101:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24102:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
24103:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 3 accepted 1
24104:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24105:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
24106:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24107:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24108:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24109:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24110:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24111:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24112:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24113:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24114:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
24115:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
24116:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24117:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24118:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24119:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24120:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24121:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24122:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24123:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24124:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24125:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24126:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24127:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24128:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24129:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24130:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24131:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24132:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24133:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24134:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
24135:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24136:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24137:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24138:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24139:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24140:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24141:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24142:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24143:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24144:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24145:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24146:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24147:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24148:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24149:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24150:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24151:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24152:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24153:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24154:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24155:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24156:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24157:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24158:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24159:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24160:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24161:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
24162:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
24163:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
24164:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24165:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
24166:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24167:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24168:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24169:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24170:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24171:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24172:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24173:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24174:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24175:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24176:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24177:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24178:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24179:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24180:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
24181:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
24182:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24183:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
24184:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
24185:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24186:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
24187:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24188:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24189:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24190:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
24191:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
24192:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24193:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
24194:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
24195:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24196:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
24197:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24198:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24199:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24200:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
24201:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=13  BUS_LOAD  MEM[80] accepted 1
24202:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24203:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=21  BUS_LOAD  MEM[88] accepted 1
24204:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
24205:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24206:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
24207:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24208:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24209:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24210:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3976] = 21 accepted 1
24211:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3968] accepted 1
24212:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=8  BUS_LOAD  MEM[64] accepted 1
24213:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24214:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=6  BUS_LOAD  MEM[72] accepted 1
24215:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24216:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24217:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24218:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24219:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24220:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24221:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24222:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3936  BUS_STORE MEM[3960] = 72 accepted 1
24223:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3936] = 6 accepted 1
24224:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24225:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=5  BUS_LOAD  MEM[56] accepted 1
24226:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24227:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24228:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24229:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24230:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24231:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24232:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24233:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24234:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 56 accepted 1
24235:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 5 accepted 1
24236:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24237:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=4  BUS_LOAD  MEM[56] accepted 1
24238:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24239:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24240:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24241:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24242:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24243:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24244:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24245:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24246:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
24247:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 4 accepted 1
24248:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24249:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
24250:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24251:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24252:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24253:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24254:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24255:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24256:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24257:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24258:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
24259:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 3 accepted 1
24260:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24261:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
24262:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24263:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24264:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24265:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24266:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24267:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24268:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24269:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24270:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3808  BUS_STORE MEM[3832] = 56 accepted 1
24271:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3808] = 2 accepted 1
24272:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24273:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24274:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24275:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24276:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24277:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24278:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24279:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24280:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24281:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24282:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24283:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24284:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24285:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24286:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24287:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24288:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24289:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
24290:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3808] accepted 1
24291:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24292:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24293:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24294:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24295:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24296:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24297:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24298:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24299:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24300:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24301:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24302:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24303:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24304:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24305:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24306:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24307:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3816] accepted 1
24308:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24309:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24310:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24311:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3832] accepted 1
24312:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24313:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3840  BUS_LOAD  MEM[96] accepted 1
24314:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24315:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24316:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24317:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
24318:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
24319:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
24320:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24321:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
24322:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24323:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24324:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24325:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24326:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24327:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24328:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24329:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24330:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24331:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24332:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24333:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24334:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24335:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24336:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24337:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
24338:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24339:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
24340:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24341:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24342:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24343:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24344:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24345:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24346:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
24347:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
24348:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
24349:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24350:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
24351:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24352:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24353:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24354:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24355:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24356:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24357:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24358:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 72 accepted 1
24359:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
24360:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24361:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24362:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24363:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24364:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24365:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24366:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24367:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24368:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24369:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24370:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24371:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24372:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24373:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24374:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24375:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24376:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24377:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24378:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
24379:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24380:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24381:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24382:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24383:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24384:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24385:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24386:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24387:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24388:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24389:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24390:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24391:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24392:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24393:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24394:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24395:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24396:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24397:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24398:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24399:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24400:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24401:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24402:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24403:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24404:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24405:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
24406:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
24407:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24408:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
24409:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
24410:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24411:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
24412:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24413:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24414:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24415:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
24416:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
24417:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=5  BUS_LOAD  MEM[64] accepted 1
24418:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24419:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=3  BUS_LOAD  MEM[72] accepted 1
24420:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24421:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24422:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24423:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24424:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24425:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24426:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24427:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
24428:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 3 accepted 1
24429:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24430:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
24431:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24432:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24433:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24434:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24435:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24436:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24437:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24438:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24439:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
24440:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
24441:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24442:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24443:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24444:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24445:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24446:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24447:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24448:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24449:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24450:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24451:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24452:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24453:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24454:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24455:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24456:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24457:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24458:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24459:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
24460:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24461:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24462:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24463:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24464:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24465:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24466:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24467:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24468:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24469:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24470:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24471:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24472:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24473:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24474:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24475:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24476:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24477:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24478:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24479:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24480:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24481:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24482:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24483:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24484:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24485:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24486:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
24487:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
24488:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
24489:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24490:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
24491:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24492:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24493:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24494:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24495:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24496:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24497:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24498:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24499:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24500:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24501:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24502:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24503:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24504:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24505:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
24506:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
24507:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24508:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
24509:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
24510:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24511:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
24512:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24513:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24514:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24515:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
24516:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=5  BUS_LOAD  MEM[80] accepted 1
24517:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24518:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=8  BUS_LOAD  MEM[88] accepted 1
24519:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
24520:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24521:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
24522:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24523:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24524:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24525:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3944] = 8 accepted 1
24526:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3936] accepted 1
24527:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=6  BUS_LOAD  MEM[64] accepted 1
24528:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24529:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=4  BUS_LOAD  MEM[72] accepted 1
24530:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24531:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24532:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24533:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24534:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24535:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24536:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24537:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3904  BUS_STORE MEM[3928] = 72 accepted 1
24538:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3904] = 4 accepted 1
24539:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24540:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=3  BUS_LOAD  MEM[56] accepted 1
24541:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24542:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24543:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24544:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24545:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24546:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24547:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24548:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24549:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 56 accepted 1
24550:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 3 accepted 1
24551:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24552:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=2  BUS_LOAD  MEM[56] accepted 1
24553:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24554:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24555:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24556:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24557:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24558:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24559:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24560:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24561:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3840  BUS_STORE MEM[3864] = 56 accepted 1
24562:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3840] = 2 accepted 1
24563:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24564:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24565:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24566:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24567:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24568:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24569:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24570:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24571:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24572:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24573:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24574:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24575:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24576:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24577:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24578:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24579:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24580:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24581:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3840] accepted 1
24582:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24583:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24584:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24585:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24586:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24587:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24588:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24589:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24590:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24591:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24592:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24593:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24594:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24595:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24596:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24597:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24598:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3848] accepted 1
24599:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24600:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24601:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24602:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3864] accepted 1
24603:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24604:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3872  BUS_LOAD  MEM[96] accepted 1
24605:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24606:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24607:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24608:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
24609:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
24610:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=3  BUS_LOAD  MEM[64] accepted 1
24611:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24612:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=1  BUS_LOAD  MEM[72] accepted 1
24613:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24614:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24615:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24616:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24617:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24618:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24619:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24620:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24621:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24622:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24623:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24624:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24625:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24626:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24627:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
24628:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=2  BUS_LOAD  MEM[80] accepted 1
24629:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24630:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=3  BUS_LOAD  MEM[88] accepted 1
24631:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
24632:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=56  BUS_LOAD  MEM[88] accepted 1
24633:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
24634:   60:sw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[56] accepted 1
24635:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24636:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24637:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3912] = 3 accepted 1
24638:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3904] accepted 1
24639:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=4  BUS_LOAD  MEM[64] accepted 1
24640:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24641:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=2  BUS_LOAD  MEM[72] accepted 1
24642:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24643:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24644:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24645:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24646:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24647:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24648:   52:addi    |  48:sw      |  44:sw      |  40:addi    |  36:beq     BUS_LOAD  MEM[48] accepted 1
24649:   56:-       |  52:addi    |  48:sw      |  44:sw      |  40:addi    r31=3872  BUS_STORE MEM[3896] = 72 accepted 1
24650:   56:-       |  56:-       |  52:addi    |  48:sw      |  44:sw      BUS_STORE MEM[3872] = 2 accepted 1
24651:   56:jal     |  56:-       |  56:-       |  52:addi    |  48:sw      BUS_LOAD  MEM[48] accepted 1
24652:   60:sw      |  56:jal     |  56:-       |  56:-       |  52:addi    r17=1  BUS_LOAD  MEM[56] accepted 1
24653:   64:lw      |  60:sw      |  56:jal     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
24654:   68:addi    |  64:lw      |  60:sw      |  56:jal     |  56:-       BUS_LOAD  MEM[64] accepted 1
24655:   32:beq     |   0:-       |   0:-       |   0:-       |  56:jal     r27=56  BUS_LOAD  MEM[24] accepted 1
24656:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24657:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24658:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24659:   48:sw      |  44:sw      |  40:addi    |  36:beq     |  32:beq     BUS_LOAD  MEM[40] accepted 1
24660:   96:addi    |   0:-       |   0:-       |   0:-       |  36:beq     BUS_LOAD  MEM[88] accepted 1
24661:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24662:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24663:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24664:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24665:   60:sw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[56] accepted 1
24666:   64:lw      |  60:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24667:   68:addi    |  64:lw      |  60:sw      |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24668:   72:-       |  68:addi    |  64:lw      |  60:sw      |   0:-       BUS_STORE MEM[3880] = 1 accepted 1
24669:   72:-       |  68:addi    |   0:-       |  64:lw      |  60:sw      BUS_LOAD  MEM[3872] accepted 1
24670:   72:jal     |  72:-       |  68:addi    |   0:-       |  64:lw      r17=2  BUS_LOAD  MEM[64] accepted 1
24671:   76:lw      |  72:jal     |  72:-       |  68:addi    |   0:-       BUS_LOAD  MEM[72] accepted 1
24672:   80:add     |  76:lw      |  72:jal     |  72:-       |  68:addi    r17=0  BUS_LOAD  MEM[72] accepted 1
24673:   84:-       |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
24674:   32:beq     |   0:-       |   0:-       |   0:-       |  72:jal     r27=72  BUS_LOAD  MEM[24] accepted 1
24675:   36:beq     |  32:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24676:   40:addi    |  36:beq     |  32:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24677:   44:sw      |  40:addi    |  36:beq     |  32:beq     |   0:-       BUS_LOAD  MEM[40] accepted 1
24678:   96:addi    |   0:-       |   0:-       |   0:-       |  32:beq     BUS_LOAD  MEM[88] accepted 1
24679:  100:jalr    |  96:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24680:  104:invalid | 100:jalr    |  96:addi    |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24681:  108:invalid | 104:invalid | 100:jalr    |  96:addi    |   0:-       BUS_LOAD  MEM[104] accepted 1
24682:  112:invalid | 108:invalid | 104:-       | 100:jalr    |  96:addi    r1=1  BUS_LOAD  MEM[104] accepted 1
24683:   76:lw      |   0:-       |   0:-       |   0:-       | 100:jalr    BUS_LOAD  MEM[72] accepted 1
24684:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24685:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24686:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3880] accepted 1
24687:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=1  BUS_LOAD  MEM[80] accepted 1
24688:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24689:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=2  BUS_LOAD  MEM[88] accepted 1
24690:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3896] accepted 1
24691:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24692:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3904  BUS_LOAD  MEM[96] accepted 1
24693:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24694:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24695:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24696:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3912] accepted 1
24697:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=3  BUS_LOAD  MEM[80] accepted 1
24698:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24699:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=5  BUS_LOAD  MEM[88] accepted 1
24700:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3928] accepted 1
24701:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24702:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3936  BUS_LOAD  MEM[96] accepted 1
24703:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24704:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24705:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24706:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3944] accepted 1
24707:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=8  BUS_LOAD  MEM[80] accepted 1
24708:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24709:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=13  BUS_LOAD  MEM[88] accepted 1
24710:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3960] accepted 1
24711:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24712:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=3968  BUS_LOAD  MEM[96] accepted 1
24713:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24714:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24715:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24716:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[3976] accepted 1
24717:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=21  BUS_LOAD  MEM[80] accepted 1
24718:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24719:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=34  BUS_LOAD  MEM[88] accepted 1
24720:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[3992] accepted 1
24721:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24722:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4000  BUS_LOAD  MEM[96] accepted 1
24723:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24724:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24725:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24726:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4008] accepted 1
24727:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=55  BUS_LOAD  MEM[80] accepted 1
24728:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24729:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=89  BUS_LOAD  MEM[88] accepted 1
24730:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4024] accepted 1
24731:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24732:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4032  BUS_LOAD  MEM[96] accepted 1
24733:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24734:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24735:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24736:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4040] accepted 1
24737:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=144  BUS_LOAD  MEM[80] accepted 1
24738:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24739:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=233  BUS_LOAD  MEM[88] accepted 1
24740:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4056] accepted 1
24741:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=72  BUS_LOAD  MEM[88] accepted 1
24742:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4064  BUS_LOAD  MEM[96] accepted 1
24743:   76:lw      |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[72] accepted 1
24744:   80:add     |  76:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24745:   84:-       |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24746:   84:-       |  80:add     |   0:-       |  76:lw      |   0:-       BUS_LOAD  MEM[4072] accepted 1
24747:   84:lw      |  84:-       |  80:add     |   0:-       |  76:lw      r2=377  BUS_LOAD  MEM[80] accepted 1
24748:   88:addi    |  84:lw      |  84:-       |  80:add     |   0:-       BUS_LOAD  MEM[80] accepted 1
24749:   92:jalr    |  88:addi    |  84:lw      |  84:-       |  80:add     r1=610  BUS_LOAD  MEM[88] accepted 1
24750:   96:-       |  92:jalr    |  88:addi    |  84:lw      |  84:-       BUS_LOAD  MEM[4088] accepted 1
24751:   96:addi    |  96:-       |  92:jalr    |  88:addi    |  84:lw      r27=16  BUS_LOAD  MEM[88] accepted 1
24752:  100:jalr    |  96:addi    |  96:-       |  92:jalr    |  88:addi    r31=4096  BUS_LOAD  MEM[96] accepted 1
24753:   20:addi    |   0:-       |   0:-       |   0:-       |  92:jalr    BUS_LOAD  MEM[16] accepted 1
24754:   24:sw      |  20:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
24755:   28:wfi     |  24:sw      |  20:addi    |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24756:   32:beq     |  28:wfi     |  24:sw      |  20:addi    |   0:-       BUS_LOAD  MEM[24] accepted 1
24757:   36:-       |  32:beq     |  28:wfi     |  24:sw      |  20:addi    r2=1024  BUS_STORE MEM[1024] = 610 accepted 1
24758:   36:beq     |  36:-       |  32:beq     |  28:wfi     |  24:sw      BUS_LOAD  MEM[32] accepted 1
24759:   40:addi    |  36:beq     |  36:-       |  32:beq     |  28:wfi     BUS_LOAD  MEM[32] accepted 1
