module RegFile(CLK,WE,RW,RA,RB,busW,busA,busB);
    parameter ADDR = 5;
    parameter NUMB = 1<<ADDR;
    parameter SIZE = 32;
    
    input CLK;
    input WE;		//Ð´Ê¹ÄÜ
    input [ADDR:1]RA;	//RB¼Ä´æÆ÷
    input [ADDR:1]RB;	//RA¼Ä´æÆ÷
    input [ADDR:1]RW;	//RW¼Ä´æÆ÷
    
    input [SIZE:1]busW;
    output reg[SIZE:1]busA;	//RAµØÖ·´¦µÄÄÚÈÝ
    output reg[SIZE:1]busB;	//RBµØÖ·´¦ÖÐµÄÄÚÈÝ
    reg [SIZE:1]REG_Files[0:NUMB-1];
    integer i;
    
    initial
        for(i=0;i<NUMB;i=i+1) REG_Files[i]<=i;

//ÉÏÉýÑØ¶Á£¬ÏÂ½µÑØÐ´
    always@(posedge CLK)
    begin
		busA=REG_Files[RA];
		busB=REG_Files[RB];
    end
    always@(negedge CLK)
    begin
        if(WE)
                REG_Files[RW]<=busW;
    end
	/*
    assign busA=REG_Files[RA];
    assign busB=REG_Files[RB];
	*/
endmodule