
*** Running vivado
    with args -log mod_cpu_ps_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mod_cpu_ps_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mod_cpu_ps_wrapper.tcl -notrace
Command: link_design -top mod_cpu_ps_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'NCSSK_top_inst/clock_dist_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'NCSSK_top_inst/fft_signal_inst/fft_module_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/Mul_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/c_sub_1/c_sub_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/Sub_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/c_addsub_1/c_addsub_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/arctan'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_angle/ila_get_angle.dcp' for cell 'NCSSK_top_inst/get_angle_inst/ila_get_angle_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/cordic_2/cordic_2.dcp' for cell 'NCSSK_top_inst/get_angle_inst/sqrt'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/c_sub_0/c_sub_0.dcp' for cell 'NCSSK_top_inst/get_phase_difference_inst/get_phase_difference_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_phase_diff/ila_phase_diff.dcp' for cell 'NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NCSSK_top_inst/get_phase_inst/add_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'NCSSK_top_inst/get_phase_inst/get_phase_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_phase/ila_get_phase.dcp' for cell 'NCSSK_top_inst/get_phase_inst/ila_get_phase_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'NCSSK_top_inst/read_signal_inst/read_signal_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3.dcp' for cell 'mod_cpu_ps_i/axi_gpio_angle'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4.dcp' for cell 'mod_cpu_ps_i/axi_gpio_angle_valid'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2.dcp' for cell 'mod_cpu_ps_i/axi_gpio_delay_point'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1.dcp' for cell 'mod_cpu_ps_i/axi_gpio_rom_fft_rst_n'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0.dcp' for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_processing_system7_0_0/mod_cpu_ps_processing_system7_0_0.dcp' for cell 'mod_cpu_ps_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0.dcp' for cell 'mod_cpu_ps_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_xbar_0/mod_cpu_ps_xbar_0.dcp' for cell 'mod_cpu_ps_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_auto_pc_0/mod_cpu_ps_auto_pc_0.dcp' for cell 'mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1704 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. NCSSK_top_inst/clock_dist_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'NCSSK_top_inst/clock_dist_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:314]
INFO: [Chipscope 16-324] Core: NCSSK_top_inst/get_angle_inst/ila_get_angle_inst UUID: 7a73924d-22db-5017-a060-aa2931ff16d5 
INFO: [Chipscope 16-324] Core: NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst UUID: 9270fcb0-cc1f-5586-8a7e-ca895901d5d3 
INFO: [Chipscope 16-324] Core: NCSSK_top_inst/get_phase_inst/ila_get_phase_inst UUID: 000bc30d-efa9-5065-914b-c86de33e5e1c 
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_processing_system7_0_0/mod_cpu_ps_processing_system7_0_0.xdc] for cell 'mod_cpu_ps_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_processing_system7_0_0/mod_cpu_ps_processing_system7_0_0.xdc] for cell 'mod_cpu_ps_i/processing_system7_0/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1.xdc] for cell 'mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1.xdc] for cell 'mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0_board.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0_board.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1468.887 ; gain = 558.691
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_angle/ila_v6_2/constraints/ila_impl.xdc] for cell 'NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_angle/ila_v6_2/constraints/ila_impl.xdc] for cell 'NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_angle/ila_v6_2/constraints/ila.xdc] for cell 'NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_angle/ila_v6_2/constraints/ila.xdc] for cell 'NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_phase/ila_v6_2/constraints/ila_impl.xdc] for cell 'NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_phase/ila_v6_2/constraints/ila_impl.xdc] for cell 'NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_phase/ila_v6_2/constraints/ila.xdc] for cell 'NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_get_phase/ila_v6_2/constraints/ila.xdc] for cell 'NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_phase_diff/ila_v6_2/constraints/ila_impl.xdc] for cell 'NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_phase_diff/ila_v6_2/constraints/ila_impl.xdc] for cell 'NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_phase_diff/ila_v6_2/constraints/ila.xdc] for cell 'NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/sources_1/ip/ila_phase_diff/ila_v6_2/constraints/ila.xdc] for cell 'NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst'
Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 268 instances

36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1471.449 ; gain = 1058.531
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1471.449 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f3a8c704

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1480.340 ; gain = 8.891

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "29423cb7f260689f".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1511.969 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b56e294f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1511.969 ; gain = 31.629

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 83 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 255556ff1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.969 ; gain = 31.629
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 20593a770

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1511.969 ; gain = 31.629
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 290 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1abc91cca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1511.969 ; gain = 31.629
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 518 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1abc91cca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1511.969 ; gain = 31.629
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 220ffc777

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1511.969 ; gain = 31.629
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 13b449d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1511.969 ; gain = 31.629
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1511.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f566a921

Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1511.969 ; gain = 31.629

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.819 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 0 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 1e8d02c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1890.777 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e8d02c5f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1890.777 ; gain = 378.809

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e8d02c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1890.777 ; gain = 419.328
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mod_cpu_ps_wrapper_drc_opted.rpt -pb mod_cpu_ps_wrapper_drc_opted.pb -rpx mod_cpu_ps_wrapper_drc_opted.rpx
Command: report_drc -file mod_cpu_ps_wrapper_drc_opted.rpt -pb mod_cpu_ps_wrapper_drc_opted.pb -rpx mod_cpu_ps_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1890.777 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12fd9f2e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a4469e67

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18089f7b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18089f7b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1890.777 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18089f7b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16dbcaeda

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1890.777 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1eb204b95

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.777 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e51cf7ce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e51cf7ce

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146217c90

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b3822a7b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1539c9b4c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1282b88a9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dd32cd49

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14f728595

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1890.777 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14f728595

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12ed8b814

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net NCSSK_top_inst/clock_dist_inst/inst/locked, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12ed8b814

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.787. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16df9dc6f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1890.777 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16df9dc6f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16df9dc6f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16df9dc6f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 186921109

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1890.777 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 186921109

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1890.777 ; gain = 0.000
Ending Placer Task | Checksum: d012fecd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mod_cpu_ps_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mod_cpu_ps_wrapper_utilization_placed.rpt -pb mod_cpu_ps_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mod_cpu_ps_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1890.777 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 160c946b ConstDB: 0 ShapeSum: ba066a62 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd80f1e8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1890.777 ; gain = 0.000
Post Restoration Checksum: NetGraph: d2eec0bb NumContArr: a92312d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd80f1e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd80f1e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1890.777 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd80f1e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1890.777 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eacb5124

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1890.777 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.940  | TNS=0.000  | WHS=-0.346 | THS=-379.889|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 11da224fd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1895.285 ; gain = 4.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.940  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 197ed45c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1895.285 ; gain = 4.508
Phase 2 Router Initialization | Checksum: 1248fa2ab

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d31b8aa8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1099
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 170f70d6a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.019  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22b7b1da8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1895.285 ; gain = 4.508
Phase 4 Rip-up And Reroute | Checksum: 22b7b1da8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22b7b1da8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22b7b1da8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1895.285 ; gain = 4.508
Phase 5 Delay and Skew Optimization | Checksum: 22b7b1da8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22c767bcc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.285 ; gain = 4.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.019  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25e2ae898

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.285 ; gain = 4.508
Phase 6 Post Hold Fix | Checksum: 25e2ae898

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.01766 %
  Global Horizontal Routing Utilization  = 4.09364 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 251114c59

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 251114c59

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a1db3d0c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 1895.285 ; gain = 4.508

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.019  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a1db3d0c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1895.285 ; gain = 4.508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1895.285 ; gain = 4.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 1895.285 ; gain = 4.508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mod_cpu_ps_wrapper_drc_routed.rpt -pb mod_cpu_ps_wrapper_drc_routed.pb -rpx mod_cpu_ps_wrapper_drc_routed.rpx
Command: report_drc -file mod_cpu_ps_wrapper_drc_routed.rpt -pb mod_cpu_ps_wrapper_drc_routed.pb -rpx mod_cpu_ps_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file mod_cpu_ps_wrapper_methodology_drc_routed.rpt -pb mod_cpu_ps_wrapper_methodology_drc_routed.pb -rpx mod_cpu_ps_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mod_cpu_ps_wrapper_methodology_drc_routed.rpt -pb mod_cpu_ps_wrapper_methodology_drc_routed.pb -rpx mod_cpu_ps_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Users/benji/OneDrive/FPGA_Project/NCSSK_copy_v1.1.0/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1949.668 ; gain = 54.383
INFO: [runtcl-4] Executing : report_power -file mod_cpu_ps_wrapper_power_routed.rpt -pb mod_cpu_ps_wrapper_power_summary_routed.pb -rpx mod_cpu_ps_wrapper_power_routed.rpx
Command: report_power -file mod_cpu_ps_wrapper_power_routed.rpt -pb mod_cpu_ps_wrapper_power_summary_routed.pb -rpx mod_cpu_ps_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
126 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.672 ; gain = 56.004
INFO: [runtcl-4] Executing : report_route_status -file mod_cpu_ps_wrapper_route_status.rpt -pb mod_cpu_ps_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mod_cpu_ps_wrapper_timing_summary_routed.rpt -pb mod_cpu_ps_wrapper_timing_summary_routed.pb -rpx mod_cpu_ps_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mod_cpu_ps_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mod_cpu_ps_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mod_cpu_ps_wrapper_bus_skew_routed.rpt -pb mod_cpu_ps_wrapper_bus_skew_routed.pb -rpx mod_cpu_ps_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force mod_cpu_ps_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net NCSSK_top_inst/get_phase_difference_inst/phase_difference_a_b_00 is a gated clock net sourced by a combinational pin NCSSK_top_inst/get_phase_difference_inst/phase_difference_a_b_0[13]_i_1/O, cell NCSSK_top_inst/get_phase_difference_inst/phase_difference_a_b_0[13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 35 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mod_cpu_ps_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2448.496 ; gain = 437.816
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 15:05:12 2020...
