/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: public/src/import/public/common/odyssey/registers/ody_scom_ody_t_fields.H $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include "scomt_regs.H"

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_CHIPID \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_CHIPID_t : public CfamRegister<0x100A> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_CHIPID_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_CHIPID_t, CHIP_ID, 0, 20); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1028); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER_t : public CfamRegister<0x1002> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER_t, CMD_REG, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1008); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1008); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK_t : public CfamRegister<0x100C> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK_t, COMPLEMENT_MASK_REG, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1030); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1030); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0_t : public CfamRegister<0x1000> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0_t, DATA_REG_0, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1000); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1000); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1_t : public CfamRegister<0x1001> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1_t, DATA_REG_1, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1004); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1004); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_FSISCRPD1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_FSISCRPD1_t : public CfamRegister<0x1401> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_FSISCRPD1_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_FSISCRPD1_t, FSI_SCRATCH_PAD1, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1404); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1404); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_FSISCRPD2 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_FSISCRPD2_t : public CfamRegister<0x1402> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_FSISCRPD2_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_FSISCRPD2_t, FSI_SCRATCH_PAD2, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1408); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1408); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_FSISCRPD3 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_FSISCRPD3_t : public CfamRegister<0x1403> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_FSISCRPD3_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_FSISCRPD3_t, FSI_SCRATCH_PAD3, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x140C); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x140C); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_INTERRUPT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_INTERRUPT_t : public CfamRegister<0x100B> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_INTERRUPT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_INTERRUPT_t, INTERRUPT_STATUS_REG, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x102C); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_RESET_t : public CfamRegister<0x1006> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_RESET_t, RESET, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1018); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_SCPSIZE \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_SCPSIZE_t : public CfamRegister<0x1400> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_SCPSIZE_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_SCPSIZE_t, SCR0_RD_DATA, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1400); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET_t : public CfamRegister<0x1007> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET_t, SET_PIB_RESET, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x101C); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_STATUS_t : public CfamRegister<0x1007> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, ANY_ERROR, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, SYSTEM_CHECKSTOP, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, SPECIAL_ATTENTION, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, RECOVERABLE_ERROR, 3); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, CHIPLET_INTERRUPT_FROM_HOST, 4); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, PARITY_CHECK, 5); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, POWER_MANAGEMENT_INTERRUPT, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, PROTECTION_CHECK, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, RESERVED_8, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, RESERVED_9, 9); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, IDLE_INDICATION, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, PIB_ABORT, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_RCS_ERROR_STATUS_DC, 12, 4); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, VDD_NEST_OBSERVE, 16); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, PIB_ERROR_CODE, 17, 3); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_0_DC, 20); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_1_DC, 21); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_2_DC, 22); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_3_DC, 23); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_4_DC, 24); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_5_DC, 25); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_6_DC, 26); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, TP_TPFSI_PLL_LOCK_7_DC, 27); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, INTERRUPT_CONDITION_PENDING, 28); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, INTERRUPT_ENABLED, 29); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, SELFBOOT_ENGINE_ATTENTION, 30); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_FSI2PIB_STATUS_t, RESERVED_31, 31); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x101C); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_TRUE_MASK \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_FSI2PIB_TRUE_MASK_t : public CfamRegister<0x100D> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_FSI2PIB_TRUE_MASK_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_FSI2PIB_TRUE_MASK_t, TRUE_MASK_REG, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x1034); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x1034); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT_t : public CfamRegister<0x2410> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT_t, DNFIFO_DATA_OUT_PORT, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x2440); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_t : public CfamRegister<0x2415> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_t, DNFIFO_ACK_EOT, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2454); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN_t : public ScomRegister<0xB0010> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN_t, DNFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC_t : public CfamRegister<0x2416> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC_t, DNFIFO_MCT, 0, 32); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0016); \
            _SCOMT_EXTRA_PUTSCOM(putScom, 0xB0016); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x2458); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2458); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET_t : public ScomRegister<0xB0013> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET_t, DNFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_t : public CfamRegister<0x2414> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_t, DNFIFO_RESET, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2450); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT_t : public ScomRegister<0xB0012> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT_t, DNFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t : public CfamRegister<0x2411> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, REQ_RESET_FR_SBE, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, REQ_RESET_FR_SP, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0011); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x2444); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT_t : public CfamRegister<0x2430> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT_t, HDNFIFO_DATA_OUT_PORT, 0, 32); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x24C0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT_t : public CfamRegister<0x2435> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT_t, HDNFIFO_ACK_EOT, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x24D4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN_t : public ScomRegister<0xB0030> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN_t, HDNFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC_t : public CfamRegister<0x2436> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC_t, HDNFIFO_MCT, 0, 32); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0036); \
            _SCOMT_EXTRA_PUTSCOM(putScom, 0xB0036); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x24D8); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x24D8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET_t : public ScomRegister<0xB0033> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET_t, HDNFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET_t : public CfamRegister<0x2434> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET_t, HDNFIFO_RESET, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x24D0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT_t : public ScomRegister<0xB0032> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT_t, HDNFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t : public CfamRegister<0x2431> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, REQ_RESET_FR_SBE, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, REQ_RESET_FR_SP, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0031); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x24C4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT_t : public ScomRegister<0xB0025> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT_t, HUPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_t : public CfamRegister<0x2420> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_t, HUPFIFO_DATA_IN_PORT, 0, 32); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2480); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT_t : public ScomRegister<0xB0020> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT_t, HUPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET_t : public CfamRegister<0x2423> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET_t, HUPFIFO_REQ_RESET, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x248C); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET_t : public ScomRegister<0xB0024> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET_t, HUPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT_t : public CfamRegister<0x2422> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT_t, HUPFIFO_SIGNAL_EOT, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2488); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t : public CfamRegister<0x2421> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, REQ_RESET_FR_SBE, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0021); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x2484); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT_t : public ScomRegister<0xB0105> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT_t, PIPE1_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN_t : public ScomRegister<0xB0110> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN_t, PIPE1_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT_t : public ScomRegister<0xB0100> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT_t, PIPE1_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET_t : public ScomRegister<0xB0113> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET_t, PIPE1_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET_t : public ScomRegister<0xB0104> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET_t, PIPE1_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT_t : public ScomRegister<0xB0112> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT_t, PIPE1_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t : public ScomRegister<0xB0101> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT_t : public ScomRegister<0xB0205> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT_t, PIPE2_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN_t : public ScomRegister<0xB0210> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN_t, PIPE2_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT_t : public ScomRegister<0xB0200> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT_t, PIPE2_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET_t : public ScomRegister<0xB0213> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET_t, PIPE2_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET_t : public ScomRegister<0xB0204> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET_t, PIPE2_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT_t : public ScomRegister<0xB0212> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT_t, PIPE2_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t : public ScomRegister<0xB0201> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT_t : public ScomRegister<0xB0305> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT_t, PIPE3_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN_t : public ScomRegister<0xB0310> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN_t, PIPE3_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT_t : public ScomRegister<0xB0300> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT_t, PIPE3_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET_t : public ScomRegister<0xB0313> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET_t, PIPE3_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET_t : public ScomRegister<0xB0304> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET_t, PIPE3_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT_t : public ScomRegister<0xB0312> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT_t, PIPE3_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t : public ScomRegister<0xB0301> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT_t : public ScomRegister<0xB0405> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT_t, PIPE4_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN_t : public ScomRegister<0xB0410> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN_t, PIPE4_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT_t : public ScomRegister<0xB0400> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT_t, PIPE4_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET_t : public ScomRegister<0xB0413> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET_t, PIPE4_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET_t : public ScomRegister<0xB0404> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET_t, PIPE4_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT_t : public ScomRegister<0xB0412> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT_t, PIPE4_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t : public ScomRegister<0xB0401> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT_t : public ScomRegister<0xB0505> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT_t, PIPE5_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN_t : public ScomRegister<0xB0510> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN_t, PIPE5_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT_t : public ScomRegister<0xB0500> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT_t, PIPE5_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET_t : public ScomRegister<0xB0513> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET_t, PIPE5_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET_t : public ScomRegister<0xB0504> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET_t, PIPE5_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT_t : public ScomRegister<0xB0512> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT_t, PIPE5_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t : public ScomRegister<0xB0501> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT_t : public ScomRegister<0xB0605> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT_t, PIPE6_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN_t : public ScomRegister<0xB0610> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN_t, PIPE6_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT_t : public ScomRegister<0xB0600> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT_t, PIPE6_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET_t : public ScomRegister<0xB0613> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET_t, PIPE6_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET_t : public ScomRegister<0xB0604> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET_t, PIPE6_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT_t : public ScomRegister<0xB0612> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT_t, PIPE6_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t : public ScomRegister<0xB0601> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT_t : public ScomRegister<0xB0705> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT_t, PIPE7_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN_t : public ScomRegister<0xB0710> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN_t, PIPE7_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT_t : public ScomRegister<0xB0700> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT_t, PIPE7_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET_t : public ScomRegister<0xB0713> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET_t, PIPE7_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET_t : public ScomRegister<0xB0704> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET_t, PIPE7_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT_t : public ScomRegister<0xB0712> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT_t, PIPE7_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t : public ScomRegister<0xB0701> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT_t : public ScomRegister<0xB0805> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT_t, PIPE8_UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN_t : public ScomRegister<0xB0810> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN_t, PIPE8_UPFIFO_DATA_IN_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT_t : public ScomRegister<0xB0800> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT_t, PIPE8_UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET_t : public ScomRegister<0xB0813> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET_t, PIPE8_UPFIFO_REQ_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET_t : public ScomRegister<0xB0804> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET_t, PIPE8_UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT_t : public ScomRegister<0xB0812> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT_t, PIPE8_UPFIFO_SIGNAL_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t : public ScomRegister<0xB0801> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t : public ScomRegister<0xB0120> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 1, 0, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 1_IP, 7); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 2, 8, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 2_IP, 15); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 3, 16, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 3_IP, 23); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 4, 24, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 4_IP, 31); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 5, 32, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 5_IP, 39); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 6, 40, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 6_IP, 47); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 7, 48, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 7_IP, 55); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 8, 56, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_t, 8_IP, 63); \
            _SCOMT_EXTRA_GETSCOM(getScom_SCOM2, 0xB0122); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SCOM2, 0xB0122); \
            _SCOMT_EXTRA_GETSCOM(getScom_SCOM1, 0xB0121); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SCOM1, 0xB0121); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t : public ScomRegister<0xB0123> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 1, 0, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 2, 8, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 3, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 4, 24, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 5, 32, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 6, 40, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 7, 48, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_t, 8, 56, 8); \
            _SCOMT_EXTRA_PUTSCOM(putScom_CLEAR, 0xB0125); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0xB0124); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT_t : public ScomRegister<0xB0005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT_t, UPFIFO_ACK_EOT, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_t : public CfamRegister<0x2400> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_t, UPFIFO_DATA_IN_PORT, 0, 32); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2400); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT_t : public ScomRegister<0xB0000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT_t, UPFIFO_DATA_OUT_PORT, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET_t : public CfamRegister<0x2403> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET_t, UPFIFO_REQ_RESET, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x240C); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET_t : public ScomRegister<0xB0004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET_t, UPFIFO_RESET, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT_t : public CfamRegister<0x2402> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT_t, UPFIFO_SIGNAL_EOT, 0); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x2408); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t : public CfamRegister<0x2401> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, DATA_OUT_PARITY, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, REQ_RESET_FR_SP, 6); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, REQ_RESET_FR_SBE, 7); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, DEQUEUED_EOT_FLAG, 8); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, FIFO_FULL, 10); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, FIFO_EMPTY, 11); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, FIFO_ENTRY_COUNT, 12, 4); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, FIFO_VALID_FLAGS, 16, 8); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_t, FIFO_EOT_FLAGS, 24, 8); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0001); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x2404); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_t : public ScomRegister<0xB0050> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_t, 3, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_t : public ScomRegister<0xB005E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_t, 3, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_t : public ScomRegister<0xB005D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_t, 3, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_t : public ScomRegister<0xB005C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_t, 3, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_t : public ScomRegister<0xB0057> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_t, 3, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE_t : public ScomRegister<0xB0059> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE_t, NUM_GPIO_PORTS, 0, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_t : public ScomRegister<0xB0051> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_t, 3, 3); \
            _SCOMT_EXTRA_PUTSCOM(putScom_CLEAR, 0xB0053); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0xB0052); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_t : public ScomRegister<0xB0054> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_t); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_t, 0, 0); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_t, 1, 1); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_t, 2, 2); \
            _SCOMT_BOOL_FIELD(T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_t, 3, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR_t : public CfamRegister<0x2472> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR_t, SBE2FSI_INTR_STATUS_VEC, 0, 32); \
            _SCOMT_EXTRA_PUTCFAM(putCfam_FSI_BYTE, 0x25C8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_t : public ScomRegister<0xB0071> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_t, SBE2FSI_INTR_STATUS_VEC, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS_t : public CfamRegister<0x2470> \
    { \
        public: \
            _SCOMT_CFAM_REGISTER_BEGIN(T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS_t); \
            _SCOMT_INT_FIELD(T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS_t, SBE2FSI_INTR_STATUS_VEC, 0, 32); \
            _SCOMT_EXTRA_GETSCOM(getScom, 0xB0070); \
            _SCOMT_EXTRA_GETCFAM(getCfam_FSI_BYTE, 0x25C0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t : public ScomRegister<0xA0005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, WITH_START_000, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, WITH_ADDRESS_000, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, READ_CONTINUE_000, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, WITH_STOP_000, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, NOT_USED_000, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, DEVICE_ADDRESS_000, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, READ_NOT_WRITE_000, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, LENGTH_IN_BYTES_000, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t : public ScomRegister<0xA1005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, WITH_START_001, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, WITH_ADDRESS_001, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, READ_CONTINUE_001, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, WITH_STOP_001, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, NOT_USED_001, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, DEVICE_ADDRESS_001, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, READ_NOT_WRITE_001, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, LENGTH_IN_BYTES_001, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t : public ScomRegister<0xA2005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, WITH_START_002, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, WITH_ADDRESS_002, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, READ_CONTINUE_002, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, WITH_STOP_002, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, NOT_USED_002, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, DEVICE_ADDRESS_002, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, READ_NOT_WRITE_002, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, LENGTH_IN_BYTES_002, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t : public ScomRegister<0xA3005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, WITH_START_003, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, WITH_ADDRESS_003, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, READ_CONTINUE_003, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, WITH_STOP_003, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, NOT_USED_003, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, DEVICE_ADDRESS_003, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, READ_NOT_WRITE_003, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, LENGTH_IN_BYTES_003, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t : public ScomRegister<0xA0000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_BIT_WITHSTART_000, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_BIT_WITHADDR_000, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_BIT_READCONT_000, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_BIT_WITHSTOP_000, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_LENGTH_000, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_ADDR_000, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_BIT_RNW_000, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_SPEED_000, 16, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_PORT_NUMBER_000, 18, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, REG_ADDR_LEN_000, 23, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, ENH_MODE_000, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, ECC_ENABLE_000, 27); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, ECCCHK_DISABLE_000, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, CNTR_UNUSED_000, 29); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, FAST_MODE_INTERRUPT_STERRING_BITS_000, 30, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_DATA_1_000, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_DATA_2_000, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_DATA_3_000, 48, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_t, PIB_CNTR_REG_DATA_4_000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t : public ScomRegister<0xA1000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_BIT_WITHSTART_001, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_BIT_WITHADDR_001, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_BIT_READCONT_001, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_BIT_WITHSTOP_001, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_LENGTH_001, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_ADDR_001, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_BIT_RNW_001, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_SPEED_001, 16, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_PORT_NUMBER_001, 18, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, REG_ADDR_LEN_001, 23, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, ENH_MODE_001, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, ECC_ENABLE_001, 27); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, ECCCHK_DISABLE_001, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, CNTR_UNUSED_001, 29); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, FAST_MODE_INTERRUPT_STERRING_BITS_001, 30, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_DATA_1_001, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_DATA_2_001, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_DATA_3_001, 48, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C_t, PIB_CNTR_REG_DATA_4_001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t : public ScomRegister<0xA2000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_BIT_WITHSTART_002, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_BIT_WITHADDR_002, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_BIT_READCONT_002, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_BIT_WITHSTOP_002, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_LENGTH_002, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_ADDR_002, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_BIT_RNW_002, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_SPEED_002, 16, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_PORT_NUMBER_002, 18, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, REG_ADDR_LEN_002, 23, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, ENH_MODE_002, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, ECC_ENABLE_002, 27); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, ECCCHK_DISABLE_002, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, CNTR_UNUSED_002, 29); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, FAST_MODE_INTERRUPT_STERRING_BITS_002, 30, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_DATA_1_002, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_DATA_2_002, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_DATA_3_002, 48, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D_t, PIB_CNTR_REG_DATA_4_002, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t : public ScomRegister<0xA3000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_BIT_WITHSTART_003, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_BIT_WITHADDR_003, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_BIT_READCONT_003, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_BIT_WITHSTOP_003, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_LENGTH_003, 4, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_ADDR_003, 8, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_BIT_RNW_003, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_SPEED_003, 16, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_PORT_NUMBER_003, 18, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, REG_ADDR_LEN_003, 23, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, ENH_MODE_003, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, ECC_ENABLE_003, 27); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, ECCCHK_DISABLE_003, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, CNTR_UNUSED_003, 29); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, FAST_MODE_INTERRUPT_STERRING_BITS_003, 30, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_DATA_1_003, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_DATA_2_003, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_DATA_3_003, 48, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E_t, PIB_CNTR_REG_DATA_4_003, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B_t : public ScomRegister<0xA0003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B_t, PIB_DATA0TO7_000, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_C_t : public ScomRegister<0xA1003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_C_t, PIB_DATA0TO7_001, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_D_t : public ScomRegister<0xA2003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_D_t, PIB_DATA0TO7_002, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_E_t : public ScomRegister<0xA3003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_E_t, PIB_DATA0TO7_003, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B_t : public ScomRegister<0xA0001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B_t, PIB_DATA8TO15_000, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_C_t : public ScomRegister<0xA1001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_C_t, PIB_DATA8TO15_001, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_D_t : public ScomRegister<0xA2001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_D_t, PIB_DATA8TO15_002, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_E_t : public ScomRegister<0xA3001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_E_t, PIB_DATA8TO15_003, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t : public ScomRegister<0xA000C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, FIFO_SIZE_000, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, MSM_CURR_STATE_000, 11, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, SCL_SYN_EXT_000, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, SDA_SYN_EXT_000, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, S_SCL_000, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, S_SDA_000, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, M_SCL_000, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, M_SDA_000, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, HIGH_WATER_000, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, LOW_WATER_000, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, I2C_BUSY_EXT_000, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, SELF_BUSY_000, 25); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t : public ScomRegister<0xA100C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, FIFO_SIZE_001, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, MSM_CURR_STATE_001, 11, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, SCL_SYN_EXT_001, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, SDA_SYN_EXT_001, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, S_SCL_001, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, S_SDA_001, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, M_SCL_001, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, M_SDA_001, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, HIGH_WATER_001, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, LOW_WATER_001, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, I2C_BUSY_EXT_001, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, SELF_BUSY_001, 25); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t : public ScomRegister<0xA200C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, FIFO_SIZE_002, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, MSM_CURR_STATE_002, 11, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, SCL_SYN_EXT_002, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, SDA_SYN_EXT_002, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, S_SCL_002, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, S_SDA_002, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, M_SCL_002, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, M_SDA_002, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, HIGH_WATER_002, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, LOW_WATER_002, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, I2C_BUSY_EXT_002, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, SELF_BUSY_002, 25); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t : public ScomRegister<0xA300C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, FIFO_SIZE_003, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, MSM_CURR_STATE_003, 11, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, SCL_SYN_EXT_003, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, SDA_SYN_EXT_003, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, S_SCL_003, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, S_SDA_003, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, M_SCL_003, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, M_SDA_003, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, HIGH_WATER_003, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, LOW_WATER_003, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, I2C_BUSY_EXT_003, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, SELF_BUSY_003, 25); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_t : public ScomRegister<0xA0004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_t, FIFO_BITS_READ0_000, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C_t : public ScomRegister<0xA1004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C_t, FIFO_BITS_READ0_001, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D_t : public ScomRegister<0xA2004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D_t, FIFO_BITS_READ0_002, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E_t : public ScomRegister<0xA3004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E_t, FIFO_BITS_READ0_003, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t : public ScomRegister<0xA0012> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t, FIFO_BITS_READ0_000, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t, FIFO_BITS_READ2_000, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t, FIFO_BITS_READ3_000, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t, FIFO_BITS_READ4_000, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t : public ScomRegister<0xA1012> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t, FIFO_BITS_READ0_001, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t, FIFO_BITS_READ2_001, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t, FIFO_BITS_READ3_001, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t, FIFO_BITS_READ4_001, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t : public ScomRegister<0xA2012> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t, FIFO_BITS_READ0_002, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t, FIFO_BITS_READ2_002, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t, FIFO_BITS_READ3_002, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t, FIFO_BITS_READ4_002, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t : public ScomRegister<0xA3012> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t, FIFO_BITS_READ0_003, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t, FIFO_BITS_READ2_003, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t, FIFO_BITS_READ3_003, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t, FIFO_BITS_READ4_003, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_t : public ScomRegister<0xA000E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_t, PORT_BUSY_000, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C_t : public ScomRegister<0xA100E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C_t, PORT_BUSY_001, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D_t : public ScomRegister<0xA200E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D_t, PORT_BUSY_002, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E_t : public ScomRegister<0xA300E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E_t, PORT_BUSY_003, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B_t : public ScomRegister<0xA000C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B_t, IMM_RESET_ERRORS_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_C_t : public ScomRegister<0xA100C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_C_t, IMM_RESET_ERRORS_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_D_t : public ScomRegister<0xA200C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_D_t, IMM_RESET_ERRORS_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_E_t : public ScomRegister<0xA300C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_E_t, IMM_RESET_ERRORS_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B_t : public ScomRegister<0xA000B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B_t, IMM_RESET_I2C_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_C_t : public ScomRegister<0xA100B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_C_t, IMM_RESET_I2C_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_D_t : public ScomRegister<0xA200B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_D_t, IMM_RESET_I2C_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_E_t : public ScomRegister<0xA300B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_E_t, IMM_RESET_I2C_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B_t : public ScomRegister<0xA000F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B_t, IMM_RESET_S_SCL_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_C_t : public ScomRegister<0xA100F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_C_t, IMM_RESET_S_SCL_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_D_t : public ScomRegister<0xA200F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_D_t, IMM_RESET_S_SCL_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_E_t : public ScomRegister<0xA300F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_E_t, IMM_RESET_S_SCL_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B_t : public ScomRegister<0xA0011> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B_t, IMM_RESET_S_SDA_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_C_t : public ScomRegister<0xA1011> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_C_t, IMM_RESET_S_SDA_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_D_t : public ScomRegister<0xA2011> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_D_t, IMM_RESET_S_SDA_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_E_t : public ScomRegister<0xA3011> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_E_t, IMM_RESET_S_SDA_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B_t : public ScomRegister<0xA000D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B_t, IMM_SET_S_SCL_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_C_t : public ScomRegister<0xA100D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_C_t, IMM_SET_S_SCL_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_D_t : public ScomRegister<0xA200D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_D_t, IMM_SET_S_SCL_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_E_t : public ScomRegister<0xA300D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_E_t, IMM_SET_S_SCL_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B_t : public ScomRegister<0xA0010> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B_t, IMM_SET_S_SDA_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_C_t : public ScomRegister<0xA1010> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_C_t, IMM_SET_S_SDA_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_D_t : public ScomRegister<0xA2010> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_D_t, IMM_SET_S_SDA_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_E_t : public ScomRegister<0xA3010> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_E_t, IMM_SET_S_SDA_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPTS_B_t : public ScomRegister<0xA000A> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPTS_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_B_t, INTS_000, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPTS_C_t : public ScomRegister<0xA100A> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPTS_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_C_t, INTS_001, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPTS_D_t : public ScomRegister<0xA200A> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPTS_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_D_t, INTS_002, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPTS_E_t : public ScomRegister<0xA300A> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPTS_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_E_t, INTS_003, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPTS_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t : public ScomRegister<0xA0009> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INVALID_CMD_000, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, LBUS_PARITY_ERROR_000, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, BE_OV_ERROR_000, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, BE_ACC_ERROR_000, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, ARBITRATION_LOST_ERROR_000, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, NACK_RECEIVED_ERROR_000, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, DATA_REQUEST_000, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_CMD_COMPLETE_000, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, STOP_ERROR_000, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_I2C_BUSY_000, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_NOT_I2C_BUSY_000, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_SCL_EQ_1_000, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_SCL_EQ_000_000, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_SDA_EQ_1_000, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, INT_CONDS_SDA_EQ_000_000, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t : public ScomRegister<0xA1009> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INVALID_CMD_001, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, LBUS_PARITY_ERROR_001, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, BE_OV_ERROR_001, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, BE_ACC_ERROR_001, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, ARBITRATION_LOST_ERROR_001, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, NACK_RECEIVED_ERROR_001, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, DATA_REQUEST_001, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_CMD_COMPLETE_001, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, STOP_ERROR_001, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_I2C_BUSY_001, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_NOT_I2C_BUSY_001, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_SCL_EQ_1_001, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_SCL_EQ_001_001, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_SDA_EQ_1_001, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, INT_CONDS_SDA_EQ_001_001, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t : public ScomRegister<0xA2009> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INVALID_CMD_002, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, LBUS_PARITY_ERROR_002, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, BE_OV_ERROR_002, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, BE_ACC_ERROR_002, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, ARBITRATION_LOST_ERROR_002, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, NACK_RECEIVED_ERROR_002, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, DATA_REQUEST_002, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_CMD_COMPLETE_002, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, STOP_ERROR_002, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_I2C_BUSY_002, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_NOT_I2C_BUSY_002, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_SCL_EQ_1_002, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_SCL_EQ_002_002, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_SDA_EQ_1_002, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, INT_CONDS_SDA_EQ_002_002, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t : public ScomRegister<0xA3009> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INVALID_CMD_003, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, LBUS_PARITY_ERROR_003, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, BE_OV_ERROR_003, 18); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, BE_ACC_ERROR_003, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, ARBITRATION_LOST_ERROR_003, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, NACK_RECEIVED_ERROR_003, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, DATA_REQUEST_003, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_CMD_COMPLETE_003, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, STOP_ERROR_003, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_I2C_BUSY_003, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_NOT_I2C_BUSY_003, 26); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_SCL_EQ_1_003, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_SCL_EQ_003_003, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_SDA_EQ_1_003, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, INT_CONDS_SDA_EQ_003_003, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_t : public ScomRegister<0xA0008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_t, INT_MASK_000, 16, 16); \
            _SCOMT_EXTRA_PUTSCOM(putScom_AND, 0xA000A); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0xA0009); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_C_t : public ScomRegister<0xA1008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_C_t, INT_MASK_001, 16, 16); \
            _SCOMT_EXTRA_PUTSCOM(putScom_AND, 0xA100A); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0xA1009); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_D_t : public ScomRegister<0xA2008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_D_t, INT_MASK_002, 16, 16); \
            _SCOMT_EXTRA_PUTSCOM(putScom_AND, 0xA200A); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0xA2009); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_E_t : public ScomRegister<0xA3008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_E_t, INT_MASK_003, 16, 16); \
            _SCOMT_EXTRA_PUTSCOM(putScom_AND, 0xA300A); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0xA3009); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_t : public ScomRegister<0xA0008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_t, INT_MASK_000, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C_t : public ScomRegister<0xA1008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C_t, INT_MASK_001, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D_t : public ScomRegister<0xA2008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D_t, INT_MASK_002, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E_t : public ScomRegister<0xA3008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E_t, INT_MASK_003, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t : public ScomRegister<0xA0006> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, BIT_RATE_DIVISOR_000, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, PORT_NUMBER_000, 16, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, FGAT_MODE_000, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, DIAG_MODE_000, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, PACING_ALLOW_MODE_000, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, WRAP_MODE_000, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t : public ScomRegister<0xA1006> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, BIT_RATE_DIVISOR_001, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, PORT_NUMBER_001, 16, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, FGAT_MODE_001, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, DIAG_MODE_001, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, PACING_ALLOW_MODE_001, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, WRAP_MODE_001, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t : public ScomRegister<0xA2006> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, BIT_RATE_DIVISOR_002, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, PORT_NUMBER_002, 16, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, FGAT_MODE_002, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, DIAG_MODE_002, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, PACING_ALLOW_MODE_002, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, WRAP_MODE_002, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t : public ScomRegister<0xA3006> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, BIT_RATE_DIVISOR_003, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, PORT_NUMBER_003, 16, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, FGAT_MODE_003, 28); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, DIAG_MODE_003, 29); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, PACING_ALLOW_MODE_003, 30); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, WRAP_MODE_003, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_MODE_REGISTER_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_t : public ScomRegister<0xA03FF> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_t, LOCK_ENABLE_000, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_t, ID_000, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_t, ACTIVITY_000, 8, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C_t : public ScomRegister<0xA13FF> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C_t, LOCK_ENABLE_001, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C_t, ID_001, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C_t, ACTIVITY_001, 8, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D_t : public ScomRegister<0xA23FF> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D_t, LOCK_ENABLE_002, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D_t, ID_002, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D_t, ACTIVITY_002, 8, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E_t : public ScomRegister<0xA33FF> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E_t, LOCK_ENABLE_003, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E_t, ID_003, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E_t, ACTIVITY_003, 8, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B_t : public ScomRegister<0xA03FE> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B_t, READ_PROTECT_ENABLE_000, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B_t, WRITE_PROTECT_ENABLE_000, 1); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_C_t : public ScomRegister<0xA13FE> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_C_t, READ_PROTECT_ENABLE_001, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_C_t, WRITE_PROTECT_ENABLE_001, 1); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_D_t : public ScomRegister<0xA23FE> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_D_t, READ_PROTECT_ENABLE_002, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_D_t, WRITE_PROTECT_ENABLE_002, 1); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_E_t : public ScomRegister<0xA33FE> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_E_t, READ_PROTECT_ENABLE_003, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_E_t, WRITE_PROTECT_ENABLE_003, 1); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESET_REGISTER_B_t : public ScomRegister<0xA0001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESET_REGISTER_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESET_REGISTER_B_t, OVERALL_RESET_000, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESET_REGISTER_C_t : public ScomRegister<0xA1001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESET_REGISTER_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESET_REGISTER_C_t, OVERALL_RESET_001, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESET_REGISTER_D_t : public ScomRegister<0xA2001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESET_REGISTER_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESET_REGISTER_D_t, OVERALL_RESET_002, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESET_REGISTER_E_t : public ScomRegister<0xA3001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESET_REGISTER_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESET_REGISTER_E_t, OVERALL_RESET_003, 0); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_t : public ScomRegister<0xA000D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_t, RESID_FE_LEN_000, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_t, RESID_BE_LEN_000, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C_t : public ScomRegister<0xA100D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C_t, RESID_FE_LEN_001, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C_t, RESID_BE_LEN_001, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D_t : public ScomRegister<0xA200D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D_t, RESID_FE_LEN_002, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D_t, RESID_BE_LEN_002, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E_t : public ScomRegister<0xA300D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E_t, RESID_FE_LEN_003, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E_t, RESID_BE_LEN_003, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t : public ScomRegister<0xA0002> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_ADDR_NVLD_000, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_WRITE_NVLD_000, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_READ_NVLD_000, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_ADDR_P_ERR_000, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_PAR_ERR_000, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_LB_PARITY_ERROR_000, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, READ_DATA_4_000, 6, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_WAITING_IN_I2C_QUEUE_000, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, ECC_CORRECTED_ERROR_000, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, ECC_UNCORRECTED_ERROR_000, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, ECC_CONFIG_ERROR_000, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_BUSY_000, 44); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_INVALID_COMMAND_000, 45); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_PARITY_ERROR_000, 46); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_BACK_END_OVERRUN_ERROR_000, 47); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_BACK_END_ACCESS_ERROR_000, 48); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_ARBITRATION_LOST_ERROR_000, 49); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_NACK_RECEIVED_ERROR_000, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_DATA_REQUEST_000, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_COMMAND_COMPLETE_000, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_STOP_ERROR_000, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_I2C_PORT_BUSY_000, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_I2C_INTERFACE_BUSY_000, 55); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, BUS_STATUS_FIFO_ENTRY_COUNT_000, 56, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_t, PCBIF_ERRS_000, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t : public ScomRegister<0xA1002> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_ADDR_NVLD_001, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_WRITE_NVLD_001, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_READ_NVLD_001, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_ADDR_P_ERR_001, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_PAR_ERR_001, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_LB_PARITY_ERROR_001, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, READ_DATA_4_001, 6, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_WAITING_IN_I2C_QUEUE_001, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, ECC_CORRECTED_ERROR_001, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, ECC_UNCORRECTED_ERROR_001, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, ECC_CONFIG_ERROR_001, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_BUSY_001, 44); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_INVALID_COMMAND_001, 45); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_PARITY_ERROR_001, 46); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_BACK_END_OVERRUN_ERROR_001, 47); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_BACK_END_ACCESS_ERROR_001, 48); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_ARBITRATION_LOST_ERROR_001, 49); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_NACK_RECEIVED_ERROR_001, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_DATA_REQUEST_001, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_COMMAND_COMPLETE_001, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_STOP_ERROR_001, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_I2C_PORT_BUSY_001, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_I2C_INTERFACE_BUSY_001, 55); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, BUS_STATUS_FIFO_ENTRY_COUNT_001, 56, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C_t, PCBIF_ERRS_001, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t : public ScomRegister<0xA2002> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_ADDR_NVLD_002, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_WRITE_NVLD_002, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_READ_NVLD_002, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_ADDR_P_ERR_002, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_PAR_ERR_002, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_LB_PARITY_ERROR_002, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, READ_DATA_4_002, 6, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_WAITING_IN_I2C_QUEUE_002, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, ECC_CORRECTED_ERROR_002, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, ECC_UNCORRECTED_ERROR_002, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, ECC_CONFIG_ERROR_002, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_BUSY_002, 44); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_INVALID_COMMAND_002, 45); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_PARITY_ERROR_002, 46); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_BACK_END_OVERRUN_ERROR_002, 47); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_BACK_END_ACCESS_ERROR_002, 48); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_ARBITRATION_LOST_ERROR_002, 49); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_NACK_RECEIVED_ERROR_002, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_DATA_REQUEST_002, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_COMMAND_COMPLETE_002, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_STOP_ERROR_002, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_I2C_PORT_BUSY_002, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_I2C_INTERFACE_BUSY_002, 55); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, BUS_STATUS_FIFO_ENTRY_COUNT_002, 56, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D_t, PCBIF_ERRS_002, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t : public ScomRegister<0xA3002> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_ADDR_NVLD_003, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_WRITE_NVLD_003, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_READ_NVLD_003, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_ADDR_P_ERR_003, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_PAR_ERR_003, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_LB_PARITY_ERROR_003, 5); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, READ_DATA_4_003, 6, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_WAITING_IN_I2C_QUEUE_003, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, ECC_CORRECTED_ERROR_003, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, ECC_UNCORRECTED_ERROR_003, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, ECC_CONFIG_ERROR_003, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_BUSY_003, 44); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_INVALID_COMMAND_003, 45); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_PARITY_ERROR_003, 46); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_BACK_END_OVERRUN_ERROR_003, 47); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_BACK_END_ACCESS_ERROR_003, 48); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_ARBITRATION_LOST_ERROR_003, 49); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_NACK_RECEIVED_ERROR_003, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_DATA_REQUEST_003, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_COMMAND_COMPLETE_003, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_STOP_ERROR_003, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_I2C_PORT_BUSY_003, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_I2C_INTERFACE_BUSY_003, 55); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, BUS_STATUS_FIFO_ENTRY_COUNT_003, 56, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E_t, PCBIF_ERRS_003, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t : public ScomRegister<0xA000B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, INVALID_CMD_000, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, LBUS_PARITY_ERROR_000, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, BE_OV_ERROR_000, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, BE_ACC_ERROR_000, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, ARBITRATION_LOST_ERROR_000, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, NACK_RECEIVED_ERROR_000, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, DATA_REQUEST_000, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, CMD_COMPLETE_000, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, STOP_ERROR_000, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, MAX_NUM_OF_PORTS_000, 9, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, ANY_I2C_INT_000, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, WAITING_FOR_I2C_BUSY_000, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, I2C_PORT_HISTORY_BUSY_000, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, SCL_SYN_000, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, SDA_SYN_000, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, I2C_BUSY_000, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, SELF_BUSY_000, 23); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, FIFO_ENTRY_COUNT_000, 28, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, LBUS_PARITY_ERR1_000, 40); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, I2CC_STEERED_INTERRUPTS_000, 44, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_t, EXTERNAL_STATUS_000, 48, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t : public ScomRegister<0xA100B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, INVALID_CMD_001, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, LBUS_PARITY_ERROR_001, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, BE_OV_ERROR_001, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, BE_ACC_ERROR_001, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, ARBITRATION_LOST_ERROR_001, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, NACK_RECEIVED_ERROR_001, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, DATA_REQUEST_001, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, CMD_COMPLETE_001, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, STOP_ERROR_001, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, MAX_NUM_OF_PORTS_001, 9, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, ANY_I2C_INT_001, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, WAITING_FOR_I2C_BUSY_001, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, I2C_PORT_HISTORY_BUSY_001, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, SCL_SYN_001, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, SDA_SYN_001, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, I2C_BUSY_001, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, SELF_BUSY_001, 23); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, FIFO_ENTRY_COUNT_001, 28, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, LBUS_PARITY_ERR1_001, 40); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, I2CC_STEERED_INTERRUPTS_001, 44, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C_t, EXTERNAL_STATUS_001, 48, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t : public ScomRegister<0xA200B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, INVALID_CMD_002, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, LBUS_PARITY_ERROR_002, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, BE_OV_ERROR_002, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, BE_ACC_ERROR_002, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, ARBITRATION_LOST_ERROR_002, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, NACK_RECEIVED_ERROR_002, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, DATA_REQUEST_002, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, CMD_COMPLETE_002, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, STOP_ERROR_002, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, MAX_NUM_OF_PORTS_002, 9, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, ANY_I2C_INT_002, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, WAITING_FOR_I2C_BUSY_002, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, I2C_PORT_HISTORY_BUSY_002, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, SCL_SYN_002, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, SDA_SYN_002, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, I2C_BUSY_002, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, SELF_BUSY_002, 23); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, FIFO_ENTRY_COUNT_002, 28, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, LBUS_PARITY_ERR1_002, 40); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, I2CC_STEERED_INTERRUPTS_002, 44, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D_t, EXTERNAL_STATUS_002, 48, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t : public ScomRegister<0xA300B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, INVALID_CMD_003, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, LBUS_PARITY_ERROR_003, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, BE_OV_ERROR_003, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, BE_ACC_ERROR_003, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, ARBITRATION_LOST_ERROR_003, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, NACK_RECEIVED_ERROR_003, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, DATA_REQUEST_003, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, CMD_COMPLETE_003, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, STOP_ERROR_003, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, MAX_NUM_OF_PORTS_003, 9, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, ANY_I2C_INT_003, 16); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, WAITING_FOR_I2C_BUSY_003, 17); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, I2C_PORT_HISTORY_BUSY_003, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, SCL_SYN_003, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, SDA_SYN_003, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, I2C_BUSY_003, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, SELF_BUSY_003, 23); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, FIFO_ENTRY_COUNT_003, 28, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, LBUS_PARITY_ERR1_003, 40); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, I2CC_STEERED_INTERRUPTS_003, 44, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E_t, EXTERNAL_STATUS_003, 48, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_t : public ScomRegister<0xA0007> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_t, WATERMARK_REG_000, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_t, PEEK_DATA1_000, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_t, LBUS_PARITY_ERR1_000, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C_t : public ScomRegister<0xA1007> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C_t, WATERMARK_REG_001, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C_t, PEEK_DATA1_001, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C_t, LBUS_PARITY_ERR1_001, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D_t : public ScomRegister<0xA2007> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D_t, WATERMARK_REG_002, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D_t, PEEK_DATA1_002, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D_t, LBUS_PARITY_ERR1_002, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E_t : public ScomRegister<0xA3007> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E_t, WATERMARK_REG_003, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E_t, PEEK_DATA1_003, 32, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E_t, LBUS_PARITY_ERR1_003, 40); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t : public ScomRegister<0xC0003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_CLOCK_DIVIDER, 0, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_RECEIVE_DELAY, 12, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, ENABLE_RECEIVE_PACING, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SPICTL_TRACE_ENABLE, 21); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_TRACE_SELECT, 22, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_RESET_CONTROL, 24, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_ECC_SPIMM_ADDR_CORR_DIS, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_ECC_CONTROL, 29, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SCK_MMSPISM_ENABLE, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, SPI_RESPONDER_RESET, 32, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, LOOPBACK_ENABLE, 36); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG_t, CLOCK_CONFIG_RESERVED, 37, 27); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1_t : public ScomRegister<0xC0002> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1_t, SPI_RESOURCE_LOCK, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1_t, PIB_CONTROLLER_ID, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1_t, CONFIG1_REG_UNUSED, 5, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t : public ScomRegister<0xC0001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, COUNT_N1, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, COUNT_N2, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, COUNT_RESERVED_A, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, LOOPCOUNT, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, LOOPCOUNT2, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, SHIFTER_FSM_CONTROL, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, N1_CONTROL, 48, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, N2_CONTROL, 52, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER_t, COUNT_RESERVED_B, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT_ \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT__t : public ScomRegister<0xC0000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT__t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT__t, INJECT_PULSE, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT__t, INJECT_MASK, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT__t, MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT__t, UNUSED, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING_t : public ScomRegister<0xC0004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING_t, MEMORY_MAPPING_BASE, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING_t, MEMORY_MAPPING_MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING_t, PATTERN_MATCH_COMPARE, 32, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING_t, PATTERN_MATCH_MASK, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_RECEIVE_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_RECEIVE_DATA_REG_t : public ScomRegister<0xC0006> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_RECEIVE_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_RECEIVE_DATA_REG_t, SPICTL0_RECEIVE_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_SEQUENCER_OP_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_SEQUENCER_OP_REG_t : public ScomRegister<0xC0007> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_SEQUENCER_OP_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_SEQUENCER_OP_REG_t, SPICTL0_SEQUENCER_OP_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t : public ScomRegister<0xC0008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, RDR_FULL_STATUS, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, RDR_OVER_STATUS, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, RDR_UNDER_STATUS, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, RDR_RESERVED_STATUS, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, TDR_FULL_STATUS, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, TDR_OVER_STATUS, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, TDR_UNDER_STATUS, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, TDR_RESERVED_STATUS, 7); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SEQUENCER_FSM, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SHIFTER_FSM, 16, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SEQUENCER_OP_INDEX, 28, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, COUNTER_REG_PARITY_ERRS, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, CLOCK_REG_PARITY_ERR, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SEQUENCER_REG_PARITY_ERR, 34); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SEQUENCER_FSM_PARITY_ERR, 35); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SHIFTER_FSM_PARITY_ERR, 36); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, PATTERN_REG_PARITY_ERR, 37); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, TDR_REG_PARITY_ERR, 38); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, RDR_REG_PARITY_ERR, 39); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, CONFIG_REG1_PARITY_ERR, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, UNUSED_PARITY_ERR, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ERROR_REG_PARITY_ERR, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ECC_CORRECTABLE_ERR, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ECC_UNCORRECTABLE_ERR, 44); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ECC_STATUS, 45, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, MM_ADDR_OVERLAP, 47); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ACCESS_VIOLATION, 48, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, PORT_MULTIPLEXER_ERR, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ADDR_OUT_OF_RANGE, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, MEM_MAPPING_OVERLAP, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SEQUENCER_RESPONDER_SEL_ERR, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SEQUENCER_FSM_ERR, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SHIFTER_FSM_ERR, 55); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, ANY_CONFIG_PARITY_ERR, 56); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SPI_PORT_MUX_INDICATOR, 57); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, SPI_SEC_PIB_RETRY_RSP_INFO, 58); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG_t, UNUSED, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_TRANSMIT_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL0_TRANSMIT_DATA_REG_t : public ScomRegister<0xC0005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL0_TRANSMIT_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL0_TRANSMIT_DATA_REG_t, SPICTL0_TRANSMIT_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t : public ScomRegister<0xC0023> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_CLOCK_DIVIDER, 0, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_RECEIVE_DELAY, 12, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, ENABLE_RECEIVE_PACING, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SPICTL_TRACE_ENABLE, 21); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_TRACE_SELECT, 22, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_RESET_CONTROL, 24, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_ECC_SPIMM_ADDR_CORR_DIS, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_ECC_CONTROL, 29, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SCK_MMSPISM_ENABLE, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, SPI_RESPONDER_RESET, 32, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, LOOPBACK_ENABLE, 36); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG_t, CLOCK_CONFIG_RESERVED, 37, 27); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1_t : public ScomRegister<0xC0022> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1_t, SPI_RESOURCE_LOCK, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1_t, PIB_CONTROLLER_ID, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1_t, CONFIG1_REG_UNUSED, 5, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t : public ScomRegister<0xC0021> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, COUNT_N1, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, COUNT_N2, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, COUNT_RESERVED_A, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, LOOPCOUNT, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, LOOPCOUNT2, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, SHIFTER_FSM_CONTROL, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, N1_CONTROL, 48, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, N2_CONTROL, 52, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER_t, COUNT_RESERVED_B, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT_ \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT__t : public ScomRegister<0xC0020> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT__t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT__t, INJECT_PULSE, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT__t, INJECT_MASK, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT__t, MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT__t, UNUSED, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING_t : public ScomRegister<0xC0024> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING_t, MEMORY_MAPPING_BASE, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING_t, MEMORY_MAPPING_MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING_t, PATTERN_MATCH_COMPARE, 32, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING_t, PATTERN_MATCH_MASK, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_RECEIVE_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_RECEIVE_DATA_REG_t : public ScomRegister<0xC0026> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_RECEIVE_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_RECEIVE_DATA_REG_t, SPICTL1_RECEIVE_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_SEQUENCER_OP_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_SEQUENCER_OP_REG_t : public ScomRegister<0xC0027> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_SEQUENCER_OP_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_SEQUENCER_OP_REG_t, SPICTL1_SEQUENCER_OP_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t : public ScomRegister<0xC0028> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, RDR_FULL_STATUS, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, RDR_OVER_STATUS, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, RDR_UNDER_STATUS, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, RDR_RESERVED_STATUS, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, TDR_FULL_STATUS, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, TDR_OVER_STATUS, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, TDR_UNDER_STATUS, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, TDR_RESERVED_STATUS, 7); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SEQUENCER_FSM, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SHIFTER_FSM, 16, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SEQUENCER_OP_INDEX, 28, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, COUNTER_REG_PARITY_ERRS, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, CLOCK_REG_PARITY_ERR, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SEQUENCER_REG_PARITY_ERR, 34); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SEQUENCER_FSM_PARITY_ERR, 35); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SHIFTER_FSM_PARITY_ERR, 36); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, PATTERN_REG_PARITY_ERR, 37); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, TDR_REG_PARITY_ERR, 38); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, RDR_REG_PARITY_ERR, 39); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, CONFIG_REG1_PARITY_ERR, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, UNUSED_PARITY_ERR, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ERROR_REG_PARITY_ERR, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ECC_CORRECTABLE_ERR, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ECC_UNCORRECTABLE_ERR, 44); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ECC_STATUS, 45, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, MM_ADDR_OVERLAP, 47); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ACCESS_VIOLATION, 48, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, PORT_MULTIPLEXER_ERR, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ADDR_OUT_OF_RANGE, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, MEM_MAPPING_OVERLAP, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SEQUENCER_RESPONDER_SEL_ERR, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SEQUENCER_FSM_ERR, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SHIFTER_FSM_ERR, 55); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, ANY_CONFIG_PARITY_ERR, 56); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SPI_PORT_MUX_INDICATOR, 57); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, SPI_SEC_PIB_RETRY_RSP_INFO, 58); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG_t, UNUSED, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_TRANSMIT_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL1_TRANSMIT_DATA_REG_t : public ScomRegister<0xC0025> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL1_TRANSMIT_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL1_TRANSMIT_DATA_REG_t, SPICTL1_TRANSMIT_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t : public ScomRegister<0xC0043> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_CLOCK_DIVIDER, 0, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_RECEIVE_DELAY, 12, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, ENABLE_RECEIVE_PACING, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SPICTL_TRACE_ENABLE, 21); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_TRACE_SELECT, 22, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_RESET_CONTROL, 24, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_ECC_SPIMM_ADDR_CORR_DIS, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_ECC_CONTROL, 29, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SCK_MMSPISM_ENABLE, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, SPI_RESPONDER_RESET, 32, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, LOOPBACK_ENABLE, 36); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG_t, CLOCK_CONFIG_RESERVED, 37, 27); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1_t : public ScomRegister<0xC0042> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1_t, SPI_RESOURCE_LOCK, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1_t, PIB_CONTROLLER_ID, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1_t, CONFIG1_REG_UNUSED, 5, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t : public ScomRegister<0xC0041> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, COUNT_N1, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, COUNT_N2, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, COUNT_RESERVED_A, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, LOOPCOUNT, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, LOOPCOUNT2, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, SHIFTER_FSM_CONTROL, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, N1_CONTROL, 48, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, N2_CONTROL, 52, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER_t, COUNT_RESERVED_B, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT_ \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT__t : public ScomRegister<0xC0040> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT__t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT__t, INJECT_PULSE, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT__t, INJECT_MASK, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT__t, MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT__t, UNUSED, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING_t : public ScomRegister<0xC0044> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING_t, MEMORY_MAPPING_BASE, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING_t, MEMORY_MAPPING_MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING_t, PATTERN_MATCH_COMPARE, 32, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING_t, PATTERN_MATCH_MASK, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_RECEIVE_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_RECEIVE_DATA_REG_t : public ScomRegister<0xC0046> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_RECEIVE_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_RECEIVE_DATA_REG_t, SPICTL2_RECEIVE_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_SEQUENCER_OP_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_SEQUENCER_OP_REG_t : public ScomRegister<0xC0047> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_SEQUENCER_OP_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_SEQUENCER_OP_REG_t, SPICTL2_SEQUENCER_OP_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t : public ScomRegister<0xC0048> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, RDR_FULL_STATUS, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, RDR_OVER_STATUS, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, RDR_UNDER_STATUS, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, RDR_RESERVED_STATUS, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, TDR_FULL_STATUS, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, TDR_OVER_STATUS, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, TDR_UNDER_STATUS, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, TDR_RESERVED_STATUS, 7); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SEQUENCER_FSM, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SHIFTER_FSM, 16, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SEQUENCER_OP_INDEX, 28, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, COUNTER_REG_PARITY_ERRS, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, CLOCK_REG_PARITY_ERR, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SEQUENCER_REG_PARITY_ERR, 34); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SEQUENCER_FSM_PARITY_ERR, 35); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SHIFTER_FSM_PARITY_ERR, 36); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, PATTERN_REG_PARITY_ERR, 37); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, TDR_REG_PARITY_ERR, 38); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, RDR_REG_PARITY_ERR, 39); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, CONFIG_REG1_PARITY_ERR, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, UNUSED_PARITY_ERR, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ERROR_REG_PARITY_ERR, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ECC_CORRECTABLE_ERR, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ECC_UNCORRECTABLE_ERR, 44); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ECC_STATUS, 45, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, MM_ADDR_OVERLAP, 47); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ACCESS_VIOLATION, 48, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, PORT_MULTIPLEXER_ERR, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ADDR_OUT_OF_RANGE, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, MEM_MAPPING_OVERLAP, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SEQUENCER_RESPONDER_SEL_ERR, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SEQUENCER_FSM_ERR, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SHIFTER_FSM_ERR, 55); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, ANY_CONFIG_PARITY_ERR, 56); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SPI_PORT_MUX_INDICATOR, 57); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, SPI_SEC_PIB_RETRY_RSP_INFO, 58); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG_t, UNUSED, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_TRANSMIT_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL2_TRANSMIT_DATA_REG_t : public ScomRegister<0xC0045> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL2_TRANSMIT_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL2_TRANSMIT_DATA_REG_t, SPICTL2_TRANSMIT_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t : public ScomRegister<0xC0063> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_CLOCK_DIVIDER, 0, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_RECEIVE_DELAY, 12, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, ENABLE_RECEIVE_PACING, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SPICTL_TRACE_ENABLE, 21); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_TRACE_SELECT, 22, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_RESET_CONTROL, 24, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_ECC_SPIMM_ADDR_CORR_DIS, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_ECC_CONTROL, 29, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SCK_MMSPISM_ENABLE, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, SPI_RESPONDER_RESET, 32, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, LOOPBACK_ENABLE, 36); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG_t, CLOCK_CONFIG_RESERVED, 37, 27); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1_t : public ScomRegister<0xC0062> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1_t, SPI_RESOURCE_LOCK, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1_t, PIB_CONTROLLER_ID, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1_t, CONFIG1_REG_UNUSED, 5, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t : public ScomRegister<0xC0061> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, COUNT_N1, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, COUNT_N2, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, COUNT_RESERVED_A, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, LOOPCOUNT, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, LOOPCOUNT2, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, SHIFTER_FSM_CONTROL, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, N1_CONTROL, 48, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, N2_CONTROL, 52, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER_t, COUNT_RESERVED_B, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT_ \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT__t : public ScomRegister<0xC0060> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT__t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT__t, INJECT_PULSE, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT__t, INJECT_MASK, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT__t, MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT__t, UNUSED, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING_t : public ScomRegister<0xC0064> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING_t, MEMORY_MAPPING_BASE, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING_t, MEMORY_MAPPING_MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING_t, PATTERN_MATCH_COMPARE, 32, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING_t, PATTERN_MATCH_MASK, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_RECEIVE_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_RECEIVE_DATA_REG_t : public ScomRegister<0xC0066> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_RECEIVE_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_RECEIVE_DATA_REG_t, SPICTL3_RECEIVE_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_SEQUENCER_OP_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_SEQUENCER_OP_REG_t : public ScomRegister<0xC0067> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_SEQUENCER_OP_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_SEQUENCER_OP_REG_t, SPICTL3_SEQUENCER_OP_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t : public ScomRegister<0xC0068> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, RDR_FULL_STATUS, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, RDR_OVER_STATUS, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, RDR_UNDER_STATUS, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, RDR_RESERVED_STATUS, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, TDR_FULL_STATUS, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, TDR_OVER_STATUS, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, TDR_UNDER_STATUS, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, TDR_RESERVED_STATUS, 7); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SEQUENCER_FSM, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SHIFTER_FSM, 16, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SEQUENCER_OP_INDEX, 28, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, COUNTER_REG_PARITY_ERRS, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, CLOCK_REG_PARITY_ERR, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SEQUENCER_REG_PARITY_ERR, 34); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SEQUENCER_FSM_PARITY_ERR, 35); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SHIFTER_FSM_PARITY_ERR, 36); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, PATTERN_REG_PARITY_ERR, 37); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, TDR_REG_PARITY_ERR, 38); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, RDR_REG_PARITY_ERR, 39); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, CONFIG_REG1_PARITY_ERR, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, UNUSED_PARITY_ERR, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ERROR_REG_PARITY_ERR, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ECC_CORRECTABLE_ERR, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ECC_UNCORRECTABLE_ERR, 44); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ECC_STATUS, 45, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, MM_ADDR_OVERLAP, 47); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ACCESS_VIOLATION, 48, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, PORT_MULTIPLEXER_ERR, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ADDR_OUT_OF_RANGE, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, MEM_MAPPING_OVERLAP, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SEQUENCER_RESPONDER_SEL_ERR, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SEQUENCER_FSM_ERR, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SHIFTER_FSM_ERR, 55); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, ANY_CONFIG_PARITY_ERR, 56); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SPI_PORT_MUX_INDICATOR, 57); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, SPI_SEC_PIB_RETRY_RSP_INFO, 58); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG_t, UNUSED, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_TRANSMIT_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL3_TRANSMIT_DATA_REG_t : public ScomRegister<0xC0065> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL3_TRANSMIT_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL3_TRANSMIT_DATA_REG_t, SPICTL3_TRANSMIT_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t : public ScomRegister<0xC0083> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_CLOCK_DIVIDER, 0, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_RECEIVE_DELAY, 12, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, ENABLE_RECEIVE_PACING, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SPICTL_TRACE_ENABLE, 21); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_TRACE_SELECT, 22, 2); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_RESET_CONTROL, 24, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_ECC_SPIMM_ADDR_CORR_DIS, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_ECC_CONTROL, 29, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SCK_MMSPISM_ENABLE, 31); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, SPI_RESPONDER_RESET, 32, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, LOOPBACK_ENABLE, 36); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG_t, CLOCK_CONFIG_RESERVED, 37, 27); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1 \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1_t : public ScomRegister<0xC0082> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1_t, SPI_RESOURCE_LOCK, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1_t, PIB_CONTROLLER_ID, 1, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1_t, CONFIG1_REG_UNUSED, 5, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t : public ScomRegister<0xC0081> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, COUNT_N1, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, COUNT_N2, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, COUNT_RESERVED_A, 16, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, LOOPCOUNT, 24, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, LOOPCOUNT2, 32, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, SHIFTER_FSM_CONTROL, 40, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, N1_CONTROL, 48, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, N2_CONTROL, 52, 4); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER_t, COUNT_RESERVED_B, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT_ \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT__t : public ScomRegister<0xC0080> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT__t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT__t, INJECT_PULSE, 0, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT__t, INJECT_MASK, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT__t, MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT__t, UNUSED, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING_t : public ScomRegister<0xC0084> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING_t, MEMORY_MAPPING_BASE, 0, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING_t, MEMORY_MAPPING_MASK, 16, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING_t, PATTERN_MATCH_COMPARE, 32, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING_t, PATTERN_MATCH_MASK, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_RECEIVE_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_RECEIVE_DATA_REG_t : public ScomRegister<0xC0086> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_RECEIVE_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_RECEIVE_DATA_REG_t, SPICTL4_RECEIVE_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_SEQUENCER_OP_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_SEQUENCER_OP_REG_t : public ScomRegister<0xC0087> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_SEQUENCER_OP_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_SEQUENCER_OP_REG_t, SPICTL4_SEQUENCER_OP_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t : public ScomRegister<0xC0088> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, RDR_FULL_STATUS, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, RDR_OVER_STATUS, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, RDR_UNDER_STATUS, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, RDR_RESERVED_STATUS, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, TDR_FULL_STATUS, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, TDR_OVER_STATUS, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, TDR_UNDER_STATUS, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, TDR_RESERVED_STATUS, 7); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SEQUENCER_FSM, 8, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SHIFTER_FSM, 16, 12); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SEQUENCER_OP_INDEX, 28, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, COUNTER_REG_PARITY_ERRS, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, CLOCK_REG_PARITY_ERR, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SEQUENCER_REG_PARITY_ERR, 34); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SEQUENCER_FSM_PARITY_ERR, 35); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SHIFTER_FSM_PARITY_ERR, 36); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, PATTERN_REG_PARITY_ERR, 37); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, TDR_REG_PARITY_ERR, 38); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, RDR_REG_PARITY_ERR, 39); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, CONFIG_REG1_PARITY_ERR, 40); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, UNUSED_PARITY_ERR, 41); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ERROR_REG_PARITY_ERR, 42); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ECC_CORRECTABLE_ERR, 43); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ECC_UNCORRECTABLE_ERR, 44); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ECC_STATUS, 45, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, MM_ADDR_OVERLAP, 47); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ACCESS_VIOLATION, 48, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, PORT_MULTIPLEXER_ERR, 50); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ADDR_OUT_OF_RANGE, 51); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, MEM_MAPPING_OVERLAP, 52); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SEQUENCER_RESPONDER_SEL_ERR, 53); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SEQUENCER_FSM_ERR, 54); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SHIFTER_FSM_ERR, 55); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, ANY_CONFIG_PARITY_ERR, 56); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SPI_PORT_MUX_INDICATOR, 57); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, SPI_SEC_PIB_RETRY_RSP_INFO, 58); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG_t, UNUSED, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_TRANSMIT_DATA_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPIMC_SPICTL4_TRANSMIT_DATA_REG_t : public ScomRegister<0xC0085> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPIMC_SPICTL4_TRANSMIT_DATA_REG_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPIMC_SPICTL4_TRANSMIT_DATA_REG_t, SPICTL4_TRANSMIT_DATA_REG_Q, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t : public ScomRegister<0xD0006> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, ADDR, 0, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, R_NW, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, BUSY, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, IMPRECISE_ERROR_PENDING, 34); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, RSP_INFO, 49, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, IFETCH_PENDING, 62); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_t, DATAOP_PENDING, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t : public ScomRegister<0xD0009> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t, ICACHE_TAG_ADDR, 0, 27); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t, ICACHE_ERR, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t, MIB_XISIB_PIB_IFETCH_PENDING, 34); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t, PPE_XIMEM_MEM_IFETCH_PENDING, 35); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_t, ICACHE_VALID, 36, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t : public ScomRegister<0xD0007> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, ADDR, 0, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, R_NW, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, BUSY, 33); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, IMPRECISE_ERROR_PENDING, 34); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, BYTE_ENABLE, 35, 8); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, LINE_MODE, 43); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, ERROR, 49, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, IFETCH_PENDING, 62); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_t, DATAOP_PENDING, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_t : public ScomRegister<0xD0008> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_t, STORE_ADDRESS, 0, 32); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_t, PPE_XIMEM_MEM_IMPRECISE_ERROR_PENDING, 35); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_t, SGB_BYTE_VALID, 36, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_t, SGB_FLUSH_PENDING, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_t : public ScomRegister<0xD000F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_t, SRR0_SRR0, 0, 30); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_t, LR_LR, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t : public ScomRegister<0xD0005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_HS, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_HC, 1, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_HCP, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_RIP, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_SIP, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_TRAP, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_IAC, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, NULL_MSR_SIBRC, 9, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_RDAC, 12); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_WDAC, 13); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, NULL_MSR_WE, 14); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_TRH, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_SMS, 16, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, NULL_MSR_LP, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_EP, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_PTR, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_ST, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_MFE, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, XSR_MCS, 29, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_t, IAR, 32, 30); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t : public ScomRegister<0xD0003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_HS, 0); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_HC, 1, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_HCP, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_RIP, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_SIP, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_TRAP, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_IAC, 8); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, NULL_MSR_SIBRC, 9, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_RDAC, 12); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_WDAC, 13); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, NULL_MSR_WE, 14); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_TRH, 15); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_SMS, 16, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, NULL_MSR_LP, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_EP, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_PTR, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_ST, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_MFE, 28); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, XSR_MCS, 29, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_t, SPRG0, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_t : public ScomRegister<0xD0004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_t, IR, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_t, EDR, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_t : public ScomRegister<0xD0002> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_t, PPE_XIRAMEDR_IR, 0, 32); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_t, SPRG0, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_t : public ScomRegister<0xD0001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_t, PPE_XIXCR_XCR, 1, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_t, SPRG0, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_t : public ScomRegister<0xD0000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_t, PPE_XIXCR_XCR, 1, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_t, NULL_CTR_CTR, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_t : public ScomRegister<0xD001B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_t, CORRECTED_ERROR, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_t, UNCORRECTED_ERROR, 1); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_t, ARRAY_ADDRESS, 2, 18); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_t, BIT_LOCATION, 20, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t : public ScomRegister<0xD0018> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, ECC_UNCORRECTED_ERR_PIB, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, BAD_ARRAY_ADDR_PIB, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, WRT_RST_INTRPT_PIB, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, RD_RST_INTRPT_PIB, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, ECC_UNCORRECTED_ERR_FACES, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, BAD_ARRAY_ADDR_FACES, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, WRT_RST_INTRPT_FACES, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_t, RD_RST_INTRPT_FACES, 26); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER_t : public ScomRegister<0xD0011> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER_t, ADDRESS_POINTER, 46, 18); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_t : public ScomRegister<0xD0010> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_t, AUTO_PRE_INCREMENT_PIB, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_t, AUTO_POST_DECREMENT_PIB, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_t, DISABLE_ECC, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_t, FENCE_ABIST_CMP_FAR, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER_t : public ScomRegister<0xD0016> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER_t, RESET, 0, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t : public ScomRegister<0xD0015> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ADDR_INVALID_PIB, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, WRITE_INVALID_PIB, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, READ_INVALID_PIB, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ECC_UNCORRECTED_ERROR_PIB, 3); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ECC_CORRECTED_ERROR_PIB, 4); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, BAD_ARRAY_ADDRESS_PIB, 5); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, WRITE_RST_INTERRUPT_PIB, 6); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, READ_RST_INTERRUPT_PIB, 7); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ADDR_INVALID_FACES, 19); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, WRITE_INVALID_FACES, 20); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, READ_INVALID_FACES, 21); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ECC_UNCORRECTED_ERROR_FACES, 22); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ECC_CORRECTED_ERROR_FACES, 23); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, BAD_ARRAY_ADDRESS_FACES, 24); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, WRITE_RST_INTERRUPT_FACES, 25); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, READ_RST_INTERRUPT_FACES, 26); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ADDR_RESET_INTR_PIB, 32, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_t, ADDR_RESET_INTR_FACES, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_MODE \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_TPC_ITR_FMU_MODE_t : public ScomRegister<0x1020000> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_TPC_ITR_FMU_MODE_t); \
            _SCOMT_INT_FIELD(T_TPCHIP_TPC_ITR_FMU_MODE_t, TOD_CNTR_REF, 0, 12); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_MODE_t, UNUSED1, 16); \
            _SCOMT_INT_FIELD(T_TPCHIP_TPC_ITR_FMU_MODE_t, POWER_UP_CNTR_REF, 17, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_TPC_ITR_FMU_MODE_t, UNUSED2, 20, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_t : public ScomRegister<0x1020004> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_t, FMU_PULSE_GEN_PARITY_ERR, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_t, FMU_MODE_PARITY_ERR, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_t, RESULT_AVAILABLE, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_t, OSC_PULSE1_CNTR, 4, 24); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_t : public ScomRegister<0x1020005> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_t, FMU_PULSE_GEN_PARITY_ERR, 1); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_t, FMU_MODE_PARITY_ERR, 2); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_t, RESULT_AVAILABLE, 3); \
            _SCOMT_INT_FIELD(T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_t, OSC_PULSE2_CNTR, 4, 24); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_PULSE_GEN \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_t : public ScomRegister<0x1020001> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_t, FMU_INT_PULSE_ENA, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_t, UNUSED3, 1); \
            _SCOMT_INT_FIELD(T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_t, FMU_INT_PULSE_CNTR_REF, 2, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_TRIGGER \
    _SCOMT_OPEN_NAMESPACE(ody) \
    class T_TPCHIP_TPC_ITR_FMU_TRIGGER_t : public ScomRegister<0x1020003> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(T_TPCHIP_TPC_ITR_FMU_TRIGGER_t); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_TRIGGER_t, MEASURE, 0); \
            _SCOMT_BOOL_FIELD(T_TPCHIP_TPC_ITR_FMU_TRIGGER_t, FSM_RESET, 1); \
    }; _SCOMT_CLOSE_NAMESPACE
