#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 26 23:02:35 2023
# Process ID: 25452
# Current directory: E:/HIT_Project/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23544 E:\HIT_Project\lab_4\lab_4\lab_4.xpr
# Log file: E:/HIT_Project/lab_4/lab_4/vivado.log
# Journal file: E:/HIT_Project/lab_4/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/HIT_Project/lab_4/lab_4/lab_4.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/HIT_Project/lab_4/lab_4/cpu_simple_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.172 ; gain = 0.000
update_compile_order -fileset sources_1exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 23:03:18 2023...
nching behavioral simulation in 'E:/HIT_Project/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HIT_Project/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HIT_Project/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/HIT_Project/lab_4/lab_4/cpu_simple_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/HIT_Project/lab_4/lab_4/cpu_simple_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HIT_Project/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {E:/HIT_Project/lab_4/lab_4/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
