Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 30 01:17:20 2023
| Host         : DESKTOP-695FRHT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_wrapper_timing_summary_routed.rpt -pb top_design_wrapper_timing_summary_routed.pb -rpx top_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED0_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.504ns  (logic 5.087ns (59.820%)  route 3.417ns (40.180%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.749     3.196    top_design_i/top/SW[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.124     3.320 r  top_design_i/top/LED0_B_INST_0/O
                         net (fo=1, routed)           1.668     4.988    LED0_B_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.516     8.504 r  LED0_B_OBUF_inst/O
                         net (fo=0)                   0.000     8.504    LED0_B
    F15                                                               r  LED0_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED0_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.967ns (69.384%)  route 2.192ns (30.616%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           2.192     3.638    LED0_G_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     7.159 r  LED0_G_OBUF_inst/O
                         net (fo=0)                   0.000     7.159    LED0_G
    G17                                                               r  LED0_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 4.989ns (71.565%)  route 1.982ns (28.435%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.982     3.448    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.523     6.971 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.971    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.976ns (71.514%)  route 1.982ns (28.486%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.982     3.441    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518     6.959 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.959    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 4.966ns (71.474%)  route 1.982ns (28.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.982     3.424    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.525     6.949 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.949    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.965ns (71.466%)  route 1.982ns (28.534%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           1.982     3.424    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.523     6.947 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.947    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.434ns (78.735%)  route 0.387ns (21.265%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.387     0.597    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.224     1.821 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.821    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.436ns (78.758%)  route 0.387ns (21.242%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.387     0.597    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.225     1.823 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.823    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.445ns (78.871%)  route 0.387ns (21.129%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.387     0.614    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.833 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.833    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.458ns (79.012%)  route 0.387ns (20.988%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.387     0.621    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.224     1.845 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.845    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED0_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.436ns (74.804%)  route 0.484ns (25.196%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.484     0.699    LED0_G_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.920 r  LED0_G_OBUF_inst/O
                         net (fo=0)                   0.000     1.920    LED0_G
    G17                                                               r  LED0_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED0_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.477ns (59.903%)  route 0.989ns (40.097%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.670     0.885    top_design_i/top/SW[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  top_design_i/top/LED0_B_INST_0/O
                         net (fo=1, routed)           0.319     1.249    LED0_B_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.217     2.466 r  LED0_B_OBUF_inst/O
                         net (fo=0)                   0.000     2.466    LED0_B
    F15                                                               r  LED0_B (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYS_CLK
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            CK_IO28
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.360ns (51.725%)  route 4.069ns (48.275%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                    500.000   500.000 f  
    R2                                                0.000   500.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000   500.000    SYS_CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854   500.854 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           4.069   504.923    CK_IO28_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.505   508.429 f  CK_IO28_OBUF_inst/O
                         net (fo=0)                   0.000   508.429    CK_IO28
    R11                                                               f  CK_IO28 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYS_CLK
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            CK_IO28
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.526ns (50.364%)  route 1.504ns (49.636%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.504     1.824    CK_IO28_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.207     3.030 r  CK_IO28_OBUF_inst/O
                         net (fo=0)                   0.000     3.030    CK_IO28
    R11                                                               r  CK_IO28 (OUT)
  -------------------------------------------------------------------    -------------------





