// Seed: 89101482
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_2.id_2 = 0;
  logic [1 'h0 : -1] id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd95,
    parameter id_2 = 32'd70
) (
    output uwire _id_0,
    input  tri   id_1,
    input  tri0  _id_2
);
  logic [id_0 : id_2] id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd53
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_3
  );
endmodule
