{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1614968966035 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1614968966036 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1614968966037 ""}
{ "Info" "" "" "2021.03.05.13:30:47 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2021.03.05.13:30:47 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1614969047748 ""}
{ "Info" "" "" "2021.03.05.13:30:47 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2021.03.05.13:30:47 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1614969047801 ""}
{ "Info" "soc_system_generation.rpt" "" "2021.03.05.13:32:19 Info: Saving generation log to /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Saving generation log to /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system" 0 0 "Shell" 0 -1 1614969139342 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Starting: Create simulation model" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1614969139347 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA4U23C6" "" "2021.03.05.13:32:19 Info: qsys-generate /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system" {  } {  } 0 0 "2021.03.05.13:32:19 Info: qsys-generate /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system" 0 0 "Shell" 0 -1 1614969139374 ""}
{ "Info" "soc_system.qsys" "" "2021.03.05.13:32:19 Info: Loading DE0_NANO_SOC_GHRD" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Loading DE0_NANO_SOC_GHRD" 0 0 "Shell" 0 -1 1614969139620 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Reading input file" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Reading input file" 0 0 "Shell" 0 -1 1614969139759 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969139782 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module button_pio" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1614969139784 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1614969139788 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1614969139789 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969139791 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1614969139792 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1614969139798 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1614969139801 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1614969139802 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module hps_0" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1614969139819 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1614969139847 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1614969139848 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1614969139849 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1614969139849 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1614969139856 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1614969139857 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969139858 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module led_pio" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1614969139859 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1614969139860 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1614969139861 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]\n2021.03.05.13:32:19 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]\n2021.03.05.13:32:19 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1614969139863 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Building connections" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Building connections" 0 0 "Shell" 0 -1 1614969139879 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Parameterizing connections" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1614969139891 ""}
{ "Info" "" "" "2021.03.05.13:32:19 Info: Validating" {  } {  } 0 0 "2021.03.05.13:32:19 Info: Validating" 0 0 "Shell" 0 -1 1614969139893 ""}
{ "Info" "" "" "2021.03.05.13:32:53 Info: Done reading input file" {  } {  } 0 0 "2021.03.05.13:32:53 Info: Done reading input file" 0 0 "Shell" 0 -1 1614969173819 ""}
{ "Info" "" "" "2021.03.05.13:33:05 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.05.13:33:05 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1614969185412 ""}
{ "Info" "" "" "2021.03.05.13:33:05 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.05.13:33:05 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1614969185427 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.05.13:33:05 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2021.03.05.13:33:05 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2021.03.05.13:33:05 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2021.03.05.13:33:05 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2021.03.05.13:33:05 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2021.03.05.13:33:05 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1614969185430 ""}
{ "Warning" "" "" "2021.03.05.13:33:05 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.05.13:33:05 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1614969185432 ""}
{ "Info" "" "" "2021.03.05.13:33:05 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.05.13:33:05 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1614969185457 ""}
{ "Info" "" "" "2021.03.05.13:33:05 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.03.05.13:33:05 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1614969185459 ""}
{ "Info" "" "" "2021.03.05.13:33:05 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.03.05.13:33:05 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1614969185460 ""}
{ "Info" "" "" "2021.03.05.13:33:15 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2021.03.05.13:33:15 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1614969195319 ""}
{ "Info" "" "" "2021.03.05.13:33:45 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2021.03.05.13:33:45 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1614969225031 ""}
{ "Warning" "" "" "2021.03.05.13:33:45 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2021.03.05.13:33:45 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1614969225702 ""}
{ "Warning" "" "" "2021.03.05.13:33:45 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2021.03.05.13:33:45 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1614969225703 ""}
{ "Warning" "" "" "2021.03.05.13:33:45 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.05.13:33:45 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1614969225705 ""}
{ "Warning" "" "" "2021.03.05.13:33:45 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.05.13:33:45 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1614969225706 ""}
{ "Info" "" "" "2021.03.05.13:33:56 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2021.03.05.13:33:56 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1614969236393 ""}
{ "Info" "  ]" "" "2021.03.05.13:33:56 Info: button_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8691_2639938578641336509.dir/0002_button_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0002_button_pio_gen" {  } {  } 0 0 "2021.03.05.13:33:56 Info: button_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8691_2639938578641336509.dir/0002_button_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1614969236394 ""}
{ "Info" "" "" "2021.03.05.13:33:56 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2021.03.05.13:33:56 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1614969236787 ""}
{ "Info" "" "" "2021.03.05.13:33:56 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2021.03.05.13:33:56 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1614969236790 ""}
{ "Info" "" "" "2021.03.05.13:33:56 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2021.03.05.13:33:56 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1614969236811 ""}
{ "Info" "  ]" "" "2021.03.05.13:33:56 Info: dipsw_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8691_2639938578641336509.dir/0003_dipsw_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0003_dipsw_pio_gen" {  } {  } 0 0 "2021.03.05.13:33:56 Info: dipsw_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8691_2639938578641336509.dir/0003_dipsw_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0003_dipsw_pio_gen" 0 0 "Shell" 0 -1 1614969236811 ""}
{ "Info" "" "" "2021.03.05.13:33:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2021.03.05.13:33:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1614969237119 ""}
{ "Info" "" "" "2021.03.05.13:33:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2021.03.05.13:33:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1614969237120 ""}
{ "Info" "" "" "2021.03.05.13:33:57 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2021.03.05.13:33:57 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1614969237503 ""}
{ "Info" "" "" "2021.03.05.13:33:57 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2021.03.05.13:33:57 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1614969237507 ""}
{ "Info" "" "" "2021.03.05.13:33:59 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.05.13:33:59 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1614969239339 ""}
{ "Info" "" "" "2021.03.05.13:34:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.05.13:34:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1614969240160 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.05.13:34:00 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2021.03.05.13:34:00 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1614969240165 ""}
{ "Warning" "" "" "2021.03.05.13:34:00 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.05.13:34:00 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1614969240166 ""}
{ "Info" "" "" "2021.03.05.13:34:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2021.03.05.13:34:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1614969241770 ""}
{ "Info" "" "" "2021.03.05.13:34:01 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2021.03.05.13:34:01 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1614969241772 ""}
{ "Info" "" "" "2021.03.05.13:34:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2021.03.05.13:34:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1614969241787 ""}
{ "Info" "  ]" "" "2021.03.05.13:34:01 Info: jtag_uart:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8691_2639938578641336509.dir/0005_jtag_uart_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2021.03.05.13:34:01 Info: jtag_uart:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8691_2639938578641336509.dir/0005_jtag_uart_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1614969241788 ""}
{ "Info" "" "" "2021.03.05.13:34:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2021.03.05.13:34:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1614969242343 ""}
{ "Info" "" "" "2021.03.05.13:34:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2021.03.05.13:34:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1614969242348 ""}
{ "Info" "" "" "2021.03.05.13:34:02 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2021.03.05.13:34:02 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1614969242351 ""}
{ "Info" "  ]" "" "2021.03.05.13:34:02 Info: led_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8691_2639938578641336509.dir/0006_led_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0006_led_pio_gen" {  } {  } 0 0 "2021.03.05.13:34:02 Info: led_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8691_2639938578641336509.dir/0006_led_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1614969242351 ""}
{ "Info" "" "" "2021.03.05.13:34:02 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2021.03.05.13:34:02 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1614969242575 ""}
{ "Info" "" "" "2021.03.05.13:34:02 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2021.03.05.13:34:02 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1614969242576 ""}
{ "Info" "" "" "2021.03.05.13:34:02 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2021.03.05.13:34:02 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1614969242583 ""}
{ "Info" "  ]" "" "2021.03.05.13:34:02 Info: onchip_memory2_0:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8691_2639938578641336509.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0007_onchip_memory2_0_gen" {  } {  } 0 0 "2021.03.05.13:34:02 Info: onchip_memory2_0:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8691_2639938578641336509.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8691_2639938578641336509.dir/0007_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1614969242584 ""}
{ "Info" "" "" "2021.03.05.13:34:03 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2021.03.05.13:34:03 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1614969243196 ""}
{ "Info" "" "" "2021.03.05.13:34:03 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2021.03.05.13:34:03 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1614969243199 ""}
{ "Info" "" "" "2021.03.05.13:34:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2021.03.05.13:34:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1614969243205 ""}
{ "Info" "" "" "2021.03.05.13:34:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969244325 ""}
{ "Info" "" "" "2021.03.05.13:34:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969244485 ""}
{ "Info" "" "" "2021.03.05.13:34:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969244667 ""}
{ "Info" "" "" "2021.03.05.13:34:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969244725 ""}
{ "Info" "" "" "2021.03.05.13:34:04 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:04 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969244857 ""}
{ "Info" "" "" "2021.03.05.13:34:04 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:04 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969244958 ""}
{ "Info" "" "" "2021.03.05.13:34:05 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:34:05 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969245022 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1614969246273 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1614969246618 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1614969246626 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1614969246632 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1614969246639 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1614969246662 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1614969246674 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1614969246675 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1614969246677 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1614969246678 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1614969246684 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1614969246689 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1614969246692 ""}
{ "Info" "" "" "2021.03.05.13:34:06 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2021.03.05.13:34:06 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1614969246940 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1614969247129 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1614969247134 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1614969247137 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1614969247139 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1614969247141 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1614969247153 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1614969247179 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1614969247212 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1614969247236 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1614969247257 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1614969247285 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1614969247304 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1614969247312 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247327 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247330 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1614969247341 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247351 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247355 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247358 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1614969247367 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1614969247382 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1614969247391 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1614969247429 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1614969247465 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247467 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1614969247491 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247493 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1614969247504 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1614969247522 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1614969247531 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1614969247548 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247555 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1614969247581 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247583 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1614969247627 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247644 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1614969247653 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247654 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247655 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1614969247727 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1614969247800 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1614969247812 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247817 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247818 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247818 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1614969247848 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1614969247862 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1614969247870 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1614969247891 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247892 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1614969247907 ""}
{ "Info" "" "" "2021.03.05.13:34:07 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.03.05.13:34:07 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1614969247932 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:07 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969247932 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2021.03.05.13:34:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1614969248124 ""}
{ "Info" "verbosity_pkg.sv" "" "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969248125 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969248126 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969248126 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969248127 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv\n2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules/altera_avalon_clock_source.sv\n2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv\n2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules/altera_avalon_clock_source.sv\n2021.03.05.13:34:08 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1614969248129 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.03.05.13:34:08 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1614969248133 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.03.05.13:34:08 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1614969248137 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" {  } {  } 0 0 "2021.03.05.13:34:08 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" 0 0 "Shell" 0 -1 1614969248138 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.03.05.13:34:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1614969248200 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: Finished: Create simulation model" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1614969248201 ""}
{ "Info" "" "" "2021.03.05.13:34:08 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2021.03.05.13:34:08 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1614969248201 ""}
{ "Info" " --use-relative-paths=true" "" "2021.03.05.13:34:08 Info: sim-script-gen --spd=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/soc_system.spd --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:08 Info: sim-script-gen --spd=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/soc_system.spd --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969248202 ""}
{ "Info" " --use-relative-paths=true" "" "2021.03.05.13:34:08 Info: Doing: ip-make-simscript --spd=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/soc_system.spd --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:08 Info: Doing: ip-make-simscript --spd=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/soc_system.spd --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969248209 ""}
{ "Info" " directory:" "" "2021.03.05.13:34:09 Info: Generating the following file(s) for MODELSIM simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Generating the following file(s) for MODELSIM simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969249327 ""}
{ "Info" "msim_setup.tcl" "" "2021.03.05.13:34:09 Info:     mentor" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     mentor" 0 0 "Shell" 0 -1 1614969249328 ""}
{ "Info" " directory:" "" "2021.03.05.13:34:09 Info: Generating the following file(s) for VCS simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Generating the following file(s) for VCS simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969249355 ""}
{ "Info" "vcs_setup.sh" "" "2021.03.05.13:34:09 Info:     synopsys/vcs" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1614969249356 ""}
{ "Info" " directory:" "" "2021.03.05.13:34:09 Info: Generating the following file(s) for VCSMX simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Generating the following file(s) for VCSMX simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969249394 ""}
{ "Info" "synopsys_sim.setup" "" "2021.03.05.13:34:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1614969249395 ""}
{ "Info" "vcsmx_setup.sh" "" "2021.03.05.13:34:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1614969249395 ""}
{ "Info" "cds.lib" "" "2021.03.05.13:34:09 Info: Generating the following file(s) for NCSIM simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/ directory:\n2021.03.05.13:34:09 Info:     cadence" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Generating the following file(s) for NCSIM simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation/ directory:\n2021.03.05.13:34:09 Info:     cadence" 0 0 "Shell" 0 -1 1614969249470 ""}
{ "Info" "hdl.var" "" "2021.03.05.13:34:09 Info:     cadence" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     cadence" 0 0 "Shell" 0 -1 1614969249483 ""}
{ "Info" "ncsim_setup.sh" "" "2021.03.05.13:34:09 Info:     cadence" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     cadence" 0 0 "Shell" 0 -1 1614969249483 ""}
{ "Info" " directory" "" "2021.03.05.13:34:09 Info:     57 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     57 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1614969249484 ""}
{ "Info" " directory:" "" "2021.03.05.13:34:09 Info: Generating the following file(s) for RIVIERA simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Generating the following file(s) for RIVIERA simulator in /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969249506 ""}
{ "Info" "rivierapro_setup.tcl" "" "2021.03.05.13:34:09 Info:     aldec" {  } {  } 0 0 "2021.03.05.13:34:09 Info:     aldec" 0 0 "Shell" 0 -1 1614969249508 ""}
{ "Info" "." "" "2021.03.05.13:34:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" {  } {  } 0 0 "2021.03.05.13:34:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1614969249508 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2021.03.05.13:34:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1614969249509 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2021.03.05.13:34:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1614969249509 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1614969249509 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA4U23C6" "" "2021.03.05.13:34:09 Info: qsys-generate /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD" {  } {  } 0 0 "2021.03.05.13:34:09 Info: qsys-generate /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD" 0 0 "Shell" 0 -1 1614969249509 ""}
{ "Info" "soc_system.qsys" "" "2021.03.05.13:34:09 Info: Loading DE0_NANO_SOC_GHRD" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Loading DE0_NANO_SOC_GHRD" 0 0 "Shell" 0 -1 1614969249526 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Reading input file" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Reading input file" 0 0 "Shell" 0 -1 1614969249580 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969249589 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module button_pio" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1614969249590 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1614969249590 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1614969249591 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969249591 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1614969249592 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1614969249592 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1614969249593 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1614969249595 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module hps_0" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1614969249606 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1614969249627 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1614969249628 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1614969249629 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1614969249629 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1614969249630 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1614969249630 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969249631 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module led_pio" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1614969249631 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1614969249632 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1614969249632 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1614969249633 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1614969249633 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Building connections" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Building connections" 0 0 "Shell" 0 -1 1614969249634 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Parameterizing connections" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1614969249636 ""}
{ "Info" "" "" "2021.03.05.13:34:09 Info: Validating" {  } {  } 0 0 "2021.03.05.13:34:09 Info: Validating" 0 0 "Shell" 0 -1 1614969249638 ""}
{ "Info" "" "" "2021.03.05.13:34:23 Info: Done reading input file" {  } {  } 0 0 "2021.03.05.13:34:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1614969263415 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1614969267519 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1614969267519 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1614969267519 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1614969267520 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.05.13:34:27 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2021.03.05.13:34:27 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1614969267520 ""}
{ "Warning" "" "" "2021.03.05.13:34:27 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.05.13:34:27 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1614969267520 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1614969267522 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1614969267523 ""}
{ "Info" "" "" "2021.03.05.13:34:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.03.05.13:34:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1614969267523 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.03.05.13:34:28 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1614969268458 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1614969268458 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA4U23C6" "" "2021.03.05.13:34:28 Info: \n2021.03.05.13:34:28 Info: Starting: Create HDL design files for synthesis\n2021.03.05.13:34:28 Info: qsys-generate /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system" {  } {  } 0 0 "2021.03.05.13:34:28 Info: \n2021.03.05.13:34:28 Info: Starting: Create HDL design files for synthesis\n2021.03.05.13:34:28 Info: qsys-generate /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system" 0 0 "Shell" 0 -1 1614969268462 ""}
{ "Info" "soc_system.qsys" "" "2021.03.05.13:34:28 Info: Loading DE0_NANO_SOC_GHRD" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Loading DE0_NANO_SOC_GHRD" 0 0 "Shell" 0 -1 1614969268466 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Reading input file" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Reading input file" 0 0 "Shell" 0 -1 1614969268504 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969268514 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module button_pio" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1614969268518 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1614969268519 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1614969268519 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969268520 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1614969268520 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1614969268521 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1614969268522 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1614969268532 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module hps_0" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1614969268552 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1614969268566 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1614969268566 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1614969268567 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1614969268568 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1614969268569 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1614969268569 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1614969268576 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module led_pio" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1614969268579 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1614969268583 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1614969268585 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1614969268586 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1614969268587 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Building connections" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Building connections" 0 0 "Shell" 0 -1 1614969268587 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Parameterizing connections" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1614969268591 ""}
{ "Info" "" "" "2021.03.05.13:34:28 Info: Validating" {  } {  } 0 0 "2021.03.05.13:34:28 Info: Validating" 0 0 "Shell" 0 -1 1614969268592 ""}
{ "Info" "" "" "2021.03.05.13:34:39 Info: Done reading input file" {  } {  } 0 0 "2021.03.05.13:34:39 Info: Done reading input file" 0 0 "Shell" 0 -1 1614969279175 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1614969283313 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1614969283313 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1614969283313 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1614969283313 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.05.13:34:43 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2021.03.05.13:34:43 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1614969283314 ""}
{ "Warning" "" "" "2021.03.05.13:34:43 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.05.13:34:43 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1614969283314 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1614969283316 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1614969283316 ""}
{ "Info" "" "" "2021.03.05.13:34:43 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.03.05.13:34:43 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1614969283317 ""}
{ "Info" "" "" "2021.03.05.13:34:50 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2021.03.05.13:34:50 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1614969290783 ""}
{ "Info" "" "" "2021.03.05.13:34:56 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2021.03.05.13:34:56 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1614969296547 ""}
{ "Warning" "" "" "2021.03.05.13:34:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2021.03.05.13:34:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1614969297052 ""}
{ "Warning" "" "" "2021.03.05.13:34:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2021.03.05.13:34:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1614969297052 ""}
{ "Warning" "" "" "2021.03.05.13:34:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.05.13:34:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1614969297054 ""}
{ "Warning" "" "" "2021.03.05.13:34:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.05.13:34:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1614969297054 ""}
{ "Info" "" "" "2021.03.05.13:35:07 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2021.03.05.13:35:07 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1614969307767 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.05.13:35:07 Info: button_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8691_2639938578641336509.dir/0058_button_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0058_button_pio_gen/" {  } {  } 0 0 "2021.03.05.13:35:07 Info: button_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8691_2639938578641336509.dir/0058_button_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0058_button_pio_gen/" 0 0 "Shell" 0 -1 1614969307769 ""}
{ "Info" "" "" "2021.03.05.13:35:08 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2021.03.05.13:35:08 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1614969308310 ""}
{ "Info" "" "" "2021.03.05.13:35:08 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2021.03.05.13:35:08 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1614969308311 ""}
{ "Info" "" "" "2021.03.05.13:35:08 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2021.03.05.13:35:08 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1614969308316 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.05.13:35:08 Info: dipsw_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8691_2639938578641336509.dir/0059_dipsw_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0059_dipsw_pio_gen/" {  } {  } 0 0 "2021.03.05.13:35:08 Info: dipsw_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8691_2639938578641336509.dir/0059_dipsw_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0059_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1614969308316 ""}
{ "Info" "" "" "2021.03.05.13:35:08 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2021.03.05.13:35:08 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1614969308771 ""}
{ "Info" "" "" "2021.03.05.13:35:08 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2021.03.05.13:35:08 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1614969308775 ""}
{ "Info" "" "" "2021.03.05.13:35:09 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2021.03.05.13:35:09 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1614969309566 ""}
{ "Info" "" "" "2021.03.05.13:35:09 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2021.03.05.13:35:09 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1614969309569 ""}
{ "Info" "" "" "2021.03.05.13:35:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.05.13:35:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1614969310723 ""}
{ "Info" "" "" "2021.03.05.13:35:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.05.13:35:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1614969311429 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.05.13:35:11 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2021.03.05.13:35:11 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1614969311432 ""}
{ "Warning" "" "" "2021.03.05.13:35:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.05.13:35:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1614969311433 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2021.03.05.13:35:12 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1614969312196 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2021.03.05.13:35:12 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1614969312197 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2021.03.05.13:35:12 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1614969312201 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.05.13:35:12 Info: jtag_uart:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8691_2639938578641336509.dir/0061_jtag_uart_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2021.03.05.13:35:12 Info: jtag_uart:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8691_2639938578641336509.dir/0061_jtag_uart_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1614969312202 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2021.03.05.13:35:12 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1614969312474 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2021.03.05.13:35:12 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1614969312475 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2021.03.05.13:35:12 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1614969312479 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.05.13:35:12 Info: led_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8691_2639938578641336509.dir/0062_led_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0062_led_pio_gen/" {  } {  } 0 0 "2021.03.05.13:35:12 Info: led_pio:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8691_2639938578641336509.dir/0062_led_pio_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1614969312479 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2021.03.05.13:35:12 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1614969312658 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2021.03.05.13:35:12 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1614969312659 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2021.03.05.13:35:12 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1614969312662 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.05.13:35:12 Info: onchip_memory2_0:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8691_2639938578641336509.dir/0063_onchip_memory2_0_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0063_onchip_memory2_0_gen/" {  } {  } 0 0 "2021.03.05.13:35:12 Info: onchip_memory2_0:   Generation command is \[exec /home/franz/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/franz/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/franz/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8691_2639938578641336509.dir/0063_onchip_memory2_0_gen/ --quartus_dir=/home/franz/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8691_2639938578641336509.dir/0063_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1614969312663 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2021.03.05.13:35:12 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1614969312990 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2021.03.05.13:35:12 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1614969312993 ""}
{ "Info" "" "" "2021.03.05.13:35:12 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2021.03.05.13:35:12 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1614969312996 ""}
{ "Info" "" "" "2021.03.05.13:35:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969313742 ""}
{ "Info" "" "" "2021.03.05.13:35:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969313783 ""}
{ "Info" "" "" "2021.03.05.13:35:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969313846 ""}
{ "Info" "" "" "2021.03.05.13:35:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969313901 ""}
{ "Info" "" "" "2021.03.05.13:35:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969314005 ""}
{ "Info" "" "" "2021.03.05.13:35:14 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:14 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969314100 ""}
{ "Info" "" "" "2021.03.05.13:35:14 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.05.13:35:14 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1614969314198 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1614969315033 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1614969315266 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1614969315271 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1614969315278 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1614969315284 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1614969315287 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1614969315292 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1614969315294 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1614969315295 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1614969315296 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1614969315297 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1614969315311 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1614969315319 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1614969315485 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1614969315619 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1614969315620 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1614969315621 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1614969315625 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1614969315629 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1614969315636 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1614969315645 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1614969315666 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1614969315682 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1614969315691 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1614969315699 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1614969315710 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1614969315716 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315717 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315717 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1614969315720 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315722 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315722 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315722 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1614969315727 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1614969315732 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1614969315736 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1614969315758 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1614969315799 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315800 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1614969315813 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315813 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1614969315817 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1614969315825 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1614969315837 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1614969315854 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315857 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1614969315891 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315892 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1614969315925 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315928 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1614969315930 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315931 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:15 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969315932 ""}
{ "Info" "" "" "2021.03.05.13:35:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.03.05.13:35:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1614969315981 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1614969316068 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1614969316072 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969316073 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969316074 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969316082 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1614969316113 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1614969316152 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1614969316164 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1614969316225 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969316226 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1614969316234 ""}
{ "Info" "" "" "2021.03.05.13:35:16 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.03.05.13:35:16 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1614969316284 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2021.03.05.13:35:16 Info: Reusing file /home/franz/Documents/TESIS/CUSTOM_LEDS/DE0-Nano-SoC_v.1.2.0_HWrevC1_SystemCD/Demonstrations/SoC_FPGA/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1614969316284 ""}
{ "Info" "" "" "2021.03.05.13:36:45 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2021.03.05.13:36:45 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1614969405478 ""}
{ "Info" "" "" "2021.03.05.13:36:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.03.05.13:36:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1614969405504 ""}
{ "Info" "" "" "2021.03.05.13:36:45 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.03.05.13:36:45 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1614969405524 ""}
{ "Info" "" "" "2021.03.05.13:36:45 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" {  } {  } 0 0 "2021.03.05.13:36:45 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" 0 0 "Shell" 0 -1 1614969405525 ""}
{ "Info" "" "" "2021.03.05.13:36:51 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.03.05.13:36:51 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1614969411066 ""}
{ "Info" "" "" "2021.03.05.13:36:51 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2021.03.05.13:36:51 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1614969411066 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1614969460481 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1614969460481 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1614969463006 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1614969463009 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/franz/intelFPGA_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/franz/intelFPGA_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1614969500835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 18 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614969500835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  5 13:38:20 2021 " "Processing ended: Fri Mar  5 13:38:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614969500835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:36 " "Elapsed time: 00:09:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614969500835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:53 " "Total CPU time (on all processors): 00:13:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614969500835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1614969500835 ""}
