// Seed: 3624146108
module module_0;
  assign id_1 = id_1;
  assign id_1 = (id_1++);
  timeunit 1ps; id_2(
      .id_0(1), .id_1(1), .id_2(1 == 1'h0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_4;
  id_5 :
  assert property (@(posedge {1, id_5}) id_3)
  else $display(id_3 == id_4, 1 != 1, id_4, 1, 1 - "");
  assign id_2 = 1;
  assign id_4 = id_3 ==? id_3;
  assign id_1[1] = 1'h0 ? 1 : (1) == id_3 ? id_5 : id_5;
  module_0();
endmodule
