
centos-preinstalled/systemd-stdio-bridge:     file format elf32-littlearm


Disassembly of section .init:

00002698 <_init@@Base>:
    2698:	push	{r3, lr}
    269c:	bl	4854 <strspn@plt+0x1b3c>
    26a0:	pop	{r3, pc}

Disassembly of section .plt:

000026a4 <pthread_mutex_unlock@plt-0x14>:
    26a4:	push	{lr}		; (str lr, [sp, #-4]!)
    26a8:	ldr	lr, [pc, #4]	; 26b4 <_init@@Base+0x1c>
    26ac:	add	lr, pc, lr
    26b0:	ldr	pc, [lr, #8]!
    26b4:	andeq	r2, r5, r8, asr #13

000026b8 <pthread_mutex_unlock@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #335872	; 0x52000
    26c0:	ldr	pc, [ip, #1736]!	; 0x6c8

000026c4 <calloc@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #335872	; 0x52000
    26cc:	ldr	pc, [ip, #1728]!	; 0x6c0

000026d0 <raise@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #335872	; 0x52000
    26d8:	ldr	pc, [ip, #1720]!	; 0x6b8

000026dc <strcmp@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #335872	; 0x52000
    26e4:	ldr	pc, [ip, #1712]!	; 0x6b0

000026e8 <__cxa_finalize@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #335872	; 0x52000
    26f0:	ldr	pc, [ip, #1704]!	; 0x6a8

000026f4 <strtol@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #335872	; 0x52000
    26fc:	ldr	pc, [ip, #1696]!	; 0x6a0

00002700 <setsockopt@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #335872	; 0x52000
    2708:	ldr	pc, [ip, #1688]!	; 0x698

0000270c <strcspn@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #335872	; 0x52000
    2714:	ldr	pc, [ip, #1680]!	; 0x690

00002718 <memalign@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #335872	; 0x52000
    2720:	ldr	pc, [ip, #1672]!	; 0x688

00002724 <__ppoll_chk@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #335872	; 0x52000
    272c:	ldr	pc, [ip, #1664]!	; 0x680

00002730 <secure_getenv@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #335872	; 0x52000
    2738:	ldr	pc, [ip, #1656]!	; 0x678

0000273c <read@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #335872	; 0x52000
    2744:	ldr	pc, [ip, #1648]!	; 0x670

00002748 <pthread_mutex_destroy@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #335872	; 0x52000
    2750:	ldr	pc, [ip, #1640]!	; 0x668

00002754 <fflush@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #335872	; 0x52000
    275c:	ldr	pc, [ip, #1632]!	; 0x660

00002760 <getuid@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #335872	; 0x52000
    2768:	ldr	pc, [ip, #1624]!	; 0x658

0000276c <memmove@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #335872	; 0x52000
    2774:	ldr	pc, [ip, #1616]!	; 0x650

00002778 <free@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #335872	; 0x52000
    2780:	ldr	pc, [ip, #1608]!	; 0x648

00002784 <fgets@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #335872	; 0x52000
    278c:	ldr	pc, [ip, #1600]!	; 0x640

00002790 <pthread_mutex_lock@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #335872	; 0x52000
    2798:	ldr	pc, [ip, #1592]!	; 0x638

0000279c <ferror@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #335872	; 0x52000
    27a4:	ldr	pc, [ip, #1584]!	; 0x630

000027a8 <_exit@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #335872	; 0x52000
    27b0:	ldr	pc, [ip, #1576]!	; 0x628

000027b4 <__vsnprintf_chk@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #335872	; 0x52000
    27bc:	ldr	pc, [ip, #1568]!	; 0x620

000027c0 <memcpy@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #335872	; 0x52000
    27c8:	ldr	pc, [ip, #1560]!	; 0x618

000027cc <execvp@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #335872	; 0x52000
    27d4:	ldr	pc, [ip, #1552]!	; 0x610

000027d8 <mmap64@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #335872	; 0x52000
    27e0:	ldr	pc, [ip, #1544]!	; 0x608

000027e4 <dup3@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #335872	; 0x52000
    27ec:	ldr	pc, [ip, #1536]!	; 0x600

000027f0 <pthread_mutex_init@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #335872	; 0x52000
    27f8:	ldr	pc, [ip, #1528]!	; 0x5f8

000027fc <sendmsg@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #335872	; 0x52000
    2804:	ldr	pc, [ip, #1520]!	; 0x5f0

00002808 <ftruncate64@plt>:
    2808:	add	ip, pc, #0, 12
    280c:	add	ip, ip, #335872	; 0x52000
    2810:	ldr	pc, [ip, #1512]!	; 0x5e8

00002814 <_IO_getc@plt>:
    2814:	add	ip, pc, #0, 12
    2818:	add	ip, ip, #335872	; 0x52000
    281c:	ldr	pc, [ip, #1504]!	; 0x5e0

00002820 <memcmp@plt>:
    2820:	add	ip, pc, #0, 12
    2824:	add	ip, ip, #335872	; 0x52000
    2828:	ldr	pc, [ip, #1496]!	; 0x5d8

0000282c <stpcpy@plt>:
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #335872	; 0x52000
    2834:	ldr	pc, [ip, #1488]!	; 0x5d0

00002838 <__stack_chk_fail@plt>:
    2838:	add	ip, pc, #0, 12
    283c:	add	ip, ip, #335872	; 0x52000
    2840:	ldr	pc, [ip, #1480]!	; 0x5c8

00002844 <sysconf@plt>:
    2844:	add	ip, pc, #0, 12
    2848:	add	ip, ip, #335872	; 0x52000
    284c:	ldr	pc, [ip, #1472]!	; 0x5c0

00002850 <getrlimit64@plt>:
    2850:	add	ip, pc, #0, 12
    2854:	add	ip, ip, #335872	; 0x52000
    2858:	ldr	pc, [ip, #1464]!	; 0x5b8

0000285c <realloc@plt>:
    285c:	add	ip, pc, #0, 12
    2860:	add	ip, ip, #335872	; 0x52000
    2864:	ldr	pc, [ip, #1456]!	; 0x5b0

00002868 <socketpair@plt>:
    2868:	add	ip, pc, #0, 12
    286c:	add	ip, ip, #335872	; 0x52000
    2870:	ldr	pc, [ip, #1448]!	; 0x5a8

00002874 <setns@plt>:
    2874:	add	ip, pc, #0, 12
    2878:	add	ip, ip, #335872	; 0x52000
    287c:	ldr	pc, [ip, #1440]!	; 0x5a0

00002880 <strcasecmp@plt>:
    2880:	add	ip, pc, #0, 12
    2884:	add	ip, ip, #335872	; 0x52000
    2888:	ldr	pc, [ip, #1432]!	; 0x598

0000288c <__strndup@plt>:
    288c:	add	ip, pc, #0, 12
    2890:	add	ip, ip, #335872	; 0x52000
    2894:	ldr	pc, [ip, #1424]!	; 0x590

00002898 <funlockfile@plt>:
    2898:	add	ip, pc, #0, 12
    289c:	add	ip, ip, #335872	; 0x52000
    28a0:	ldr	pc, [ip, #1416]!	; 0x588

000028a4 <geteuid@plt>:
    28a4:	add	ip, pc, #0, 12
    28a8:	add	ip, ip, #335872	; 0x52000
    28ac:	ldr	pc, [ip, #1408]!	; 0x580

000028b0 <poll@plt>:
    28b0:	add	ip, pc, #0, 12
    28b4:	add	ip, ip, #335872	; 0x52000
    28b8:	ldr	pc, [ip, #1400]!	; 0x578

000028bc <setgroups@plt>:
    28bc:	add	ip, pc, #0, 12
    28c0:	add	ip, ip, #335872	; 0x52000
    28c4:	ldr	pc, [ip, #1392]!	; 0x570

000028c8 <__fxstat64@plt>:
    28c8:	add	ip, pc, #0, 12
    28cc:	add	ip, ip, #335872	; 0x52000
    28d0:	ldr	pc, [ip, #1384]!	; 0x568

000028d4 <signalfd@plt>:
    28d4:	add	ip, pc, #0, 12
    28d8:	add	ip, ip, #335872	; 0x52000
    28dc:	ldr	pc, [ip, #1376]!	; 0x560

000028e0 <sigaction@plt>:
    28e0:	add	ip, pc, #0, 12
    28e4:	add	ip, ip, #335872	; 0x52000
    28e8:	ldr	pc, [ip, #1368]!	; 0x558

000028ec <__memcpy_chk@plt>:
    28ec:	add	ip, pc, #0, 12
    28f0:	add	ip, ip, #335872	; 0x52000
    28f4:	ldr	pc, [ip, #1360]!	; 0x550

000028f8 <fwrite@plt>:
    28f8:	add	ip, pc, #0, 12
    28fc:	add	ip, ip, #335872	; 0x52000
    2900:	ldr	pc, [ip, #1352]!	; 0x548

00002904 <getsockopt@plt>:
    2904:	add	ip, pc, #0, 12
    2908:	add	ip, ip, #335872	; 0x52000
    290c:	ldr	pc, [ip, #1344]!	; 0x540

00002910 <ioctl@plt>:
    2910:	add	ip, pc, #0, 12
    2914:	add	ip, ip, #335872	; 0x52000
    2918:	ldr	pc, [ip, #1336]!	; 0x538

0000291c <usleep@plt>:
    291c:	add	ip, pc, #0, 12
    2920:	add	ip, ip, #335872	; 0x52000
    2924:	ldr	pc, [ip, #1328]!	; 0x530

00002928 <strcpy@plt>:
    2928:	add	ip, pc, #0, 12
    292c:	add	ip, ip, #335872	; 0x52000
    2930:	ldr	pc, [ip, #1320]!	; 0x528

00002934 <chroot@plt>:
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #335872	; 0x52000
    293c:	ldr	pc, [ip, #1312]!	; 0x520

00002940 <fread@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #335872	; 0x52000
    2948:	ldr	pc, [ip, #1304]!	; 0x518

0000294c <opendir@plt>:
    294c:	add	ip, pc, #0, 12
    2950:	add	ip, ip, #335872	; 0x52000
    2954:	ldr	pc, [ip, #1296]!	; 0x510

00002958 <open64@plt>:
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #335872	; 0x52000
    2960:	ldr	pc, [ip, #1288]!	; 0x508

00002964 <__asprintf_chk@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #335872	; 0x52000
    296c:	ldr	pc, [ip, #1280]!	; 0x500

00002970 <getenv@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #335872	; 0x52000
    2978:	ldr	pc, [ip, #1272]!	; 0x4f8

0000297c <ppoll@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #335872	; 0x52000
    2984:	ldr	pc, [ip, #1264]!	; 0x4f0

00002988 <puts@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #335872	; 0x52000
    2990:	ldr	pc, [ip, #1256]!	; 0x4e8

00002994 <malloc@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #335872	; 0x52000
    299c:	ldr	pc, [ip, #1248]!	; 0x4e0

000029a0 <sigaddset@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #335872	; 0x52000
    29a8:	ldr	pc, [ip, #1240]!	; 0x4d8

000029ac <__libc_start_main@plt>:
    29ac:	add	ip, pc, #0, 12
    29b0:	add	ip, ip, #335872	; 0x52000
    29b4:	ldr	pc, [ip, #1232]!	; 0x4d0

000029b8 <readlinkat@plt>:
    29b8:	add	ip, pc, #0, 12
    29bc:	add	ip, ip, #335872	; 0x52000
    29c0:	ldr	pc, [ip, #1224]!	; 0x4c8

000029c4 <strerror@plt>:
    29c4:	add	ip, pc, #0, 12
    29c8:	add	ip, ip, #335872	; 0x52000
    29cc:	ldr	pc, [ip, #1216]!	; 0x4c0

000029d0 <strftime@plt>:
    29d0:	add	ip, pc, #0, 12
    29d4:	add	ip, ip, #335872	; 0x52000
    29d8:	ldr	pc, [ip, #1208]!	; 0x4b8

000029dc <epoll_ctl@plt>:
    29dc:	add	ip, pc, #0, 12
    29e0:	add	ip, ip, #335872	; 0x52000
    29e4:	ldr	pc, [ip, #1200]!	; 0x4b0

000029e8 <localtime@plt>:
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #335872	; 0x52000
    29f0:	ldr	pc, [ip, #1192]!	; 0x4a8

000029f4 <__gmon_start__@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #335872	; 0x52000
    29fc:	ldr	pc, [ip, #1184]!	; 0x4a0

00002a00 <mempcpy@plt>:
    2a00:	add	ip, pc, #0, 12
    2a04:	add	ip, ip, #335872	; 0x52000
    2a08:	ldr	pc, [ip, #1176]!	; 0x498

00002a0c <getopt_long@plt>:
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #335872	; 0x52000
    2a14:	ldr	pc, [ip, #1168]!	; 0x490

00002a18 <__ctype_b_loc@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #335872	; 0x52000
    2a20:	ldr	pc, [ip, #1160]!	; 0x488

00002a24 <getpid@plt>:
    2a24:	add	ip, pc, #0, 12
    2a28:	add	ip, ip, #335872	; 0x52000
    2a2c:	ldr	pc, [ip, #1152]!	; 0x480

00002a30 <syscall@plt>:
    2a30:	add	ip, pc, #0, 12
    2a34:	add	ip, ip, #335872	; 0x52000
    2a38:	ldr	pc, [ip, #1144]!	; 0x478

00002a3c <waitid@plt>:
    2a3c:	add	ip, pc, #0, 12
    2a40:	add	ip, ip, #335872	; 0x52000
    2a44:	ldr	pc, [ip, #1136]!	; 0x470

00002a48 <strtoul@plt>:
    2a48:	add	ip, pc, #0, 12
    2a4c:	add	ip, ip, #335872	; 0x52000
    2a50:	ldr	pc, [ip, #1128]!	; 0x468

00002a54 <strlen@plt>:
    2a54:	add	ip, pc, #0, 12
    2a58:	add	ip, ip, #335872	; 0x52000
    2a5c:	ldr	pc, [ip, #1120]!	; 0x460

00002a60 <strchr@plt>:
    2a60:	add	ip, pc, #0, 12
    2a64:	add	ip, ip, #335872	; 0x52000
    2a68:	ldr	pc, [ip, #1112]!	; 0x458

00002a6c <srand@plt>:
    2a6c:	add	ip, pc, #0, 12
    2a70:	add	ip, ip, #335872	; 0x52000
    2a74:	ldr	pc, [ip, #1104]!	; 0x450

00002a78 <memrchr@plt>:
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #335872	; 0x52000
    2a80:	ldr	pc, [ip, #1096]!	; 0x448

00002a84 <fcntl@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #335872	; 0x52000
    2a8c:	ldr	pc, [ip, #1088]!	; 0x440

00002a90 <__gcc_personality_v0@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #335872	; 0x52000
    2a98:	ldr	pc, [ip, #1080]!	; 0x438

00002a9c <__errno_location@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #335872	; 0x52000
    2aa4:	ldr	pc, [ip, #1072]!	; 0x430

00002aa8 <__sprintf_chk@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #335872	; 0x52000
    2ab0:	ldr	pc, [ip, #1064]!	; 0x428

00002ab4 <__vasprintf_chk@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #335872	; 0x52000
    2abc:	ldr	pc, [ip, #1056]!	; 0x420

00002ac0 <__strdup@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #335872	; 0x52000
    2ac8:	ldr	pc, [ip, #1048]!	; 0x418

00002acc <strerror_r@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #335872	; 0x52000
    2ad4:	ldr	pc, [ip, #1040]!	; 0x410

00002ad8 <memset@plt>:
    2ad8:	add	ip, pc, #0, 12
    2adc:	add	ip, ip, #335872	; 0x52000
    2ae0:	ldr	pc, [ip, #1032]!	; 0x408

00002ae4 <strncpy@plt>:
    2ae4:	add	ip, pc, #0, 12
    2ae8:	add	ip, ip, #335872	; 0x52000
    2aec:	ldr	pc, [ip, #1024]!	; 0x400

00002af0 <strtoull@plt>:
    2af0:	add	ip, pc, #0, 12
    2af4:	add	ip, ip, #335872	; 0x52000
    2af8:	ldr	pc, [ip, #1016]!	; 0x3f8

00002afc <__printf_chk@plt>:
    2afc:	add	ip, pc, #0, 12
    2b00:	add	ip, ip, #335872	; 0x52000
    2b04:	ldr	pc, [ip, #1008]!	; 0x3f0

00002b08 <prctl@plt>:
    2b08:	add	ip, pc, #0, 12
    2b0c:	add	ip, ip, #335872	; 0x52000
    2b10:	ldr	pc, [ip, #1000]!	; 0x3e8

00002b14 <sigdelset@plt>:
    2b14:	add	ip, pc, #0, 12
    2b18:	add	ip, ip, #335872	; 0x52000
    2b1c:	ldr	pc, [ip, #992]!	; 0x3e0

00002b20 <fileno@plt>:
    2b20:	add	ip, pc, #0, 12
    2b24:	add	ip, ip, #335872	; 0x52000
    2b28:	ldr	pc, [ip, #984]!	; 0x3d8

00002b2c <__fprintf_chk@plt>:
    2b2c:	add	ip, pc, #0, 12
    2b30:	add	ip, ip, #335872	; 0x52000
    2b34:	ldr	pc, [ip, #976]!	; 0x3d0

00002b38 <memchr@plt>:
    2b38:	add	ip, pc, #0, 12
    2b3c:	add	ip, ip, #335872	; 0x52000
    2b40:	ldr	pc, [ip, #968]!	; 0x3c8

00002b44 <access@plt>:
    2b44:	add	ip, pc, #0, 12
    2b48:	add	ip, ip, #335872	; 0x52000
    2b4c:	ldr	pc, [ip, #960]!	; 0x3c0

00002b50 <rand@plt>:
    2b50:	add	ip, pc, #0, 12
    2b54:	add	ip, ip, #335872	; 0x52000
    2b58:	ldr	pc, [ip, #952]!	; 0x3b8

00002b5c <writev@plt>:
    2b5c:	add	ip, pc, #0, 12
    2b60:	add	ip, ip, #335872	; 0x52000
    2b64:	ldr	pc, [ip, #944]!	; 0x3b0

00002b68 <fclose@plt>:
    2b68:	add	ip, pc, #0, 12
    2b6c:	add	ip, ip, #335872	; 0x52000
    2b70:	ldr	pc, [ip, #936]!	; 0x3a8

00002b74 <getauxval@plt>:
    2b74:	add	ip, pc, #0, 12
    2b78:	add	ip, ip, #335872	; 0x52000
    2b7c:	ldr	pc, [ip, #928]!	; 0x3a0

00002b80 <strnlen@plt>:
    2b80:	add	ip, pc, #0, 12
    2b84:	add	ip, ip, #335872	; 0x52000
    2b88:	ldr	pc, [ip, #920]!	; 0x398

00002b8c <munmap@plt>:
    2b8c:	add	ip, pc, #0, 12
    2b90:	add	ip, ip, #335872	; 0x52000
    2b94:	ldr	pc, [ip, #912]!	; 0x390

00002b98 <__uflow@plt>:
    2b98:	add	ip, pc, #0, 12
    2b9c:	add	ip, ip, #335872	; 0x52000
    2ba0:	ldr	pc, [ip, #904]!	; 0x388

00002ba4 <fork@plt>:
    2ba4:	add	ip, pc, #0, 12
    2ba8:	add	ip, ip, #335872	; 0x52000
    2bac:	ldr	pc, [ip, #896]!	; 0x380

00002bb0 <readv@plt>:
    2bb0:	add	ip, pc, #0, 12
    2bb4:	add	ip, ip, #335872	; 0x52000
    2bb8:	ldr	pc, [ip, #888]!	; 0x378

00002bbc <strrchr@plt>:
    2bbc:	add	ip, pc, #0, 12
    2bc0:	add	ip, ip, #335872	; 0x52000
    2bc4:	ldr	pc, [ip, #880]!	; 0x370

00002bc8 <statfs64@plt>:
    2bc8:	add	ip, pc, #0, 12
    2bcc:	add	ip, ip, #335872	; 0x52000
    2bd0:	ldr	pc, [ip, #872]!	; 0x368

00002bd4 <setresuid@plt>:
    2bd4:	add	ip, pc, #0, 12
    2bd8:	add	ip, ip, #335872	; 0x52000
    2bdc:	ldr	pc, [ip, #864]!	; 0x360

00002be0 <open_memstream@plt>:
    2be0:	add	ip, pc, #0, 12
    2be4:	add	ip, ip, #335872	; 0x52000
    2be8:	ldr	pc, [ip, #856]!	; 0x358

00002bec <sscanf@plt>:
    2bec:	add	ip, pc, #0, 12
    2bf0:	add	ip, ip, #335872	; 0x52000
    2bf4:	ldr	pc, [ip, #848]!	; 0x350

00002bf8 <readdir64@plt>:
    2bf8:	add	ip, pc, #0, 12
    2bfc:	add	ip, ip, #335872	; 0x52000
    2c00:	ldr	pc, [ip, #840]!	; 0x348

00002c04 <getsockname@plt>:
    2c04:	add	ip, pc, #0, 12
    2c08:	add	ip, ip, #335872	; 0x52000
    2c0c:	ldr	pc, [ip, #832]!	; 0x340

00002c10 <dirfd@plt>:
    2c10:	add	ip, pc, #0, 12
    2c14:	add	ip, ip, #335872	; 0x52000
    2c18:	ldr	pc, [ip, #824]!	; 0x338

00002c1c <flockfile@plt>:
    2c1c:	add	ip, pc, #0, 12
    2c20:	add	ip, ip, #335872	; 0x52000
    2c24:	ldr	pc, [ip, #816]!	; 0x330

00002c28 <recvmsg@plt>:
    2c28:	add	ip, pc, #0, 12
    2c2c:	add	ip, ip, #335872	; 0x52000
    2c30:	ldr	pc, [ip, #808]!	; 0x328

00002c34 <fchdir@plt>:
    2c34:	add	ip, pc, #0, 12
    2c38:	add	ip, ip, #335872	; 0x52000
    2c3c:	ldr	pc, [ip, #800]!	; 0x320

00002c40 <fopen64@plt>:
    2c40:	add	ip, pc, #0, 12
    2c44:	add	ip, ip, #335872	; 0x52000
    2c48:	ldr	pc, [ip, #792]!	; 0x318

00002c4c <freeaddrinfo@plt>:
    2c4c:	add	ip, pc, #0, 12
    2c50:	add	ip, ip, #335872	; 0x52000
    2c54:	ldr	pc, [ip, #784]!	; 0x310

00002c58 <getaddrinfo@plt>:
    2c58:	add	ip, pc, #0, 12
    2c5c:	add	ip, ip, #335872	; 0x52000
    2c60:	ldr	pc, [ip, #776]!	; 0x308

00002c64 <socket@plt>:
    2c64:	add	ip, pc, #0, 12
    2c68:	add	ip, ip, #335872	; 0x52000
    2c6c:	ldr	pc, [ip, #768]!	; 0x300

00002c70 <clock_gettime@plt>:
    2c70:	add	ip, pc, #0, 12
    2c74:	add	ip, ip, #335872	; 0x52000
    2c78:	ldr	pc, [ip, #760]!	; 0x2f8

00002c7c <mremap@plt>:
    2c7c:	add	ip, pc, #0, 12
    2c80:	add	ip, ip, #335872	; 0x52000
    2c84:	ldr	pc, [ip, #752]!	; 0x2f0

00002c88 <memmem@plt>:
    2c88:	add	ip, pc, #0, 12
    2c8c:	add	ip, ip, #335872	; 0x52000
    2c90:	ldr	pc, [ip, #744]!	; 0x2e8

00002c94 <__tls_get_addr@plt>:
    2c94:	add	ip, pc, #0, 12
    2c98:	add	ip, ip, #335872	; 0x52000
    2c9c:	ldr	pc, [ip, #736]!	; 0x2e0

00002ca0 <isatty@plt>:
    2ca0:	add	ip, pc, #0, 12
    2ca4:	add	ip, ip, #335872	; 0x52000
    2ca8:	ldr	pc, [ip, #728]!	; 0x2d8

00002cac <unsetenv@plt>:
    2cac:	add	ip, pc, #0, 12
    2cb0:	add	ip, ip, #335872	; 0x52000
    2cb4:	ldr	pc, [ip, #720]!	; 0x2d0

00002cb8 <_Unwind_Resume@plt>:
    2cb8:	add	ip, pc, #0, 12
    2cbc:	add	ip, ip, #335872	; 0x52000
    2cc0:	ldr	pc, [ip, #712]!	; 0x2c8

00002cc4 <strncmp@plt>:
    2cc4:	add	ip, pc, #0, 12
    2cc8:	add	ip, ip, #335872	; 0x52000
    2ccc:	ldr	pc, [ip, #704]!	; 0x2c0

00002cd0 <abort@plt>:
    2cd0:	add	ip, pc, #0, 12
    2cd4:	add	ip, ip, #335872	; 0x52000
    2cd8:	ldr	pc, [ip, #696]!	; 0x2b8

00002cdc <close@plt>:
    2cdc:	add	ip, pc, #0, 12
    2ce0:	add	ip, ip, #335872	; 0x52000
    2ce4:	ldr	pc, [ip, #688]!	; 0x2b0

00002ce8 <setresgid@plt>:
    2ce8:	add	ip, pc, #0, 12
    2cec:	add	ip, ip, #335872	; 0x52000
    2cf0:	ldr	pc, [ip, #680]!	; 0x2a8

00002cf4 <connect@plt>:
    2cf4:	add	ip, pc, #0, 12
    2cf8:	add	ip, ip, #335872	; 0x52000
    2cfc:	ldr	pc, [ip, #672]!	; 0x2a0

00002d00 <closedir@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #335872	; 0x52000
    2d08:	ldr	pc, [ip, #664]!	; 0x298

00002d0c <__snprintf_chk@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #335872	; 0x52000
    2d14:	ldr	pc, [ip, #656]!	; 0x290

00002d18 <strspn@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #335872	; 0x52000
    2d20:	ldr	pc, [ip, #648]!	; 0x288

Disassembly of section .text:

00002d28 <__libc_csu_init@@Base-0x33574>:
    2d28:	push	{r3, lr}
    2d2c:	mov	r2, #72	; 0x48
    2d30:	ldr	r0, [pc, #20]	; 2d4c <strspn@plt+0x34>
    2d34:	ldr	r1, [pc, #20]	; 2d50 <strspn@plt+0x38>
    2d38:	ldr	r3, [pc, #20]	; 2d54 <strspn@plt+0x3c>
    2d3c:	add	r0, pc, r0
    2d40:	add	r1, pc, r1
    2d44:	add	r3, pc, r3
    2d48:	bl	32874 <strspn@plt+0x2fb5c>
    2d4c:	muleq	r3, r8, r1
    2d50:	andeq	r7, r3, ip, lsr pc
    2d54:	andeq	r7, r3, r0, asr lr
    2d58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2d5c:	cmp	r3, #0
    2d60:	sub	sp, sp, #132	; 0x84
    2d64:	ldr	r7, [pc, #736]	; 304c <strspn@plt+0x334>
    2d68:	mov	ip, r2
    2d6c:	moveq	r4, #1
    2d70:	and	r2, r1, #7
    2d74:	add	r7, pc, r7
    2d78:	ubfx	r1, r1, #3, #7
    2d7c:	ldr	lr, [sp, #172]	; 0xac
    2d80:	ldr	r5, [sp, #180]	; 0xb4
    2d84:	beq	2d94 <strspn@plt+0x7c>
    2d88:	ldrb	r4, [r3]
    2d8c:	rsbs	r4, r4, #1
    2d90:	movcc	r4, #0
    2d94:	cmp	r4, #0
    2d98:	ldrne	fp, [pc, #688]	; 3050 <strspn@plt+0x338>
    2d9c:	addne	fp, pc, fp
    2da0:	ldreq	fp, [pc, #684]	; 3054 <strspn@plt+0x33c>
    2da4:	addeq	fp, pc, fp
    2da8:	cmp	r3, #0
    2dac:	moveq	r4, #1
    2db0:	beq	2dc0 <strspn@plt+0xa8>
    2db4:	ldrb	r4, [r3]
    2db8:	rsbs	r4, r4, #1
    2dbc:	movcc	r4, #0
    2dc0:	cmp	r4, #0
    2dc4:	streq	r3, [sp, #100]	; 0x64
    2dc8:	ldrne	r4, [pc, #648]	; 3058 <strspn@plt+0x340>
    2dcc:	addne	r4, pc, r4
    2dd0:	strne	r4, [sp, #100]	; 0x64
    2dd4:	cmp	r3, #0
    2dd8:	moveq	r3, #1
    2ddc:	beq	2dec <strspn@plt+0xd4>
    2de0:	ldrb	r3, [r3]
    2de4:	rsbs	r3, r3, #1
    2de8:	movcc	r3, #0
    2dec:	cmp	r3, #0
    2df0:	ldrne	r4, [pc, #612]	; 305c <strspn@plt+0x344>
    2df4:	addne	r4, pc, r4
    2df8:	strne	r4, [sp, #104]	; 0x68
    2dfc:	ldreq	r4, [pc, #604]	; 3060 <strspn@plt+0x348>
    2e00:	addeq	r4, pc, r4
    2e04:	streq	r4, [sp, #104]	; 0x68
    2e08:	ldr	r4, [sp, #168]	; 0xa8
    2e0c:	cmp	r4, #0
    2e10:	ldrne	r4, [pc, #588]	; 3064 <strspn@plt+0x34c>
    2e14:	addne	r4, pc, r4
    2e18:	strne	r4, [sp, #108]	; 0x6c
    2e1c:	ldreq	r4, [pc, #580]	; 3068 <strspn@plt+0x350>
    2e20:	addeq	r4, pc, r4
    2e24:	streq	r4, [sp, #108]	; 0x6c
    2e28:	ldr	r3, [sp, #168]	; 0xa8
    2e2c:	adds	r4, r3, #0
    2e30:	movne	r4, #1
    2e34:	cmp	r4, #0
    2e38:	ldreq	r3, [pc, #556]	; 306c <strspn@plt+0x354>
    2e3c:	addeq	r3, pc, r3
    2e40:	streq	r3, [sp, #112]	; 0x70
    2e44:	ldrne	r3, [pc, #548]	; 3070 <strspn@plt+0x358>
    2e48:	addne	r3, pc, r3
    2e4c:	strne	r3, [sp, #112]	; 0x70
    2e50:	cmp	lr, #0
    2e54:	moveq	r3, #1
    2e58:	beq	2e68 <strspn@plt+0x150>
    2e5c:	ldrb	r3, [lr]
    2e60:	rsbs	r3, r3, #1
    2e64:	movcc	r3, #0
    2e68:	cmp	r3, #0
    2e6c:	ldrne	r3, [pc, #512]	; 3074 <strspn@plt+0x35c>
    2e70:	addne	r3, pc, r3
    2e74:	strne	r3, [sp, #116]	; 0x74
    2e78:	ldreq	r3, [pc, #504]	; 3078 <strspn@plt+0x360>
    2e7c:	addeq	r3, pc, r3
    2e80:	streq	r3, [sp, #116]	; 0x74
    2e84:	cmp	lr, #0
    2e88:	moveq	r3, #1
    2e8c:	beq	2e9c <strspn@plt+0x184>
    2e90:	ldrb	r3, [lr]
    2e94:	rsbs	r3, r3, #1
    2e98:	movcc	r3, #0
    2e9c:	cmp	r3, #0
    2ea0:	streq	lr, [sp, #120]	; 0x78
    2ea4:	ldrne	r3, [pc, #464]	; 307c <strspn@plt+0x364>
    2ea8:	addne	r3, pc, r3
    2eac:	strne	r3, [sp, #120]	; 0x78
    2eb0:	cmp	lr, #0
    2eb4:	moveq	r3, #1
    2eb8:	beq	2ec8 <strspn@plt+0x1b0>
    2ebc:	ldrb	r3, [lr]
    2ec0:	rsbs	r3, r3, #1
    2ec4:	movcc	r3, #0
    2ec8:	cmp	r3, #0
    2ecc:	ldrne	lr, [pc, #428]	; 3080 <strspn@plt+0x368>
    2ed0:	addne	lr, pc, lr
    2ed4:	strne	lr, [sp, #124]	; 0x7c
    2ed8:	ldreq	lr, [pc, #420]	; 3084 <strspn@plt+0x36c>
    2edc:	addeq	lr, pc, lr
    2ee0:	streq	lr, [sp, #124]	; 0x7c
    2ee4:	cmp	ip, #0
    2ee8:	ldrne	lr, [pc, #408]	; 3088 <strspn@plt+0x370>
    2eec:	addne	lr, pc, lr
    2ef0:	strne	lr, [sp, #88]	; 0x58
    2ef4:	ldreq	lr, [pc, #400]	; 308c <strspn@plt+0x374>
    2ef8:	addeq	lr, pc, lr
    2efc:	streq	lr, [sp, #88]	; 0x58
    2f00:	adds	lr, ip, #0
    2f04:	movne	lr, #1
    2f08:	cmp	lr, #0
    2f0c:	ldreq	sl, [pc, #380]	; 3090 <strspn@plt+0x378>
    2f10:	addeq	sl, pc, sl
    2f14:	ldrne	sl, [pc, #376]	; 3094 <strspn@plt+0x37c>
    2f18:	addne	sl, pc, sl
    2f1c:	cmp	r5, #0
    2f20:	moveq	r3, #1
    2f24:	beq	2f34 <strspn@plt+0x21c>
    2f28:	ldrb	r3, [r5]
    2f2c:	rsbs	r3, r3, #1
    2f30:	movcc	r3, #0
    2f34:	cmp	r3, #0
    2f38:	ldreq	r9, [sp, #176]	; 0xb0
    2f3c:	ldrne	r9, [pc, #340]	; 3098 <strspn@plt+0x380>
    2f40:	addne	r9, pc, r9
    2f44:	cmp	r5, #0
    2f48:	moveq	r3, #1
    2f4c:	beq	2f5c <strspn@plt+0x244>
    2f50:	ldrb	r3, [r5]
    2f54:	rsbs	r3, r3, #1
    2f58:	movcc	r3, #0
    2f5c:	cmp	r3, #0
    2f60:	moveq	r8, r5
    2f64:	ldrne	r8, [pc, #304]	; 309c <strspn@plt+0x384>
    2f68:	addne	r8, pc, r8
    2f6c:	cmp	r5, #0
    2f70:	moveq	r3, #1
    2f74:	beq	2f84 <strspn@plt+0x26c>
    2f78:	ldrb	r3, [r5]
    2f7c:	rsbs	r3, r3, #1
    2f80:	movcc	r3, #0
    2f84:	cmp	r3, #0
    2f88:	ldrne	r3, [pc, #272]	; 30a0 <strspn@plt+0x388>
    2f8c:	addne	r3, pc, r3
    2f90:	strne	r3, [sp, #92]	; 0x5c
    2f94:	ldreq	r3, [pc, #264]	; 30a4 <strspn@plt+0x38c>
    2f98:	addeq	r3, pc, r3
    2f9c:	streq	r3, [sp, #92]	; 0x5c
    2fa0:	str	fp, [sp, #12]
    2fa4:	mvn	r3, #0
    2fa8:	ldr	fp, [sp, #100]	; 0x64
    2fac:	str	r4, [sp, #28]
    2fb0:	ldr	r4, [sp, #168]	; 0xa8
    2fb4:	str	fp, [sp, #16]
    2fb8:	ldr	fp, [sp, #104]	; 0x68
    2fbc:	str	r4, [sp, #32]
    2fc0:	ldr	r4, [sp, #116]	; 0x74
    2fc4:	str	fp, [sp, #20]
    2fc8:	ldr	fp, [sp, #108]	; 0x6c
    2fcc:	str	r4, [sp, #40]	; 0x28
    2fd0:	str	ip, [sp, #60]	; 0x3c
    2fd4:	str	fp, [sp, #24]
    2fd8:	ldr	fp, [sp, #112]	; 0x70
    2fdc:	ldr	ip, [sp, #92]	; 0x5c
    2fe0:	ldr	r4, [sp, #124]	; 0x7c
    2fe4:	str	fp, [sp, #36]	; 0x24
    2fe8:	ldr	fp, [sp, #120]	; 0x78
    2fec:	ldr	r5, [pc, #180]	; 30a8 <strspn@plt+0x390>
    2ff0:	ldr	r6, [pc, #180]	; 30ac <strspn@plt+0x394>
    2ff4:	str	fp, [sp, #44]	; 0x2c
    2ff8:	ldr	fp, [sp, #88]	; 0x58
    2ffc:	add	r6, pc, r6
    3000:	str	r2, [sp, #4]
    3004:	mov	r2, #1
    3008:	str	r1, [sp, #8]
    300c:	mov	r1, #2048	; 0x800
    3010:	str	r4, [sp, #48]	; 0x30
    3014:	str	fp, [sp, #52]	; 0x34
    3018:	str	lr, [sp, #56]	; 0x38
    301c:	str	sl, [sp, #64]	; 0x40
    3020:	str	r9, [sp, #68]	; 0x44
    3024:	str	r8, [sp, #72]	; 0x48
    3028:	str	ip, [sp, #76]	; 0x4c
    302c:	str	r6, [sp]
    3030:	ldr	ip, [r7, r5]
    3034:	ldr	ip, [ip]
    3038:	str	ip, [sp, #80]	; 0x50
    303c:	bl	2d0c <__snprintf_chk@plt>
    3040:	mov	r0, #0
    3044:	add	sp, sp, #132	; 0x84
    3048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    304c:	andeq	r2, r5, r0
    3050:			; <UNDEFINED> instruction: 0x00035abc
    3054:	andeq	sp, r3, r8, lsr r8
    3058:	andeq	r5, r3, ip, lsl #21
    305c:	andeq	r5, r3, r4, ror #20
    3060:	andeq	r5, r3, r4, ror #20
    3064:	ldrdeq	sp, [r3], -r4
    3068:	andeq	r5, r3, r8, lsr sl
    306c:	andeq	r5, r3, ip, lsl sl
    3070:	andeq	r5, r3, ip, lsl sl
    3074:	andeq	r5, r3, r8, ror #19
    3078:	andeq	sp, r3, r8, ror r7
    307c:			; <UNDEFINED> instruction: 0x000359b0
    3080:	andeq	r5, r3, r8, lsl #19
    3084:	andeq	r5, r3, r8, lsl #19
    3088:	andeq	sp, r3, r8, lsl r7
    308c:	andeq	r5, r3, r0, ror #18
    3090:	andeq	r5, r3, r8, asr #18
    3094:	andeq	r5, r3, ip, asr #18
    3098:	andeq	r5, r3, r8, lsl r9
    309c:	strdeq	r5, [r3], -r0
    30a0:	andeq	r5, r3, ip, asr #17
    30a4:	andeq	r5, r3, ip, asr #17
    30a8:	andeq	r0, r0, r8, ror r2
    30ac:	andeq	sp, r3, r0, lsl r6
    30b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    30b4:	sub	sp, sp, #2144	; 0x860
    30b8:	ldr	lr, [pc, #328]	; 3208 <strspn@plt+0x4f0>
    30bc:	sub	sp, sp, #4
    30c0:	ldr	ip, [pc, #324]	; 320c <strspn@plt+0x4f4>
    30c4:	add	r4, sp, #60	; 0x3c
    30c8:	add	lr, pc, lr
    30cc:	str	r0, [sp, #20]
    30d0:	ldr	sl, [pc, #312]	; 3210 <strspn@plt+0x4f8>
    30d4:	add	r5, sp, #32
    30d8:	ldr	r7, [lr, ip]
    30dc:	mov	r9, r1
    30e0:	ldr	ip, [sp, #2188]	; 0x88c
    30e4:	mov	r1, #0
    30e8:	mov	r8, r2
    30ec:	mov	r0, r4
    30f0:	ldr	lr, [r7]
    30f4:	mov	r2, #32
    30f8:	str	ip, [sp, #24]
    30fc:	add	sl, pc, sl
    3100:	ldr	ip, [sp, #2192]	; 0x890
    3104:	str	r3, [sp, #16]
    3108:	str	lr, [sp, #2140]	; 0x85c
    310c:	str	ip, [sp, #28]
    3110:	ldr	fp, [sp, #2184]	; 0x888
    3114:	ldr	r6, [sp, #2196]	; 0x894
    3118:	bl	2ad8 <memset@plt>
    311c:	mov	r2, #28
    3120:	mov	r0, r5
    3124:	mov	r1, #0
    3128:	bl	2ad8 <memset@plt>
    312c:	ldr	r2, [sl]
    3130:	ldr	r3, [sp, #16]
    3134:	cmp	r2, #0
    3138:	movlt	r0, #0
    313c:	blt	31e8 <strspn@plt+0x4d0>
    3140:	stm	sp, {r3, fp}
    3144:	mov	r2, r9
    3148:	ldr	r3, [sp, #24]
    314c:	mov	r9, #1
    3150:	ldr	ip, [sp, #28]
    3154:	ldr	r1, [sp, #20]
    3158:	str	r3, [sp, #8]
    315c:	mov	r3, r8
    3160:	add	r8, sp, #92	; 0x5c
    3164:	str	ip, [sp, #12]
    3168:	mov	r0, r8
    316c:	bl	2d58 <strspn@plt+0x40>
    3170:	mov	r0, r8
    3174:	str	r8, [sp, #60]	; 0x3c
    3178:	bl	2a54 <strlen@plt>
    317c:	ldr	r3, [pc, #144]	; 3214 <strspn@plt+0x4fc>
    3180:	mov	r2, #8
    3184:	str	r6, [sp, #76]	; 0x4c
    3188:	add	r3, pc, r3
    318c:	str	r2, [sp, #72]	; 0x48
    3190:	str	r3, [sp, #68]	; 0x44
    3194:	str	r0, [sp, #64]	; 0x40
    3198:	mov	r0, r6
    319c:	bl	2a54 <strlen@plt>
    31a0:	ldr	lr, [pc, #112]	; 3218 <strspn@plt+0x500>
    31a4:	mov	r1, r5
    31a8:	mov	r2, #16384	; 0x4000
    31ac:	add	lr, pc, lr
    31b0:	mov	r3, #4
    31b4:	str	r4, [sp, #40]	; 0x28
    31b8:	str	lr, [sp, #84]	; 0x54
    31bc:	str	r9, [sp, #88]	; 0x58
    31c0:	str	r3, [sp, #44]	; 0x2c
    31c4:	str	r0, [sp, #80]	; 0x50
    31c8:	ldr	r0, [sl]
    31cc:	bl	27fc <sendmsg@plt>
    31d0:	cmp	r0, #0
    31d4:	movge	r0, r9
    31d8:	bge	31e8 <strspn@plt+0x4d0>
    31dc:	bl	2a9c <__errno_location@plt>
    31e0:	ldr	r0, [r0]
    31e4:	rsb	r0, r0, #0
    31e8:	ldr	r2, [sp, #2140]	; 0x85c
    31ec:	ldr	r3, [r7]
    31f0:	cmp	r2, r3
    31f4:	beq	31fc <strspn@plt+0x4e4>
    31f8:	bl	2838 <__stack_chk_fail@plt>
    31fc:	add	sp, sp, #2144	; 0x860
    3200:	add	sp, sp, #4
    3204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3208:	andeq	r1, r5, ip, lsr #25
    320c:	andeq	r0, r0, r8, asr #4
    3210:	andeq	r1, r5, r8, asr #31
    3214:	ldrdeq	sp, [r3], -ip
    3218:			; <UNDEFINED> instruction: 0x000356b8
    321c:	push	{r3, lr}
    3220:	movw	r2, #299	; 0x12b
    3224:	ldr	r0, [pc, #20]	; 3240 <strspn@plt+0x528>
    3228:	ldr	r1, [pc, #20]	; 3244 <strspn@plt+0x52c>
    322c:	ldr	r3, [pc, #20]	; 3248 <strspn@plt+0x530>
    3230:	add	r0, pc, r0
    3234:	add	r1, pc, r1
    3238:	add	r3, pc, r3
    323c:	bl	32874 <strspn@plt+0x2fb5c>
    3240:			; <UNDEFINED> instruction: 0x0003d4b8
    3244:	andeq	sp, r3, r4, lsl #9
    3248:	andeq	sp, r3, r4, ror #6
    324c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3250:	sub	sp, sp, #252	; 0xfc
    3254:	ldr	ip, [pc, #2076]	; 3a78 <strspn@plt+0xd60>
    3258:	mov	r9, r0
    325c:	ldr	r0, [pc, #2072]	; 3a7c <strspn@plt+0xd64>
    3260:	add	ip, pc, ip
    3264:	str	ip, [sp, #52]	; 0x34
    3268:	ldr	ip, [sp, #288]	; 0x120
    326c:	str	r2, [sp, #32]
    3270:	str	r3, [sp, #36]	; 0x24
    3274:	str	ip, [sp, #40]	; 0x28
    3278:	ldr	ip, [sp, #52]	; 0x34
    327c:	ldr	r6, [sp, #300]	; 0x12c
    3280:	ldr	r3, [ip, r0]
    3284:	cmp	r6, #0
    3288:	ldr	ip, [sp, #292]	; 0x124
    328c:	ldr	r2, [r3]
    3290:	str	ip, [sp, #44]	; 0x2c
    3294:	ldr	ip, [sp, #296]	; 0x128
    3298:	str	r3, [sp, #60]	; 0x3c
    329c:	str	r2, [sp, #244]	; 0xf4
    32a0:	str	ip, [sp, #48]	; 0x30
    32a4:	bne	32c8 <strspn@plt+0x5b0>
    32a8:	ldr	r0, [pc, #2000]	; 3a80 <strspn@plt+0xd68>
    32ac:	movw	r2, #545	; 0x221
    32b0:	ldr	r1, [pc, #1996]	; 3a84 <strspn@plt+0xd6c>
    32b4:	ldr	r3, [pc, #1996]	; 3a88 <strspn@plt+0xd70>
    32b8:	add	r0, pc, r0
    32bc:	add	r1, pc, r1
    32c0:	add	r3, pc, r3
    32c4:	bl	32874 <strspn@plt+0x2fb5c>
    32c8:	ldr	r3, [pc, #1980]	; 3a8c <strspn@plt+0xd74>
    32cc:	add	r3, pc, r3
    32d0:	ldr	r3, [r3]
    32d4:	cmp	r3, #9
    32d8:	rsbeq	r0, r1, #0
    32dc:	beq	3a58 <strspn@plt+0xd40>
    32e0:	tst	r9, #1016	; 0x3f8
    32e4:	bne	32fc <strspn@plt+0x5e4>
    32e8:	ldr	r3, [pc, #1952]	; 3a90 <strspn@plt+0xd78>
    32ec:	and	r9, r9, #7
    32f0:	add	r3, pc, r3
    32f4:	ldr	r3, [r3]
    32f8:	orr	r9, r9, r3
    32fc:	eor	ip, r1, r1, asr #31
    3300:	sub	ip, ip, r1, asr #31
    3304:	ldr	r7, [pc, #1928]	; 3a94 <strspn@plt+0xd7c>
    3308:	str	ip, [sp, #24]
    330c:	mov	sl, r9
    3310:	ldr	ip, [pc, #1920]	; 3a98 <strspn@plt+0xd80>
    3314:	add	r7, pc, r7
    3318:	ldr	fp, [pc, #1916]	; 3a9c <strspn@plt+0xd84>
    331c:	add	ip, pc, ip
    3320:	str	ip, [sp, #56]	; 0x38
    3324:	add	fp, pc, fp
    3328:	ldr	ip, [pc, #1904]	; 3aa0 <strspn@plt+0xd88>
    332c:	add	ip, pc, ip
    3330:	str	ip, [sp, #20]
    3334:	mov	r4, r6
    3338:	add	r6, r6, #1
    333c:	ldrb	r3, [r4]
    3340:	cmp	r3, #10
    3344:	beq	3334 <strspn@plt+0x61c>
    3348:	cmp	r3, #13
    334c:	beq	3334 <strspn@plt+0x61c>
    3350:	cmp	r3, #0
    3354:	beq	3410 <strspn@plt+0x6f8>
    3358:	mov	r3, r4
    335c:	b	342c <strspn@plt+0x714>
    3360:	add	r0, sp, #144	; 0x90
    3364:	str	ip, [sp, #16]
    3368:	str	r0, [sp, #96]	; 0x60
    336c:	bl	2a54 <strlen@plt>
    3370:	str	r9, [sp, #104]	; 0x68
    3374:	str	r0, [sp, #100]	; 0x64
    3378:	mov	r0, r9
    337c:	bl	2a54 <strlen@plt>
    3380:	ldr	lr, [sp, #52]	; 0x34
    3384:	ldr	r3, [pc, #1816]	; 3aa4 <strspn@plt+0xd8c>
    3388:	str	r0, [sp, #108]	; 0x6c
    338c:	ldr	r3, [lr, r3]
    3390:	ldr	r3, [r3]
    3394:	mov	r0, r3
    3398:	str	r3, [sp, #112]	; 0x70
    339c:	bl	2a54 <strlen@plt>
    33a0:	ldr	ip, [sp, #16]
    33a4:	str	ip, [sp, #120]	; 0x78
    33a8:	str	r0, [sp, #116]	; 0x74
    33ac:	mov	r0, ip
    33b0:	bl	2a54 <strlen@plt>
    33b4:	str	r4, [sp, #128]	; 0x80
    33b8:	str	r0, [sp, #124]	; 0x7c
    33bc:	mov	r0, r4
    33c0:	bl	2a54 <strlen@plt>
    33c4:	ldr	r3, [pc, #1756]	; 3aa8 <strspn@plt+0xd90>
    33c8:	add	r3, pc, r3
    33cc:	ldrb	r3, [r3]
    33d0:	cmp	r3, #0
    33d4:	str	r0, [sp, #132]	; 0x84
    33d8:	addne	r0, r0, #1
    33dc:	strne	r0, [sp, #132]	; 0x84
    33e0:	ldr	r0, [fp]
    33e4:	mov	r1, r8
    33e8:	mov	r2, #16384	; 0x4000
    33ec:	bl	27fc <sendmsg@plt>
    33f0:	cmp	r0, #0
    33f4:	blt	3620 <strspn@plt+0x908>
    33f8:	ldr	ip, [sp, #20]
    33fc:	ldrb	r3, [ip]
    3400:	cmp	r3, #0
    3404:	bne	3638 <strspn@plt+0x920>
    3408:	cmp	r6, #0
    340c:	bne	3334 <strspn@plt+0x61c>
    3410:	ldr	ip, [sp, #24]
    3414:	rsb	r0, ip, #0
    3418:	b	3a58 <strspn@plt+0xd40>
    341c:	cmp	r6, #10
    3420:	beq	3440 <strspn@plt+0x728>
    3424:	cmp	r6, #13
    3428:	beq	3440 <strspn@plt+0x728>
    342c:	mov	r2, r3
    3430:	ldrb	r6, [r3], #1
    3434:	cmp	r6, #0
    3438:	bne	341c <strspn@plt+0x704>
    343c:	b	344c <strspn@plt+0x734>
    3440:	add	r6, r2, #1
    3444:	mov	r3, #0
    3448:	strb	r3, [r2]
    344c:	ldr	r3, [r7]
    3450:	cmp	r3, #7
    3454:	beq	3468 <strspn@plt+0x750>
    3458:	sub	r3, r3, #3
    345c:	cmp	r3, #1
    3460:	movhi	r5, #0
    3464:	bhi	34c0 <strspn@plt+0x7a8>
    3468:	ldr	ip, [sp, #40]	; 0x28
    346c:	mov	r0, sl
    3470:	ldr	r1, [sp, #24]
    3474:	ldr	r2, [sp, #32]
    3478:	str	ip, [sp]
    347c:	ldr	ip, [sp, #44]	; 0x2c
    3480:	str	r4, [sp, #12]
    3484:	ldr	r3, [sp, #36]	; 0x24
    3488:	str	ip, [sp, #4]
    348c:	ldr	ip, [sp, #48]	; 0x30
    3490:	str	ip, [sp, #8]
    3494:	bl	30b0 <strspn@plt+0x398>
    3498:	subs	r5, r0, #0
    349c:	bge	34c0 <strspn@plt+0x7a8>
    34a0:	cmn	r5, #11
    34a4:	beq	34bc <strspn@plt+0x7a4>
    34a8:	ldr	ip, [sp, #56]	; 0x38
    34ac:	ldr	r0, [ip]
    34b0:	bl	2afb0 <strspn@plt+0x28298>
    34b4:	ldr	ip, [sp, #56]	; 0x38
    34b8:	str	r0, [ip]
    34bc:	bl	32368 <strspn@plt+0x2f650>
    34c0:	ldr	r3, [pc, #1508]	; 3aac <strspn@plt+0xd94>
    34c4:	add	r3, pc, r3
    34c8:	ldr	r3, [r3]
    34cc:	sub	r3, r3, #5
    34d0:	cmp	r3, #1
    34d4:	bhi	36d0 <strspn@plt+0x9b8>
    34d8:	add	r5, sp, #96	; 0x60
    34dc:	add	r8, sp, #68	; 0x44
    34e0:	mov	r1, #0
    34e4:	mov	r2, #40	; 0x28
    34e8:	mov	r0, r5
    34ec:	bl	2ad8 <memset@plt>
    34f0:	mov	r2, #28
    34f4:	mov	r0, r8
    34f8:	mov	r1, #0
    34fc:	bl	2ad8 <memset@plt>
    3500:	ldr	r3, [pc, #1448]	; 3ab0 <strspn@plt+0xd98>
    3504:	mov	r2, #5
    3508:	str	r5, [sp, #76]	; 0x4c
    350c:	add	r3, pc, r3
    3510:	str	r2, [sp, #80]	; 0x50
    3514:	ldr	r3, [r3]
    3518:	cmp	r3, #0
    351c:	blt	36d8 <strspn@plt+0x9c0>
    3520:	add	ip, sp, #144	; 0x90
    3524:	ldr	r2, [pc, #1416]	; 3ab4 <strspn@plt+0xd9c>
    3528:	mov	r1, #15
    352c:	str	sl, [sp, #4]
    3530:	add	r2, pc, r2
    3534:	mov	r0, ip
    3538:	str	r2, [sp]
    353c:	mov	r3, r1
    3540:	mov	r2, #1
    3544:	str	ip, [sp, #28]
    3548:	bl	2d0c <__snprintf_chk@plt>
    354c:	cmp	r0, #14
    3550:	bls	3574 <strspn@plt+0x85c>
    3554:	ldr	r0, [pc, #1372]	; 3ab8 <strspn@plt+0xda0>
    3558:	mov	r2, #392	; 0x188
    355c:	ldr	r1, [pc, #1368]	; 3abc <strspn@plt+0xda4>
    3560:	ldr	r3, [pc, #1368]	; 3ac0 <strspn@plt+0xda8>
    3564:	add	r0, pc, r0
    3568:	add	r1, pc, r1
    356c:	add	r3, pc, r3
    3570:	bl	32874 <strspn@plt+0x2fb5c>
    3574:	mov	r0, #0
    3578:	bl	2ec10 <strspn@plt+0x2bef8>
    357c:	mov	r3, #0
    3580:	movw	r2, #16960	; 0x4240
    3584:	movt	r2, #15
    3588:	bl	358d0 <strspn@plt+0x32bb8>
    358c:	add	r3, sp, #248	; 0xf8
    3590:	str	r0, [r3, #-184]!	; 0xffffff48
    3594:	mov	r0, r3
    3598:	bl	29e8 <localtime@plt>
    359c:	subs	r3, r0, #0
    35a0:	beq	36b4 <strspn@plt+0x99c>
    35a4:	add	r9, sp, #180	; 0xb4
    35a8:	ldr	r2, [pc, #1300]	; 3ac4 <strspn@plt+0xdac>
    35ac:	mov	r1, #64	; 0x40
    35b0:	add	r2, pc, r2
    35b4:	mov	r0, r9
    35b8:	bl	29d0 <strftime@plt>
    35bc:	cmp	r0, #0
    35c0:	beq	36b4 <strspn@plt+0x99c>
    35c4:	bl	2a24 <getpid@plt>
    35c8:	add	ip, sp, #160	; 0xa0
    35cc:	ldr	lr, [pc, #1268]	; 3ac8 <strspn@plt+0xdb0>
    35d0:	mov	r1, #17
    35d4:	mov	r3, r1
    35d8:	mov	r2, #1
    35dc:	add	lr, pc, lr
    35e0:	str	lr, [sp]
    35e4:	str	ip, [sp, #16]
    35e8:	str	r0, [sp, #4]
    35ec:	mov	r0, ip
    35f0:	bl	2d0c <__snprintf_chk@plt>
    35f4:	ldr	ip, [sp, #16]
    35f8:	cmp	r0, #16
    35fc:	bls	3360 <strspn@plt+0x648>
    3600:	ldr	r0, [pc, #1220]	; 3acc <strspn@plt+0xdb4>
    3604:	movw	r2, #402	; 0x192
    3608:	ldr	r1, [pc, #1216]	; 3ad0 <strspn@plt+0xdb8>
    360c:	ldr	r3, [pc, #1216]	; 3ad4 <strspn@plt+0xdbc>
    3610:	add	r0, pc, r0
    3614:	add	r1, pc, r1
    3618:	add	r3, pc, r3
    361c:	bl	32874 <strspn@plt+0x2fb5c>
    3620:	bl	2a9c <__errno_location@plt>
    3624:	ldr	r5, [r0]
    3628:	rsb	r5, r5, #0
    362c:	cmp	r5, #0
    3630:	bge	36d0 <strspn@plt+0x9b8>
    3634:	b	36ac <strspn@plt+0x994>
    3638:	ldr	r1, [sp, #108]	; 0x6c
    363c:	ldr	r3, [sp, #100]	; 0x64
    3640:	ldr	r2, [sp, #116]	; 0x74
    3644:	add	r3, r1, r3
    3648:	ldr	r1, [sp, #124]	; 0x7c
    364c:	add	r3, r3, r2
    3650:	ldr	r2, [sp, #132]	; 0x84
    3654:	add	r3, r3, r1
    3658:	add	r3, r3, r2
    365c:	cmp	r0, r3
    3660:	bcs	3408 <strspn@plt+0x6f0>
    3664:	mov	r3, #0
    3668:	cmp	r0, #0
    366c:	beq	33e0 <strspn@plt+0x6c8>
    3670:	add	r1, r5, r3
    3674:	ldr	ip, [r1, #4]
    3678:	cmp	ip, r0
    367c:	movcc	r2, ip
    3680:	movcs	r2, r0
    3684:	rsb	ip, r2, ip
    3688:	str	ip, [r1, #4]
    368c:	ldr	r1, [r5, r3]
    3690:	rsb	r0, r2, r0
    3694:	add	r2, r1, r2
    3698:	str	r2, [r5, r3]
    369c:	add	r3, r3, #8
    36a0:	cmp	r3, #40	; 0x28
    36a4:	bne	3668 <strspn@plt+0x950>
    36a8:	b	33e0 <strspn@plt+0x6c8>
    36ac:	cmn	r5, #11
    36b0:	beq	36c8 <strspn@plt+0x9b0>
    36b4:	ldr	r5, [pc, #1052]	; 3ad8 <strspn@plt+0xdc0>
    36b8:	add	r5, pc, r5
    36bc:	ldr	r0, [r5]
    36c0:	bl	2afb0 <strspn@plt+0x28298>
    36c4:	str	r0, [r5]
    36c8:	bl	32368 <strspn@plt+0x2f650>
    36cc:	b	36d8 <strspn@plt+0x9c0>
    36d0:	cmp	r5, #0
    36d4:	bgt	3408 <strspn@plt+0x6f0>
    36d8:	ldr	r3, [pc, #1020]	; 3adc <strspn@plt+0xdc4>
    36dc:	add	r5, sp, #96	; 0x60
    36e0:	add	r3, pc, r3
    36e4:	ldr	r3, [r3]
    36e8:	sub	r2, r3, #6
    36ec:	cmp	r3, #4
    36f0:	cmpne	r2, #2
    36f4:	bls	3700 <strspn@plt+0x9e8>
    36f8:	cmp	r3, #2
    36fc:	bne	3888 <strspn@plt+0xb70>
    3700:	ldr	r8, [pc, #984]	; 3ae0 <strspn@plt+0xdc8>
    3704:	mov	r0, r5
    3708:	mov	r1, #0
    370c:	mov	r2, #40	; 0x28
    3710:	add	r8, pc, r8
    3714:	bl	2ad8 <memset@plt>
    3718:	ldr	r3, [r8]
    371c:	cmp	r3, #0
    3720:	blt	3874 <strspn@plt+0xb5c>
    3724:	ldr	r2, [pc, #952]	; 3ae4 <strspn@plt+0xdcc>
    3728:	add	r9, sp, #160	; 0xa0
    372c:	mov	r1, #15
    3730:	str	sl, [sp, #4]
    3734:	add	r2, pc, r2
    3738:	mov	r0, r9
    373c:	str	r2, [sp]
    3740:	mov	r3, r1
    3744:	mov	r2, #1
    3748:	bl	2d0c <__snprintf_chk@plt>
    374c:	cmp	r0, #14
    3750:	bls	3774 <strspn@plt+0xa5c>
    3754:	ldr	r0, [pc, #908]	; 3ae8 <strspn@plt+0xdd0>
    3758:	mov	r2, #448	; 0x1c0
    375c:	ldr	r1, [pc, #904]	; 3aec <strspn@plt+0xdd4>
    3760:	ldr	r3, [pc, #904]	; 3af0 <strspn@plt+0xdd8>
    3764:	add	r0, pc, r0
    3768:	add	r1, pc, r1
    376c:	add	r3, pc, r3
    3770:	bl	32874 <strspn@plt+0x2fb5c>
    3774:	bl	2a24 <getpid@plt>
    3778:	add	lr, sp, #180	; 0xb4
    377c:	ldr	ip, [pc, #880]	; 3af4 <strspn@plt+0xddc>
    3780:	mov	r1, #17
    3784:	mov	r3, r1
    3788:	mov	r2, #1
    378c:	add	ip, pc, ip
    3790:	str	ip, [sp]
    3794:	str	lr, [sp, #28]
    3798:	str	r0, [sp, #4]
    379c:	mov	r0, lr
    37a0:	bl	2d0c <__snprintf_chk@plt>
    37a4:	cmp	r0, #16
    37a8:	bls	37cc <strspn@plt+0xab4>
    37ac:	ldr	r0, [pc, #836]	; 3af8 <strspn@plt+0xde0>
    37b0:	movw	r2, #449	; 0x1c1
    37b4:	ldr	r1, [pc, #832]	; 3afc <strspn@plt+0xde4>
    37b8:	ldr	r3, [pc, #832]	; 3b00 <strspn@plt+0xde8>
    37bc:	add	r0, pc, r0
    37c0:	add	r1, pc, r1
    37c4:	add	r3, pc, r3
    37c8:	bl	32874 <strspn@plt+0x2fb5c>
    37cc:	mov	r0, r9
    37d0:	str	r9, [sp, #96]	; 0x60
    37d4:	bl	2a54 <strlen@plt>
    37d8:	ldr	ip, [sp, #52]	; 0x34
    37dc:	ldr	r3, [pc, #704]	; 3aa4 <strspn@plt+0xd8c>
    37e0:	mov	r9, #1
    37e4:	str	r0, [sp, #100]	; 0x64
    37e8:	ldr	r3, [ip, r3]
    37ec:	ldr	r3, [r3]
    37f0:	mov	r0, r3
    37f4:	str	r3, [sp, #104]	; 0x68
    37f8:	bl	2a54 <strlen@plt>
    37fc:	add	lr, sp, #180	; 0xb4
    3800:	str	lr, [sp, #112]	; 0x70
    3804:	str	r0, [sp, #108]	; 0x6c
    3808:	mov	r0, lr
    380c:	bl	2a54 <strlen@plt>
    3810:	str	r4, [sp, #120]	; 0x78
    3814:	str	r0, [sp, #116]	; 0x74
    3818:	mov	r0, r4
    381c:	bl	2a54 <strlen@plt>
    3820:	ldr	r3, [pc, #732]	; 3b04 <strspn@plt+0xdec>
    3824:	mov	r1, r5
    3828:	mov	r2, #5
    382c:	add	r3, pc, r3
    3830:	str	r9, [sp, #132]	; 0x84
    3834:	str	r3, [sp, #128]	; 0x80
    3838:	str	r0, [sp, #124]	; 0x7c
    383c:	ldr	r0, [r8]
    3840:	bl	2b5c <writev@plt>
    3844:	cmp	r0, #0
    3848:	bge	3880 <strspn@plt+0xb68>
    384c:	bl	2a9c <__errno_location@plt>
    3850:	ldr	r3, [r0]
    3854:	rsb	r3, r3, #0
    3858:	cmp	r3, #0
    385c:	bge	3884 <strspn@plt+0xb6c>
    3860:	ldr	r0, [r8]
    3864:	bl	2afb0 <strspn@plt+0x28298>
    3868:	str	r0, [r8]
    386c:	bl	32478 <strspn@plt+0x2f760>
    3870:	b	3888 <strspn@plt+0xb70>
    3874:	mov	r3, #0
    3878:	cmp	r3, r3
    387c:	b	3884 <strspn@plt+0xb6c>
    3880:	cmp	r9, #0
    3884:	bne	3408 <strspn@plt+0x6f0>
    3888:	mov	r0, r5
    388c:	mov	r1, #0
    3890:	mov	r2, #48	; 0x30
    3894:	bl	2ad8 <memset@plt>
    3898:	ldr	r3, [pc, #616]	; 3b08 <strspn@plt+0xdf0>
    389c:	add	r3, pc, r3
    38a0:	ldr	r3, [r3]
    38a4:	cmp	r3, #0
    38a8:	blt	3408 <strspn@plt+0x6f0>
    38ac:	ldr	r3, [pc, #600]	; 3b0c <strspn@plt+0xdf4>
    38b0:	ldr	r8, [pc, r3]
    38b4:	cmp	r8, #1
    38b8:	movne	r8, #0
    38bc:	bne	38f0 <strspn@plt+0xbd8>
    38c0:	add	r9, sp, #160	; 0xa0
    38c4:	ldr	r3, [pc, #580]	; 3b10 <strspn@plt+0xdf8>
    38c8:	mov	r1, r8
    38cc:	mov	r2, #15
    38d0:	add	r3, pc, r3
    38d4:	str	sl, [sp]
    38d8:	mov	r0, r9
    38dc:	bl	2aa8 <__sprintf_chk@plt>
    38e0:	mov	r0, r9
    38e4:	str	r9, [sp, #96]	; 0x60
    38e8:	bl	2a54 <strlen@plt>
    38ec:	str	r0, [sp, #100]	; 0x64
    38f0:	and	r3, sl, #7
    38f4:	cmp	r3, #3
    38f8:	movgt	r9, #0
    38fc:	ldrle	r3, [pc, #528]	; 3b14 <strspn@plt+0xdfc>
    3900:	addle	r3, pc, r3
    3904:	ldrble	r9, [r3]
    3908:	ldr	r3, [pc, #520]	; 3b18 <strspn@plt+0xe00>
    390c:	and	r9, r9, #1
    3910:	add	r3, pc, r3
    3914:	ldrb	r3, [r3]
    3918:	cmp	r3, #0
    391c:	beq	397c <strspn@plt+0xc64>
    3920:	ldr	ip, [sp, #32]
    3924:	mov	r1, #64	; 0x40
    3928:	ldr	r3, [pc, #492]	; 3b1c <strspn@plt+0xe04>
    392c:	mov	r2, #1
    3930:	add	lr, r8, r2
    3934:	str	lr, [sp, #28]
    3938:	str	ip, [sp, #4]
    393c:	add	r3, pc, r3
    3940:	ldr	ip, [sp, #36]	; 0x24
    3944:	str	r3, [sp]
    3948:	mov	r3, r1
    394c:	str	ip, [sp, #8]
    3950:	add	ip, sp, #180	; 0xb4
    3954:	str	ip, [sp, #16]
    3958:	mov	r0, ip
    395c:	bl	2d0c <__snprintf_chk@plt>
    3960:	ldr	ip, [sp, #16]
    3964:	str	ip, [r5, r8, lsl #3]
    3968:	mov	r0, ip
    396c:	bl	2a54 <strlen@plt>
    3970:	add	r3, r5, r8, lsl #3
    3974:	ldr	r8, [sp, #28]
    3978:	str	r0, [r3, #4]
    397c:	cmp	r9, #0
    3980:	beq	39a0 <strspn@plt+0xc88>
    3984:	ldr	r1, [pc, #404]	; 3b20 <strspn@plt+0xe08>
    3988:	add	r3, r5, r8, lsl #3
    398c:	mov	r2, #7
    3990:	add	r1, pc, r1
    3994:	str	r1, [r5, r8, lsl #3]
    3998:	add	r8, r8, #1
    399c:	str	r2, [r3, #4]
    39a0:	mov	r0, r4
    39a4:	str	r4, [r5, r8, lsl #3]
    39a8:	bl	2a54 <strlen@plt>
    39ac:	add	r2, r5, r8, lsl #3
    39b0:	cmp	r9, #0
    39b4:	add	r3, r8, #1
    39b8:	str	r0, [r2, #4]
    39bc:	beq	39dc <strspn@plt+0xcc4>
    39c0:	ldr	r0, [pc, #348]	; 3b24 <strspn@plt+0xe0c>
    39c4:	add	r2, r5, r3, lsl #3
    39c8:	mov	r1, #4
    39cc:	add	r0, pc, r0
    39d0:	str	r0, [r5, r3, lsl #3]
    39d4:	add	r3, r8, #2
    39d8:	str	r1, [r2, #4]
    39dc:	ldr	r8, [pc, #324]	; 3b28 <strspn@plt+0xe10>
    39e0:	add	ip, r5, r3, lsl #3
    39e4:	add	r4, r3, #1
    39e8:	ldr	r0, [pc, #316]	; 3b2c <strspn@plt+0xe14>
    39ec:	add	r8, pc, r8
    39f0:	mov	r1, r5
    39f4:	add	r0, pc, r0
    39f8:	mov	r2, r4
    39fc:	str	r0, [r5, r3, lsl #3]
    3a00:	mov	r3, #1
    3a04:	ldr	r0, [r8]
    3a08:	str	r3, [ip, #4]
    3a0c:	bl	2b5c <writev@plt>
    3a10:	cmp	r0, #0
    3a14:	bge	3408 <strspn@plt+0x6f0>
    3a18:	bl	2a9c <__errno_location@plt>
    3a1c:	ldr	r3, [r0]
    3a20:	cmp	r3, #5
    3a24:	bne	3408 <strspn@plt+0x6f0>
    3a28:	bl	2a24 <getpid@plt>
    3a2c:	cmp	r0, #1
    3a30:	bne	3408 <strspn@plt+0x6f0>
    3a34:	bl	324e4 <strspn@plt+0x2f7cc>
    3a38:	bl	32478 <strspn@plt+0x2f760>
    3a3c:	ldr	r0, [r8]
    3a40:	cmp	r0, #0
    3a44:	blt	3408 <strspn@plt+0x6f0>
    3a48:	mov	r1, r5
    3a4c:	mov	r2, r4
    3a50:	bl	2b5c <writev@plt>
    3a54:	b	3408 <strspn@plt+0x6f0>
    3a58:	ldr	ip, [sp, #60]	; 0x3c
    3a5c:	ldr	r2, [sp, #244]	; 0xf4
    3a60:	ldr	r3, [ip]
    3a64:	cmp	r2, r3
    3a68:	beq	3a70 <strspn@plt+0xd58>
    3a6c:	bl	2838 <__stack_chk_fail@plt>
    3a70:	add	sp, sp, #252	; 0xfc
    3a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3a78:	andeq	r1, r5, r4, lsl fp
    3a7c:	andeq	r0, r0, r8, asr #4
    3a80:	andeq	r6, r3, r4, lsl #24
    3a84:	strdeq	sp, [r3], -ip
    3a88:	andeq	sp, r3, r8, ror #16
    3a8c:	andeq	r1, r5, r0, asr #30
    3a90:	andeq	r1, r5, r0, asr #27
    3a94:	strdeq	r1, [r5], -r8
    3a98:	andeq	r1, r5, r8, lsr #27
    3a9c:	muleq	r5, ip, sp
    3aa0:	andeq	r1, r5, sl, ror #29
    3aa4:	andeq	r0, r0, r8, ror r2
    3aa8:	andeq	r1, r5, lr, asr #28
    3aac:	andeq	r1, r5, r8, asr #26
    3ab0:			; <UNDEFINED> instruction: 0x00051bb4
    3ab4:	ldrdeq	sp, [r3], -r0
    3ab8:	andeq	sp, r3, r4, lsr #3
    3abc:	andeq	sp, r3, r0, asr r1
    3ac0:	andeq	sp, r3, r4, asr #32
    3ac4:	andeq	sp, r3, r8, asr #3
    3ac8:	andeq	sp, r3, r8, lsr #3
    3acc:	andeq	sp, r3, ip, ror r1
    3ad0:	andeq	sp, r3, r4, lsr #1
    3ad4:	muleq	r3, r8, pc	; <UNPREDICTABLE>
    3ad8:	andeq	r1, r5, r8, lsl #20
    3adc:	andeq	r1, r5, ip, lsr #22
    3ae0:	andeq	r1, r5, r8, lsr #19
    3ae4:	andeq	ip, r3, ip, asr #31
    3ae8:	andeq	ip, r3, r4, lsr #31
    3aec:	andeq	ip, r3, r0, asr pc
    3af0:	andeq	ip, r3, r4, asr lr
    3af4:	strdeq	ip, [r3], -r8
    3af8:	ldrdeq	ip, [r3], -r0
    3afc:	strdeq	ip, [r3], -r8
    3b00:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    3b04:	andeq	r5, r3, r8, lsr r0
    3b08:	andeq	r1, r5, r8, lsl r8
    3b0c:	andeq	r1, r5, ip, asr r9
    3b10:	andeq	ip, r3, r0, lsr lr
    3b14:	andeq	r1, r5, r8, lsl r9
    3b18:	andeq	r1, r5, r4, lsl #18
    3b1c:			; <UNDEFINED> instruction: 0x0003cebc
    3b20:	andeq	ip, r3, r4, ror lr
    3b24:	andeq	sl, r3, r8, ror #24
    3b28:	andeq	r1, r5, r8, asr #13
    3b2c:	andeq	r4, r3, r0, ror lr
    3b30:	push	{r4, r5, r6, r7, r8, lr}
    3b34:	sub	sp, sp, #24
    3b38:	ldr	r4, [pc, #120]	; 3bb8 <strspn@plt+0xea0>
    3b3c:	mov	r6, r3
    3b40:	ldr	r5, [sp, #48]	; 0x30
    3b44:	mov	r8, r0
    3b48:	ldr	ip, [sp, #52]	; 0x34
    3b4c:	add	r4, pc, r4
    3b50:	str	r1, [sp, #4]
    3b54:	mov	r1, #2048	; 0x800
    3b58:	mov	r7, r2
    3b5c:	str	r2, [sp, #8]
    3b60:	mov	r3, r1
    3b64:	str	ip, [sp]
    3b68:	str	r6, [sp, #12]
    3b6c:	mov	r0, r4
    3b70:	str	r5, [sp, #16]
    3b74:	mov	r2, #1
    3b78:	bl	2d0c <__snprintf_chk@plt>
    3b7c:	ldr	lr, [pc, #56]	; 3bbc <strspn@plt+0xea4>
    3b80:	mov	ip, #0
    3b84:	str	r5, [sp]
    3b88:	add	lr, pc, lr
    3b8c:	str	r4, [sp, #12]
    3b90:	str	ip, [sp, #4]
    3b94:	mov	r0, r8
    3b98:	str	ip, [sp, #8]
    3b9c:	mov	r2, r7
    3ba0:	mov	r3, r6
    3ba4:	mov	r1, ip
    3ba8:	str	r4, [lr]
    3bac:	bl	324c <strspn@plt+0x534>
    3bb0:	add	sp, sp, #24
    3bb4:	pop	{r4, r5, r6, r7, r8, pc}
    3bb8:	ldrdeq	r1, [r5], -r0
    3bbc:	andeq	r1, r5, r8, lsl #13
    3bc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3bc4:	sub	sp, sp, #132	; 0x84
    3bc8:	ldr	r5, [pc, #2780]	; 46ac <strspn@plt+0x1994>
    3bcc:	mov	r3, #0
    3bd0:	ldr	r2, [pc, #2776]	; 46b0 <strspn@plt+0x1998>
    3bd4:	mov	r6, r0
    3bd8:	add	r5, pc, r5
    3bdc:	mov	r0, #4
    3be0:	mov	r7, r1
    3be4:	ldr	r2, [r5, r2]
    3be8:	str	r3, [sp, #44]	; 0x2c
    3bec:	str	r3, [sp, #48]	; 0x30
    3bf0:	ldr	r3, [r2]
    3bf4:	str	r2, [sp, #20]
    3bf8:	str	r3, [sp, #124]	; 0x7c
    3bfc:	bl	328cc <strspn@plt+0x2fbb4>
    3c00:	bl	32f80 <strspn@plt+0x30268>
    3c04:	bl	32534 <strspn@plt+0x2f81c>
    3c08:	cmp	r6, #0
    3c0c:	blt	4388 <strspn@plt+0x1670>
    3c10:	cmp	r7, #0
    3c14:	beq	433c <strspn@plt+0x1624>
    3c18:	ldr	sl, [pc, #2708]	; 46b4 <strspn@plt+0x199c>
    3c1c:	mov	r9, #0
    3c20:	ldr	r8, [pc, #2704]	; 46b8 <strspn@plt+0x19a0>
    3c24:	ldr	fp, [pc, #2704]	; 46bc <strspn@plt+0x19a4>
    3c28:	add	sl, pc, sl
    3c2c:	add	r8, pc, r8
    3c30:	add	fp, pc, fp
    3c34:	str	r9, [sp]
    3c38:	mov	r0, r6
    3c3c:	mov	r1, r7
    3c40:	mov	r2, sl
    3c44:	mov	r3, r8
    3c48:	bl	2a0c <getopt_long@plt>
    3c4c:	cmp	r0, #0
    3c50:	blt	3d68 <strspn@plt+0x1050>
    3c54:	cmp	r0, #104	; 0x68
    3c58:	beq	3d40 <strspn@plt+0x1028>
    3c5c:	ble	3ce8 <strspn@plt+0xfd0>
    3c60:	cmp	r0, #112	; 0x70
    3c64:	beq	3cd4 <strspn@plt+0xfbc>
    3c68:	cmp	r0, #256	; 0x100
    3c6c:	mov	r4, r0
    3c70:	bne	3cfc <strspn@plt+0xfe4>
    3c74:	ldr	r0, [pc, #2628]	; 46c0 <strspn@plt+0x19a8>
    3c78:	add	r0, pc, r0
    3c7c:	bl	2988 <puts@plt>
    3c80:	ldr	r0, [pc, #2620]	; 46c4 <strspn@plt+0x19ac>
    3c84:	add	r0, pc, r0
    3c88:	bl	2988 <puts@plt>
    3c8c:	mov	r4, #0
    3c90:	ldr	r0, [sp, #48]	; 0x30
    3c94:	lsr	r4, r4, #31
    3c98:	cmp	r0, #0
    3c9c:	beq	3ca4 <strspn@plt+0xf8c>
    3ca0:	bl	8028 <strspn@plt+0x5310>
    3ca4:	ldr	r0, [sp, #44]	; 0x2c
    3ca8:	cmp	r0, #0
    3cac:	beq	3cb4 <strspn@plt+0xf9c>
    3cb0:	bl	8028 <strspn@plt+0x5310>
    3cb4:	ldr	r1, [sp, #20]
    3cb8:	mov	r0, r4
    3cbc:	ldr	r2, [sp, #124]	; 0x7c
    3cc0:	ldr	r3, [r1]
    3cc4:	cmp	r2, r3
    3cc8:	bne	4338 <strspn@plt+0x1620>
    3ccc:	add	sp, sp, #132	; 0x84
    3cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3cd4:	ldr	r3, [pc, #2540]	; 46c8 <strspn@plt+0x19b0>
    3cd8:	ldr	r3, [r5, r3]
    3cdc:	ldr	r3, [r3]
    3ce0:	str	r3, [fp]
    3ce4:	b	3c34 <strspn@plt+0xf1c>
    3ce8:	cmp	r0, #63	; 0x3f
    3cec:	mov	r4, r0
    3cf0:	bne	3cfc <strspn@plt+0xfe4>
    3cf4:	mvn	r4, #21
    3cf8:	b	3c90 <strspn@plt+0xf78>
    3cfc:	bl	331ec <strspn@plt+0x304d4>
    3d00:	cmp	r0, #2
    3d04:	ble	3cf4 <strspn@plt+0xfdc>
    3d08:	ldr	r2, [pc, #2492]	; 46cc <strspn@plt+0x19b4>
    3d0c:	mov	r0, #3
    3d10:	ldr	ip, [pc, #2488]	; 46d0 <strspn@plt+0x19b8>
    3d14:	mov	r1, #0
    3d18:	add	r2, pc, r2
    3d1c:	str	r2, [sp, #4]
    3d20:	ldr	r2, [pc, #2476]	; 46d4 <strspn@plt+0x19bc>
    3d24:	add	ip, pc, ip
    3d28:	str	r4, [sp, #8]
    3d2c:	mov	r3, #90	; 0x5a
    3d30:	str	ip, [sp]
    3d34:	add	r2, pc, r2
    3d38:	bl	32aa8 <strspn@plt+0x2fd90>
    3d3c:	b	3cf4 <strspn@plt+0xfdc>
    3d40:	ldr	r2, [pc, #2448]	; 46d8 <strspn@plt+0x19c0>
    3d44:	mov	r0, #1
    3d48:	ldr	r1, [pc, #2444]	; 46dc <strspn@plt+0x19c4>
    3d4c:	ldr	r3, [pc, #2444]	; 46e0 <strspn@plt+0x19c8>
    3d50:	ldr	r2, [r5, r2]
    3d54:	add	r1, pc, r1
    3d58:	add	r3, pc, r3
    3d5c:	ldr	r2, [r2]
    3d60:	bl	2afc <__printf_chk@plt>
    3d64:	b	3c8c <strspn@plt+0xf74>
    3d68:	mov	r0, #0
    3d6c:	bl	29c14 <strspn@plt+0x26efc>
    3d70:	subs	r4, r0, #0
    3d74:	beq	3dc0 <strspn@plt+0x10a8>
    3d78:	cmp	r4, #1
    3d7c:	beq	3fb0 <strspn@plt+0x1298>
    3d80:	bl	331ec <strspn@plt+0x304d4>
    3d84:	cmp	r0, #2
    3d88:	ble	3c90 <strspn@plt+0xf78>
    3d8c:	ldr	lr, [pc, #2384]	; 46e4 <strspn@plt+0x19cc>
    3d90:	mov	r0, #3
    3d94:	ldr	ip, [pc, #2380]	; 46e8 <strspn@plt+0x19d0>
    3d98:	mov	r1, #0
    3d9c:	ldr	r2, [pc, #2376]	; 46ec <strspn@plt+0x19d4>
    3da0:	add	lr, pc, lr
    3da4:	add	ip, pc, ip
    3da8:	mov	r3, #120	; 0x78
    3dac:	add	r2, pc, r2
    3db0:	str	lr, [sp]
    3db4:	str	ip, [sp, #4]
    3db8:	bl	32aa8 <strspn@plt+0x2fd90>
    3dbc:	b	3c90 <strspn@plt+0xf78>
    3dc0:	mov	r6, r4
    3dc4:	mov	r5, #1
    3dc8:	mov	r2, #0
    3dcc:	mov	r0, r6
    3dd0:	mov	r3, r2
    3dd4:	mov	r1, #1
    3dd8:	bl	29d2c <strspn@plt+0x27014>
    3ddc:	cmp	r0, #0
    3de0:	ble	3fbc <strspn@plt+0x12a4>
    3de4:	mov	r2, #0
    3de8:	mov	r0, r5
    3dec:	mov	r3, r2
    3df0:	mov	r1, #1
    3df4:	bl	29d2c <strspn@plt+0x27014>
    3df8:	cmp	r0, #0
    3dfc:	movle	r7, #0
    3e00:	movgt	r7, #1
    3e04:	add	r0, sp, #44	; 0x2c
    3e08:	bl	6af4 <strspn@plt+0x3ddc>
    3e0c:	subs	r4, r0, #0
    3e10:	blt	3f70 <strspn@plt+0x1258>
    3e14:	ldr	r3, [pc, #2260]	; 46f0 <strspn@plt+0x19d8>
    3e18:	ldr	r0, [sp, #44]	; 0x2c
    3e1c:	add	r3, pc, r3
    3e20:	ldr	r1, [r3]
    3e24:	bl	6f3c <strspn@plt+0x4224>
    3e28:	subs	r4, r0, #0
    3e2c:	blt	3fc4 <strspn@plt+0x12ac>
    3e30:	ldr	r0, [sp, #44]	; 0x2c
    3e34:	mov	r1, r7
    3e38:	bl	71b4 <strspn@plt+0x449c>
    3e3c:	subs	r4, r0, #0
    3e40:	blt	4004 <strspn@plt+0x12ec>
    3e44:	ldr	r0, [sp, #44]	; 0x2c
    3e48:	bl	a3d4 <strspn@plt+0x76bc>
    3e4c:	subs	r4, r0, #0
    3e50:	blt	4044 <strspn@plt+0x132c>
    3e54:	add	r8, sp, #80	; 0x50
    3e58:	ldr	r0, [sp, #44]	; 0x2c
    3e5c:	mov	r1, r8
    3e60:	bl	9d34 <strspn@plt+0x701c>
    3e64:	subs	r4, r0, #0
    3e68:	blt	4084 <strspn@plt+0x136c>
    3e6c:	add	r0, sp, #48	; 0x30
    3e70:	bl	6af4 <strspn@plt+0x3ddc>
    3e74:	subs	r4, r0, #0
    3e78:	blt	40c4 <strspn@plt+0x13ac>
    3e7c:	mov	r1, r6
    3e80:	mov	r2, r5
    3e84:	ldr	r0, [sp, #48]	; 0x30
    3e88:	bl	7068 <strspn@plt+0x4350>
    3e8c:	subs	r4, r0, #0
    3e90:	blt	4104 <strspn@plt+0x13ec>
    3e94:	add	r1, sp, #88	; 0x58
    3e98:	ldm	r8, {r2, r3}
    3e9c:	ldm	r1, {r0, r1}
    3ea0:	stm	sp, {r0, r1}
    3ea4:	mov	r1, #1
    3ea8:	ldr	r0, [sp, #48]	; 0x30
    3eac:	bl	72b8 <strspn@plt+0x45a0>
    3eb0:	subs	r4, r0, #0
    3eb4:	blt	4144 <strspn@plt+0x142c>
    3eb8:	mov	r1, r7
    3ebc:	ldr	r0, [sp, #48]	; 0x30
    3ec0:	bl	71b4 <strspn@plt+0x449c>
    3ec4:	subs	r4, r0, #0
    3ec8:	blt	42f8 <strspn@plt+0x15e0>
    3ecc:	ldr	r0, [sp, #48]	; 0x30
    3ed0:	mov	r1, #1
    3ed4:	bl	7468 <strspn@plt+0x4750>
    3ed8:	subs	r4, r0, #0
    3edc:	blt	43a8 <strspn@plt+0x1690>
    3ee0:	ldr	r0, [sp, #48]	; 0x30
    3ee4:	bl	a3d4 <strspn@plt+0x76bc>
    3ee8:	subs	r4, r0, #0
    3eec:	blt	43e8 <strspn@plt+0x16d0>
    3ef0:	add	r8, sp, #52	; 0x34
    3ef4:	add	r9, sp, #100	; 0x64
    3ef8:	mvn	r6, #0
    3efc:	mvn	r7, #0
    3f00:	add	r1, sp, #56	; 0x38
    3f04:	add	r2, sp, #64	; 0x40
    3f08:	add	r3, sp, #72	; 0x48
    3f0c:	str	r1, [sp, #28]
    3f10:	str	r2, [sp, #32]
    3f14:	str	r3, [sp, #36]	; 0x24
    3f18:	ldr	r0, [sp, #44]	; 0x2c
    3f1c:	mov	r1, r8
    3f20:	mov	r3, #0
    3f24:	str	r3, [sp, #52]	; 0x34
    3f28:	bl	9238 <strspn@plt+0x6520>
    3f2c:	subs	r4, r0, #0
    3f30:	blt	4428 <strspn@plt+0x1710>
    3f34:	ldr	r1, [sp, #52]	; 0x34
    3f38:	cmp	r1, #0
    3f3c:	beq	3f54 <strspn@plt+0x123c>
    3f40:	ldr	r0, [sp, #48]	; 0x30
    3f44:	mov	r2, #0
    3f48:	bl	98e0 <strspn@plt+0x6bc8>
    3f4c:	subs	r4, r0, #0
    3f50:	blt	4468 <strspn@plt+0x1750>
    3f54:	cmp	r4, #0
    3f58:	beq	4184 <strspn@plt+0x146c>
    3f5c:	ldr	r0, [sp, #52]	; 0x34
    3f60:	cmp	r0, #0
    3f64:	beq	3f18 <strspn@plt+0x1200>
    3f68:	bl	16b80 <strspn@plt+0x13e68>
    3f6c:	b	3f18 <strspn@plt+0x1200>
    3f70:	bl	331ec <strspn@plt+0x304d4>
    3f74:	cmp	r0, #2
    3f78:	ble	3c90 <strspn@plt+0xf78>
    3f7c:	ldr	lr, [pc, #1904]	; 46f4 <strspn@plt+0x19dc>
    3f80:	mov	r0, #3
    3f84:	ldr	ip, [pc, #1900]	; 46f8 <strspn@plt+0x19e0>
    3f88:	mov	r1, r4
    3f8c:	ldr	r2, [pc, #1896]	; 46fc <strspn@plt+0x19e4>
    3f90:	add	lr, pc, lr
    3f94:	add	ip, pc, ip
    3f98:	mov	r3, #130	; 0x82
    3f9c:	add	r2, pc, r2
    3fa0:	str	lr, [sp]
    3fa4:	str	ip, [sp, #4]
    3fa8:	bl	32aa8 <strspn@plt+0x2fd90>
    3fac:	b	3c90 <strspn@plt+0xf78>
    3fb0:	mov	r5, #3
    3fb4:	mov	r6, r5
    3fb8:	b	3dc8 <strspn@plt+0x10b0>
    3fbc:	mov	r7, #0
    3fc0:	b	3e04 <strspn@plt+0x10ec>
    3fc4:	bl	331ec <strspn@plt+0x304d4>
    3fc8:	cmp	r0, #2
    3fcc:	ble	3c90 <strspn@plt+0xf78>
    3fd0:	ldr	lr, [pc, #1832]	; 4700 <strspn@plt+0x19e8>
    3fd4:	mov	r0, #3
    3fd8:	ldr	ip, [pc, #1828]	; 4704 <strspn@plt+0x19ec>
    3fdc:	mov	r1, r4
    3fe0:	ldr	r2, [pc, #1824]	; 4708 <strspn@plt+0x19f0>
    3fe4:	add	lr, pc, lr
    3fe8:	add	ip, pc, ip
    3fec:	mov	r3, #136	; 0x88
    3ff0:	add	r2, pc, r2
    3ff4:	str	lr, [sp]
    3ff8:	str	ip, [sp, #4]
    3ffc:	bl	32aa8 <strspn@plt+0x2fd90>
    4000:	b	3c90 <strspn@plt+0xf78>
    4004:	bl	331ec <strspn@plt+0x304d4>
    4008:	cmp	r0, #2
    400c:	ble	3c90 <strspn@plt+0xf78>
    4010:	ldr	lr, [pc, #1780]	; 470c <strspn@plt+0x19f4>
    4014:	mov	r0, #3
    4018:	ldr	ip, [pc, #1776]	; 4710 <strspn@plt+0x19f8>
    401c:	mov	r1, r4
    4020:	ldr	r2, [pc, #1772]	; 4714 <strspn@plt+0x19fc>
    4024:	add	lr, pc, lr
    4028:	add	ip, pc, ip
    402c:	mov	r3, #142	; 0x8e
    4030:	add	r2, pc, r2
    4034:	str	lr, [sp]
    4038:	str	ip, [sp, #4]
    403c:	bl	32aa8 <strspn@plt+0x2fd90>
    4040:	b	3c90 <strspn@plt+0xf78>
    4044:	bl	331ec <strspn@plt+0x304d4>
    4048:	cmp	r0, #2
    404c:	ble	3c90 <strspn@plt+0xf78>
    4050:	ldr	lr, [pc, #1728]	; 4718 <strspn@plt+0x1a00>
    4054:	mov	r0, #3
    4058:	ldr	ip, [pc, #1724]	; 471c <strspn@plt+0x1a04>
    405c:	mov	r1, r4
    4060:	ldr	r2, [pc, #1720]	; 4720 <strspn@plt+0x1a08>
    4064:	add	lr, pc, lr
    4068:	add	ip, pc, ip
    406c:	mov	r3, #148	; 0x94
    4070:	add	r2, pc, r2
    4074:	str	lr, [sp]
    4078:	str	ip, [sp, #4]
    407c:	bl	32aa8 <strspn@plt+0x2fd90>
    4080:	b	3c90 <strspn@plt+0xf78>
    4084:	bl	331ec <strspn@plt+0x304d4>
    4088:	cmp	r0, #2
    408c:	ble	3c90 <strspn@plt+0xf78>
    4090:	ldr	lr, [pc, #1676]	; 4724 <strspn@plt+0x1a0c>
    4094:	mov	r0, #3
    4098:	ldr	ip, [pc, #1672]	; 4728 <strspn@plt+0x1a10>
    409c:	mov	r1, r4
    40a0:	ldr	r2, [pc, #1668]	; 472c <strspn@plt+0x1a14>
    40a4:	add	lr, pc, lr
    40a8:	add	ip, pc, ip
    40ac:	mov	r3, #154	; 0x9a
    40b0:	add	r2, pc, r2
    40b4:	str	lr, [sp]
    40b8:	str	ip, [sp, #4]
    40bc:	bl	32aa8 <strspn@plt+0x2fd90>
    40c0:	b	3c90 <strspn@plt+0xf78>
    40c4:	bl	331ec <strspn@plt+0x304d4>
    40c8:	cmp	r0, #2
    40cc:	ble	3c90 <strspn@plt+0xf78>
    40d0:	ldr	lr, [pc, #1624]	; 4730 <strspn@plt+0x1a18>
    40d4:	mov	r0, #3
    40d8:	ldr	ip, [pc, #1620]	; 4734 <strspn@plt+0x1a1c>
    40dc:	mov	r1, r4
    40e0:	ldr	r2, [pc, #1616]	; 4738 <strspn@plt+0x1a20>
    40e4:	add	lr, pc, lr
    40e8:	add	ip, pc, ip
    40ec:	mov	r3, #160	; 0xa0
    40f0:	add	r2, pc, r2
    40f4:	str	lr, [sp]
    40f8:	str	ip, [sp, #4]
    40fc:	bl	32aa8 <strspn@plt+0x2fd90>
    4100:	b	3c90 <strspn@plt+0xf78>
    4104:	bl	331ec <strspn@plt+0x304d4>
    4108:	cmp	r0, #2
    410c:	ble	3c90 <strspn@plt+0xf78>
    4110:	ldr	lr, [pc, #1572]	; 473c <strspn@plt+0x1a24>
    4114:	mov	r0, #3
    4118:	ldr	ip, [pc, #1568]	; 4740 <strspn@plt+0x1a28>
    411c:	mov	r1, r4
    4120:	ldr	r2, [pc, #1564]	; 4744 <strspn@plt+0x1a2c>
    4124:	add	lr, pc, lr
    4128:	add	ip, pc, ip
    412c:	mov	r3, #166	; 0xa6
    4130:	add	r2, pc, r2
    4134:	str	lr, [sp]
    4138:	str	ip, [sp, #4]
    413c:	bl	32aa8 <strspn@plt+0x2fd90>
    4140:	b	3c90 <strspn@plt+0xf78>
    4144:	bl	331ec <strspn@plt+0x304d4>
    4148:	cmp	r0, #2
    414c:	ble	3c90 <strspn@plt+0xf78>
    4150:	ldr	lr, [pc, #1520]	; 4748 <strspn@plt+0x1a30>
    4154:	mov	r0, #3
    4158:	ldr	ip, [pc, #1516]	; 474c <strspn@plt+0x1a34>
    415c:	mov	r1, r4
    4160:	ldr	r2, [pc, #1512]	; 4750 <strspn@plt+0x1a38>
    4164:	add	lr, pc, lr
    4168:	add	ip, pc, ip
    416c:	mov	r3, #172	; 0xac
    4170:	add	r2, pc, r2
    4174:	str	lr, [sp]
    4178:	str	ip, [sp, #4]
    417c:	bl	32aa8 <strspn@plt+0x2fd90>
    4180:	b	3c90 <strspn@plt+0xf78>
    4184:	ldr	r0, [sp, #48]	; 0x30
    4188:	mov	r1, r8
    418c:	bl	9238 <strspn@plt+0x6520>
    4190:	subs	r4, r0, #0
    4194:	blt	466c <strspn@plt+0x1954>
    4198:	ldr	r1, [sp, #52]	; 0x34
    419c:	cmp	r1, #0
    41a0:	beq	41b8 <strspn@plt+0x14a0>
    41a4:	ldr	r0, [sp, #44]	; 0x2c
    41a8:	mov	r2, #0
    41ac:	bl	98e0 <strspn@plt+0x6bc8>
    41b0:	subs	r4, r0, #0
    41b4:	blt	44a8 <strspn@plt+0x1790>
    41b8:	cmp	r4, #0
    41bc:	bne	3f5c <strspn@plt+0x1244>
    41c0:	ldr	r0, [sp, #44]	; 0x2c
    41c4:	bl	7544 <strspn@plt+0x482c>
    41c8:	subs	fp, r0, #0
    41cc:	blt	462c <strspn@plt+0x1914>
    41d0:	ldr	r0, [sp, #44]	; 0x2c
    41d4:	bl	7610 <strspn@plt+0x48f8>
    41d8:	cmp	r0, #0
    41dc:	str	r0, [sp, #24]
    41e0:	blt	4618 <strspn@plt+0x1900>
    41e4:	ldr	r0, [sp, #44]	; 0x2c
    41e8:	add	r1, sp, #56	; 0x38
    41ec:	bl	7708 <strspn@plt+0x49f0>
    41f0:	subs	r4, r0, #0
    41f4:	blt	45d8 <strspn@plt+0x18c0>
    41f8:	ldr	r0, [sp, #48]	; 0x30
    41fc:	bl	7610 <strspn@plt+0x48f8>
    4200:	subs	sl, r0, #0
    4204:	blt	4598 <strspn@plt+0x1880>
    4208:	ldr	r0, [sp, #48]	; 0x30
    420c:	add	r1, sp, #64	; 0x40
    4210:	bl	7708 <strspn@plt+0x49f0>
    4214:	subs	r4, r0, #0
    4218:	blt	4558 <strspn@plt+0x1840>
    421c:	ldrd	r4, [sp, #56]	; 0x38
    4220:	cmp	r5, r7
    4224:	cmpeq	r4, r6
    4228:	beq	4538 <strspn@plt+0x1820>
    422c:	ldrd	r2, [sp, #64]	; 0x40
    4230:	cmp	r3, r7
    4234:	cmpeq	r2, r6
    4238:	beq	424c <strspn@plt+0x1534>
    423c:	cmp	r5, r3
    4240:	cmpeq	r4, r2
    4244:	movhi	r4, r2
    4248:	movhi	r5, r3
    424c:	mov	r0, #1
    4250:	bl	2ec10 <strspn@plt+0x2bef8>
    4254:	cmp	r1, r5
    4258:	cmpeq	r0, r4
    425c:	movcs	r2, #0
    4260:	movcs	r3, #0
    4264:	bcs	4278 <strspn@plt+0x1560>
    4268:	mov	r2, r4
    426c:	mov	r3, r5
    4270:	subs	r2, r2, r0
    4274:	sbc	r3, r3, r1
    4278:	add	r0, sp, #72	; 0x48
    427c:	bl	2ec9c <strspn@plt+0x2bf84>
    4280:	mov	r4, r0
    4284:	mov	r1, #0
    4288:	mov	r2, #24
    428c:	mov	r0, r9
    4290:	uxth	sl, sl
    4294:	bl	2ad8 <memset@plt>
    4298:	ldr	lr, [sp, #24]
    429c:	mov	r2, r4
    42a0:	mov	r0, r9
    42a4:	mov	r1, #3
    42a8:	mov	r3, #0
    42ac:	and	ip, sl, #1
    42b0:	str	fp, [sp, #100]	; 0x64
    42b4:	and	sl, sl, #4
    42b8:	strh	ip, [sp, #112]	; 0x70
    42bc:	strh	lr, [sp, #104]	; 0x68
    42c0:	mov	ip, #1
    42c4:	strh	sl, [sp, #120]	; 0x78
    42c8:	str	ip, [sp, #116]	; 0x74
    42cc:	bl	297c <ppoll@plt>
    42d0:	subs	r4, r0, #0
    42d4:	bge	3f5c <strspn@plt+0x1244>
    42d8:	bl	331ec <strspn@plt+0x304d4>
    42dc:	cmp	r0, #2
    42e0:	bgt	44e8 <strspn@plt+0x17d0>
    42e4:	ldr	r0, [sp, #52]	; 0x34
    42e8:	cmp	r0, #0
    42ec:	beq	3c90 <strspn@plt+0xf78>
    42f0:	bl	16b80 <strspn@plt+0x13e68>
    42f4:	b	3c90 <strspn@plt+0xf78>
    42f8:	bl	331ec <strspn@plt+0x304d4>
    42fc:	cmp	r0, #2
    4300:	ble	3c90 <strspn@plt+0xf78>
    4304:	ldr	lr, [pc, #1096]	; 4754 <strspn@plt+0x1a3c>
    4308:	mov	r0, #3
    430c:	ldr	ip, [pc, #1092]	; 4758 <strspn@plt+0x1a40>
    4310:	mov	r1, r4
    4314:	ldr	r2, [pc, #1088]	; 475c <strspn@plt+0x1a44>
    4318:	add	lr, pc, lr
    431c:	add	ip, pc, ip
    4320:	mov	r3, #178	; 0xb2
    4324:	add	r2, pc, r2
    4328:	str	lr, [sp]
    432c:	str	ip, [sp, #4]
    4330:	bl	32aa8 <strspn@plt+0x2fd90>
    4334:	b	3c90 <strspn@plt+0xf78>
    4338:	bl	2838 <__stack_chk_fail@plt>
    433c:	ldr	r0, [pc, #1052]	; 4760 <strspn@plt+0x1a48>
    4340:	mov	r2, #67	; 0x43
    4344:	ldr	r1, [pc, #1048]	; 4764 <strspn@plt+0x1a4c>
    4348:	ldr	r3, [pc, #1048]	; 4768 <strspn@plt+0x1a50>
    434c:	add	r0, pc, r0
    4350:	add	r1, pc, r1
    4354:	add	r3, pc, r3
    4358:	bl	32874 <strspn@plt+0x2fb5c>
    435c:	mov	r4, r0
    4360:	ldr	r0, [sp, #48]	; 0x30
    4364:	cmp	r0, #0
    4368:	beq	4370 <strspn@plt+0x1658>
    436c:	bl	8028 <strspn@plt+0x5310>
    4370:	ldr	r0, [sp, #44]	; 0x2c
    4374:	cmp	r0, #0
    4378:	beq	4380 <strspn@plt+0x1668>
    437c:	bl	8028 <strspn@plt+0x5310>
    4380:	mov	r0, r4
    4384:	bl	2cb8 <_Unwind_Resume@plt>
    4388:	ldr	r0, [pc, #988]	; 476c <strspn@plt+0x1a54>
    438c:	mov	r2, #66	; 0x42
    4390:	ldr	r1, [pc, #984]	; 4770 <strspn@plt+0x1a58>
    4394:	ldr	r3, [pc, #984]	; 4774 <strspn@plt+0x1a5c>
    4398:	add	r0, pc, r0
    439c:	add	r1, pc, r1
    43a0:	add	r3, pc, r3
    43a4:	bl	32874 <strspn@plt+0x2fb5c>
    43a8:	bl	331ec <strspn@plt+0x304d4>
    43ac:	cmp	r0, #2
    43b0:	ble	3c90 <strspn@plt+0xf78>
    43b4:	ldr	lr, [pc, #956]	; 4778 <strspn@plt+0x1a60>
    43b8:	mov	r0, #3
    43bc:	ldr	ip, [pc, #952]	; 477c <strspn@plt+0x1a64>
    43c0:	mov	r1, r4
    43c4:	ldr	r2, [pc, #948]	; 4780 <strspn@plt+0x1a68>
    43c8:	add	lr, pc, lr
    43cc:	add	ip, pc, ip
    43d0:	mov	r3, #184	; 0xb8
    43d4:	add	r2, pc, r2
    43d8:	str	lr, [sp]
    43dc:	str	ip, [sp, #4]
    43e0:	bl	32aa8 <strspn@plt+0x2fd90>
    43e4:	b	3c90 <strspn@plt+0xf78>
    43e8:	bl	331ec <strspn@plt+0x304d4>
    43ec:	cmp	r0, #2
    43f0:	ble	3c90 <strspn@plt+0xf78>
    43f4:	ldr	lr, [pc, #904]	; 4784 <strspn@plt+0x1a6c>
    43f8:	mov	r0, #3
    43fc:	ldr	ip, [pc, #900]	; 4788 <strspn@plt+0x1a70>
    4400:	mov	r1, r4
    4404:	ldr	r2, [pc, #896]	; 478c <strspn@plt+0x1a74>
    4408:	add	lr, pc, lr
    440c:	add	ip, pc, ip
    4410:	mov	r3, #190	; 0xbe
    4414:	add	r2, pc, r2
    4418:	str	lr, [sp]
    441c:	str	ip, [sp, #4]
    4420:	bl	32aa8 <strspn@plt+0x2fd90>
    4424:	b	3c90 <strspn@plt+0xf78>
    4428:	bl	331ec <strspn@plt+0x304d4>
    442c:	cmp	r0, #2
    4430:	ble	42e4 <strspn@plt+0x15cc>
    4434:	ldr	lr, [pc, #852]	; 4790 <strspn@plt+0x1a78>
    4438:	mov	r0, #3
    443c:	ldr	ip, [pc, #848]	; 4794 <strspn@plt+0x1a7c>
    4440:	mov	r1, r4
    4444:	ldr	r2, [pc, #844]	; 4798 <strspn@plt+0x1a80>
    4448:	add	lr, pc, lr
    444c:	add	ip, pc, ip
    4450:	mov	r3, #202	; 0xca
    4454:	add	r2, pc, r2
    4458:	str	lr, [sp]
    445c:	str	ip, [sp, #4]
    4460:	bl	32aa8 <strspn@plt+0x2fd90>
    4464:	b	42e4 <strspn@plt+0x15cc>
    4468:	bl	331ec <strspn@plt+0x304d4>
    446c:	cmp	r0, #2
    4470:	ble	42e4 <strspn@plt+0x15cc>
    4474:	ldr	lr, [pc, #800]	; 479c <strspn@plt+0x1a84>
    4478:	mov	r0, #3
    447c:	ldr	ip, [pc, #796]	; 47a0 <strspn@plt+0x1a88>
    4480:	mov	r1, r4
    4484:	ldr	r2, [pc, #792]	; 47a4 <strspn@plt+0x1a8c>
    4488:	add	lr, pc, lr
    448c:	add	ip, pc, ip
    4490:	mov	r3, #209	; 0xd1
    4494:	add	r2, pc, r2
    4498:	str	lr, [sp]
    449c:	str	ip, [sp, #4]
    44a0:	bl	32aa8 <strspn@plt+0x2fd90>
    44a4:	b	42e4 <strspn@plt+0x15cc>
    44a8:	bl	331ec <strspn@plt+0x304d4>
    44ac:	cmp	r0, #2
    44b0:	ble	42e4 <strspn@plt+0x15cc>
    44b4:	ldr	lr, [pc, #748]	; 47a8 <strspn@plt+0x1a90>
    44b8:	mov	r0, #3
    44bc:	ldr	ip, [pc, #744]	; 47ac <strspn@plt+0x1a94>
    44c0:	mov	r1, r4
    44c4:	ldr	r2, [pc, #740]	; 47b0 <strspn@plt+0x1a98>
    44c8:	add	lr, pc, lr
    44cc:	add	ip, pc, ip
    44d0:	mov	r3, #229	; 0xe5
    44d4:	add	r2, pc, r2
    44d8:	str	lr, [sp]
    44dc:	str	ip, [sp, #4]
    44e0:	bl	32aa8 <strspn@plt+0x2fd90>
    44e4:	b	42e4 <strspn@plt+0x15cc>
    44e8:	ldr	lr, [pc, #708]	; 47b4 <strspn@plt+0x1a9c>
    44ec:	mov	r0, #3
    44f0:	ldr	ip, [pc, #704]	; 47b8 <strspn@plt+0x1aa0>
    44f4:	mov	r1, #0
    44f8:	ldr	r2, [pc, #700]	; 47bc <strspn@plt+0x1aa4>
    44fc:	add	lr, pc, lr
    4500:	add	ip, pc, ip
    4504:	movw	r3, #294	; 0x126
    4508:	add	r2, pc, r2
    450c:	str	lr, [sp]
    4510:	str	ip, [sp, #4]
    4514:	bl	32aa8 <strspn@plt+0x2fd90>
    4518:	b	42e4 <strspn@plt+0x15cc>
    451c:	ldr	r3, [sp, #52]	; 0x34
    4520:	mov	r4, r0
    4524:	cmp	r3, #0
    4528:	beq	4360 <strspn@plt+0x1648>
    452c:	mov	r0, r3
    4530:	bl	16b80 <strspn@plt+0x13e68>
    4534:	b	4360 <strspn@plt+0x1648>
    4538:	ldrd	r4, [sp, #64]	; 0x40
    453c:	cmp	r5, r7
    4540:	cmpeq	r4, r6
    4544:	bne	424c <strspn@plt+0x1534>
    4548:	mov	r4, #0
    454c:	b	4284 <strspn@plt+0x156c>
    4550:	mov	r4, r0
    4554:	b	4370 <strspn@plt+0x1658>
    4558:	bl	331ec <strspn@plt+0x304d4>
    455c:	cmp	r0, #2
    4560:	ble	42e4 <strspn@plt+0x15cc>
    4564:	ldr	lr, [pc, #596]	; 47c0 <strspn@plt+0x1aa8>
    4568:	mov	r0, #3
    456c:	ldr	ip, [pc, #592]	; 47c4 <strspn@plt+0x1aac>
    4570:	mov	r1, r4
    4574:	ldr	r2, [pc, #588]	; 47c8 <strspn@plt+0x1ab0>
    4578:	add	lr, pc, lr
    457c:	add	ip, pc, ip
    4580:	movw	r3, #263	; 0x107
    4584:	add	r2, pc, r2
    4588:	str	lr, [sp]
    458c:	str	ip, [sp, #4]
    4590:	bl	32aa8 <strspn@plt+0x2fd90>
    4594:	b	42e4 <strspn@plt+0x15cc>
    4598:	bl	331ec <strspn@plt+0x304d4>
    459c:	cmp	r0, #2
    45a0:	ble	42e4 <strspn@plt+0x15cc>
    45a4:	ldr	lr, [pc, #544]	; 47cc <strspn@plt+0x1ab4>
    45a8:	mov	r0, #3
    45ac:	ldr	ip, [pc, #540]	; 47d0 <strspn@plt+0x1ab8>
    45b0:	mov	r1, r4
    45b4:	ldr	r2, [pc, #536]	; 47d4 <strspn@plt+0x1abc>
    45b8:	add	lr, pc, lr
    45bc:	add	ip, pc, ip
    45c0:	movw	r3, #257	; 0x101
    45c4:	add	r2, pc, r2
    45c8:	str	lr, [sp]
    45cc:	str	ip, [sp, #4]
    45d0:	bl	32aa8 <strspn@plt+0x2fd90>
    45d4:	b	42e4 <strspn@plt+0x15cc>
    45d8:	bl	331ec <strspn@plt+0x304d4>
    45dc:	cmp	r0, #2
    45e0:	ble	42e4 <strspn@plt+0x15cc>
    45e4:	ldr	lr, [pc, #492]	; 47d8 <strspn@plt+0x1ac0>
    45e8:	mov	r0, #3
    45ec:	ldr	ip, [pc, #488]	; 47dc <strspn@plt+0x1ac4>
    45f0:	mov	r1, r4
    45f4:	ldr	r2, [pc, #484]	; 47e0 <strspn@plt+0x1ac8>
    45f8:	add	lr, pc, lr
    45fc:	add	ip, pc, ip
    4600:	mov	r3, #251	; 0xfb
    4604:	add	r2, pc, r2
    4608:	str	lr, [sp]
    460c:	str	ip, [sp, #4]
    4610:	bl	32aa8 <strspn@plt+0x2fd90>
    4614:	b	42e4 <strspn@plt+0x15cc>
    4618:	bl	331ec <strspn@plt+0x304d4>
    461c:	cmp	r0, #2
    4620:	bgt	4678 <strspn@plt+0x1960>
    4624:	mov	r4, #0
    4628:	b	42e4 <strspn@plt+0x15cc>
    462c:	bl	331ec <strspn@plt+0x304d4>
    4630:	cmp	r0, #2
    4634:	ble	4624 <strspn@plt+0x190c>
    4638:	ldr	lr, [pc, #420]	; 47e4 <strspn@plt+0x1acc>
    463c:	mov	r0, #3
    4640:	ldr	ip, [pc, #416]	; 47e8 <strspn@plt+0x1ad0>
    4644:	mov	r1, #0
    4648:	ldr	r2, [pc, #412]	; 47ec <strspn@plt+0x1ad4>
    464c:	add	lr, pc, lr
    4650:	add	ip, pc, ip
    4654:	mov	r3, #239	; 0xef
    4658:	add	r2, pc, r2
    465c:	str	lr, [sp]
    4660:	str	ip, [sp, #4]
    4664:	bl	32aa8 <strspn@plt+0x2fd90>
    4668:	b	4624 <strspn@plt+0x190c>
    466c:	cmn	r4, #104	; 0x68
    4670:	bne	42e4 <strspn@plt+0x15cc>
    4674:	b	4624 <strspn@plt+0x190c>
    4678:	ldr	lr, [pc, #368]	; 47f0 <strspn@plt+0x1ad8>
    467c:	mov	r0, #3
    4680:	ldr	ip, [pc, #364]	; 47f4 <strspn@plt+0x1adc>
    4684:	mov	r1, #0
    4688:	ldr	r2, [pc, #360]	; 47f8 <strspn@plt+0x1ae0>
    468c:	add	lr, pc, lr
    4690:	add	ip, pc, ip
    4694:	mov	r3, #245	; 0xf5
    4698:	add	r2, pc, r2
    469c:	str	lr, [sp]
    46a0:	str	ip, [sp, #4]
    46a4:	bl	32aa8 <strspn@plt+0x2fd90>
    46a8:	b	4624 <strspn@plt+0x190c>
    46ac:	muleq	r5, ip, r1
    46b0:	andeq	r0, r0, r8, asr #4
    46b4:	andeq	r2, r3, r8, ror #17
    46b8:	andeq	r0, r5, r0, asr r2
    46bc:	andeq	r1, r5, r8, asr #7
    46c0:	andeq	r2, r3, r4, ror #15
    46c4:	andeq	r2, r3, r4, ror #15
    46c8:	andeq	r0, r0, r0, lsl #5
    46cc:	andeq	r2, r3, r0, ror #15
    46d0:	ldrdeq	r2, [r3], -ip
    46d4:	strdeq	r2, [r3], -r4
    46d8:	andeq	r0, r0, r8, ror r2
    46dc:	strdeq	r2, [r3], -ip
    46e0:	ldrdeq	r2, [r3], -ip
    46e4:	andeq	r2, r3, r8, ror #10
    46e8:	andeq	r2, r3, r4, ror r7
    46ec:	andeq	r2, r3, ip, ror r5
    46f0:	ldrdeq	r1, [r5], -ip
    46f4:	andeq	r2, r3, r8, ror r3
    46f8:			; <UNDEFINED> instruction: 0x000325b0
    46fc:	andeq	r2, r3, ip, lsl #7
    4700:	andeq	r2, r3, r4, lsr #6
    4704:	andeq	r2, r3, r8, ror r5
    4708:	andeq	r2, r3, r8, lsr r3
    470c:	andeq	r2, r3, r4, ror #5
    4710:	andeq	r2, r3, r0, ror #10
    4714:	strdeq	r2, [r3], -r8
    4718:	andeq	r2, r3, r4, lsr #5
    471c:	andeq	r2, r3, r4, asr #10
    4720:			; <UNDEFINED> instruction: 0x000322b8
    4724:	andeq	r2, r3, r4, ror #4
    4728:	andeq	r2, r3, r4, lsr #10
    472c:	andeq	r2, r3, r8, ror r2
    4730:	andeq	r2, r3, r4, lsr #4
    4734:	andeq	r2, r3, ip, asr r4
    4738:	andeq	r2, r3, r8, lsr r2
    473c:	andeq	r2, r3, r4, ror #3
    4740:	andeq	r2, r3, r0, asr #9
    4744:	strdeq	r2, [r3], -r8
    4748:	andeq	r2, r3, r4, lsr #3
    474c:	muleq	r3, r8, r4
    4750:			; <UNDEFINED> instruction: 0x000321b8
    4754:	strdeq	r1, [r3], -r0
    4758:	andeq	r2, r3, ip, ror #4
    475c:	andeq	r2, r3, r4
    4760:	strdeq	r1, [r3], -ip
    4764:	ldrdeq	r1, [r3], -r8
    4768:			; <UNDEFINED> instruction: 0x00031fbc
    476c:	andeq	r1, r3, r4, lsl #31
    4770:	andeq	r1, r3, ip, lsl #31
    4774:	andeq	r1, r3, r0, ror pc
    4778:	andeq	r1, r3, r0, asr #30
    477c:	andeq	r2, r3, r4, asr r2
    4780:	andeq	r1, r3, r4, asr pc
    4784:	andeq	r1, r3, r0, lsl #30
    4788:	andeq	r2, r3, r0, lsr #3
    478c:	andeq	r1, r3, r4, lsl pc
    4790:	andeq	r1, r3, r0, asr #29
    4794:	andeq	r2, r3, r0, lsl #4
    4798:	ldrdeq	r1, [r3], -r4
    479c:	andeq	r1, r3, r0, lsl #29
    47a0:	ldrdeq	r2, [r3], -ip
    47a4:	muleq	r3, r4, lr
    47a8:	andeq	r1, r3, r0, asr #28
    47ac:	muleq	r3, ip, r1
    47b0:	andeq	r1, r3, r4, asr lr
    47b4:	andeq	r1, r3, ip, lsl #28
    47b8:	ldrdeq	r2, [r3], -r8
    47bc:	andeq	r1, r3, r0, lsr #28
    47c0:	muleq	r3, r0, sp
    47c4:	andeq	r2, r3, r0, asr #2
    47c8:	andeq	r1, r3, r4, lsr #27
    47cc:	andeq	r1, r3, r0, asr sp
    47d0:	andeq	r2, r3, r0, ror #1
    47d4:	andeq	r1, r3, r4, ror #26
    47d8:	andeq	r1, r3, r0, lsl sp
    47dc:	andeq	r2, r3, r0, asr #1
    47e0:	andeq	r1, r3, r4, lsr #26
    47e4:			; <UNDEFINED> instruction: 0x00031cbc
    47e8:	andeq	r2, r3, r4, lsr r0
    47ec:	ldrdeq	r1, [r3], -r0
    47f0:	andeq	r1, r3, ip, ror ip
    47f4:	andeq	r2, r3, ip
    47f8:	muleq	r3, r0, ip
    47fc:	mov	fp, #0
    4800:	mov	lr, #0
    4804:	pop	{r1}		; (ldr r1, [sp], #4)
    4808:	mov	r2, sp
    480c:	push	{r2}		; (str r2, [sp, #-4]!)
    4810:	push	{r0}		; (str r0, [sp, #-4]!)
    4814:	ldr	sl, [pc, #40]	; 4844 <strspn@plt+0x1b2c>
    4818:	add	r3, pc, #36	; 0x24
    481c:	add	sl, sl, r3
    4820:	ldr	ip, [pc, #32]	; 4848 <strspn@plt+0x1b30>
    4824:	ldr	ip, [sl, ip]
    4828:	push	{ip}		; (str ip, [sp, #-4]!)
    482c:	ldr	r3, [pc, #24]	; 484c <strspn@plt+0x1b34>
    4830:	ldr	r3, [sl, r3]
    4834:	ldr	r0, [pc, #20]	; 4850 <strspn@plt+0x1b38>
    4838:	ldr	r0, [sl, r0]
    483c:	bl	29ac <__libc_start_main@plt>
    4840:	bl	2cd0 <abort@plt>
    4844:	andeq	r0, r5, r8, lsr r5
    4848:	andeq	r0, r0, r8, lsr r2
    484c:	andeq	r0, r0, r8, ror #4
    4850:	andeq	r0, r0, ip, ror #4
    4854:	ldr	r3, [pc, #20]	; 4870 <strspn@plt+0x1b58>
    4858:	ldr	r2, [pc, #20]	; 4874 <strspn@plt+0x1b5c>
    485c:	add	r3, pc, r3
    4860:	ldr	r2, [r3, r2]
    4864:	cmp	r2, #0
    4868:	bxeq	lr
    486c:	b	29f4 <__gmon_start__@plt>
    4870:	andeq	r0, r5, r8, lsl r5
    4874:	andeq	r0, r0, ip, asr r2
    4878:	ldr	r2, [pc, #60]	; 48bc <strspn@plt+0x1ba4>
    487c:	ldr	r0, [pc, #60]	; 48c0 <strspn@plt+0x1ba8>
    4880:	add	r2, pc, r2
    4884:	add	r0, pc, r0
    4888:	add	r2, r2, #3
    488c:	rsb	r2, r0, r2
    4890:	push	{r3, lr}
    4894:	cmp	r2, #6
    4898:	ldr	r3, [pc, #36]	; 48c4 <strspn@plt+0x1bac>
    489c:	add	r3, pc, r3
    48a0:	popls	{r3, pc}
    48a4:	ldr	r2, [pc, #28]	; 48c8 <strspn@plt+0x1bb0>
    48a8:	ldr	r3, [r3, r2]
    48ac:	cmp	r3, #0
    48b0:	popeq	{r3, pc}
    48b4:	blx	r3
    48b8:	pop	{r3, pc}
    48bc:	andeq	r0, r5, r8, asr #16
    48c0:	andeq	r0, r5, r4, asr #16
    48c4:	ldrdeq	r0, [r5], -r8
    48c8:	andeq	r0, r0, r4, asr #4
    48cc:	push	{r3, lr}
    48d0:	ldr	r0, [pc, #64]	; 4918 <strspn@plt+0x1c00>
    48d4:	ldr	r3, [pc, #64]	; 491c <strspn@plt+0x1c04>
    48d8:	add	r0, pc, r0
    48dc:	ldr	r2, [pc, #60]	; 4920 <strspn@plt+0x1c08>
    48e0:	add	r3, pc, r3
    48e4:	rsb	r3, r0, r3
    48e8:	add	r2, pc, r2
    48ec:	asr	r3, r3, #2
    48f0:	add	r3, r3, r3, lsr #31
    48f4:	asrs	r3, r3, #1
    48f8:	popeq	{r3, pc}
    48fc:	ldr	r1, [pc, #32]	; 4924 <strspn@plt+0x1c0c>
    4900:	ldr	r2, [r2, r1]
    4904:	cmp	r2, #0
    4908:	popeq	{r3, pc}
    490c:	mov	r1, r3
    4910:	blx	r2
    4914:	pop	{r3, pc}
    4918:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    491c:	andeq	r0, r5, r8, ror #15
    4920:	andeq	r0, r5, ip, lsl #9
    4924:	andeq	r0, r0, ip, ror r2
    4928:	ldr	r2, [pc, #76]	; 497c <strspn@plt+0x1c64>
    492c:	push	{r3, lr}
    4930:	add	r2, pc, r2
    4934:	ldr	r3, [pc, #68]	; 4980 <strspn@plt+0x1c68>
    4938:	ldrb	r2, [r2]
    493c:	add	r3, pc, r3
    4940:	cmp	r2, #0
    4944:	popne	{r3, pc}
    4948:	ldr	r2, [pc, #52]	; 4984 <strspn@plt+0x1c6c>
    494c:	ldr	r3, [r3, r2]
    4950:	cmp	r3, #0
    4954:	beq	4964 <strspn@plt+0x1c4c>
    4958:	ldr	r0, [pc, #40]	; 4988 <strspn@plt+0x1c70>
    495c:	add	r0, pc, r0
    4960:	bl	26e8 <__cxa_finalize@plt>
    4964:	bl	4878 <strspn@plt+0x1b60>
    4968:	ldr	r3, [pc, #28]	; 498c <strspn@plt+0x1c74>
    496c:	mov	r2, #1
    4970:	add	r3, pc, r3
    4974:	strb	r2, [r3]
    4978:	pop	{r3, pc}
    497c:			; <UNDEFINED> instruction: 0x000508b0
    4980:	andeq	r0, r5, r8, lsr r4
    4984:	andeq	r0, r0, r0, asr #4
    4988:	andeq	r0, r5, ip, lsr #5
    498c:	andeq	r0, r5, r0, ror r8
    4990:	ldr	r0, [pc, #52]	; 49cc <strspn@plt+0x1cb4>
    4994:	push	{r3, lr}
    4998:	add	r0, pc, r0
    499c:	ldr	r3, [pc, #44]	; 49d0 <strspn@plt+0x1cb8>
    49a0:	ldr	r2, [r0]
    49a4:	add	r3, pc, r3
    49a8:	cmp	r2, #0
    49ac:	beq	49c4 <strspn@plt+0x1cac>
    49b0:	ldr	r2, [pc, #28]	; 49d4 <strspn@plt+0x1cbc>
    49b4:	ldr	r3, [r3, r2]
    49b8:	cmp	r3, #0
    49bc:	beq	49c4 <strspn@plt+0x1cac>
    49c0:	blx	r3
    49c4:	pop	{r3, lr}
    49c8:	b	48cc <strspn@plt+0x1bb4>
    49cc:	andeq	pc, r4, r0, ror #9
    49d0:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    49d4:	andeq	r0, r0, r0, ror r2
    49d8:	ldrd	r2, [r0, #8]
    49dc:	orrs	r0, r2, r3
    49e0:	ldrd	r0, [r1, #8]
    49e4:	beq	4a10 <strspn@plt+0x1cf8>
    49e8:	orrs	ip, r0, r1
    49ec:	beq	4a20 <strspn@plt+0x1d08>
    49f0:	cmp	r3, r1
    49f4:	cmpeq	r2, r0
    49f8:	bcc	4a20 <strspn@plt+0x1d08>
    49fc:	cmp	r3, r1
    4a00:	cmpeq	r2, r0
    4a04:	movls	r0, #0
    4a08:	movhi	r0, #1
    4a0c:	bx	lr
    4a10:	orrs	ip, r0, r1
    4a14:	beq	49fc <strspn@plt+0x1ce4>
    4a18:	mov	r0, #1
    4a1c:	bx	lr
    4a20:	mvn	r0, #0
    4a24:	bx	lr
    4a28:	push	{r4, lr}
    4a2c:	subs	r4, r0, #0
    4a30:	sub	sp, sp, #8
    4a34:	beq	4b70 <strspn@plt+0x1e58>
    4a38:	ldr	r1, [r4, #8]
    4a3c:	cmp	r1, #0
    4a40:	blt	4aa0 <strspn@plt+0x1d88>
    4a44:	ldr	r0, [r4, #1008]	; 0x3f0
    4a48:	cmp	r0, #0
    4a4c:	beq	4aa0 <strspn@plt+0x1d88>
    4a50:	ldr	r3, [r4, #992]	; 0x3e0
    4a54:	cmp	r3, #0
    4a58:	beq	4aac <strspn@plt+0x1d94>
    4a5c:	mov	r0, r3
    4a60:	bl	286f4 <strspn@plt+0x259dc>
    4a64:	cmp	r0, #0
    4a68:	blt	4a98 <strspn@plt+0x1d80>
    4a6c:	ldr	r1, [r4, #12]
    4a70:	ldr	r3, [r4, #8]
    4a74:	cmp	r1, r3
    4a78:	beq	4aa0 <strspn@plt+0x1d88>
    4a7c:	cmp	r1, #0
    4a80:	blt	4b90 <strspn@plt+0x1e78>
    4a84:	ldr	r0, [r4, #996]	; 0x3e4
    4a88:	cmp	r0, #0
    4a8c:	beq	4b14 <strspn@plt+0x1dfc>
    4a90:	bl	286f4 <strspn@plt+0x259dc>
    4a94:	and	r0, r0, r0, asr #31
    4a98:	add	sp, sp, #8
    4a9c:	pop	{r4, pc}
    4aa0:	mov	r0, #0
    4aa4:	add	sp, sp, #8
    4aa8:	pop	{r4, pc}
    4aac:	ldr	ip, [pc, #252]	; 4bb0 <strspn@plt+0x1e98>
    4ab0:	mov	r2, r1
    4ab4:	str	r4, [sp, #4]
    4ab8:	add	r1, r4, #992	; 0x3e0
    4abc:	add	ip, pc, ip
    4ac0:	str	ip, [sp]
    4ac4:	bl	2844c <strspn@plt+0x25734>
    4ac8:	cmp	r0, #0
    4acc:	blt	4a98 <strspn@plt+0x1d80>
    4ad0:	ldr	r1, [pc, #220]	; 4bb4 <strspn@plt+0x1e9c>
    4ad4:	ldr	r0, [r4, #992]	; 0x3e0
    4ad8:	add	r1, pc, r1
    4adc:	bl	294dc <strspn@plt+0x267c4>
    4ae0:	cmp	r0, #0
    4ae4:	blt	4a98 <strspn@plt+0x1d80>
    4ae8:	ldr	r2, [r4, #1012]	; 0x3f4
    4aec:	ldr	r0, [r4, #992]	; 0x3e0
    4af0:	asr	r3, r2, #31
    4af4:	bl	28a70 <strspn@plt+0x25d58>
    4af8:	cmp	r0, #0
    4afc:	blt	4a98 <strspn@plt+0x1d80>
    4b00:	ldr	r1, [pc, #176]	; 4bb8 <strspn@plt+0x1ea0>
    4b04:	ldr	r0, [r4, #992]	; 0x3e0
    4b08:	add	r1, pc, r1
    4b0c:	bl	2865c <strspn@plt+0x25944>
    4b10:	b	4a64 <strspn@plt+0x1d4c>
    4b14:	ldr	lr, [r4, #1008]	; 0x3f0
    4b18:	mov	r2, r1
    4b1c:	ldr	ip, [pc, #152]	; 4bbc <strspn@plt+0x1ea4>
    4b20:	mov	r3, r0
    4b24:	str	r4, [sp, #4]
    4b28:	add	r1, r4, #996	; 0x3e4
    4b2c:	add	ip, pc, ip
    4b30:	mov	r0, lr
    4b34:	str	ip, [sp]
    4b38:	bl	2844c <strspn@plt+0x25734>
    4b3c:	cmp	r0, #0
    4b40:	blt	4a98 <strspn@plt+0x1d80>
    4b44:	ldr	r2, [r4, #1012]	; 0x3f4
    4b48:	ldr	r0, [r4, #996]	; 0x3e4
    4b4c:	asr	r3, r2, #31
    4b50:	bl	28a70 <strspn@plt+0x25d58>
    4b54:	cmp	r0, #0
    4b58:	blt	4a98 <strspn@plt+0x1d80>
    4b5c:	ldr	r1, [pc, #92]	; 4bc0 <strspn@plt+0x1ea8>
    4b60:	ldr	r0, [r4, #992]	; 0x3e0
    4b64:	add	r1, pc, r1
    4b68:	bl	2865c <strspn@plt+0x25944>
    4b6c:	b	4a94 <strspn@plt+0x1d7c>
    4b70:	ldr	r0, [pc, #76]	; 4bc4 <strspn@plt+0x1eac>
    4b74:	movw	r2, #3129	; 0xc39
    4b78:	ldr	r1, [pc, #72]	; 4bc8 <strspn@plt+0x1eb0>
    4b7c:	ldr	r3, [pc, #72]	; 4bcc <strspn@plt+0x1eb4>
    4b80:	add	r0, pc, r0
    4b84:	add	r1, pc, r1
    4b88:	add	r3, pc, r3
    4b8c:	bl	32874 <strspn@plt+0x2fb5c>
    4b90:	ldr	r0, [pc, #56]	; 4bd0 <strspn@plt+0x1eb8>
    4b94:	movw	r2, #3158	; 0xc56
    4b98:	ldr	r1, [pc, #52]	; 4bd4 <strspn@plt+0x1ebc>
    4b9c:	ldr	r3, [pc, #52]	; 4bd8 <strspn@plt+0x1ec0>
    4ba0:	add	r0, pc, r0
    4ba4:	add	r1, pc, r1
    4ba8:	add	r3, pc, r3
    4bac:	bl	32874 <strspn@plt+0x2fb5c>
    4bb0:	muleq	r0, r8, r7
    4bb4:	muleq	r0, r8, sp
    4bb8:	ldrdeq	r1, [r3], -r4
    4bbc:	andeq	r4, r0, r8, lsr #14
    4bc0:	muleq	r3, r8, ip
    4bc4:	andeq	r4, r3, ip, ror #10
    4bc8:	andeq	r1, r3, r8, lsr ip
    4bcc:			; <UNDEFINED> instruction: 0x00032ab0
    4bd0:	andeq	r1, r3, r8, asr #24
    4bd4:	andeq	r1, r3, r8, lsl ip
    4bd8:	muleq	r3, r0, sl
    4bdc:	ldr	r3, [pc, #580]	; 4e28 <strspn@plt+0x2110>
    4be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4be4:	subs	fp, r0, #0
    4be8:	ldr	r0, [pc, #572]	; 4e2c <strspn@plt+0x2114>
    4bec:	add	r3, pc, r3
    4bf0:	sub	sp, sp, #28
    4bf4:	mov	r6, #0
    4bf8:	mov	r4, r1
    4bfc:	mov	sl, r2
    4c00:	ldr	r9, [r3, r0]
    4c04:	str	r6, [sp, #12]
    4c08:	str	r6, [sp, #16]
    4c0c:	ldr	r3, [r9]
    4c10:	str	r3, [sp, #20]
    4c14:	beq	4de8 <strspn@plt+0x20d0>
    4c18:	ldr	r5, [fp]
    4c1c:	cmp	r5, #0
    4c20:	beq	4dc8 <strspn@plt+0x20b0>
    4c24:	cmp	r2, #0
    4c28:	beq	4e08 <strspn@plt+0x20f0>
    4c2c:	cmp	r1, #0
    4c30:	beq	4c98 <strspn@plt+0x1f80>
    4c34:	mov	r0, r1
    4c38:	bl	2a54 <strlen@plt>
    4c3c:	mov	r1, r4
    4c40:	mov	r7, r0
    4c44:	mov	r0, r5
    4c48:	mov	r2, r7
    4c4c:	bl	2cc4 <strncmp@plt>
    4c50:	cmp	r0, #0
    4c54:	movne	r0, r6
    4c58:	bne	4c68 <strspn@plt+0x1f50>
    4c5c:	ldrb	r3, [r5, r7]
    4c60:	cmp	r3, #61	; 0x3d
    4c64:	beq	4c80 <strspn@plt+0x1f68>
    4c68:	ldr	r2, [sp, #20]
    4c6c:	ldr	r3, [r9]
    4c70:	cmp	r2, r3
    4c74:	bne	4dc4 <strspn@plt+0x20ac>
    4c78:	add	sp, sp, #28
    4c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4c80:	ldr	r3, [sl]
    4c84:	cmp	r3, #0
    4c88:	mvnne	r0, #21
    4c8c:	bne	4c68 <strspn@plt+0x1f50>
    4c90:	add	r7, r7, #1
    4c94:	add	r5, r5, r7
    4c98:	ldrb	r4, [r5]
    4c9c:	cmp	r4, #59	; 0x3b
    4ca0:	cmpne	r4, #44	; 0x2c
    4ca4:	beq	4d7c <strspn@plt+0x2064>
    4ca8:	cmp	r4, #0
    4cac:	beq	4d7c <strspn@plt+0x2064>
    4cb0:	add	r8, sp, #16
    4cb4:	add	r7, sp, #12
    4cb8:	mov	r6, #0
    4cbc:	b	4d04 <strspn@plt+0x1fec>
    4cc0:	mov	r0, r8
    4cc4:	mov	r1, r7
    4cc8:	add	r2, r6, #2
    4ccc:	mov	r3, #1
    4cd0:	bl	2d3dc <strspn@plt+0x2a6c4>
    4cd4:	cmp	r0, #0
    4cd8:	beq	4d94 <strspn@plt+0x207c>
    4cdc:	ldr	r2, [sp, #16]
    4ce0:	add	r3, r6, #1
    4ce4:	strb	r4, [r2, r6]
    4ce8:	ldrb	r4, [r5]
    4cec:	cmp	r4, #44	; 0x2c
    4cf0:	cmpne	r4, #59	; 0x3b
    4cf4:	beq	4d40 <strspn@plt+0x2028>
    4cf8:	cmp	r4, #0
    4cfc:	beq	4d40 <strspn@plt+0x2028>
    4d00:	mov	r6, r3
    4d04:	cmp	r4, #37	; 0x25
    4d08:	addne	r5, r5, #1
    4d0c:	bne	4cc0 <strspn@plt+0x1fa8>
    4d10:	ldrb	r0, [r5, #1]
    4d14:	bl	2beb0 <strspn@plt+0x29198>
    4d18:	subs	r4, r0, #0
    4d1c:	blt	4d9c <strspn@plt+0x2084>
    4d20:	ldrb	r0, [r5, #2]
    4d24:	bl	2beb0 <strspn@plt+0x29198>
    4d28:	subs	r3, r0, #0
    4d2c:	blt	4dac <strspn@plt+0x2094>
    4d30:	orr	r4, r3, r4, lsl #4
    4d34:	add	r5, r5, #3
    4d38:	uxtb	r4, r4
    4d3c:	b	4cc0 <strspn@plt+0x1fa8>
    4d40:	ldr	r2, [sp, #16]
    4d44:	cmp	r2, #0
    4d48:	movne	r1, #0
    4d4c:	strbne	r1, [r2, r3]
    4d50:	beq	4d7c <strspn@plt+0x2064>
    4d54:	ldrb	r3, [r5]
    4d58:	cmp	r3, #44	; 0x2c
    4d5c:	addeq	r5, r5, #1
    4d60:	str	r5, [fp]
    4d64:	ldr	r0, [sl]
    4d68:	bl	2778 <free@plt>
    4d6c:	ldr	r3, [sp, #16]
    4d70:	mov	r0, #1
    4d74:	str	r3, [sl]
    4d78:	b	4c68 <strspn@plt+0x1f50>
    4d7c:	mov	r0, #1
    4d80:	mov	r1, r0
    4d84:	bl	26c4 <calloc@plt>
    4d88:	cmp	r0, #0
    4d8c:	str	r0, [sp, #16]
    4d90:	bne	4d54 <strspn@plt+0x203c>
    4d94:	mvn	r0, #11
    4d98:	b	4c68 <strspn@plt+0x1f50>
    4d9c:	ldr	r0, [sp, #16]
    4da0:	bl	2778 <free@plt>
    4da4:	mov	r0, r4
    4da8:	b	4c68 <strspn@plt+0x1f50>
    4dac:	ldr	r0, [sp, #16]
    4db0:	str	r3, [sp, #4]
    4db4:	bl	2778 <free@plt>
    4db8:	ldr	r3, [sp, #4]
    4dbc:	mov	r0, r3
    4dc0:	b	4c68 <strspn@plt+0x1f50>
    4dc4:	bl	2838 <__stack_chk_fail@plt>
    4dc8:	ldr	r0, [pc, #96]	; 4e30 <strspn@plt+0x2118>
    4dcc:	movw	r2, #430	; 0x1ae
    4dd0:	ldr	r1, [pc, #92]	; 4e34 <strspn@plt+0x211c>
    4dd4:	ldr	r3, [pc, #92]	; 4e38 <strspn@plt+0x2120>
    4dd8:	add	r0, pc, r0
    4ddc:	add	r1, pc, r1
    4de0:	add	r3, pc, r3
    4de4:	bl	32874 <strspn@plt+0x2fb5c>
    4de8:	ldr	r0, [pc, #76]	; 4e3c <strspn@plt+0x2124>
    4dec:	movw	r2, #429	; 0x1ad
    4df0:	ldr	r1, [pc, #72]	; 4e40 <strspn@plt+0x2128>
    4df4:	ldr	r3, [pc, #72]	; 4e44 <strspn@plt+0x212c>
    4df8:	add	r0, pc, r0
    4dfc:	add	r1, pc, r1
    4e00:	add	r3, pc, r3
    4e04:	bl	32874 <strspn@plt+0x2fb5c>
    4e08:	ldr	r0, [pc, #56]	; 4e48 <strspn@plt+0x2130>
    4e0c:	movw	r2, #431	; 0x1af
    4e10:	ldr	r1, [pc, #52]	; 4e4c <strspn@plt+0x2134>
    4e14:	ldr	r3, [pc, #52]	; 4e50 <strspn@plt+0x2138>
    4e18:	add	r0, pc, r0
    4e1c:	add	r1, pc, r1
    4e20:	add	r3, pc, r3
    4e24:	bl	32874 <strspn@plt+0x2fb5c>
    4e28:	andeq	r0, r5, r8, lsl #3
    4e2c:	andeq	r0, r0, r8, asr #4
    4e30:	andeq	r1, r3, r0, lsr sl
    4e34:	andeq	r1, r3, r0, ror #19
    4e38:			; <UNDEFINED> instruction: 0x000328b0
    4e3c:	ldrdeq	r9, [r3], -ip
    4e40:	andeq	r1, r3, r0, asr #19
    4e44:	muleq	r3, r0, r8
    4e48:	strdeq	r1, [r3], -r4
    4e4c:	andeq	r1, r3, r0, lsr #19
    4e50:	andeq	r2, r3, r0, ror r8
    4e54:	ldr	ip, [pc, #472]	; 5034 <strspn@plt+0x231c>
    4e58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4e5c:	subs	r8, r0, #0
    4e60:	ldr	r0, [pc, #464]	; 5038 <strspn@plt+0x2320>
    4e64:	add	ip, pc, ip
    4e68:	mov	r7, r3
    4e6c:	sub	sp, sp, #36	; 0x24
    4e70:	mov	r3, ip
    4e74:	mov	r9, r1
    4e78:	ldr	r0, [ip, r0]
    4e7c:	mov	r6, r2
    4e80:	ldr	r3, [r0]
    4e84:	str	r0, [sp, #12]
    4e88:	str	r3, [sp, #28]
    4e8c:	beq	5014 <strspn@plt+0x22fc>
    4e90:	cmp	r1, #0
    4e94:	beq	4ff4 <strspn@plt+0x22dc>
    4e98:	ldrb	r3, [r1, #240]	; 0xf0
    4e9c:	tst	r3, #1
    4ea0:	beq	4ef4 <strspn@plt+0x21dc>
    4ea4:	ldr	r3, [r1, #244]	; 0xf4
    4ea8:	ldrd	r0, [r8, #72]	; 0x48
    4eac:	ldrb	r2, [r3, #3]
    4eb0:	ldr	ip, [r3, #8]
    4eb4:	cmp	r2, #2
    4eb8:	ldrb	r2, [r3]
    4ebc:	beq	4fd0 <strspn@plt+0x22b8>
    4ec0:	cmp	r2, #108	; 0x6c
    4ec4:	ldreq	r4, [r3, #8]
    4ec8:	revne	r4, ip
    4ecc:	mov	ip, #0
    4ed0:	mov	r2, r4
    4ed4:	mov	r3, ip
    4ed8:	cmp	r3, r1
    4edc:	cmpeq	r2, r0
    4ee0:	movcc	r2, r0
    4ee4:	movcc	r3, r1
    4ee8:	mov	r0, #0
    4eec:	strd	r2, [r8, #72]	; 0x48
    4ef0:	b	4f50 <strspn@plt+0x2238>
    4ef4:	orrs	r1, r6, r7
    4ef8:	ldrd	r2, [r8, #72]	; 0x48
    4efc:	mvn	r0, #1
    4f00:	mov	r1, #0
    4f04:	movweq	r6, #30784	; 0x7840
    4f08:	moveq	r7, #0
    4f0c:	movteq	r6, #381	; 0x17d
    4f10:	cmp	r3, r1
    4f14:	cmpeq	r2, r0
    4f18:	bhi	4f6c <strspn@plt+0x2254>
    4f1c:	adds	r2, r2, #1
    4f20:	mov	r0, #-2147483648	; 0x80000000
    4f24:	adc	r3, r3, #0
    4f28:	mov	r1, #0
    4f2c:	and	r0, r0, r2
    4f30:	and	r1, r1, r3
    4f34:	orrs	ip, r0, r1
    4f38:	strd	r2, [sp, #16]
    4f3c:	bne	4f78 <strspn@plt+0x2260>
    4f40:	strd	r2, [r8, #72]	; 0x48
    4f44:	mov	r0, r9
    4f48:	strd	r6, [sp]
    4f4c:	bl	1a5fc <strspn@plt+0x178e4>
    4f50:	ldr	ip, [sp, #12]
    4f54:	ldr	r2, [sp, #28]
    4f58:	ldr	r3, [ip]
    4f5c:	cmp	r2, r3
    4f60:	bne	4ff0 <strspn@plt+0x22d8>
    4f64:	add	sp, sp, #36	; 0x24
    4f68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4f6c:	mov	r2, #-2147483648	; 0x80000000
    4f70:	mov	r3, #0
    4f74:	strd	r2, [sp, #16]
    4f78:	add	fp, sp, #16
    4f7c:	mov	sl, #0
    4f80:	mvn	r4, #1
    4f84:	mov	r5, #0
    4f88:	ldr	r0, [r8, #128]	; 0x80
    4f8c:	mov	r1, fp
    4f90:	bl	30bf0 <strspn@plt+0x2ded8>
    4f94:	ldrd	r2, [sp, #16]
    4f98:	cmp	r0, #0
    4f9c:	beq	4f40 <strspn@plt+0x2228>
    4fa0:	cmp	r3, r5
    4fa4:	cmpeq	r2, r4
    4fa8:	movhi	r2, #-2147483648	; 0x80000000
    4fac:	movhi	r3, #0
    4fb0:	bhi	4fbc <strspn@plt+0x22a4>
    4fb4:	adds	r2, r2, #1
    4fb8:	adc	r3, r3, #0
    4fbc:	adds	sl, sl, #1
    4fc0:	strd	r2, [sp, #16]
    4fc4:	bpl	4f88 <strspn@plt+0x2270>
    4fc8:	mvn	r0, #15
    4fcc:	b	4f50 <strspn@plt+0x2238>
    4fd0:	cmp	r2, #108	; 0x6c
    4fd4:	ldr	r4, [r3, #12]
    4fd8:	revne	r4, r4
    4fdc:	revne	ip, ip
    4fe0:	bne	4ed0 <strspn@plt+0x21b8>
    4fe4:	ldr	r4, [r3, #8]
    4fe8:	ldr	ip, [r3, #12]
    4fec:	b	4ed0 <strspn@plt+0x21b8>
    4ff0:	bl	2838 <__stack_chk_fail@plt>
    4ff4:	ldr	r0, [pc, #64]	; 503c <strspn@plt+0x2324>
    4ff8:	movw	r2, #1543	; 0x607
    4ffc:	ldr	r1, [pc, #60]	; 5040 <strspn@plt+0x2328>
    5000:	ldr	r3, [pc, #60]	; 5044 <strspn@plt+0x232c>
    5004:	add	r0, pc, r0
    5008:	add	r1, pc, r1
    500c:	add	r3, pc, r3
    5010:	bl	32874 <strspn@plt+0x2fb5c>
    5014:	ldr	r0, [pc, #44]	; 5048 <strspn@plt+0x2330>
    5018:	movw	r2, #1542	; 0x606
    501c:	ldr	r1, [pc, #40]	; 504c <strspn@plt+0x2334>
    5020:	ldr	r3, [pc, #40]	; 5050 <strspn@plt+0x2338>
    5024:	add	r0, pc, r0
    5028:	add	r1, pc, r1
    502c:	add	r3, pc, r3
    5030:	bl	32874 <strspn@plt+0x2fb5c>
    5034:	andeq	pc, r4, r0, lsl pc	; <UNPREDICTABLE>
    5038:	andeq	r0, r0, r8, asr #4
    503c:	andeq	r8, r3, ip, asr pc
    5040:			; <UNDEFINED> instruction: 0x000317b4
    5044:	andeq	r2, r3, r0, asr #12
    5048:	strdeq	r1, [r3], -r0
    504c:	muleq	r3, r4, r7
    5050:	andeq	r2, r3, r0, lsr #12
    5054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5058:	subs	r6, r0, #0
    505c:	sub	sp, sp, #76	; 0x4c
    5060:	mov	r7, r3
    5064:	mov	r4, r1
    5068:	beq	5298 <strspn@plt+0x2580>
    506c:	cmp	r1, #0
    5070:	beq	5278 <strspn@plt+0x2560>
    5074:	ldrb	ip, [r6, #24]
    5078:	tst	ip, #1
    507c:	bne	50dc <strspn@plt+0x23c4>
    5080:	mov	r2, r3
    5084:	bl	f0e8 <strspn@plt+0xc3d0>
    5088:	mov	r5, r0
    508c:	cmp	r5, #0
    5090:	ble	50d0 <strspn@plt+0x23b8>
    5094:	ldrb	r3, [r6, #24]
    5098:	tst	r3, #1
    509c:	bne	50c4 <strspn@plt+0x23ac>
    50a0:	ldr	r1, [r4, #260]	; 0x104
    50a4:	ldr	r3, [r4, #264]	; 0x108
    50a8:	add	r1, r1, #7
    50ac:	ldr	r2, [r7]
    50b0:	bic	r1, r1, #7
    50b4:	add	r3, r3, #16
    50b8:	add	r3, r3, r1
    50bc:	cmp	r2, r3
    50c0:	bcc	50d0 <strspn@plt+0x23b8>
    50c4:	bl	331ec <strspn@plt+0x304d4>
    50c8:	cmp	r0, #6
    50cc:	bgt	50e8 <strspn@plt+0x23d0>
    50d0:	mov	r0, r5
    50d4:	add	sp, sp, #76	; 0x4c
    50d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    50dc:	bl	11df4 <strspn@plt+0xf0dc>
    50e0:	mov	r5, r0
    50e4:	b	508c <strspn@plt+0x2374>
    50e8:	ldr	r3, [r4, #244]	; 0xf4
    50ec:	ldrb	r0, [r3, #1]
    50f0:	bl	d20c <strspn@plt+0xa4f4>
    50f4:	mov	r9, r0
    50f8:	mov	r0, r4
    50fc:	bl	16f68 <strspn@plt+0x14250>
    5100:	cmp	r0, #0
    5104:	movne	r8, r0
    5108:	beq	5238 <strspn@plt+0x2520>
    510c:	mov	r0, r4
    5110:	bl	16f20 <strspn@plt+0x14208>
    5114:	cmp	r0, #0
    5118:	movne	r7, r0
    511c:	beq	5244 <strspn@plt+0x252c>
    5120:	mov	r0, r4
    5124:	bl	16e48 <strspn@plt+0x14130>
    5128:	cmp	r0, #0
    512c:	movne	r6, r0
    5130:	beq	5250 <strspn@plt+0x2538>
    5134:	mov	r0, r4
    5138:	bl	16e90 <strspn@plt+0x14178>
    513c:	cmp	r0, #0
    5140:	movne	sl, r0
    5144:	beq	525c <strspn@plt+0x2544>
    5148:	mov	r0, r4
    514c:	bl	16ed8 <strspn@plt+0x141c0>
    5150:	cmp	r0, #0
    5154:	movne	lr, r0
    5158:	beq	522c <strspn@plt+0x2514>
    515c:	ldr	r3, [r4, #244]	; 0xf4
    5160:	ldrb	r2, [r3, #3]
    5164:	ldrb	r1, [r3]
    5168:	cmp	r2, #2
    516c:	ldr	r2, [r3, #8]
    5170:	beq	5210 <strspn@plt+0x24f8>
    5174:	cmp	r1, #108	; 0x6c
    5178:	ldreq	fp, [r3, #8]
    517c:	revne	fp, r2
    5180:	mov	r0, #0
    5184:	str	r0, [sp, #68]	; 0x44
    5188:	ldrd	r0, [r4, #8]
    518c:	ldr	r3, [r4, #40]	; 0x28
    5190:	str	r6, [sp, #20]
    5194:	ldr	r6, [sp, #68]	; 0x44
    5198:	cmp	r3, #0
    519c:	strd	r0, [sp, #56]	; 0x38
    51a0:	mov	r1, #0
    51a4:	ldr	r2, [pc, #268]	; 52b8 <strspn@plt+0x25a0>
    51a8:	mov	r0, #7
    51ac:	str	r7, [sp, #16]
    51b0:	str	r6, [sp, #36]	; 0x24
    51b4:	add	r2, pc, r2
    51b8:	ldrd	r6, [sp, #56]	; 0x38
    51bc:	str	r2, [sp, #4]
    51c0:	ldr	r4, [pc, #244]	; 52bc <strspn@plt+0x25a4>
    51c4:	ldr	ip, [pc, #244]	; 52c0 <strspn@plt+0x25a8>
    51c8:	ldr	r2, [pc, #244]	; 52c4 <strspn@plt+0x25ac>
    51cc:	add	r4, pc, r4
    51d0:	add	ip, pc, ip
    51d4:	movne	r4, r3
    51d8:	str	r9, [sp, #8]
    51dc:	movw	r3, #1623	; 0x657
    51e0:	str	r8, [sp, #12]
    51e4:	add	r2, pc, r2
    51e8:	str	sl, [sp, #24]
    51ec:	str	lr, [sp, #28]
    51f0:	str	fp, [sp, #32]
    51f4:	strd	r6, [sp, #40]	; 0x28
    51f8:	str	r4, [sp, #48]	; 0x30
    51fc:	str	ip, [sp]
    5200:	bl	32aa8 <strspn@plt+0x2fd90>
    5204:	mov	r0, r5
    5208:	add	sp, sp, #76	; 0x4c
    520c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5210:	cmp	r1, #108	; 0x6c
    5214:	ldr	fp, [r3, #12]
    5218:	beq	5268 <strspn@plt+0x2550>
    521c:	rev	r2, r2
    5220:	rev	fp, fp
    5224:	str	r2, [sp, #68]	; 0x44
    5228:	b	5188 <strspn@plt+0x2470>
    522c:	ldr	lr, [pc, #148]	; 52c8 <strspn@plt+0x25b0>
    5230:	add	lr, pc, lr
    5234:	b	515c <strspn@plt+0x2444>
    5238:	ldr	r8, [pc, #140]	; 52cc <strspn@plt+0x25b4>
    523c:	add	r8, pc, r8
    5240:	b	510c <strspn@plt+0x23f4>
    5244:	ldr	r7, [pc, #132]	; 52d0 <strspn@plt+0x25b8>
    5248:	add	r7, pc, r7
    524c:	b	5120 <strspn@plt+0x2408>
    5250:	ldr	r6, [pc, #124]	; 52d4 <strspn@plt+0x25bc>
    5254:	add	r6, pc, r6
    5258:	b	5134 <strspn@plt+0x241c>
    525c:	ldr	sl, [pc, #116]	; 52d8 <strspn@plt+0x25c0>
    5260:	add	sl, pc, sl
    5264:	b	5148 <strspn@plt+0x2430>
    5268:	ldr	fp, [r3, #8]
    526c:	ldr	r3, [r3, #12]
    5270:	str	r3, [sp, #68]	; 0x44
    5274:	b	5188 <strspn@plt+0x2470>
    5278:	ldr	r0, [pc, #92]	; 52dc <strspn@plt+0x25c4>
    527c:	movw	r2, #1603	; 0x643
    5280:	ldr	r1, [pc, #88]	; 52e0 <strspn@plt+0x25c8>
    5284:	ldr	r3, [pc, #88]	; 52e4 <strspn@plt+0x25cc>
    5288:	add	r0, pc, r0
    528c:	add	r1, pc, r1
    5290:	add	r3, pc, r3
    5294:	bl	32874 <strspn@plt+0x2fb5c>
    5298:	ldr	r0, [pc, #72]	; 52e8 <strspn@plt+0x25d0>
    529c:	movw	r2, #1602	; 0x642
    52a0:	ldr	r1, [pc, #68]	; 52ec <strspn@plt+0x25d4>
    52a4:	ldr	r3, [pc, #68]	; 52f0 <strspn@plt+0x25d8>
    52a8:	add	r0, pc, r0
    52ac:	add	r1, pc, r1
    52b0:	add	r3, pc, r3
    52b4:	bl	32874 <strspn@plt+0x2fb5c>
    52b8:	andeq	r1, r3, r8, ror #12
    52bc:	andeq	r1, r3, ip, asr #12
    52c0:	andeq	r2, r3, r0, ror #6
    52c4:	ldrdeq	r1, [r3], -r8
    52c8:	andeq	r1, r3, r8, ror #11
    52cc:	ldrdeq	r1, [r3], -ip
    52d0:	ldrdeq	r1, [r3], -r0
    52d4:	andeq	r1, r3, r4, asr #11
    52d8:			; <UNDEFINED> instruction: 0x000315b8
    52dc:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    52e0:	andeq	r1, r3, r0, lsr r5
    52e4:	andeq	r2, r3, r0, asr r2
    52e8:	andeq	r3, r3, r4, asr #28
    52ec:	andeq	r1, r3, r0, lsl r5
    52f0:	andeq	r2, r3, r0, lsr r2
    52f4:	push	{r3, r4, r5, r6, r7, lr}
    52f8:	subs	r4, r0, #0
    52fc:	beq	53c8 <strspn@plt+0x26b0>
    5300:	ldr	r3, [r4, #4]
    5304:	sub	r3, r3, #3
    5308:	cmp	r3, #1
    530c:	bhi	53e8 <strspn@plt+0x26d0>
    5310:	mov	r6, #0
    5314:	add	r5, r4, #60	; 0x3c
    5318:	mov	r7, r6
    531c:	ldr	r2, [r4, #56]	; 0x38
    5320:	cmp	r2, #0
    5324:	beq	53c0 <strspn@plt+0x26a8>
    5328:	ldr	r1, [r4, #52]	; 0x34
    532c:	mov	r0, r4
    5330:	mov	r2, #0
    5334:	mov	r3, r5
    5338:	ldr	r1, [r1]
    533c:	bl	5054 <strspn@plt+0x233c>
    5340:	cmp	r0, #0
    5344:	poplt	{r3, r4, r5, r6, r7, pc}
    5348:	beq	53c0 <strspn@plt+0x26a8>
    534c:	ldrb	r3, [r4, #24]
    5350:	ldr	r2, [r4, #52]	; 0x34
    5354:	tst	r3, #1
    5358:	bne	5384 <strspn@plt+0x266c>
    535c:	ldr	r1, [r2]
    5360:	ldr	r0, [r4, #60]	; 0x3c
    5364:	ldr	ip, [r1, #260]	; 0x104
    5368:	ldr	r3, [r1, #264]	; 0x108
    536c:	add	r1, ip, #7
    5370:	bic	r1, r1, #7
    5374:	add	r3, r3, #16
    5378:	add	r3, r3, r1
    537c:	cmp	r0, r3
    5380:	bcc	531c <strspn@plt+0x2604>
    5384:	ldr	r3, [r4, #56]	; 0x38
    5388:	mov	r6, #1
    538c:	sub	r3, r3, #1
    5390:	str	r3, [r4, #56]	; 0x38
    5394:	ldr	r0, [r2]
    5398:	bl	16b80 <strspn@plt+0x13e68>
    539c:	ldr	r2, [r4, #56]	; 0x38
    53a0:	ldr	r0, [r4, #52]	; 0x34
    53a4:	lsl	r2, r2, #2
    53a8:	add	r1, r0, #4
    53ac:	bl	276c <memmove@plt>
    53b0:	ldr	r2, [r4, #56]	; 0x38
    53b4:	str	r7, [r4, #60]	; 0x3c
    53b8:	cmp	r2, #0
    53bc:	bne	5328 <strspn@plt+0x2610>
    53c0:	mov	r0, r6
    53c4:	pop	{r3, r4, r5, r6, r7, pc}
    53c8:	ldr	r0, [pc, #56]	; 5408 <strspn@plt+0x26f0>
    53cc:	movw	r2, #1631	; 0x65f
    53d0:	ldr	r1, [pc, #52]	; 540c <strspn@plt+0x26f4>
    53d4:	ldr	r3, [pc, #52]	; 5410 <strspn@plt+0x26f8>
    53d8:	add	r0, pc, r0
    53dc:	add	r1, pc, r1
    53e0:	add	r3, pc, r3
    53e4:	bl	32874 <strspn@plt+0x2fb5c>
    53e8:	ldr	r0, [pc, #36]	; 5414 <strspn@plt+0x26fc>
    53ec:	mov	r2, #1632	; 0x660
    53f0:	ldr	r1, [pc, #32]	; 5418 <strspn@plt+0x2700>
    53f4:	ldr	r3, [pc, #32]	; 541c <strspn@plt+0x2704>
    53f8:	add	r0, pc, r0
    53fc:	add	r1, pc, r1
    5400:	add	r3, pc, r3
    5404:	bl	32874 <strspn@plt+0x2fb5c>
    5408:	andeq	r3, r3, r4, lsl sp
    540c:	andeq	r1, r3, r0, ror #7
    5410:	andeq	r2, r3, r0, lsl #5
    5414:	muleq	r3, ip, r4
    5418:	andeq	r1, r3, r0, asr #7
    541c:	andeq	r2, r3, r0, ror #4
    5420:	ldr	r3, [pc, #404]	; 55bc <strspn@plt+0x28a4>
    5424:	ldr	r2, [pc, #404]	; 55c0 <strspn@plt+0x28a8>
    5428:	add	r3, pc, r3
    542c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5430:	subs	r5, r0, #0
    5434:	ldr	r9, [r3, r2]
    5438:	sub	sp, sp, #20
    543c:	mov	r8, #0
    5440:	mov	r6, r1
    5444:	str	r8, [sp]
    5448:	ldr	r3, [r9]
    544c:	str	r8, [sp, #4]
    5450:	str	r8, [sp, #8]
    5454:	str	r3, [sp, #12]
    5458:	beq	5598 <strspn@plt+0x2880>
    545c:	cmp	r1, #0
    5460:	beq	5578 <strspn@plt+0x2860>
    5464:	ldr	r4, [r5, #132]	; 0x84
    5468:	ldrb	r3, [r5, #25]
    546c:	cmp	r4, #0
    5470:	bfc	r3, #1, #1
    5474:	strb	r3, [r5, #25]
    5478:	bne	548c <strspn@plt+0x2774>
    547c:	b	5534 <strspn@plt+0x281c>
    5480:	ldrb	r3, [r5, #25]
    5484:	tst	r3, #2
    5488:	bne	5464 <strspn@plt+0x274c>
    548c:	ldr	ip, [r5, #416]	; 0x1a0
    5490:	ldr	lr, [r4, #4]
    5494:	cmp	lr, ip
    5498:	beq	551c <strspn@plt+0x2804>
    549c:	str	ip, [r4, #4]
    54a0:	mov	r0, r6
    54a4:	mov	r1, #1
    54a8:	bl	1c94c <strspn@plt+0x19c34>
    54ac:	cmp	r0, #0
    54b0:	blt	553c <strspn@plt+0x2824>
    54b4:	sub	sl, r4, #32
    54b8:	mov	r0, sl
    54bc:	bl	26e7c <strspn@plt+0x24164>
    54c0:	str	r0, [r5, #1020]	; 0x3fc
    54c4:	mov	r1, r6
    54c8:	ldr	r2, [r4]
    54cc:	mov	r0, r5
    54d0:	mov	r3, sp
    54d4:	str	r2, [r5, #1024]	; 0x400
    54d8:	ldr	r2, [r4, #-24]	; 0xffffffe8
    54dc:	str	r2, [r5, #1028]	; 0x404
    54e0:	ldr	ip, [r4]
    54e4:	ldr	r2, [r4, #-24]	; 0xffffffe8
    54e8:	blx	ip
    54ec:	mov	fp, r0
    54f0:	str	r8, [r5, #1028]	; 0x404
    54f4:	mov	r0, sl
    54f8:	str	r8, [r5, #1024]	; 0x400
    54fc:	bl	27490 <strspn@plt+0x24778>
    5500:	str	r0, [r5, #1020]	; 0x3fc
    5504:	mov	r1, fp
    5508:	mov	r0, r6
    550c:	mov	r2, sp
    5510:	bl	26c24 <strspn@plt+0x23f0c>
    5514:	cmp	r0, #0
    5518:	bne	553c <strspn@plt+0x2824>
    551c:	ldr	r4, [r4, #8]
    5520:	cmp	r4, #0
    5524:	bne	5480 <strspn@plt+0x2768>
    5528:	ldrb	r3, [r5, #25]
    552c:	tst	r3, #2
    5530:	bne	5464 <strspn@plt+0x274c>
    5534:	mov	r4, #0
    5538:	b	5540 <strspn@plt+0x2828>
    553c:	mov	r4, r0
    5540:	mov	r0, sp
    5544:	bl	c75c <strspn@plt+0x9a44>
    5548:	ldr	r2, [sp, #12]
    554c:	ldr	r3, [r9]
    5550:	mov	r0, r4
    5554:	cmp	r2, r3
    5558:	bne	55b8 <strspn@plt+0x28a0>
    555c:	add	sp, sp, #20
    5560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5564:	mov	r4, r0
    5568:	mov	r0, sp
    556c:	bl	c75c <strspn@plt+0x9a44>
    5570:	mov	r0, r4
    5574:	bl	2cb8 <_Unwind_Resume@plt>
    5578:	ldr	r0, [pc, #68]	; 55c4 <strspn@plt+0x28ac>
    557c:	movw	r2, #2346	; 0x92a
    5580:	ldr	r1, [pc, #64]	; 55c8 <strspn@plt+0x28b0>
    5584:	ldr	r3, [pc, #64]	; 55cc <strspn@plt+0x28b4>
    5588:	add	r0, pc, r0
    558c:	add	r1, pc, r1
    5590:	add	r3, pc, r3
    5594:	bl	32874 <strspn@plt+0x2fb5c>
    5598:	ldr	r0, [pc, #48]	; 55d0 <strspn@plt+0x28b8>
    559c:	movw	r2, #2345	; 0x929
    55a0:	ldr	r1, [pc, #44]	; 55d4 <strspn@plt+0x28bc>
    55a4:	ldr	r3, [pc, #44]	; 55d8 <strspn@plt+0x28c0>
    55a8:	add	r0, pc, r0
    55ac:	add	r1, pc, r1
    55b0:	add	r3, pc, r3
    55b4:	bl	32874 <strspn@plt+0x2fb5c>
    55b8:	bl	2838 <__stack_chk_fail@plt>
    55bc:	andeq	pc, r4, ip, asr #18
    55c0:	andeq	r0, r0, r8, asr #4
    55c4:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    55c8:	andeq	r1, r3, r0, lsr r2
    55cc:	andeq	r1, r3, r8, lsl #29
    55d0:	andeq	r3, r3, r4, asr #22
    55d4:	andeq	r1, r3, r0, lsl r2
    55d8:	andeq	r1, r3, r8, ror #28
    55dc:	cmp	r0, #0
    55e0:	push	{r3, lr}
    55e4:	beq	5600 <strspn@plt+0x28e8>
    55e8:	ldr	r3, [r0, #4]
    55ec:	sub	r3, r3, #1
    55f0:	cmp	r3, #3
    55f4:	movls	r3, #5
    55f8:	strls	r3, [r0, #4]
    55fc:	pop	{r3, pc}
    5600:	ldr	r0, [pc, #24]	; 5620 <strspn@plt+0x2908>
    5604:	movw	r2, #1418	; 0x58a
    5608:	ldr	r1, [pc, #20]	; 5624 <strspn@plt+0x290c>
    560c:	ldr	r3, [pc, #20]	; 5628 <strspn@plt+0x2910>
    5610:	add	r0, pc, r0
    5614:	add	r1, pc, r1
    5618:	add	r3, pc, r3
    561c:	bl	32874 <strspn@plt+0x2fb5c>
    5620:	ldrdeq	r3, [r3], -ip
    5624:	andeq	r1, r3, r8, lsr #3
    5628:	ldrdeq	r1, [r3], -r4
    562c:	push	{r3, r4, r5, lr}
    5630:	subs	r4, r0, #0
    5634:	beq	56a0 <strspn@plt+0x2988>
    5638:	mov	r1, #0
    563c:	mov	r2, #128	; 0x80
    5640:	add	r0, r4, #148	; 0x94
    5644:	mov	r5, r1
    5648:	bl	2ad8 <memset@plt>
    564c:	ldr	r0, [r4, #412]	; 0x19c
    5650:	str	r5, [r4, #276]	; 0x114
    5654:	bl	320f4 <strspn@plt+0x2f3dc>
    5658:	ldr	r0, [r4, #408]	; 0x198
    565c:	bl	2778 <free@plt>
    5660:	mov	ip, #296	; 0x128
    5664:	mov	r1, #304	; 0x130
    5668:	mov	r2, #0
    566c:	mov	r3, #0
    5670:	ldr	r0, [r4, #280]	; 0x118
    5674:	str	r5, [r4, #408]	; 0x198
    5678:	str	r5, [r4, #412]	; 0x19c
    567c:	strd	r2, [r4, ip]
    5680:	strd	r2, [r4, r1]
    5684:	bl	2778 <free@plt>
    5688:	str	r5, [r4, #280]	; 0x118
    568c:	ldr	r0, [r4, #284]	; 0x11c
    5690:	bl	2778 <free@plt>
    5694:	str	r5, [r4, #284]	; 0x11c
    5698:	str	r5, [r4, #288]	; 0x120
    569c:	pop	{r3, r4, r5, pc}
    56a0:	ldr	r0, [pc, #24]	; 56c0 <strspn@plt+0x29a8>
    56a4:	movw	r2, #881	; 0x371
    56a8:	ldr	r1, [pc, #20]	; 56c4 <strspn@plt+0x29ac>
    56ac:	ldr	r3, [pc, #20]	; 56c8 <strspn@plt+0x29b0>
    56b0:	add	r0, pc, r0
    56b4:	add	r1, pc, r1
    56b8:	add	r3, pc, r3
    56bc:	bl	32874 <strspn@plt+0x2fb5c>
    56c0:	andeq	r1, r3, r4, ror #2
    56c4:	andeq	r1, r3, r8, lsl #2
    56c8:	andeq	r1, r3, ip, lsr lr
    56cc:	push	{r4, lr}
    56d0:	subs	r4, r0, #0
    56d4:	beq	571c <strspn@plt+0x2a04>
    56d8:	ldr	r0, [r4, #992]	; 0x3e0
    56dc:	cmp	r0, #0
    56e0:	beq	56f8 <strspn@plt+0x29e0>
    56e4:	mov	r1, #0
    56e8:	bl	28bc8 <strspn@plt+0x25eb0>
    56ec:	ldr	r0, [r4, #992]	; 0x3e0
    56f0:	bl	27da0 <strspn@plt+0x25088>
    56f4:	str	r0, [r4, #992]	; 0x3e0
    56f8:	ldr	r0, [r4, #996]	; 0x3e4
    56fc:	cmp	r0, #0
    5700:	popeq	{r4, pc}
    5704:	mov	r1, #0
    5708:	bl	28bc8 <strspn@plt+0x25eb0>
    570c:	ldr	r0, [r4, #996]	; 0x3e4
    5710:	bl	27da0 <strspn@plt+0x25088>
    5714:	str	r0, [r4, #996]	; 0x3e4
    5718:	pop	{r4, pc}
    571c:	ldr	r0, [pc, #24]	; 573c <strspn@plt+0x2a24>
    5720:	movw	r2, #3181	; 0xc6d
    5724:	ldr	r1, [pc, #20]	; 5740 <strspn@plt+0x2a28>
    5728:	ldr	r3, [pc, #20]	; 5744 <strspn@plt+0x2a2c>
    572c:	add	r0, pc, r0
    5730:	add	r1, pc, r1
    5734:	add	r3, pc, r3
    5738:	bl	32874 <strspn@plt+0x2fb5c>
    573c:	andeq	r3, r3, r0, asr #19
    5740:	andeq	r1, r3, ip, lsl #1
    5744:	andeq	r1, r3, r8, ror #26
    5748:	push	{r4, lr}
    574c:	subs	r4, r0, #0
    5750:	beq	5794 <strspn@plt+0x2a7c>
    5754:	bl	56cc <strspn@plt+0x29b4>
    5758:	ldr	r0, [r4, #8]
    575c:	cmp	r0, #0
    5760:	blt	5768 <strspn@plt+0x2a50>
    5764:	bl	2afb0 <strspn@plt+0x28298>
    5768:	ldr	r0, [r4, #12]
    576c:	cmp	r0, #0
    5770:	blt	5784 <strspn@plt+0x2a6c>
    5774:	ldr	r3, [r4, #8]
    5778:	cmp	r0, r3
    577c:	beq	5784 <strspn@plt+0x2a6c>
    5780:	bl	2afb0 <strspn@plt+0x28298>
    5784:	mvn	r3, #0
    5788:	str	r3, [r4, #12]
    578c:	str	r3, [r4, #8]
    5790:	pop	{r4, pc}
    5794:	ldr	r0, [pc, #24]	; 57b4 <strspn@plt+0x2a9c>
    5798:	mov	r2, #62	; 0x3e
    579c:	ldr	r1, [pc, #20]	; 57b8 <strspn@plt+0x2aa0>
    57a0:	ldr	r3, [pc, #20]	; 57bc <strspn@plt+0x2aa4>
    57a4:	add	r0, pc, r0
    57a8:	add	r1, pc, r1
    57ac:	add	r3, pc, r3
    57b0:	bl	32874 <strspn@plt+0x2fb5c>
    57b4:	andeq	r1, r3, r0, ror r0
    57b8:	andeq	r1, r3, r4, lsl r0
    57bc:			; <UNDEFINED> instruction: 0x00031dbc
    57c0:	cmp	r0, #0
    57c4:	push	{r3, lr}
    57c8:	beq	5824 <strspn@plt+0x2b0c>
    57cc:	ldr	r1, [r0]
    57d0:	cmp	r1, #0
    57d4:	beq	5844 <strspn@plt+0x2b2c>
    57d8:	ldrb	r3, [r1]
    57dc:	cmp	r3, #0
    57e0:	beq	580c <strspn@plt+0x2af4>
    57e4:	cmp	r3, #44	; 0x2c
    57e8:	addne	r3, r1, #1
    57ec:	bne	57fc <strspn@plt+0x2ae4>
    57f0:	b	580c <strspn@plt+0x2af4>
    57f4:	cmp	r2, #44	; 0x2c
    57f8:	beq	580c <strspn@plt+0x2af4>
    57fc:	mov	r1, r3
    5800:	ldrb	r2, [r3], #1
    5804:	cmp	r2, #0
    5808:	bne	57f4 <strspn@plt+0x2adc>
    580c:	str	r1, [r0]
    5810:	ldrb	r3, [r1]
    5814:	cmp	r3, #44	; 0x2c
    5818:	addeq	r1, r1, #1
    581c:	streq	r1, [r0]
    5820:	pop	{r3, pc}
    5824:	ldr	r0, [pc, #56]	; 5864 <strspn@plt+0x2b4c>
    5828:	movw	r2, #498	; 0x1f2
    582c:	ldr	r1, [pc, #52]	; 5868 <strspn@plt+0x2b50>
    5830:	ldr	r3, [pc, #52]	; 586c <strspn@plt+0x2b54>
    5834:	add	r0, pc, r0
    5838:	add	r1, pc, r1
    583c:	add	r3, pc, r3
    5840:	bl	32874 <strspn@plt+0x2fb5c>
    5844:	ldr	r0, [pc, #36]	; 5870 <strspn@plt+0x2b58>
    5848:	movw	r2, #499	; 0x1f3
    584c:	ldr	r1, [pc, #32]	; 5874 <strspn@plt+0x2b5c>
    5850:	ldr	r3, [pc, #32]	; 5878 <strspn@plt+0x2b60>
    5854:	add	r0, pc, r0
    5858:	add	r1, pc, r1
    585c:	add	r3, pc, r3
    5860:	bl	32874 <strspn@plt+0x2fb5c>
    5864:	andeq	r8, r3, r0, lsr #13
    5868:	andeq	r0, r3, r4, lsl #31
    586c:	andeq	r1, r3, r4, lsr #24
    5870:			; <UNDEFINED> instruction: 0x00030fb4
    5874:	andeq	r0, r3, r4, ror #30
    5878:	andeq	r1, r3, r4, lsl #24
    587c:	ldr	r3, [pc, #328]	; 59cc <strspn@plt+0x2cb4>
    5880:	ldr	r2, [pc, #328]	; 59d0 <strspn@plt+0x2cb8>
    5884:	add	r3, pc, r3
    5888:	push	{r4, r5, r6, lr}
    588c:	subs	r6, r0, #0
    5890:	ldr	r5, [r3, r2]
    5894:	sub	sp, sp, #8
    5898:	mov	r4, r1
    589c:	ldr	r3, [r5]
    58a0:	str	r3, [sp, #4]
    58a4:	beq	596c <strspn@plt+0x2c54>
    58a8:	ldr	r3, [r6, #4]
    58ac:	cmp	r3, #5
    58b0:	cmpne	r3, #3
    58b4:	bne	59ac <strspn@plt+0x2c94>
    58b8:	cmp	r1, #0
    58bc:	beq	598c <strspn@plt+0x2c74>
    58c0:	mov	r0, r1
    58c4:	bl	1e49c <strspn@plt+0x1b784>
    58c8:	cmp	r0, #0
    58cc:	rsbgt	r0, r0, #0
    58d0:	ble	58ec <strspn@plt+0x2bd4>
    58d4:	ldr	r2, [sp, #4]
    58d8:	ldr	r3, [r5]
    58dc:	cmp	r2, r3
    58e0:	bne	5968 <strspn@plt+0x2c50>
    58e4:	add	sp, sp, #8
    58e8:	pop	{r4, r5, r6, pc}
    58ec:	ldr	r1, [pc, #224]	; 59d4 <strspn@plt+0x2cbc>
    58f0:	mov	r0, r4
    58f4:	mov	r2, sp
    58f8:	add	r1, pc, r1
    58fc:	bl	1ca50 <strspn@plt+0x19d38>
    5900:	cmp	r0, #0
    5904:	blt	58d4 <strspn@plt+0x2bbc>
    5908:	ldr	r4, [sp]
    590c:	mov	r0, r4
    5910:	bl	cf64 <strspn@plt+0xa24c>
    5914:	cmp	r0, #0
    5918:	beq	5958 <strspn@plt+0x2c40>
    591c:	ldrb	r3, [r4]
    5920:	cmp	r3, #58	; 0x3a
    5924:	bne	5958 <strspn@plt+0x2c40>
    5928:	mov	r0, r4
    592c:	bl	2ac0 <__strdup@plt>
    5930:	cmp	r0, #0
    5934:	str	r0, [r6, #80]	; 0x50
    5938:	beq	5960 <strspn@plt+0x2c48>
    593c:	ldr	r3, [r6, #4]
    5940:	cmp	r3, #3
    5944:	movne	r0, #1
    5948:	moveq	r3, #4
    594c:	moveq	r0, #1
    5950:	streq	r3, [r6, #4]
    5954:	b	58d4 <strspn@plt+0x2bbc>
    5958:	mvn	r0, #73	; 0x49
    595c:	b	58d4 <strspn@plt+0x2bbc>
    5960:	mvn	r0, #11
    5964:	b	58d4 <strspn@plt+0x2bbc>
    5968:	bl	2838 <__stack_chk_fail@plt>
    596c:	ldr	r0, [pc, #100]	; 59d8 <strspn@plt+0x2cc0>
    5970:	movw	r2, #365	; 0x16d
    5974:	ldr	r1, [pc, #96]	; 59dc <strspn@plt+0x2cc4>
    5978:	ldr	r3, [pc, #96]	; 59e0 <strspn@plt+0x2cc8>
    597c:	add	r0, pc, r0
    5980:	add	r1, pc, r1
    5984:	add	r3, pc, r3
    5988:	bl	32874 <strspn@plt+0x2fb5c>
    598c:	ldr	r0, [pc, #80]	; 59e4 <strspn@plt+0x2ccc>
    5990:	movw	r2, #367	; 0x16f
    5994:	ldr	r1, [pc, #76]	; 59e8 <strspn@plt+0x2cd0>
    5998:	ldr	r3, [pc, #76]	; 59ec <strspn@plt+0x2cd4>
    599c:	add	r0, pc, r0
    59a0:	add	r1, pc, r1
    59a4:	add	r3, pc, r3
    59a8:	bl	32874 <strspn@plt+0x2fb5c>
    59ac:	ldr	r0, [pc, #60]	; 59f0 <strspn@plt+0x2cd8>
    59b0:	movw	r2, #366	; 0x16e
    59b4:	ldr	r1, [pc, #56]	; 59f4 <strspn@plt+0x2cdc>
    59b8:	ldr	r3, [pc, #56]	; 59f8 <strspn@plt+0x2ce0>
    59bc:	add	r0, pc, r0
    59c0:	add	r1, pc, r1
    59c4:	add	r3, pc, r3
    59c8:	bl	32874 <strspn@plt+0x2fb5c>
    59cc:	strdeq	pc, [r4], -r0
    59d0:	andeq	r0, r0, r8, asr #4
    59d4:	andeq	r6, r3, r8, asr #4
    59d8:	andeq	r3, r3, r0, ror r7
    59dc:	andeq	r0, r3, ip, lsr lr
    59e0:	strdeq	r0, [r3], -r8
    59e4:	andeq	r0, r3, r8, ror #30
    59e8:	andeq	r0, r3, ip, lsl lr
    59ec:	ldrdeq	r0, [r3], -r8
    59f0:	andeq	r0, r3, r0, lsl pc
    59f4:	strdeq	r0, [r3], -ip
    59f8:			; <UNDEFINED> instruction: 0x00030db8
    59fc:	push	{r4, lr}
    5a00:	subs	r4, r0, #0
    5a04:	bne	5a20 <strspn@plt+0x2d08>
    5a08:	b	5a84 <strspn@plt+0x2d6c>
    5a0c:	ldr	r2, [r4, #40]	; 0x28
    5a10:	sub	r3, r3, #1
    5a14:	str	r3, [r4, #44]	; 0x2c
    5a18:	ldr	r0, [r2, r3, lsl #2]
    5a1c:	bl	16b80 <strspn@plt+0x13e68>
    5a20:	ldr	r3, [r4, #44]	; 0x2c
    5a24:	cmp	r3, #0
    5a28:	bne	5a0c <strspn@plt+0x2cf4>
    5a2c:	ldr	r0, [r4, #40]	; 0x28
    5a30:	bl	2778 <free@plt>
    5a34:	ldr	r3, [r4, #56]	; 0x38
    5a38:	mov	r2, #0
    5a3c:	str	r2, [r4, #40]	; 0x28
    5a40:	cmp	r3, r2
    5a44:	str	r2, [r4, #48]	; 0x30
    5a48:	beq	5a6c <strspn@plt+0x2d54>
    5a4c:	ldr	r2, [r4, #52]	; 0x34
    5a50:	sub	r3, r3, #1
    5a54:	str	r3, [r4, #56]	; 0x38
    5a58:	ldr	r0, [r2, r3, lsl #2]
    5a5c:	bl	16b80 <strspn@plt+0x13e68>
    5a60:	ldr	r3, [r4, #56]	; 0x38
    5a64:	cmp	r3, #0
    5a68:	bne	5a4c <strspn@plt+0x2d34>
    5a6c:	ldr	r0, [r4, #52]	; 0x34
    5a70:	bl	2778 <free@plt>
    5a74:	mov	r3, #0
    5a78:	str	r3, [r4, #52]	; 0x34
    5a7c:	str	r3, [r4, #64]	; 0x40
    5a80:	pop	{r4, pc}
    5a84:	ldr	r0, [pc, #24]	; 5aa4 <strspn@plt+0x2d8c>
    5a88:	mov	r2, #76	; 0x4c
    5a8c:	ldr	r1, [pc, #20]	; 5aa8 <strspn@plt+0x2d90>
    5a90:	ldr	r3, [pc, #20]	; 5aac <strspn@plt+0x2d94>
    5a94:	add	r0, pc, r0
    5a98:	add	r1, pc, r1
    5a9c:	add	r3, pc, r3
    5aa0:	bl	32874 <strspn@plt+0x2fb5c>
    5aa4:	andeq	r0, r3, r0, lsl #27
    5aa8:	andeq	r0, r3, r4, lsr #26
    5aac:	andeq	r1, r3, r4, lsl fp
    5ab0:	cmp	r0, #0
    5ab4:	push	{r3, lr}
    5ab8:	beq	5b0c <strspn@plt+0x2df4>
    5abc:	ldr	r3, [r0, #16]
    5ac0:	cmp	r3, #0
    5ac4:	beq	5ae4 <strspn@plt+0x2dcc>
    5ac8:	ldr	r2, [r1]
    5acc:	ldr	r2, [r2, #244]	; 0xf4
    5ad0:	ldrb	r2, [r2, #3]
    5ad4:	cmp	r3, r2
    5ad8:	beq	5ae4 <strspn@plt+0x2dcc>
    5adc:	pop	{r3, lr}
    5ae0:	b	1e7f0 <strspn@plt+0x1bad8>
    5ae4:	ldr	r3, [r0, #20]
    5ae8:	cmp	r3, #0
    5aec:	beq	5b04 <strspn@plt+0x2dec>
    5af0:	ldr	r2, [r1]
    5af4:	ldr	r2, [r2, #244]	; 0xf4
    5af8:	ldrb	r2, [r2]
    5afc:	cmp	r3, r2
    5b00:	bne	5adc <strspn@plt+0x2dc4>
    5b04:	mov	r0, #0
    5b08:	pop	{r3, pc}
    5b0c:	ldr	r0, [pc, #24]	; 5b2c <strspn@plt+0x2e14>
    5b10:	movw	r2, #1564	; 0x61c
    5b14:	ldr	r1, [pc, #20]	; 5b30 <strspn@plt+0x2e18>
    5b18:	ldr	r3, [pc, #20]	; 5b34 <strspn@plt+0x2e1c>
    5b1c:	add	r0, pc, r0
    5b20:	add	r1, pc, r1
    5b24:	add	r3, pc, r3
    5b28:	bl	32874 <strspn@plt+0x2fb5c>
    5b2c:	strdeq	r0, [r3], -r8
    5b30:	muleq	r3, ip, ip
    5b34:	andeq	r0, r3, r4, lsl ip
    5b38:	subs	ip, r0, #0
    5b3c:	push	{r4, lr}
    5b40:	beq	5b60 <strspn@plt+0x2e48>
    5b44:	ldrb	ip, [ip, #24]
    5b48:	tst	ip, #1
    5b4c:	bne	5b58 <strspn@plt+0x2e40>
    5b50:	pop	{r4, lr}
    5b54:	b	f514 <strspn@plt+0xc7fc>
    5b58:	pop	{r4, lr}
    5b5c:	b	12bb4 <strspn@plt+0xfe9c>
    5b60:	ldr	r0, [pc, #24]	; 5b80 <strspn@plt+0x2e68>
    5b64:	movw	r2, #1666	; 0x682
    5b68:	ldr	r1, [pc, #20]	; 5b84 <strspn@plt+0x2e6c>
    5b6c:	ldr	r3, [pc, #20]	; 5b88 <strspn@plt+0x2e70>
    5b70:	add	r0, pc, r0
    5b74:	add	r1, pc, r1
    5b78:	add	r3, pc, r3
    5b7c:	bl	32874 <strspn@plt+0x2fb5c>
    5b80:	andeq	r3, r3, ip, ror r5
    5b84:	andeq	r0, r3, r8, asr #24
    5b88:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
    5b8c:	push	{r4, r5, r6, lr}
    5b90:	subs	r4, r0, #0
    5b94:	mov	r5, r1
    5b98:	beq	5bdc <strspn@plt+0x2ec4>
    5b9c:	cmp	r1, #0
    5ba0:	addne	r6, r4, #96	; 0x60
    5ba4:	beq	5bfc <strspn@plt+0x2ee4>
    5ba8:	ldrb	r3, [r4, #25]
    5bac:	mov	r0, r4
    5bb0:	mov	r1, r6
    5bb4:	mov	r2, r5
    5bb8:	bfc	r3, #0, #1
    5bbc:	strb	r3, [r4, #25]
    5bc0:	bl	20d80 <strspn@plt+0x1e068>
    5bc4:	cmp	r0, #0
    5bc8:	popne	{r4, r5, r6, pc}
    5bcc:	ldrb	r0, [r4, #25]
    5bd0:	ands	r0, r0, #1
    5bd4:	bne	5ba8 <strspn@plt+0x2e90>
    5bd8:	pop	{r4, r5, r6, pc}
    5bdc:	ldr	r0, [pc, #56]	; 5c1c <strspn@plt+0x2f04>
    5be0:	movw	r2, #2391	; 0x957
    5be4:	ldr	r1, [pc, #52]	; 5c20 <strspn@plt+0x2f08>
    5be8:	ldr	r3, [pc, #52]	; 5c24 <strspn@plt+0x2f0c>
    5bec:	add	r0, pc, r0
    5bf0:	add	r1, pc, r1
    5bf4:	add	r3, pc, r3
    5bf8:	bl	32874 <strspn@plt+0x2fb5c>
    5bfc:	ldr	r0, [pc, #36]	; 5c28 <strspn@plt+0x2f10>
    5c00:	movw	r2, #2392	; 0x958
    5c04:	ldr	r1, [pc, #32]	; 5c2c <strspn@plt+0x2f14>
    5c08:	ldr	r3, [pc, #32]	; 5c30 <strspn@plt+0x2f18>
    5c0c:	add	r0, pc, r0
    5c10:	add	r1, pc, r1
    5c14:	add	r3, pc, r3
    5c18:	bl	32874 <strspn@plt+0x2fb5c>
    5c1c:	andeq	r3, r3, r0, lsl #10
    5c20:	andeq	r0, r3, ip, asr #23
    5c24:	andeq	r1, r3, ip, ror sl
    5c28:	andeq	r8, r3, r4, asr r3
    5c2c:	andeq	r0, r3, ip, lsr #23
    5c30:	andeq	r1, r3, ip, asr sl
    5c34:	ldr	r3, [pc, #3636]	; 6a70 <strspn@plt+0x3d58>
    5c38:	ldr	r2, [pc, #3636]	; 6a74 <strspn@plt+0x3d5c>
    5c3c:	add	r3, pc, r3
    5c40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c44:	subs	r4, r0, #0
    5c48:	ldr	r2, [r3, r2]
    5c4c:	sub	sp, sp, #148	; 0x94
    5c50:	ldr	r3, [r2]
    5c54:	str	r2, [sp, #32]
    5c58:	str	r3, [sp, #140]	; 0x8c
    5c5c:	beq	69fc <strspn@plt+0x3ce4>
    5c60:	ldr	r5, [pc, #3600]	; 6a78 <strspn@plt+0x3d60>
    5c64:	ldr	r6, [pc, #3600]	; 6a7c <strspn@plt+0x3d64>
    5c68:	ldr	sl, [pc, #3600]	; 6a80 <strspn@plt+0x3d68>
    5c6c:	add	r5, pc, r5
    5c70:	ldr	r1, [pc, #3596]	; 6a84 <strspn@plt+0x3d6c>
    5c74:	add	r6, pc, r6
    5c78:	ldr	r2, [pc, #3592]	; 6a88 <strspn@plt+0x3d70>
    5c7c:	add	sl, pc, sl
    5c80:	ldr	r3, [pc, #3588]	; 6a8c <strspn@plt+0x3d74>
    5c84:	add	r1, pc, r1
    5c88:	add	r2, pc, r2
    5c8c:	str	r1, [sp, #8]
    5c90:	add	r3, pc, r3
    5c94:	str	r2, [sp, #12]
    5c98:	str	r3, [sp, #16]
    5c9c:	mov	r0, r4
    5ca0:	bl	5748 <strspn@plt+0x2a30>
    5ca4:	ldr	r3, [r4, #408]	; 0x198
    5ca8:	cmp	r3, #0
    5cac:	beq	5e84 <strspn@plt+0x316c>
    5cb0:	mov	r0, r4
    5cb4:	bl	ee0c <strspn@plt+0xc0f4>
    5cb8:	cmp	r0, #0
    5cbc:	blt	5cd0 <strspn@plt+0x2fb8>
    5cc0:	mov	r0, r4
    5cc4:	bl	4a28 <strspn@plt+0x1d10>
    5cc8:	cmp	r0, #0
    5ccc:	bge	680c <strspn@plt+0x3af4>
    5cd0:	rsb	r0, r0, #0
    5cd4:	str	r0, [r4, #320]	; 0x140
    5cd8:	ldr	r0, [r4, #312]	; 0x138
    5cdc:	mov	r3, #0
    5ce0:	str	r3, [sp, #44]	; 0x2c
    5ce4:	cmp	r0, r3
    5ce8:	beq	5cfc <strspn@plt+0x2fe4>
    5cec:	ldr	r3, [r4, #316]	; 0x13c
    5cf0:	ldrb	r0, [r0, r3]
    5cf4:	cmp	r0, #0
    5cf8:	bne	5d30 <strspn@plt+0x3018>
    5cfc:	bl	2778 <free@plt>
    5d00:	ldr	r3, [r4, #320]	; 0x140
    5d04:	cmp	r3, #0
    5d08:	mvneq	fp, #110	; 0x6e
    5d0c:	rsbne	fp, r3, #0
    5d10:	ldr	ip, [sp, #32]
    5d14:	mov	r0, fp
    5d18:	ldr	r2, [sp, #140]	; 0x8c
    5d1c:	ldr	r3, [ip]
    5d20:	cmp	r2, r3
    5d24:	bne	6a58 <strspn@plt+0x3d40>
    5d28:	add	sp, sp, #148	; 0x94
    5d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5d30:	mov	r0, r4
    5d34:	bl	562c <strspn@plt+0x2914>
    5d38:	ldr	r7, [r4, #312]	; 0x138
    5d3c:	ldr	r3, [r4, #316]	; 0x13c
    5d40:	add	r7, r7, r3
    5d44:	str	r7, [sp, #48]	; 0x30
    5d48:	ldrb	r3, [r7]
    5d4c:	cmp	r3, #0
    5d50:	beq	5e4c <strspn@plt+0x3134>
    5d54:	cmp	r3, #59	; 0x3b
    5d58:	addeq	r7, r7, #1
    5d5c:	streq	r7, [sp, #48]	; 0x30
    5d60:	beq	5d48 <strspn@plt+0x3030>
    5d64:	mov	r0, r7
    5d68:	mov	r1, r5
    5d6c:	mov	r2, #5
    5d70:	bl	2cc4 <strncmp@plt>
    5d74:	cmp	r0, #0
    5d78:	bne	5d84 <strspn@plt+0x306c>
    5d7c:	adds	r3, r7, #5
    5d80:	bne	5ef0 <strspn@plt+0x31d8>
    5d84:	mov	r0, r7
    5d88:	mov	r1, r6
    5d8c:	mov	r2, #4
    5d90:	bl	2cc4 <strncmp@plt>
    5d94:	cmp	r0, #0
    5d98:	bne	5da4 <strspn@plt+0x308c>
    5d9c:	adds	r3, r7, #4
    5da0:	bne	5fa0 <strspn@plt+0x3288>
    5da4:	mov	r0, r7
    5da8:	mov	r1, sl
    5dac:	mov	r2, #9
    5db0:	bl	2cc4 <strncmp@plt>
    5db4:	cmp	r0, #0
    5db8:	bne	5dc4 <strspn@plt+0x30ac>
    5dbc:	adds	r3, r7, #9
    5dc0:	bne	60a8 <strspn@plt+0x3390>
    5dc4:	mov	r0, r7
    5dc8:	ldr	r1, [sp, #8]
    5dcc:	mov	r2, #7
    5dd0:	bl	2cc4 <strncmp@plt>
    5dd4:	cmp	r0, #0
    5dd8:	bne	5de4 <strspn@plt+0x30cc>
    5ddc:	adds	r3, r7, #7
    5de0:	bne	6250 <strspn@plt+0x3538>
    5de4:	mov	r0, r7
    5de8:	ldr	r1, [sp, #12]
    5dec:	mov	r2, #15
    5df0:	bl	2cc4 <strncmp@plt>
    5df4:	cmp	r0, #0
    5df8:	bne	5e04 <strspn@plt+0x30ec>
    5dfc:	adds	r3, r7, #15
    5e00:	bne	62d4 <strspn@plt+0x35bc>
    5e04:	mov	r0, r7
    5e08:	ldr	r1, [sp, #16]
    5e0c:	mov	r2, #17
    5e10:	bl	2cc4 <strncmp@plt>
    5e14:	cmp	r0, #0
    5e18:	bne	5e24 <strspn@plt+0x310c>
    5e1c:	adds	r3, r7, #17
    5e20:	bne	6384 <strspn@plt+0x366c>
    5e24:	mov	r0, r7
    5e28:	mov	r1, #59	; 0x3b
    5e2c:	bl	2a60 <strchr@plt>
    5e30:	cmp	r0, #0
    5e34:	str	r0, [sp, #48]	; 0x30
    5e38:	beq	6434 <strspn@plt+0x371c>
    5e3c:	mov	r7, r0
    5e40:	ldrb	r3, [r7]
    5e44:	cmp	r3, #0
    5e48:	bne	5d54 <strspn@plt+0x303c>
    5e4c:	ldr	r0, [sp, #44]	; 0x2c
    5e50:	cmp	r0, #0
    5e54:	beq	5e6c <strspn@plt+0x3154>
    5e58:	add	r1, r4, #296	; 0x128
    5e5c:	bl	296f4 <strspn@plt+0x269dc>
    5e60:	cmp	r0, #0
    5e64:	blt	643c <strspn@plt+0x3724>
    5e68:	ldr	r0, [sp, #44]	; 0x2c
    5e6c:	ldr	r2, [sp, #48]	; 0x30
    5e70:	ldr	r3, [r4, #312]	; 0x138
    5e74:	rsb	r3, r3, r2
    5e78:	str	r3, [r4, #316]	; 0x13c
    5e7c:	bl	2778 <free@plt>
    5e80:	b	5c9c <strspn@plt+0x2f84>
    5e84:	ldr	r3, [r4, #288]	; 0x120
    5e88:	cmp	r3, #0
    5e8c:	ldrgt	r3, [r4, #280]	; 0x118
    5e90:	ble	5ecc <strspn@plt+0x31b4>
    5e94:	cmp	r3, #0
    5e98:	beq	5ea8 <strspn@plt+0x3190>
    5e9c:	mov	r0, r4
    5ea0:	bl	13a24 <strspn@plt+0x10d0c>
    5ea4:	b	5cb8 <strspn@plt+0x2fa0>
    5ea8:	ldrh	r3, [r4, #148]	; 0x94
    5eac:	cmp	r3, #0
    5eb0:	bne	644c <strspn@plt+0x3734>
    5eb4:	ldrh	r3, [r4, #148]	; 0x94
    5eb8:	cmp	r3, #0
    5ebc:	beq	5cd8 <strspn@plt+0x2fc0>
    5ec0:	mov	r0, r4
    5ec4:	bl	ecb0 <strspn@plt+0xbf98>
    5ec8:	b	5cb8 <strspn@plt+0x2fa0>
    5ecc:	ldr	r3, [r4, #284]	; 0x11c
    5ed0:	cmp	r3, #0
    5ed4:	ldr	r3, [r4, #280]	; 0x118
    5ed8:	bne	5e94 <strspn@plt+0x317c>
    5edc:	cmp	r3, #0
    5ee0:	beq	5eb4 <strspn@plt+0x319c>
    5ee4:	mov	r0, r4
    5ee8:	bl	11bb4 <strspn@plt+0xee9c>
    5eec:	b	5cb8 <strspn@plt+0x2fa0>
    5ef0:	ldr	r8, [pc, #2968]	; 6a90 <strspn@plt+0x3d78>
    5ef4:	add	ip, sp, #52	; 0x34
    5ef8:	ldr	fp, [pc, #2964]	; 6a94 <strspn@plt+0x3d7c>
    5efc:	add	r7, sp, #48	; 0x30
    5f00:	ldr	r1, [pc, #2960]	; 6a98 <strspn@plt+0x3d80>
    5f04:	add	r9, sp, #44	; 0x2c
    5f08:	str	r3, [sp, #48]	; 0x30
    5f0c:	add	r8, pc, r8
    5f10:	add	r1, pc, r1
    5f14:	str	r0, [sp, #52]	; 0x34
    5f18:	str	r0, [sp, #56]	; 0x38
    5f1c:	add	fp, pc, fp
    5f20:	str	ip, [sp, #20]
    5f24:	str	r1, [sp, #24]
    5f28:	b	5f30 <strspn@plt+0x3218>
    5f2c:	ldr	r3, [sp, #48]	; 0x30
    5f30:	ldrb	r3, [r3]
    5f34:	cmp	r3, #59	; 0x3b
    5f38:	cmpne	r3, #0
    5f3c:	beq	64cc <strspn@plt+0x37b4>
    5f40:	mov	r0, r7
    5f44:	mov	r1, r8
    5f48:	mov	r2, r9
    5f4c:	bl	4bdc <strspn@plt+0x1ec4>
    5f50:	cmp	r0, #0
    5f54:	blt	6488 <strspn@plt+0x3770>
    5f58:	bne	5f2c <strspn@plt+0x3214>
    5f5c:	mov	r0, r7
    5f60:	mov	r1, fp
    5f64:	add	r2, sp, #52	; 0x34
    5f68:	bl	4bdc <strspn@plt+0x1ec4>
    5f6c:	cmp	r0, #0
    5f70:	blt	6488 <strspn@plt+0x3770>
    5f74:	bne	5f2c <strspn@plt+0x3214>
    5f78:	mov	r0, r7
    5f7c:	ldr	r1, [sp, #24]
    5f80:	add	r2, sp, #56	; 0x38
    5f84:	bl	4bdc <strspn@plt+0x1ec4>
    5f88:	cmp	r0, #0
    5f8c:	blt	6488 <strspn@plt+0x3770>
    5f90:	bne	5f2c <strspn@plt+0x3214>
    5f94:	mov	r0, r7
    5f98:	bl	57c0 <strspn@plt+0x2aa8>
    5f9c:	b	5f2c <strspn@plt+0x3214>
    5fa0:	ldr	r8, [pc, #2804]	; 6a9c <strspn@plt+0x3d84>
    5fa4:	mov	r1, #32
    5fa8:	mov	r2, #1
    5fac:	add	ip, sp, #108	; 0x6c
    5fb0:	str	r1, [sp, #108]	; 0x6c
    5fb4:	add	r7, sp, #48	; 0x30
    5fb8:	str	ip, [sp, #24]
    5fbc:	add	r9, sp, #44	; 0x2c
    5fc0:	str	r2, [sp, #116]	; 0x74
    5fc4:	add	r8, pc, r8
    5fc8:	ldr	r1, [pc, #2768]	; 6aa0 <strspn@plt+0x3d88>
    5fcc:	ldr	r2, [pc, #2768]	; 6aa4 <strspn@plt+0x3d8c>
    5fd0:	ldr	ip, [pc, #2768]	; 6aa8 <strspn@plt+0x3d90>
    5fd4:	add	r1, pc, r1
    5fd8:	add	r2, pc, r2
    5fdc:	str	r3, [sp, #48]	; 0x30
    5fe0:	add	ip, pc, ip
    5fe4:	str	r0, [sp, #60]	; 0x3c
    5fe8:	str	r0, [sp, #64]	; 0x40
    5fec:	str	r0, [sp, #68]	; 0x44
    5ff0:	str	r0, [sp, #112]	; 0x70
    5ff4:	str	r0, [sp, #120]	; 0x78
    5ff8:	str	r0, [sp, #124]	; 0x7c
    5ffc:	str	r0, [sp, #128]	; 0x80
    6000:	str	r0, [sp, #132]	; 0x84
    6004:	str	r0, [sp, #136]	; 0x88
    6008:	str	r1, [sp, #20]
    600c:	str	r2, [sp, #28]
    6010:	str	ip, [sp, #36]	; 0x24
    6014:	add	fp, sp, #60	; 0x3c
    6018:	b	6020 <strspn@plt+0x3308>
    601c:	ldr	r3, [sp, #48]	; 0x30
    6020:	ldrb	r3, [r3]
    6024:	cmp	r3, #59	; 0x3b
    6028:	cmpne	r3, #0
    602c:	beq	652c <strspn@plt+0x3814>
    6030:	mov	r0, r7
    6034:	mov	r1, r8
    6038:	mov	r2, r9
    603c:	bl	4bdc <strspn@plt+0x1ec4>
    6040:	cmp	r0, #0
    6044:	blt	64a0 <strspn@plt+0x3788>
    6048:	bne	601c <strspn@plt+0x3304>
    604c:	mov	r0, r7
    6050:	ldr	r1, [sp, #20]
    6054:	mov	r2, fp
    6058:	bl	4bdc <strspn@plt+0x1ec4>
    605c:	cmp	r0, #0
    6060:	blt	64a0 <strspn@plt+0x3788>
    6064:	bne	601c <strspn@plt+0x3304>
    6068:	mov	r0, r7
    606c:	ldr	r1, [sp, #28]
    6070:	add	r2, sp, #64	; 0x40
    6074:	bl	4bdc <strspn@plt+0x1ec4>
    6078:	cmp	r0, #0
    607c:	blt	64a0 <strspn@plt+0x3788>
    6080:	bne	601c <strspn@plt+0x3304>
    6084:	mov	r0, r7
    6088:	ldr	r1, [sp, #36]	; 0x24
    608c:	add	r2, sp, #68	; 0x44
    6090:	bl	4bdc <strspn@plt+0x1ec4>
    6094:	cmp	r0, #0
    6098:	blt	64a0 <strspn@plt+0x3788>
    609c:	beq	6968 <strspn@plt+0x3c50>
    60a0:	ldr	r3, [sp, #48]	; 0x30
    60a4:	b	6014 <strspn@plt+0x32fc>
    60a8:	ldr	r8, [pc, #2556]	; 6aac <strspn@plt+0x3d94>
    60ac:	add	r1, sp, #76	; 0x4c
    60b0:	ldr	r2, [pc, #2552]	; 6ab0 <strspn@plt+0x3d98>
    60b4:	add	r7, sp, #48	; 0x30
    60b8:	ldr	ip, [pc, #2548]	; 6ab4 <strspn@plt+0x3d9c>
    60bc:	add	r9, sp, #44	; 0x2c
    60c0:	add	r2, pc, r2
    60c4:	str	r3, [sp, #48]	; 0x30
    60c8:	add	ip, pc, ip
    60cc:	str	r0, [sp, #76]	; 0x4c
    60d0:	str	r0, [sp, #20]
    60d4:	add	r8, pc, r8
    60d8:	str	r0, [sp, #80]	; 0x50
    60dc:	str	r0, [sp, #84]	; 0x54
    60e0:	str	r1, [sp, #28]
    60e4:	str	r2, [sp, #24]
    60e8:	str	ip, [sp, #36]	; 0x24
    60ec:	b	60f4 <strspn@plt+0x33dc>
    60f0:	ldr	r3, [sp, #48]	; 0x30
    60f4:	ldrb	r3, [r3]
    60f8:	cmp	r3, #59	; 0x3b
    60fc:	cmpne	r3, #0
    6100:	beq	6760 <strspn@plt+0x3a48>
    6104:	mov	r0, r7
    6108:	mov	r1, r8
    610c:	mov	r2, r9
    6110:	bl	4bdc <strspn@plt+0x1ec4>
    6114:	subs	fp, r0, #0
    6118:	blt	6210 <strspn@plt+0x34f8>
    611c:	bne	60f0 <strspn@plt+0x33d8>
    6120:	mov	r0, r7
    6124:	ldr	r1, [sp, #24]
    6128:	add	r2, sp, #76	; 0x4c
    612c:	bl	4bdc <strspn@plt+0x1ec4>
    6130:	subs	fp, r0, #0
    6134:	blt	6210 <strspn@plt+0x34f8>
    6138:	bne	60f0 <strspn@plt+0x33d8>
    613c:	ldr	r3, [sp, #48]	; 0x30
    6140:	mov	r2, #4
    6144:	ldr	r1, [sp, #36]	; 0x24
    6148:	mov	r0, r3
    614c:	str	r3, [sp, #4]
    6150:	bl	2cc4 <strncmp@plt>
    6154:	ldr	r3, [sp, #4]
    6158:	cmp	r0, #0
    615c:	bne	6854 <strspn@plt+0x3b3c>
    6160:	adds	r3, r3, #4
    6164:	beq	6854 <strspn@plt+0x3b3c>
    6168:	str	r3, [sp, #4]
    616c:	bl	2a9c <__errno_location@plt>
    6170:	mov	r1, r7
    6174:	mov	r2, #10
    6178:	str	fp, [r0]
    617c:	mov	ip, r0
    6180:	ldr	r3, [sp, #4]
    6184:	str	ip, [sp, #4]
    6188:	mov	r0, r3
    618c:	bl	2a48 <strtoul@plt>
    6190:	ldr	ip, [sp, #4]
    6194:	ldr	r3, [ip]
    6198:	cmp	r3, #0
    619c:	mov	fp, r0
    61a0:	bgt	6860 <strspn@plt+0x3b48>
    61a4:	ldr	r3, [sp, #48]	; 0x30
    61a8:	ldrb	r2, [r3]
    61ac:	cmp	r2, #61	; 0x3d
    61b0:	bne	6860 <strspn@plt+0x3b48>
    61b4:	cmp	r0, #256	; 0x100
    61b8:	bhi	6860 <strspn@plt+0x3b48>
    61bc:	ldr	r1, [sp, #20]
    61c0:	add	r3, r3, #1
    61c4:	str	r3, [sp, #48]	; 0x30
    61c8:	cmp	r0, r1
    61cc:	bcc	61f4 <strspn@plt+0x34dc>
    61d0:	add	r0, sp, #80	; 0x50
    61d4:	add	r1, sp, #84	; 0x54
    61d8:	add	r2, fp, #2
    61dc:	mov	r3, #4
    61e0:	bl	2d844 <strspn@plt+0x2ab2c>
    61e4:	cmp	r0, #0
    61e8:	beq	6954 <strspn@plt+0x3c3c>
    61ec:	add	r2, fp, #1
    61f0:	str	r2, [sp, #20]
    61f4:	ldr	r2, [sp, #80]	; 0x50
    61f8:	mov	r0, r7
    61fc:	mov	r1, #0
    6200:	add	r2, r2, fp, lsl #2
    6204:	bl	4bdc <strspn@plt+0x1ec4>
    6208:	subs	fp, r0, #0
    620c:	bge	60f0 <strspn@plt+0x33d8>
    6210:	ldr	r0, [sp, #80]	; 0x50
    6214:	ldr	ip, [sp, #20]
    6218:	cmp	ip, #0
    621c:	beq	6240 <strspn@plt+0x3528>
    6220:	ldr	r5, [sp, #20]
    6224:	mov	r4, #0
    6228:	ldr	r0, [r0, r4, lsl #2]
    622c:	add	r4, r4, #1
    6230:	bl	2778 <free@plt>
    6234:	cmp	r4, r5
    6238:	ldr	r0, [sp, #80]	; 0x50
    623c:	bne	6228 <strspn@plt+0x3510>
    6240:	bl	2778 <free@plt>
    6244:	ldr	r0, [sp, #76]	; 0x4c
    6248:	bl	2778 <free@plt>
    624c:	b	6440 <strspn@plt+0x3728>
    6250:	ldr	r8, [pc, #2144]	; 6ab8 <strspn@plt+0x3da0>
    6254:	add	r7, sp, #48	; 0x30
    6258:	ldr	r1, [pc, #2140]	; 6abc <strspn@plt+0x3da4>
    625c:	add	r9, sp, #44	; 0x2c
    6260:	str	r3, [sp, #48]	; 0x30
    6264:	add	r8, pc, r8
    6268:	add	r1, pc, r1
    626c:	str	r0, [sp, #88]	; 0x58
    6270:	str	r1, [sp, #20]
    6274:	add	fp, sp, #88	; 0x58
    6278:	b	6280 <strspn@plt+0x3568>
    627c:	ldr	r3, [sp, #48]	; 0x30
    6280:	ldrb	r3, [r3]
    6284:	cmp	r3, #59	; 0x3b
    6288:	cmpne	r3, #0
    628c:	beq	65d4 <strspn@plt+0x38bc>
    6290:	mov	r0, r7
    6294:	mov	r1, r8
    6298:	mov	r2, r9
    629c:	bl	4bdc <strspn@plt+0x1ec4>
    62a0:	cmp	r0, #0
    62a4:	blt	64c0 <strspn@plt+0x37a8>
    62a8:	bne	627c <strspn@plt+0x3564>
    62ac:	mov	r0, r7
    62b0:	ldr	r1, [sp, #20]
    62b4:	mov	r2, fp
    62b8:	bl	4bdc <strspn@plt+0x1ec4>
    62bc:	cmp	r0, #0
    62c0:	blt	64c0 <strspn@plt+0x37a8>
    62c4:	bne	627c <strspn@plt+0x3564>
    62c8:	mov	r0, r7
    62cc:	bl	57c0 <strspn@plt+0x2aa8>
    62d0:	b	627c <strspn@plt+0x3564>
    62d4:	ldr	r8, [pc, #2020]	; 6ac0 <strspn@plt+0x3da8>
    62d8:	add	r7, sp, #48	; 0x30
    62dc:	ldr	r2, [pc, #2016]	; 6ac4 <strspn@plt+0x3dac>
    62e0:	add	r9, sp, #44	; 0x2c
    62e4:	ldr	ip, [pc, #2012]	; 6ac8 <strspn@plt+0x3db0>
    62e8:	add	r8, pc, r8
    62ec:	add	r2, pc, r2
    62f0:	str	r3, [sp, #48]	; 0x30
    62f4:	add	ip, pc, ip
    62f8:	str	r0, [sp, #92]	; 0x5c
    62fc:	str	r0, [sp, #96]	; 0x60
    6300:	add	fp, sp, #92	; 0x5c
    6304:	str	r2, [sp, #20]
    6308:	str	ip, [sp, #24]
    630c:	b	6314 <strspn@plt+0x35fc>
    6310:	ldr	r3, [sp, #48]	; 0x30
    6314:	ldrb	r3, [r3]
    6318:	cmp	r3, #59	; 0x3b
    631c:	cmpne	r3, #0
    6320:	beq	65f4 <strspn@plt+0x38dc>
    6324:	mov	r0, r7
    6328:	mov	r1, r8
    632c:	mov	r2, r9
    6330:	bl	4bdc <strspn@plt+0x1ec4>
    6334:	cmp	r0, #0
    6338:	blt	6458 <strspn@plt+0x3740>
    633c:	bne	6310 <strspn@plt+0x35f8>
    6340:	mov	r0, r7
    6344:	ldr	r1, [sp, #20]
    6348:	mov	r2, fp
    634c:	bl	4bdc <strspn@plt+0x1ec4>
    6350:	cmp	r0, #0
    6354:	blt	6458 <strspn@plt+0x3740>
    6358:	bne	6310 <strspn@plt+0x35f8>
    635c:	mov	r0, r7
    6360:	ldr	r1, [sp, #24]
    6364:	add	r2, sp, #96	; 0x60
    6368:	bl	4bdc <strspn@plt+0x1ec4>
    636c:	cmp	r0, #0
    6370:	blt	6458 <strspn@plt+0x3740>
    6374:	bne	6310 <strspn@plt+0x35f8>
    6378:	mov	r0, r7
    637c:	bl	57c0 <strspn@plt+0x2aa8>
    6380:	b	6310 <strspn@plt+0x35f8>
    6384:	ldr	r8, [pc, #1856]	; 6acc <strspn@plt+0x3db4>
    6388:	add	r7, sp, #48	; 0x30
    638c:	ldr	r1, [pc, #1852]	; 6ad0 <strspn@plt+0x3db8>
    6390:	add	r9, sp, #44	; 0x2c
    6394:	ldr	r2, [pc, #1848]	; 6ad4 <strspn@plt+0x3dbc>
    6398:	add	r8, pc, r8
    639c:	add	r1, pc, r1
    63a0:	str	r3, [sp, #48]	; 0x30
    63a4:	add	r2, pc, r2
    63a8:	str	r0, [sp, #100]	; 0x64
    63ac:	str	r0, [sp, #104]	; 0x68
    63b0:	add	fp, sp, #100	; 0x64
    63b4:	str	r1, [sp, #20]
    63b8:	str	r2, [sp, #24]
    63bc:	b	63c4 <strspn@plt+0x36ac>
    63c0:	ldr	r3, [sp, #48]	; 0x30
    63c4:	ldrb	r3, [r3]
    63c8:	cmp	r3, #59	; 0x3b
    63cc:	cmpne	r3, #0
    63d0:	beq	669c <strspn@plt+0x3984>
    63d4:	mov	r0, r7
    63d8:	mov	r1, r8
    63dc:	mov	r2, r9
    63e0:	bl	4bdc <strspn@plt+0x1ec4>
    63e4:	cmp	r0, #0
    63e8:	blt	6470 <strspn@plt+0x3758>
    63ec:	bne	63c0 <strspn@plt+0x36a8>
    63f0:	mov	r0, r7
    63f4:	ldr	r1, [sp, #20]
    63f8:	mov	r2, fp
    63fc:	bl	4bdc <strspn@plt+0x1ec4>
    6400:	cmp	r0, #0
    6404:	blt	6470 <strspn@plt+0x3758>
    6408:	bne	63c0 <strspn@plt+0x36a8>
    640c:	mov	r0, r7
    6410:	ldr	r1, [sp, #24]
    6414:	add	r2, sp, #104	; 0x68
    6418:	bl	4bdc <strspn@plt+0x1ec4>
    641c:	cmp	r0, #0
    6420:	blt	6470 <strspn@plt+0x3758>
    6424:	bne	63c0 <strspn@plt+0x36a8>
    6428:	mov	r0, r7
    642c:	bl	57c0 <strspn@plt+0x2aa8>
    6430:	b	63c0 <strspn@plt+0x36a8>
    6434:	ldr	r0, [sp, #44]	; 0x2c
    6438:	b	5cfc <strspn@plt+0x2fe4>
    643c:	mov	fp, r0
    6440:	ldr	r0, [sp, #44]	; 0x2c
    6444:	bl	2778 <free@plt>
    6448:	b	5d10 <strspn@plt+0x2ff8>
    644c:	mov	r0, r4
    6450:	bl	13740 <strspn@plt+0x10a28>
    6454:	b	5cb8 <strspn@plt+0x2fa0>
    6458:	mov	fp, r0
    645c:	ldr	r0, [sp, #96]	; 0x60
    6460:	bl	2778 <free@plt>
    6464:	ldr	r0, [sp, #92]	; 0x5c
    6468:	bl	2778 <free@plt>
    646c:	b	6440 <strspn@plt+0x3728>
    6470:	mov	fp, r0
    6474:	ldr	r0, [sp, #104]	; 0x68
    6478:	bl	2778 <free@plt>
    647c:	ldr	r0, [sp, #100]	; 0x64
    6480:	bl	2778 <free@plt>
    6484:	b	6440 <strspn@plt+0x3728>
    6488:	mov	fp, r0
    648c:	ldr	r0, [sp, #56]	; 0x38
    6490:	bl	2778 <free@plt>
    6494:	ldr	r0, [sp, #52]	; 0x34
    6498:	bl	2778 <free@plt>
    649c:	b	6440 <strspn@plt+0x3728>
    64a0:	mov	fp, r0
    64a4:	ldr	r0, [sp, #68]	; 0x44
    64a8:	bl	2778 <free@plt>
    64ac:	ldr	r0, [sp, #64]	; 0x40
    64b0:	bl	2778 <free@plt>
    64b4:	ldr	r0, [sp, #60]	; 0x3c
    64b8:	bl	2778 <free@plt>
    64bc:	b	6440 <strspn@plt+0x3728>
    64c0:	mov	fp, r0
    64c4:	ldr	r0, [sp, #88]	; 0x58
    64c8:	b	6468 <strspn@plt+0x3750>
    64cc:	ldr	r9, [sp, #52]	; 0x34
    64d0:	ldr	r7, [sp, #56]	; 0x38
    64d4:	cmp	r9, #0
    64d8:	beq	6878 <strspn@plt+0x3b60>
    64dc:	cmp	r7, #0
    64e0:	bne	686c <strspn@plt+0x3b54>
    64e4:	mov	r0, r9
    64e8:	bl	2a54 <strlen@plt>
    64ec:	cmp	r0, #108	; 0x6c
    64f0:	mov	r8, r0
    64f4:	bhi	68c0 <strspn@plt+0x3ba8>
    64f8:	mov	r3, #1
    64fc:	mov	r1, r9
    6500:	add	r0, r4, #150	; 0x96
    6504:	strh	r3, [r4, #148]	; 0x94
    6508:	mov	r2, #108	; 0x6c
    650c:	add	r8, r8, #2
    6510:	bl	2ae4 <strncpy@plt>
    6514:	mov	r0, r7
    6518:	str	r8, [r4, #276]	; 0x114
    651c:	bl	2778 <free@plt>
    6520:	ldr	r0, [sp, #52]	; 0x34
    6524:	bl	2778 <free@plt>
    6528:	b	5e4c <strspn@plt+0x3134>
    652c:	ldr	r9, [sp, #60]	; 0x3c
    6530:	cmp	r9, #0
    6534:	beq	69d8 <strspn@plt+0x3cc0>
    6538:	ldr	r8, [sp, #64]	; 0x40
    653c:	cmp	r8, #0
    6540:	beq	69d8 <strspn@plt+0x3cc0>
    6544:	ldr	r7, [sp, #68]	; 0x44
    6548:	cmp	r7, #0
    654c:	beq	6570 <strspn@plt+0x3858>
    6550:	ldr	r1, [pc, #1408]	; 6ad8 <strspn@plt+0x3dc0>
    6554:	mov	r0, r7
    6558:	add	r1, pc, r1
    655c:	bl	26dc <strcmp@plt>
    6560:	cmp	r0, #0
    6564:	moveq	r3, #2
    6568:	streq	r3, [sp, #112]	; 0x70
    656c:	bne	67cc <strspn@plt+0x3ab4>
    6570:	mov	r0, r9
    6574:	mov	r1, r8
    6578:	add	r2, sp, #108	; 0x6c
    657c:	add	r3, sp, #72	; 0x48
    6580:	bl	2c58 <getaddrinfo@plt>
    6584:	cmn	r0, #11
    6588:	beq	6824 <strspn@plt+0x3b0c>
    658c:	cmp	r0, #0
    6590:	bne	68e4 <strspn@plt+0x3bcc>
    6594:	ldr	r7, [sp, #72]	; 0x48
    6598:	add	r0, r4, #148	; 0x94
    659c:	ldr	r1, [r7, #20]
    65a0:	ldr	r2, [r7, #16]
    65a4:	bl	27c0 <memcpy@plt>
    65a8:	ldr	r3, [r7, #16]
    65ac:	mov	r0, r7
    65b0:	str	r3, [r4, #276]	; 0x114
    65b4:	bl	2c4c <freeaddrinfo@plt>
    65b8:	ldr	r0, [sp, #68]	; 0x44
    65bc:	bl	2778 <free@plt>
    65c0:	ldr	r0, [sp, #64]	; 0x40
    65c4:	bl	2778 <free@plt>
    65c8:	ldr	r0, [sp, #60]	; 0x3c
    65cc:	bl	2778 <free@plt>
    65d0:	b	5e4c <strspn@plt+0x3134>
    65d4:	ldr	r0, [sp, #88]	; 0x58
    65d8:	cmp	r0, #0
    65dc:	beq	6960 <strspn@plt+0x3c48>
    65e0:	ldr	r0, [r4, #280]	; 0x118
    65e4:	bl	2778 <free@plt>
    65e8:	ldr	r3, [sp, #88]	; 0x58
    65ec:	str	r3, [r4, #280]	; 0x118
    65f0:	b	5e4c <strspn@plt+0x3134>
    65f4:	ldr	r0, [sp, #92]	; 0x5c
    65f8:	ldr	r7, [sp, #96]	; 0x60
    65fc:	adds	r8, r0, #0
    6600:	movne	r8, #1
    6604:	cmp	r7, #0
    6608:	movne	r3, r8
    660c:	eoreq	r3, r8, #1
    6610:	cmp	r3, #0
    6614:	bne	68d8 <strspn@plt+0x3bc0>
    6618:	cmp	r8, #0
    661c:	beq	6900 <strspn@plt+0x3be8>
    6620:	bl	2c898 <strspn@plt+0x29b80>
    6624:	cmp	r0, #0
    6628:	beq	68d8 <strspn@plt+0x3bc0>
    662c:	ldr	r0, [r4, #284]	; 0x11c
    6630:	bl	2778 <free@plt>
    6634:	ldr	r3, [sp, #92]	; 0x5c
    6638:	mov	r2, #0
    663c:	str	r2, [sp, #92]	; 0x5c
    6640:	str	r3, [r4, #284]	; 0x11c
    6644:	ldr	r0, [sp, #96]	; 0x60
    6648:	cmp	r0, #0
    664c:	beq	67f8 <strspn@plt+0x3ae0>
    6650:	add	r1, r4, #288	; 0x120
    6654:	bl	2b338 <strspn@plt+0x28620>
    6658:	cmp	r0, #0
    665c:	blt	6458 <strspn@plt+0x3740>
    6660:	ldr	r7, [sp, #96]	; 0x60
    6664:	ldr	r1, [pc, #1136]	; 6adc <strspn@plt+0x3dc4>
    6668:	mov	r3, #1
    666c:	mov	r2, #108	; 0x6c
    6670:	strh	r3, [r4, #148]	; 0x94
    6674:	add	r1, pc, r1
    6678:	add	r0, r4, #150	; 0x96
    667c:	bl	2ae4 <strncpy@plt>
    6680:	mov	r0, r7
    6684:	mov	r3, #33	; 0x21
    6688:	str	r3, [r4, #276]	; 0x114
    668c:	bl	2778 <free@plt>
    6690:	ldr	r0, [sp, #92]	; 0x5c
    6694:	bl	2778 <free@plt>
    6698:	b	5e4c <strspn@plt+0x3134>
    669c:	ldr	r0, [sp, #100]	; 0x64
    66a0:	ldr	r7, [sp, #104]	; 0x68
    66a4:	adds	r8, r0, #0
    66a8:	movne	r8, #1
    66ac:	cmp	r7, #0
    66b0:	movne	r3, r8
    66b4:	eoreq	r3, r8, #1
    66b8:	cmp	r3, #0
    66bc:	bne	68cc <strspn@plt+0x3bb4>
    66c0:	cmp	r8, #0
    66c4:	beq	68f0 <strspn@plt+0x3bd8>
    66c8:	bl	2c898 <strspn@plt+0x29b80>
    66cc:	cmp	r0, #0
    66d0:	beq	68cc <strspn@plt+0x3bb4>
    66d4:	ldr	r0, [r4, #284]	; 0x11c
    66d8:	bl	2778 <free@plt>
    66dc:	ldr	r3, [sp, #100]	; 0x64
    66e0:	mov	r2, #0
    66e4:	str	r2, [sp, #100]	; 0x64
    66e8:	str	r3, [r4, #284]	; 0x11c
    66ec:	ldr	r0, [sp, #104]	; 0x68
    66f0:	cmp	r0, #0
    66f4:	beq	67f0 <strspn@plt+0x3ad8>
    66f8:	add	r1, r4, #288	; 0x120
    66fc:	bl	2b338 <strspn@plt+0x28620>
    6700:	cmp	r0, #0
    6704:	blt	6470 <strspn@plt+0x3758>
    6708:	ldr	r0, [r4, #280]	; 0x118
    670c:	bl	2778 <free@plt>
    6710:	mov	r0, #27
    6714:	bl	2994 <malloc@plt>
    6718:	subs	r7, r0, #0
    671c:	beq	6814 <strspn@plt+0x3afc>
    6720:	ldr	lr, [pc, #952]	; 6ae0 <strspn@plt+0x3dc8>
    6724:	mov	ip, r7
    6728:	add	lr, pc, lr
    672c:	ldm	lr!, {r0, r1, r2, r3}
    6730:	stmia	ip!, {r0, r1, r2, r3}
    6734:	ldm	lr, {r0, r1, r2}
    6738:	lsr	r3, r2, #16
    673c:	stmia	ip!, {r0, r1}
    6740:	ldr	r0, [sp, #104]	; 0x68
    6744:	strh	r2, [ip], #2
    6748:	strb	r3, [ip]
    674c:	str	r7, [r4, #280]	; 0x118
    6750:	bl	2778 <free@plt>
    6754:	ldr	r0, [sp, #100]	; 0x64
    6758:	bl	2778 <free@plt>
    675c:	b	5e4c <strspn@plt+0x3134>
    6760:	ldr	ip, [sp, #76]	; 0x4c
    6764:	cmp	ip, #0
    6768:	beq	6860 <strspn@plt+0x3b48>
    676c:	ldr	r3, [sp, #20]
    6770:	cmp	r3, #1
    6774:	bls	6910 <strspn@plt+0x3bf8>
    6778:	ldr	r0, [sp, #80]	; 0x50
    677c:	ldr	r3, [r0, #4]
    6780:	cmp	r3, #0
    6784:	beq	6804 <strspn@plt+0x3aec>
    6788:	add	r2, r0, #4
    678c:	mov	r3, #1
    6790:	ldr	lr, [sp, #20]
    6794:	b	67a4 <strspn@plt+0x3a8c>
    6798:	ldr	r1, [r2, #4]!
    679c:	cmp	r1, #0
    67a0:	beq	6804 <strspn@plt+0x3aec>
    67a4:	add	r3, r3, #1
    67a8:	cmp	r3, lr
    67ac:	bne	6798 <strspn@plt+0x3a80>
    67b0:	mov	r7, r0
    67b4:	ldr	r3, [r7]
    67b8:	cmp	r3, #0
    67bc:	beq	6920 <strspn@plt+0x3c08>
    67c0:	str	ip, [r4, #408]	; 0x198
    67c4:	str	r7, [r4, #412]	; 0x19c
    67c8:	b	5e4c <strspn@plt+0x3134>
    67cc:	ldr	r1, [pc, #784]	; 6ae4 <strspn@plt+0x3dcc>
    67d0:	mov	r0, r7
    67d4:	add	r1, pc, r1
    67d8:	bl	26dc <strcmp@plt>
    67dc:	cmp	r0, #0
    67e0:	bne	6948 <strspn@plt+0x3c30>
    67e4:	mov	r3, #10
    67e8:	str	r3, [sp, #112]	; 0x70
    67ec:	b	6570 <strspn@plt+0x3858>
    67f0:	str	r0, [r4, #288]	; 0x120
    67f4:	b	6708 <strspn@plt+0x39f0>
    67f8:	mov	r7, r0
    67fc:	str	r0, [r4, #288]	; 0x120
    6800:	b	6664 <strspn@plt+0x394c>
    6804:	mvn	fp, #21
    6808:	b	6220 <strspn@plt+0x3508>
    680c:	mov	fp, r0
    6810:	b	5d10 <strspn@plt+0x2ff8>
    6814:	str	r7, [r4, #280]	; 0x118
    6818:	mvn	fp, #11
    681c:	ldr	r0, [sp, #104]	; 0x68
    6820:	b	6478 <strspn@plt+0x3760>
    6824:	bl	2a9c <__errno_location@plt>
    6828:	ldr	fp, [r0]
    682c:	ldr	r0, [sp, #68]	; 0x44
    6830:	bl	2778 <free@plt>
    6834:	ldr	r0, [sp, #64]	; 0x40
    6838:	bl	2778 <free@plt>
    683c:	rsb	fp, fp, #0
    6840:	ldr	r0, [sp, #60]	; 0x3c
    6844:	bl	2778 <free@plt>
    6848:	cmp	fp, #0
    684c:	bge	5e4c <strspn@plt+0x3134>
    6850:	b	6440 <strspn@plt+0x3728>
    6854:	mov	r0, r7
    6858:	bl	57c0 <strspn@plt+0x2aa8>
    685c:	b	60f0 <strspn@plt+0x33d8>
    6860:	ldr	r0, [sp, #80]	; 0x50
    6864:	mvn	fp, #21
    6868:	b	6214 <strspn@plt+0x34fc>
    686c:	mov	r0, r7
    6870:	mvn	fp, #21
    6874:	b	6490 <strspn@plt+0x3778>
    6878:	cmp	r7, #0
    687c:	beq	686c <strspn@plt+0x3b54>
    6880:	mov	r0, r7
    6884:	bl	2a54 <strlen@plt>
    6888:	cmp	r0, #107	; 0x6b
    688c:	mov	r8, r0
    6890:	bhi	68c0 <strspn@plt+0x3ba8>
    6894:	mov	r3, #1
    6898:	strb	r9, [r4, #150]	; 0x96
    689c:	add	r0, r4, #151	; 0x97
    68a0:	strh	r3, [r4, #148]	; 0x94
    68a4:	mov	r1, r7
    68a8:	mov	r2, #107	; 0x6b
    68ac:	bl	2ae4 <strncpy@plt>
    68b0:	add	r8, r8, #3
    68b4:	mov	r0, r7
    68b8:	str	r8, [r4, #276]	; 0x114
    68bc:	b	651c <strspn@plt+0x3804>
    68c0:	mov	r0, r7
    68c4:	mvn	fp, #6
    68c8:	b	6490 <strspn@plt+0x3778>
    68cc:	mov	r0, r7
    68d0:	mvn	fp, #21
    68d4:	b	6478 <strspn@plt+0x3760>
    68d8:	mov	r0, r7
    68dc:	mvn	fp, #21
    68e0:	b	6460 <strspn@plt+0x3748>
    68e4:	ldr	r0, [sp, #68]	; 0x44
    68e8:	mvn	fp, #98	; 0x62
    68ec:	b	64a8 <strspn@plt+0x3790>
    68f0:	ldr	r0, [r4, #284]	; 0x11c
    68f4:	bl	2778 <free@plt>
    68f8:	str	r8, [r4, #284]	; 0x11c
    68fc:	b	66ec <strspn@plt+0x39d4>
    6900:	ldr	r0, [r4, #284]	; 0x11c
    6904:	bl	2778 <free@plt>
    6908:	str	r8, [r4, #284]	; 0x11c
    690c:	b	6644 <strspn@plt+0x392c>
    6910:	ldr	r7, [sp, #80]	; 0x50
    6914:	cmp	r7, #0
    6918:	beq	67c0 <strspn@plt+0x3aa8>
    691c:	b	67b4 <strspn@plt+0x3a9c>
    6920:	mov	r0, ip
    6924:	bl	2ac0 <__strdup@plt>
    6928:	str	r0, [r7]
    692c:	ldr	r0, [sp, #80]	; 0x50
    6930:	ldr	r3, [r0]
    6934:	cmp	r3, #0
    6938:	beq	69b0 <strspn@plt+0x3c98>
    693c:	mov	r7, r0
    6940:	ldr	ip, [sp, #76]	; 0x4c
    6944:	b	67c0 <strspn@plt+0x3aa8>
    6948:	mov	r0, r7
    694c:	mvn	fp, #21
    6950:	b	64a8 <strspn@plt+0x3790>
    6954:	ldr	r0, [sp, #80]	; 0x50
    6958:	mvn	fp, #11
    695c:	b	6214 <strspn@plt+0x34fc>
    6960:	mvn	fp, #21
    6964:	b	6468 <strspn@plt+0x3750>
    6968:	mov	r0, r7
    696c:	bl	57c0 <strspn@plt+0x2aa8>
    6970:	b	60a0 <strspn@plt+0x3388>
    6974:	mov	r4, r0
    6978:	ldr	r0, [sp, #104]	; 0x68
    697c:	bl	2778 <free@plt>
    6980:	ldr	r0, [sp, #100]	; 0x64
    6984:	bl	2778 <free@plt>
    6988:	ldr	r0, [sp, #44]	; 0x2c
    698c:	bl	2778 <free@plt>
    6990:	mov	r0, r4
    6994:	bl	2cb8 <_Unwind_Resume@plt>
    6998:	mov	r4, r0
    699c:	ldr	r0, [sp, #96]	; 0x60
    69a0:	bl	2778 <free@plt>
    69a4:	ldr	r0, [sp, #92]	; 0x5c
    69a8:	bl	2778 <free@plt>
    69ac:	b	6988 <strspn@plt+0x3c70>
    69b0:	mvn	fp, #11
    69b4:	b	6214 <strspn@plt+0x34fc>
    69b8:	b	6974 <strspn@plt+0x3c5c>
    69bc:	b	6998 <strspn@plt+0x3c80>
    69c0:	b	6974 <strspn@plt+0x3c5c>
    69c4:	b	6998 <strspn@plt+0x3c80>
    69c8:	b	6974 <strspn@plt+0x3c5c>
    69cc:	mov	r4, r0
    69d0:	mov	r0, r7
    69d4:	b	69a0 <strspn@plt+0x3c88>
    69d8:	ldr	r0, [sp, #68]	; 0x44
    69dc:	mvn	fp, #21
    69e0:	b	64a8 <strspn@plt+0x3790>
    69e4:	mov	r4, r0
    69e8:	b	6988 <strspn@plt+0x3c70>
    69ec:	b	6998 <strspn@plt+0x3c80>
    69f0:	mov	r4, r0
    69f4:	mov	r0, r7
    69f8:	b	697c <strspn@plt+0x3c64>
    69fc:	ldr	r0, [pc, #228]	; 6ae8 <strspn@plt+0x3dd0>
    6a00:	movw	r2, #990	; 0x3de
    6a04:	ldr	r1, [pc, #224]	; 6aec <strspn@plt+0x3dd4>
    6a08:	ldr	r3, [pc, #224]	; 6af0 <strspn@plt+0x3dd8>
    6a0c:	add	r0, pc, r0
    6a10:	add	r1, pc, r1
    6a14:	add	r3, pc, r3
    6a18:	bl	32874 <strspn@plt+0x2fb5c>
    6a1c:	mov	r4, r0
    6a20:	ldr	r0, [sp, #56]	; 0x38
    6a24:	bl	2778 <free@plt>
    6a28:	ldr	r0, [sp, #52]	; 0x34
    6a2c:	bl	2778 <free@plt>
    6a30:	b	6988 <strspn@plt+0x3c70>
    6a34:	mov	r4, r0
    6a38:	ldr	r0, [sp, #68]	; 0x44
    6a3c:	bl	2778 <free@plt>
    6a40:	ldr	r0, [sp, #64]	; 0x40
    6a44:	bl	2778 <free@plt>
    6a48:	ldr	r0, [sp, #60]	; 0x3c
    6a4c:	bl	2778 <free@plt>
    6a50:	b	6988 <strspn@plt+0x3c70>
    6a54:	b	6998 <strspn@plt+0x3c80>
    6a58:	bl	2838 <__stack_chk_fail@plt>
    6a5c:	mov	r4, r0
    6a60:	ldr	r0, [sp, #88]	; 0x58
    6a64:	bl	2778 <free@plt>
    6a68:	b	6988 <strspn@plt+0x3c70>
    6a6c:	b	6974 <strspn@plt+0x3c5c>
    6a70:	andeq	pc, r4, r8, lsr r1	; <UNPREDICTABLE>
    6a74:	andeq	r0, r0, r8, asr #4
    6a78:	andeq	r0, r3, r0, lsr #25
    6a7c:			; <UNDEFINED> instruction: 0x00030cb4
    6a80:	ldrdeq	r0, [r3], -ip
    6a84:	andeq	r0, r3, r0, ror #25
    6a88:	andeq	r0, r3, r4, ror #25
    6a8c:	andeq	r0, r3, r4, lsl sp
    6a90:	andeq	r0, r3, r8, lsl #20
    6a94:	ldrdeq	r0, [r3], -ip
    6a98:	andeq	r0, r3, ip, lsl #20
    6a9c:	andeq	r0, r3, r0, asr r9
    6aa0:	andeq	r0, r3, ip, asr r9
    6aa4:	andeq	r0, r3, r0, ror #18
    6aa8:	andeq	r0, r3, r0, ror #18
    6aac:	andeq	r0, r3, r0, asr #16
    6ab0:	andeq	r0, r3, r8, lsr r6
    6ab4:	andeq	r0, r3, r0, lsl #5
    6ab8:			; <UNDEFINED> instruction: 0x000306b0
    6abc:	muleq	r3, r0, r4
    6ac0:	andeq	r0, r3, ip, lsr #12
    6ac4:	muleq	r3, r0, r6
    6ac8:	andeq	r8, r3, r8, lsr #21
    6acc:	andeq	r0, r3, ip, ror r5
    6ad0:	andeq	r0, r3, r0, ror #11
    6ad4:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    6ad8:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
    6adc:	andeq	r0, r3, r0, lsl r3
    6ae0:	muleq	r3, r0, r2
    6ae4:	andeq	r0, r3, ip, ror r1
    6ae8:	andeq	pc, r2, r8, lsl #28
    6aec:	andeq	pc, r2, ip, lsr #27
    6af0:	andeq	r0, r3, r4, lsl sl
    6af4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    6af8:	subs	r7, r0, #0
    6afc:	beq	6bdc <strspn@plt+0x3ec4>
    6b00:	mov	r0, #1
    6b04:	movw	r1, #1128	; 0x468
    6b08:	bl	26c4 <calloc@plt>
    6b0c:	subs	r6, r0, #0
    6b10:	beq	6bc4 <strspn@plt+0x3eac>
    6b14:	mov	r8, #392	; 0x188
    6b18:	mov	lr, #968	; 0x3c8
    6b1c:	ldrd	r2, [r6, r8]
    6b20:	mov	ip, #976	; 0x3d0
    6b24:	ldrd	sl, [r6, lr]
    6b28:	mov	r0, #805306368	; 0x30000000
    6b2c:	mov	r1, #0
    6b30:	orr	r2, r2, r0
    6b34:	orr	r3, r3, r1
    6b38:	strd	r2, [r6, r8]
    6b3c:	ldrd	r0, [r6, ip]
    6b40:	mov	r4, #1
    6b44:	mov	r5, #0
    6b48:	orr	r4, r4, sl
    6b4c:	orr	r5, r5, fp
    6b50:	mov	r2, #16
    6b54:	strd	r4, [r6, lr]
    6b58:	orr	r2, r2, r0
    6b5c:	mov	r4, #1
    6b60:	mov	r3, #0
    6b64:	orr	r3, r3, r1
    6b68:	strd	r2, [r6, ip]
    6b6c:	mvn	r3, #0
    6b70:	str	r4, [r6]
    6b74:	str	r3, [r6, #12]
    6b78:	str	r3, [r6, #8]
    6b7c:	str	r4, [r6, #16]
    6b80:	bl	2a24 <getpid@plt>
    6b84:	mov	r1, #0
    6b88:	str	r0, [r6, #964]	; 0x3c4
    6b8c:	add	r0, r6, #424	; 0x1a8
    6b90:	bl	27f0 <pthread_mutex_init@plt>
    6b94:	subs	r5, r0, #0
    6b98:	bne	6c04 <strspn@plt+0x3eec>
    6b9c:	mov	r2, r4
    6ba0:	add	r0, r6, #52	; 0x34
    6ba4:	add	r1, r6, #64	; 0x40
    6ba8:	mov	r3, #4
    6bac:	bl	2d3dc <strspn@plt+0x2a6c4>
    6bb0:	cmp	r0, #0
    6bb4:	strne	r6, [r7]
    6bb8:	beq	6bcc <strspn@plt+0x3eb4>
    6bbc:	mov	r0, r5
    6bc0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    6bc4:	mvn	r5, #11
    6bc8:	b	6bbc <strspn@plt+0x3ea4>
    6bcc:	mov	r0, r6
    6bd0:	mvn	r5, #11
    6bd4:	bl	2778 <free@plt>
    6bd8:	b	6bbc <strspn@plt+0x3ea4>
    6bdc:	ldr	r0, [pc, #64]	; 6c24 <strspn@plt+0x3f0c>
    6be0:	mov	r2, #165	; 0xa5
    6be4:	ldr	r1, [pc, #60]	; 6c28 <strspn@plt+0x3f10>
    6be8:	mvn	r5, #21
    6bec:	ldr	r3, [pc, #56]	; 6c2c <strspn@plt+0x3f14>
    6bf0:	add	r0, pc, r0
    6bf4:	add	r1, pc, r1
    6bf8:	add	r3, pc, r3
    6bfc:	bl	32b64 <strspn@plt+0x2fe4c>
    6c00:	b	6bbc <strspn@plt+0x3ea4>
    6c04:	ldr	r0, [pc, #36]	; 6c30 <strspn@plt+0x3f18>
    6c08:	mov	r2, #179	; 0xb3
    6c0c:	ldr	r1, [pc, #32]	; 6c34 <strspn@plt+0x3f1c>
    6c10:	ldr	r3, [pc, #32]	; 6c38 <strspn@plt+0x3f20>
    6c14:	add	r0, pc, r0
    6c18:	add	r1, pc, r1
    6c1c:	add	r3, pc, r3
    6c20:	bl	32874 <strspn@plt+0x2fb5c>
    6c24:	andeq	pc, r2, r4, ror #27
    6c28:	andeq	pc, r2, r8, asr #23
    6c2c:	andeq	pc, r2, r4, lsr #23
    6c30:	andeq	pc, r2, r4, asr #27
    6c34:	andeq	pc, r2, r4, lsr #23
    6c38:	andeq	pc, r2, r0, lsl #23
    6c3c:	cmp	r0, #0
    6c40:	push	{r3, lr}
    6c44:	beq	6c7c <strspn@plt+0x3f64>
    6c48:	ldrb	r3, [r0, #24]
    6c4c:	tst	r3, #4
    6c50:	bne	6c64 <strspn@plt+0x3f4c>
    6c54:	mov	r3, #4
    6c58:	str	r3, [r0, #4]
    6c5c:	mov	r0, #1
    6c60:	pop	{r3, pc}
    6c64:	tst	r3, #1
    6c68:	moveq	r3, #3
    6c6c:	streq	r3, [r0, #4]
    6c70:	bne	6c54 <strspn@plt+0x3f3c>
    6c74:	mov	r0, #1
    6c78:	pop	{r3, pc}
    6c7c:	ldr	r0, [pc, #24]	; 6c9c <strspn@plt+0x3f84>
    6c80:	movw	r2, #413	; 0x19d
    6c84:	ldr	r1, [pc, #20]	; 6ca0 <strspn@plt+0x3f88>
    6c88:	ldr	r3, [pc, #20]	; 6ca4 <strspn@plt+0x3f8c>
    6c8c:	add	r0, pc, r0
    6c90:	add	r1, pc, r1
    6c94:	add	r3, pc, r3
    6c98:	bl	32874 <strspn@plt+0x2fb5c>
    6c9c:	andeq	r2, r3, r0, ror #8
    6ca0:	andeq	pc, r2, ip, lsr #22
    6ca4:			; <UNDEFINED> instruction: 0x000307b8
    6ca8:	push	{r4, lr}
    6cac:	subs	r4, r0, #0
    6cb0:	beq	6cc4 <strspn@plt+0x3fac>
    6cb4:	bl	562c <strspn@plt+0x2914>
    6cb8:	mov	r0, r4
    6cbc:	pop	{r4, lr}
    6cc0:	b	5c34 <strspn@plt+0x2f1c>
    6cc4:	ldr	r0, [pc, #24]	; 6ce4 <strspn@plt+0x3fcc>
    6cc8:	movw	r2, #1029	; 0x405
    6ccc:	ldr	r1, [pc, #20]	; 6ce8 <strspn@plt+0x3fd0>
    6cd0:	ldr	r3, [pc, #20]	; 6cec <strspn@plt+0x3fd4>
    6cd4:	add	r0, pc, r0
    6cd8:	add	r1, pc, r1
    6cdc:	add	r3, pc, r3
    6ce0:	bl	32874 <strspn@plt+0x2fb5c>
    6ce4:	andeq	pc, r2, r0, asr #22
    6ce8:	andeq	pc, r2, r4, ror #21
    6cec:	andeq	r0, r3, r4, lsr r8
    6cf0:	push	{r4, lr}
    6cf4:	subs	r4, r0, #0
    6cf8:	beq	6d28 <strspn@plt+0x4010>
    6cfc:	dmb	sy
    6d00:	ldrex	r3, [r4]
    6d04:	add	r3, r3, #1
    6d08:	strex	r2, r3, [r4]
    6d0c:	cmp	r2, #0
    6d10:	bne	6d00 <strspn@plt+0x3fe8>
    6d14:	cmp	r3, #1
    6d18:	dmb	sy
    6d1c:	bls	6d4c <strspn@plt+0x4034>
    6d20:	mov	r0, r4
    6d24:	pop	{r4, pc}
    6d28:	ldr	r0, [pc, #60]	; 6d6c <strspn@plt+0x4054>
    6d2c:	movw	r2, #1430	; 0x596
    6d30:	ldr	r1, [pc, #56]	; 6d70 <strspn@plt+0x4058>
    6d34:	ldr	r3, [pc, #56]	; 6d74 <strspn@plt+0x405c>
    6d38:	add	r0, pc, r0
    6d3c:	add	r1, pc, r1
    6d40:	add	r3, pc, r3
    6d44:	bl	32b64 <strspn@plt+0x2fe4c>
    6d48:	b	6d20 <strspn@plt+0x4008>
    6d4c:	ldr	r0, [pc, #36]	; 6d78 <strspn@plt+0x4060>
    6d50:	movw	r2, #1432	; 0x598
    6d54:	ldr	r1, [pc, #32]	; 6d7c <strspn@plt+0x4064>
    6d58:	ldr	r3, [pc, #32]	; 6d80 <strspn@plt+0x4068>
    6d5c:	add	r0, pc, r0
    6d60:	add	r1, pc, r1
    6d64:	add	r3, pc, r3
    6d68:	bl	32874 <strspn@plt+0x2fb5c>
    6d6c:			; <UNDEFINED> instruction: 0x000323b4
    6d70:	andeq	pc, r2, r0, lsl #21
    6d74:	ldrdeq	r0, [r3], -r8
    6d78:	andeq	pc, r2, r0, asr #26
    6d7c:	andeq	pc, r2, ip, asr sl	; <UNPREDICTABLE>
    6d80:			; <UNDEFINED> instruction: 0x000308b4
    6d84:	cmp	r0, #0
    6d88:	push	{r4, r5, r6, lr}
    6d8c:	mov	r6, r1
    6d90:	sub	sp, sp, #8
    6d94:	beq	6e28 <strspn@plt+0x4110>
    6d98:	cmp	r1, #0
    6d9c:	beq	6e48 <strspn@plt+0x4130>
    6da0:	mov	r1, #976	; 0x3d0
    6da4:	mov	r2, #1
    6da8:	ldrd	r4, [r0, r1]
    6dac:	mov	r3, #0
    6db0:	and	r2, r2, r4
    6db4:	and	r3, r3, r5
    6db8:	orrs	r1, r2, r3
    6dbc:	beq	6dd8 <strspn@plt+0x40c0>
    6dc0:	ldrd	r2, [r6, #208]	; 0xd0
    6dc4:	orrs	r1, r2, r3
    6dc8:	beq	6e0c <strspn@plt+0x40f4>
    6dcc:	ldrd	r2, [r6, #200]	; 0xc8
    6dd0:	orrs	r1, r2, r3
    6dd4:	beq	6dfc <strspn@plt+0x40e4>
    6dd8:	mov	r0, r6
    6ddc:	mov	r4, #0
    6de0:	mov	r5, #0
    6de4:	mvn	r2, #0
    6de8:	mov	r3, #0
    6dec:	strd	r4, [sp]
    6df0:	bl	1a5fc <strspn@plt+0x178e4>
    6df4:	add	sp, sp, #8
    6df8:	pop	{r4, r5, r6, pc}
    6dfc:	mov	r0, #1
    6e00:	bl	2ec10 <strspn@plt+0x2bef8>
    6e04:	strd	r0, [r6, #200]	; 0xc8
    6e08:	b	6dd8 <strspn@plt+0x40c0>
    6e0c:	mov	r0, #0
    6e10:	bl	2ec10 <strspn@plt+0x2bef8>
    6e14:	ldrd	r2, [r6, #200]	; 0xc8
    6e18:	strd	r0, [r6, #208]	; 0xd0
    6e1c:	orrs	r1, r2, r3
    6e20:	bne	6dd8 <strspn@plt+0x40c0>
    6e24:	b	6dfc <strspn@plt+0x40e4>
    6e28:	ldr	r0, [pc, #56]	; 6e68 <strspn@plt+0x4150>
    6e2c:	movw	r2, #1576	; 0x628
    6e30:	ldr	r1, [pc, #52]	; 6e6c <strspn@plt+0x4154>
    6e34:	ldr	r3, [pc, #52]	; 6e70 <strspn@plt+0x4158>
    6e38:	add	r0, pc, r0
    6e3c:	add	r1, pc, r1
    6e40:	add	r3, pc, r3
    6e44:	bl	32874 <strspn@plt+0x2fb5c>
    6e48:	ldr	r0, [pc, #36]	; 6e74 <strspn@plt+0x415c>
    6e4c:	movw	r2, #1577	; 0x629
    6e50:	ldr	r1, [pc, #32]	; 6e78 <strspn@plt+0x4160>
    6e54:	ldr	r3, [pc, #32]	; 6e7c <strspn@plt+0x4164>
    6e58:	add	r0, pc, r0
    6e5c:	add	r1, pc, r1
    6e60:	add	r3, pc, r3
    6e64:	bl	32874 <strspn@plt+0x2fb5c>
    6e68:	ldrdeq	pc, [r2], -ip
    6e6c:	andeq	pc, r2, r0, lsl #19
    6e70:	ldrdeq	pc, [r2], -ip
    6e74:	andeq	r7, r3, r8, lsl #2
    6e78:	andeq	pc, r2, r0, ror #18
    6e7c:			; <UNDEFINED> instruction: 0x0002f8bc
    6e80:	subs	r1, r0, #0
    6e84:	push	{r3, lr}
    6e88:	beq	6ec4 <strspn@plt+0x41ac>
    6e8c:	ldr	r2, [r1, #44]	; 0x2c
    6e90:	cmp	r2, #393216	; 0x60000
    6e94:	bcs	6ebc <strspn@plt+0x41a4>
    6e98:	add	r2, r2, #1
    6e9c:	add	r0, r1, #40	; 0x28
    6ea0:	mov	r3, #4
    6ea4:	add	r1, r1, #48	; 0x30
    6ea8:	bl	2d3dc <strspn@plt+0x2a6c4>
    6eac:	cmp	r0, #0
    6eb0:	movne	r0, #0
    6eb4:	mvneq	r0, #11
    6eb8:	pop	{r3, pc}
    6ebc:	mvn	r0, #104	; 0x68
    6ec0:	pop	{r3, pc}
    6ec4:	ldr	r0, [pc, #24]	; 6ee4 <strspn@plt+0x41cc>
    6ec8:	movw	r2, #1675	; 0x68b
    6ecc:	ldr	r1, [pc, #20]	; 6ee8 <strspn@plt+0x41d0>
    6ed0:	ldr	r3, [pc, #20]	; 6eec <strspn@plt+0x41d4>
    6ed4:	add	r0, pc, r0
    6ed8:	add	r1, pc, r1
    6edc:	add	r3, pc, r3
    6ee0:	bl	32874 <strspn@plt+0x2fb5c>
    6ee4:	andeq	r2, r3, r8, lsl r2
    6ee8:	andeq	pc, r2, r4, ror #17
    6eec:	andeq	r0, r3, r4, lsr #14
    6ef0:	cmp	r0, #0
    6ef4:	push	{r4, lr}
    6ef8:	beq	6f10 <strspn@plt+0x41f8>
    6efc:	ldr	r4, [r0, #964]	; 0x3c4
    6f00:	bl	2a24 <getpid@plt>
    6f04:	subs	r0, r4, r0
    6f08:	movne	r0, #1
    6f0c:	pop	{r4, pc}
    6f10:	ldr	r0, [pc, #24]	; 6f30 <strspn@plt+0x4218>
    6f14:	movw	r2, #3025	; 0xbd1
    6f18:	ldr	r1, [pc, #20]	; 6f34 <strspn@plt+0x421c>
    6f1c:	ldr	r3, [pc, #20]	; 6f38 <strspn@plt+0x4220>
    6f20:	add	r0, pc, r0
    6f24:	add	r1, pc, r1
    6f28:	add	r3, pc, r3
    6f2c:	bl	32874 <strspn@plt+0x2fb5c>
    6f30:	andeq	r2, r3, ip, asr #3
    6f34:	muleq	r2, r8, r8
    6f38:	ldrdeq	r0, [r3], -r4
    6f3c:	push	{r4, r5, r6, lr}
    6f40:	subs	r4, r0, #0
    6f44:	mov	r5, r1
    6f48:	beq	7010 <strspn@plt+0x42f8>
    6f4c:	ldr	r3, [r4, #4]
    6f50:	cmp	r3, #0
    6f54:	bne	6fe8 <strspn@plt+0x42d0>
    6f58:	cmp	r1, #0
    6f5c:	beq	6fc0 <strspn@plt+0x42a8>
    6f60:	bl	6ef0 <strspn@plt+0x41d8>
    6f64:	subs	r6, r0, #0
    6f68:	bne	6f98 <strspn@plt+0x4280>
    6f6c:	mov	r0, r5
    6f70:	bl	2ac0 <__strdup@plt>
    6f74:	subs	r5, r0, #0
    6f78:	beq	6f90 <strspn@plt+0x4278>
    6f7c:	ldr	r0, [r4, #312]	; 0x138
    6f80:	bl	2778 <free@plt>
    6f84:	str	r5, [r4, #312]	; 0x138
    6f88:	mov	r0, r6
    6f8c:	pop	{r4, r5, r6, pc}
    6f90:	mvn	r0, #11
    6f94:	pop	{r4, r5, r6, pc}
    6f98:	ldr	r0, [pc, #152]	; 7038 <strspn@plt+0x4320>
    6f9c:	mov	r2, #198	; 0xc6
    6fa0:	ldr	r1, [pc, #148]	; 703c <strspn@plt+0x4324>
    6fa4:	ldr	r3, [pc, #148]	; 7040 <strspn@plt+0x4328>
    6fa8:	add	r0, pc, r0
    6fac:	add	r1, pc, r1
    6fb0:	add	r3, pc, r3
    6fb4:	bl	32b64 <strspn@plt+0x2fe4c>
    6fb8:	mvn	r0, #9
    6fbc:	pop	{r4, r5, r6, pc}
    6fc0:	ldr	r0, [pc, #124]	; 7044 <strspn@plt+0x432c>
    6fc4:	mov	r2, #197	; 0xc5
    6fc8:	ldr	r1, [pc, #120]	; 7048 <strspn@plt+0x4330>
    6fcc:	ldr	r3, [pc, #120]	; 704c <strspn@plt+0x4334>
    6fd0:	add	r0, pc, r0
    6fd4:	add	r1, pc, r1
    6fd8:	add	r3, pc, r3
    6fdc:	bl	32b64 <strspn@plt+0x2fe4c>
    6fe0:	mvn	r0, #21
    6fe4:	pop	{r4, r5, r6, pc}
    6fe8:	ldr	r0, [pc, #96]	; 7050 <strspn@plt+0x4338>
    6fec:	mov	r2, #196	; 0xc4
    6ff0:	ldr	r1, [pc, #92]	; 7054 <strspn@plt+0x433c>
    6ff4:	ldr	r3, [pc, #92]	; 7058 <strspn@plt+0x4340>
    6ff8:	add	r0, pc, r0
    6ffc:	add	r1, pc, r1
    7000:	add	r3, pc, r3
    7004:	bl	32b64 <strspn@plt+0x2fe4c>
    7008:	mvn	r0, #0
    700c:	pop	{r4, r5, r6, pc}
    7010:	ldr	r0, [pc, #68]	; 705c <strspn@plt+0x4344>
    7014:	mov	r2, #195	; 0xc3
    7018:	ldr	r1, [pc, #64]	; 7060 <strspn@plt+0x4348>
    701c:	ldr	r3, [pc, #64]	; 7064 <strspn@plt+0x434c>
    7020:	add	r0, pc, r0
    7024:	add	r1, pc, r1
    7028:	add	r3, pc, r3
    702c:	bl	32b64 <strspn@plt+0x2fe4c>
    7030:	mvn	r0, #21
    7034:	pop	{r4, r5, r6, pc}
    7038:	andeq	pc, r2, r8, asr #22
    703c:	andeq	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
    7040:	strdeq	pc, [r2], -r8
    7044:	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    7048:	andeq	pc, r2, r8, ror #15
    704c:	ldrdeq	pc, [r2], -r0
    7050:	ldrdeq	pc, [r2], -r8
    7054:	andeq	pc, r2, r0, asr #15
    7058:	andeq	pc, r2, r8, lsr #15
    705c:	andeq	r2, r3, ip, asr #1
    7060:	muleq	r2, r8, r7
    7064:	andeq	pc, r2, r0, lsl #15
    7068:	push	{r4, r5, r6, lr}
    706c:	subs	r4, r0, #0
    7070:	mov	r5, r1
    7074:	mov	r6, r2
    7078:	beq	70b0 <strspn@plt+0x4398>
    707c:	ldr	r3, [r4, #4]
    7080:	cmp	r3, #0
    7084:	bne	7150 <strspn@plt+0x4438>
    7088:	cmp	r1, #0
    708c:	blt	7128 <strspn@plt+0x4410>
    7090:	cmp	r2, #0
    7094:	blt	7100 <strspn@plt+0x43e8>
    7098:	bl	6ef0 <strspn@plt+0x41d8>
    709c:	cmp	r0, #0
    70a0:	bne	70d8 <strspn@plt+0x43c0>
    70a4:	str	r5, [r4, #8]
    70a8:	str	r6, [r4, #12]
    70ac:	pop	{r4, r5, r6, pc}
    70b0:	ldr	r0, [pc, #192]	; 7178 <strspn@plt+0x4460>
    70b4:	mov	r2, #211	; 0xd3
    70b8:	ldr	r1, [pc, #188]	; 717c <strspn@plt+0x4464>
    70bc:	ldr	r3, [pc, #188]	; 7180 <strspn@plt+0x4468>
    70c0:	add	r0, pc, r0
    70c4:	add	r1, pc, r1
    70c8:	add	r3, pc, r3
    70cc:	bl	32b64 <strspn@plt+0x2fe4c>
    70d0:	mvn	r0, #21
    70d4:	pop	{r4, r5, r6, pc}
    70d8:	ldr	r0, [pc, #164]	; 7184 <strspn@plt+0x446c>
    70dc:	mov	r2, #215	; 0xd7
    70e0:	ldr	r1, [pc, #160]	; 7188 <strspn@plt+0x4470>
    70e4:	ldr	r3, [pc, #160]	; 718c <strspn@plt+0x4474>
    70e8:	add	r0, pc, r0
    70ec:	add	r1, pc, r1
    70f0:	add	r3, pc, r3
    70f4:	bl	32b64 <strspn@plt+0x2fe4c>
    70f8:	mvn	r0, #9
    70fc:	pop	{r4, r5, r6, pc}
    7100:	ldr	r0, [pc, #136]	; 7190 <strspn@plt+0x4478>
    7104:	mov	r2, #214	; 0xd6
    7108:	ldr	r1, [pc, #132]	; 7194 <strspn@plt+0x447c>
    710c:	ldr	r3, [pc, #132]	; 7198 <strspn@plt+0x4480>
    7110:	add	r0, pc, r0
    7114:	add	r1, pc, r1
    7118:	add	r3, pc, r3
    711c:	bl	32b64 <strspn@plt+0x2fe4c>
    7120:	mvn	r0, #21
    7124:	pop	{r4, r5, r6, pc}
    7128:	ldr	r0, [pc, #108]	; 719c <strspn@plt+0x4484>
    712c:	mov	r2, #213	; 0xd5
    7130:	ldr	r1, [pc, #104]	; 71a0 <strspn@plt+0x4488>
    7134:	ldr	r3, [pc, #104]	; 71a4 <strspn@plt+0x448c>
    7138:	add	r0, pc, r0
    713c:	add	r1, pc, r1
    7140:	add	r3, pc, r3
    7144:	bl	32b64 <strspn@plt+0x2fe4c>
    7148:	mvn	r0, #21
    714c:	pop	{r4, r5, r6, pc}
    7150:	ldr	r0, [pc, #80]	; 71a8 <strspn@plt+0x4490>
    7154:	mov	r2, #212	; 0xd4
    7158:	ldr	r1, [pc, #76]	; 71ac <strspn@plt+0x4494>
    715c:	ldr	r3, [pc, #76]	; 71b0 <strspn@plt+0x4498>
    7160:	add	r0, pc, r0
    7164:	add	r1, pc, r1
    7168:	add	r3, pc, r3
    716c:	bl	32b64 <strspn@plt+0x2fe4c>
    7170:	mvn	r0, #0
    7174:	pop	{r4, r5, r6, pc}
    7178:	andeq	r2, r3, ip, lsr #32
    717c:	strdeq	pc, [r2], -r8
    7180:			; <UNDEFINED> instruction: 0x000303b8
    7184:	andeq	pc, r2, r8, lsl #20
    7188:	ldrdeq	pc, [r2], -r0
    718c:	muleq	r3, r0, r3
    7190:	andeq	pc, r2, ip, lsl #21
    7194:	andeq	pc, r2, r8, lsr #13
    7198:	andeq	r0, r3, r8, ror #6
    719c:	andeq	pc, r2, r4, asr sl	; <UNPREDICTABLE>
    71a0:	andeq	pc, r2, r0, lsl #13
    71a4:	andeq	r0, r3, r0, asr #6
    71a8:	andeq	pc, r2, r0, ror r9	; <UNPREDICTABLE>
    71ac:	andeq	pc, r2, r8, asr r6	; <UNPREDICTABLE>
    71b0:	andeq	r0, r3, r8, lsl r3
    71b4:	push	{r3, r4, r5, lr}
    71b8:	subs	r4, r0, #0
    71bc:	mov	r5, r1
    71c0:	beq	721c <strspn@plt+0x4504>
    71c4:	ldr	r3, [r4, #4]
    71c8:	cmp	r3, #0
    71cc:	bne	726c <strspn@plt+0x4554>
    71d0:	bl	6ef0 <strspn@plt+0x41d8>
    71d4:	cmp	r0, #0
    71d8:	bne	7244 <strspn@plt+0x452c>
    71dc:	cmp	r5, #0
    71e0:	mov	r1, #968	; 0x3c8
    71e4:	ldrdne	r0, [r1, r4]
    71e8:	movne	r3, #0
    71ec:	ldrdeq	r0, [r1, r4]
    71f0:	mvneq	r3, #0
    71f4:	orrne	r3, r3, r1
    71f8:	movne	r2, #1
    71fc:	andeq	r3, r3, r1
    7200:	mov	r1, #968	; 0x3c8
    7204:	orrne	r2, r2, r0
    7208:	mvneq	r2, #1
    720c:	andeq	r2, r2, r0
    7210:	mov	r0, #0
    7214:	strd	r2, [r4, r1]
    7218:	pop	{r3, r4, r5, pc}
    721c:	ldr	r0, [pc, #112]	; 7294 <strspn@plt+0x457c>
    7220:	movw	r2, #269	; 0x10d
    7224:	ldr	r1, [pc, #108]	; 7298 <strspn@plt+0x4580>
    7228:	ldr	r3, [pc, #108]	; 729c <strspn@plt+0x4584>
    722c:	add	r0, pc, r0
    7230:	add	r1, pc, r1
    7234:	add	r3, pc, r3
    7238:	bl	32b64 <strspn@plt+0x2fe4c>
    723c:	mvn	r0, #21
    7240:	pop	{r3, r4, r5, pc}
    7244:	ldr	r0, [pc, #84]	; 72a0 <strspn@plt+0x4588>
    7248:	movw	r2, #271	; 0x10f
    724c:	ldr	r1, [pc, #80]	; 72a4 <strspn@plt+0x458c>
    7250:	ldr	r3, [pc, #80]	; 72a8 <strspn@plt+0x4590>
    7254:	add	r0, pc, r0
    7258:	add	r1, pc, r1
    725c:	add	r3, pc, r3
    7260:	bl	32b64 <strspn@plt+0x2fe4c>
    7264:	mvn	r0, #9
    7268:	pop	{r3, r4, r5, pc}
    726c:	ldr	r0, [pc, #56]	; 72ac <strspn@plt+0x4594>
    7270:	movw	r2, #270	; 0x10e
    7274:	ldr	r1, [pc, #52]	; 72b0 <strspn@plt+0x4598>
    7278:	ldr	r3, [pc, #52]	; 72b4 <strspn@plt+0x459c>
    727c:	add	r0, pc, r0
    7280:	add	r1, pc, r1
    7284:	add	r3, pc, r3
    7288:	bl	32b64 <strspn@plt+0x2fe4c>
    728c:	mvn	r0, #0
    7290:	pop	{r3, r4, r5, pc}
    7294:	andeq	r1, r3, r0, asr #29
    7298:	andeq	pc, r2, ip, lsl #11
    729c:	muleq	r3, ip, r1
    72a0:	muleq	r2, ip, r8
    72a4:	andeq	pc, r2, r4, ror #10
    72a8:	andeq	r0, r3, r4, ror r1
    72ac:	andeq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    72b0:	andeq	pc, r2, ip, lsr r5	; <UNPREDICTABLE>
    72b4:	andeq	r0, r3, ip, asr #2
    72b8:	sub	sp, sp, #8
    72bc:	ldr	ip, [pc, #364]	; 7430 <strspn@plt+0x4718>
    72c0:	push	{r4, r5, r6, r7, r8, r9, lr}
    72c4:	sub	sp, sp, #44	; 0x2c
    72c8:	ldr	lr, [pc, #356]	; 7434 <strspn@plt+0x471c>
    72cc:	add	r6, sp, #72	; 0x48
    72d0:	subs	r7, r0, #0
    72d4:	mov	r9, r1
    72d8:	add	lr, pc, lr
    72dc:	stm	r6, {r2, r3}
    72e0:	ldr	r8, [lr, ip]
    72e4:	mov	r3, lr
    72e8:	ldr	r3, [r8]
    72ec:	str	r3, [sp, #36]	; 0x24
    72f0:	beq	7408 <strspn@plt+0x46f0>
    72f4:	cmp	r1, #0
    72f8:	beq	73b0 <strspn@plt+0x4698>
    72fc:	ldr	r3, [r7, #4]
    7300:	cmp	r3, #0
    7304:	bne	7388 <strspn@plt+0x4670>
    7308:	mov	r0, r7
    730c:	bl	6ef0 <strspn@plt+0x41d8>
    7310:	subs	r5, r0, #0
    7314:	bne	7360 <strspn@plt+0x4648>
    7318:	ldm	r6, {r0, r1, r2, r3}
    731c:	adds	r9, r9, #0
    7320:	ldrb	r4, [r7, #24]
    7324:	add	ip, r7, #296	; 0x128
    7328:	movne	r9, #1
    732c:	bfi	r4, r9, #4, #1
    7330:	strb	r4, [r7, #24]
    7334:	stm	ip, {r0, r1, r2, r3}
    7338:	mov	r0, r5
    733c:	ldr	r2, [sp, #36]	; 0x24
    7340:	ldr	r3, [r8]
    7344:	cmp	r2, r3
    7348:	bne	735c <strspn@plt+0x4644>
    734c:	add	sp, sp, #44	; 0x2c
    7350:	pop	{r4, r5, r6, r7, r8, r9, lr}
    7354:	add	sp, sp, #8
    7358:	bx	lr
    735c:	bl	2838 <__stack_chk_fail@plt>
    7360:	ldr	r0, [pc, #208]	; 7438 <strspn@plt+0x4720>
    7364:	mov	r2, #328	; 0x148
    7368:	ldr	r1, [pc, #204]	; 743c <strspn@plt+0x4724>
    736c:	mvn	r5, #9
    7370:	ldr	r3, [pc, #200]	; 7440 <strspn@plt+0x4728>
    7374:	add	r0, pc, r0
    7378:	add	r1, pc, r1
    737c:	add	r3, pc, r3
    7380:	bl	32b64 <strspn@plt+0x2fe4c>
    7384:	b	7338 <strspn@plt+0x4620>
    7388:	ldr	r0, [pc, #180]	; 7444 <strspn@plt+0x472c>
    738c:	movw	r2, #327	; 0x147
    7390:	ldr	r1, [pc, #176]	; 7448 <strspn@plt+0x4730>
    7394:	mvn	r5, #0
    7398:	ldr	r3, [pc, #172]	; 744c <strspn@plt+0x4734>
    739c:	add	r0, pc, r0
    73a0:	add	r1, pc, r1
    73a4:	add	r3, pc, r3
    73a8:	bl	32b64 <strspn@plt+0x2fe4c>
    73ac:	b	7338 <strspn@plt+0x4620>
    73b0:	ldm	r6, {r0, r1, r2, r3}
    73b4:	mov	r4, #0
    73b8:	mov	r5, #0
    73bc:	strd	r4, [sp, #16]
    73c0:	strd	r4, [sp, #24]
    73c4:	stm	sp, {r0, r1, r2, r3}
    73c8:	mov	r0, sp
    73cc:	add	r1, sp, #16
    73d0:	mov	r2, #16
    73d4:	bl	2820 <memcmp@plt>
    73d8:	cmp	r0, #0
    73dc:	beq	72fc <strspn@plt+0x45e4>
    73e0:	ldr	r0, [pc, #104]	; 7450 <strspn@plt+0x4738>
    73e4:	movw	r2, #326	; 0x146
    73e8:	ldr	r1, [pc, #100]	; 7454 <strspn@plt+0x473c>
    73ec:	mvn	r5, #21
    73f0:	ldr	r3, [pc, #96]	; 7458 <strspn@plt+0x4740>
    73f4:	add	r0, pc, r0
    73f8:	add	r1, pc, r1
    73fc:	add	r3, pc, r3
    7400:	bl	32b64 <strspn@plt+0x2fe4c>
    7404:	b	7338 <strspn@plt+0x4620>
    7408:	ldr	r0, [pc, #76]	; 745c <strspn@plt+0x4744>
    740c:	movw	r2, #325	; 0x145
    7410:	ldr	r1, [pc, #72]	; 7460 <strspn@plt+0x4748>
    7414:	mvn	r5, #21
    7418:	ldr	r3, [pc, #68]	; 7464 <strspn@plt+0x474c>
    741c:	add	r0, pc, r0
    7420:	add	r1, pc, r1
    7424:	add	r3, pc, r3
    7428:	bl	32b64 <strspn@plt+0x2fe4c>
    742c:	b	7338 <strspn@plt+0x4620>
    7430:	andeq	r0, r0, r8, asr #4
    7434:	muleq	r4, ip, sl
    7438:	andeq	pc, r2, ip, ror r7	; <UNPREDICTABLE>
    743c:	andeq	pc, r2, r4, asr #8
    7440:	andeq	r0, r3, r4, asr #2
    7444:	andeq	pc, r2, r4, lsr r7	; <UNPREDICTABLE>
    7448:	andeq	pc, r2, ip, lsl r4	; <UNPREDICTABLE>
    744c:	andeq	r0, r3, ip, lsl r1
    7450:	andeq	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
    7454:	andeq	pc, r2, r4, asr #7
    7458:	andeq	r0, r3, r4, asr #1
    745c:	ldrdeq	r1, [r3], -r0
    7460:	muleq	r2, ip, r3
    7464:	muleq	r3, ip, r0
    7468:	push	{r3, r4, r5, lr}
    746c:	subs	r4, r0, #0
    7470:	mov	r5, r1
    7474:	beq	74a8 <strspn@plt+0x4790>
    7478:	ldr	r3, [r4, #4]
    747c:	cmp	r3, #0
    7480:	bne	74f8 <strspn@plt+0x47e0>
    7484:	bl	6ef0 <strspn@plt+0x41d8>
    7488:	cmp	r0, #0
    748c:	bne	74d0 <strspn@plt+0x47b8>
    7490:	ldrb	r3, [r4, #24]
    7494:	adds	r5, r5, #0
    7498:	movne	r5, #1
    749c:	bfi	r3, r5, #5, #1
    74a0:	strb	r3, [r4, #24]
    74a4:	pop	{r3, r4, r5, pc}
    74a8:	ldr	r0, [pc, #112]	; 7520 <strspn@plt+0x4808>
    74ac:	mov	r2, #336	; 0x150
    74b0:	ldr	r1, [pc, #108]	; 7524 <strspn@plt+0x480c>
    74b4:	ldr	r3, [pc, #108]	; 7528 <strspn@plt+0x4810>
    74b8:	add	r0, pc, r0
    74bc:	add	r1, pc, r1
    74c0:	add	r3, pc, r3
    74c4:	bl	32b64 <strspn@plt+0x2fe4c>
    74c8:	mvn	r0, #21
    74cc:	pop	{r3, r4, r5, pc}
    74d0:	ldr	r0, [pc, #84]	; 752c <strspn@plt+0x4814>
    74d4:	movw	r2, #338	; 0x152
    74d8:	ldr	r1, [pc, #80]	; 7530 <strspn@plt+0x4818>
    74dc:	ldr	r3, [pc, #80]	; 7534 <strspn@plt+0x481c>
    74e0:	add	r0, pc, r0
    74e4:	add	r1, pc, r1
    74e8:	add	r3, pc, r3
    74ec:	bl	32b64 <strspn@plt+0x2fe4c>
    74f0:	mvn	r0, #9
    74f4:	pop	{r3, r4, r5, pc}
    74f8:	ldr	r0, [pc, #56]	; 7538 <strspn@plt+0x4820>
    74fc:	movw	r2, #337	; 0x151
    7500:	ldr	r1, [pc, #52]	; 753c <strspn@plt+0x4824>
    7504:	ldr	r3, [pc, #52]	; 7540 <strspn@plt+0x4828>
    7508:	add	r0, pc, r0
    750c:	add	r1, pc, r1
    7510:	add	r3, pc, r3
    7514:	bl	32b64 <strspn@plt+0x2fe4c>
    7518:	mvn	r0, #0
    751c:	pop	{r3, r4, r5, pc}
    7520:	andeq	r1, r3, r4, lsr ip
    7524:	andeq	pc, r2, r0, lsl #6
    7528:	muleq	r2, r0, r2
    752c:	andeq	pc, r2, r0, lsl r6	; <UNPREDICTABLE>
    7530:	ldrdeq	pc, [r2], -r8
    7534:	andeq	pc, r2, r8, ror #4
    7538:	andeq	pc, r2, r8, asr #11
    753c:			; <UNDEFINED> instruction: 0x0002f2b0
    7540:	andeq	pc, r2, r0, asr #4
    7544:	push	{r4, lr}
    7548:	subs	r4, r0, #0
    754c:	beq	7574 <strspn@plt+0x485c>
    7550:	ldr	r2, [r4, #8]
    7554:	ldr	r3, [r4, #12]
    7558:	cmp	r2, r3
    755c:	bne	75c4 <strspn@plt+0x48ac>
    7560:	bl	6ef0 <strspn@plt+0x41d8>
    7564:	cmp	r0, #0
    7568:	bne	759c <strspn@plt+0x4884>
    756c:	ldr	r0, [r4, #8]
    7570:	pop	{r4, pc}
    7574:	ldr	r0, [pc, #112]	; 75ec <strspn@plt+0x48d4>
    7578:	movw	r2, #2093	; 0x82d
    757c:	ldr	r1, [pc, #108]	; 75f0 <strspn@plt+0x48d8>
    7580:	ldr	r3, [pc, #108]	; 75f4 <strspn@plt+0x48dc>
    7584:	add	r0, pc, r0
    7588:	add	r1, pc, r1
    758c:	add	r3, pc, r3
    7590:	bl	32b64 <strspn@plt+0x2fe4c>
    7594:	mvn	r0, #21
    7598:	pop	{r4, pc}
    759c:	ldr	r0, [pc, #84]	; 75f8 <strspn@plt+0x48e0>
    75a0:	movw	r2, #2095	; 0x82f
    75a4:	ldr	r1, [pc, #80]	; 75fc <strspn@plt+0x48e4>
    75a8:	ldr	r3, [pc, #80]	; 7600 <strspn@plt+0x48e8>
    75ac:	add	r0, pc, r0
    75b0:	add	r1, pc, r1
    75b4:	add	r3, pc, r3
    75b8:	bl	32b64 <strspn@plt+0x2fe4c>
    75bc:	mvn	r0, #9
    75c0:	pop	{r4, pc}
    75c4:	ldr	r0, [pc, #56]	; 7604 <strspn@plt+0x48ec>
    75c8:	movw	r2, #2094	; 0x82e
    75cc:	ldr	r1, [pc, #52]	; 7608 <strspn@plt+0x48f0>
    75d0:	ldr	r3, [pc, #52]	; 760c <strspn@plt+0x48f4>
    75d4:	add	r0, pc, r0
    75d8:	add	r1, pc, r1
    75dc:	add	r3, pc, r3
    75e0:	bl	32b64 <strspn@plt+0x2fe4c>
    75e4:	mvn	r0, #0
    75e8:	pop	{r4, pc}
    75ec:	andeq	r1, r3, r8, ror #22
    75f0:	andeq	pc, r2, r4, lsr r2	; <UNPREDICTABLE>
    75f4:	andeq	r0, r3, ip, lsr r1
    75f8:	andeq	pc, r2, r4, asr #10
    75fc:	andeq	pc, r2, ip, lsl #4
    7600:	andeq	r0, r3, r4, lsl r1
    7604:	andeq	pc, r2, r8, ror #12
    7608:	andeq	pc, r2, r4, ror #3
    760c:	andeq	r0, r3, ip, ror #1
    7610:	push	{r4, lr}
    7614:	subs	r4, r0, #0
    7618:	beq	76a0 <strspn@plt+0x4988>
    761c:	bl	6ef0 <strspn@plt+0x41d8>
    7620:	cmp	r0, #0
    7624:	bne	76c8 <strspn@plt+0x49b0>
    7628:	ldr	r3, [r4, #4]
    762c:	sub	r2, r3, #1
    7630:	cmp	r2, #3
    7634:	bhi	7648 <strspn@plt+0x4930>
    7638:	cmp	r3, #1
    763c:	bne	7658 <strspn@plt+0x4940>
    7640:	mov	r0, #4
    7644:	pop	{r4, pc}
    7648:	cmp	r3, #5
    764c:	mvnne	r0, #106	; 0x6a
    7650:	moveq	r0, #0
    7654:	pop	{r4, pc}
    7658:	cmp	r3, #2
    765c:	beq	7688 <strspn@plt+0x4970>
    7660:	sub	r3, r3, #3
    7664:	cmp	r3, #1
    7668:	pophi	{r4, pc}
    766c:	ldr	r0, [r4, #44]	; 0x2c
    7670:	ldr	r3, [r4, #56]	; 0x38
    7674:	rsbs	r0, r0, #1
    7678:	movcc	r0, #0
    767c:	cmp	r3, #0
    7680:	orrne	r0, r0, #4
    7684:	pop	{r4, pc}
    7688:	mov	r0, r4
    768c:	bl	e850 <strspn@plt+0xbb38>
    7690:	cmp	r0, #0
    7694:	movne	r0, #5
    7698:	moveq	r0, #1
    769c:	pop	{r4, pc}
    76a0:	ldr	r0, [pc, #72]	; 76f0 <strspn@plt+0x49d8>
    76a4:	movw	r2, #2103	; 0x837
    76a8:	ldr	r1, [pc, #68]	; 76f4 <strspn@plt+0x49dc>
    76ac:	ldr	r3, [pc, #68]	; 76f8 <strspn@plt+0x49e0>
    76b0:	add	r0, pc, r0
    76b4:	add	r1, pc, r1
    76b8:	add	r3, pc, r3
    76bc:	bl	32b64 <strspn@plt+0x2fe4c>
    76c0:	mvn	r0, #21
    76c4:	pop	{r4, pc}
    76c8:	ldr	r0, [pc, #44]	; 76fc <strspn@plt+0x49e4>
    76cc:	movw	r2, #2104	; 0x838
    76d0:	ldr	r1, [pc, #40]	; 7700 <strspn@plt+0x49e8>
    76d4:	ldr	r3, [pc, #40]	; 7704 <strspn@plt+0x49ec>
    76d8:	add	r0, pc, r0
    76dc:	add	r1, pc, r1
    76e0:	add	r3, pc, r3
    76e4:	bl	32b64 <strspn@plt+0x2fe4c>
    76e8:	mvn	r0, #9
    76ec:	pop	{r4, pc}
    76f0:	andeq	r1, r3, ip, lsr sl
    76f4:	andeq	pc, r2, r8, lsl #2
    76f8:	andeq	pc, r2, r4, ror #29
    76fc:	andeq	pc, r2, r8, lsl r4	; <UNPREDICTABLE>
    7700:	andeq	pc, r2, r0, ror #1
    7704:			; <UNDEFINED> instruction: 0x0002febc
    7708:	push	{r3, r4, r5, lr}
    770c:	subs	r4, r0, #0
    7710:	mov	r5, r1
    7714:	beq	782c <strspn@plt+0x4b14>
    7718:	cmp	r1, #0
    771c:	beq	7804 <strspn@plt+0x4aec>
    7720:	bl	6ef0 <strspn@plt+0x41d8>
    7724:	cmp	r0, #0
    7728:	bne	77dc <strspn@plt+0x4ac4>
    772c:	ldr	r3, [r4, #4]
    7730:	sub	r2, r3, #1
    7734:	cmp	r2, #3
    7738:	bhi	775c <strspn@plt+0x4a44>
    773c:	ldr	r2, [r4, #1116]	; 0x45c
    7740:	cmp	r2, #0
    7744:	beq	776c <strspn@plt+0x4a54>
    7748:	mov	r2, #0
    774c:	mov	r3, #0
    7750:	mov	r0, #1
    7754:	strd	r2, [r5]
    7758:	pop	{r3, r4, r5, pc}
    775c:	cmp	r3, #5
    7760:	beq	7748 <strspn@plt+0x4a30>
    7764:	mvn	r0, #106	; 0x6a
    7768:	pop	{r3, r4, r5, pc}
    776c:	cmp	r3, #2
    7770:	beq	77c8 <strspn@plt+0x4ab0>
    7774:	sub	r3, r3, #3
    7778:	cmp	r3, #1
    777c:	bls	7794 <strspn@plt+0x4a7c>
    7780:	mvn	r2, #0
    7784:	mvn	r3, #0
    7788:	mov	r0, #0
    778c:	strd	r2, [r5]
    7790:	pop	{r3, r4, r5, pc}
    7794:	ldr	r3, [r4, #44]	; 0x2c
    7798:	cmp	r3, #0
    779c:	bne	7748 <strspn@plt+0x4a30>
    77a0:	ldr	r0, [r4, #124]	; 0x7c
    77a4:	bl	31fc8 <strspn@plt+0x2f2b0>
    77a8:	cmp	r0, #0
    77ac:	beq	7780 <strspn@plt+0x4a68>
    77b0:	ldrd	r2, [r0, #8]
    77b4:	orrs	r1, r2, r3
    77b8:	beq	7780 <strspn@plt+0x4a68>
    77bc:	strd	r2, [r5]
    77c0:	mov	r0, #1
    77c4:	pop	{r3, r4, r5, pc}
    77c8:	mov	r3, #368	; 0x170
    77cc:	mov	r0, #1
    77d0:	ldrd	r2, [r3, r4]
    77d4:	strd	r2, [r5]
    77d8:	pop	{r3, r4, r5, pc}
    77dc:	ldr	r0, [pc, #112]	; 7854 <strspn@plt+0x4b3c>
    77e0:	movw	r2, #2133	; 0x855
    77e4:	ldr	r1, [pc, #108]	; 7858 <strspn@plt+0x4b40>
    77e8:	ldr	r3, [pc, #108]	; 785c <strspn@plt+0x4b44>
    77ec:	add	r0, pc, r0
    77f0:	add	r1, pc, r1
    77f4:	add	r3, pc, r3
    77f8:	bl	32b64 <strspn@plt+0x2fe4c>
    77fc:	mvn	r0, #9
    7800:	pop	{r3, r4, r5, pc}
    7804:	ldr	r0, [pc, #84]	; 7860 <strspn@plt+0x4b48>
    7808:	movw	r2, #2132	; 0x854
    780c:	ldr	r1, [pc, #80]	; 7864 <strspn@plt+0x4b4c>
    7810:	ldr	r3, [pc, #80]	; 7868 <strspn@plt+0x4b50>
    7814:	add	r0, pc, r0
    7818:	add	r1, pc, r1
    781c:	add	r3, pc, r3
    7820:	bl	32b64 <strspn@plt+0x2fe4c>
    7824:	mvn	r0, #21
    7828:	pop	{r3, r4, r5, pc}
    782c:	ldr	r0, [pc, #56]	; 786c <strspn@plt+0x4b54>
    7830:	movw	r2, #2131	; 0x853
    7834:	ldr	r1, [pc, #52]	; 7870 <strspn@plt+0x4b58>
    7838:	ldr	r3, [pc, #52]	; 7874 <strspn@plt+0x4b5c>
    783c:	add	r0, pc, r0
    7840:	add	r1, pc, r1
    7844:	add	r3, pc, r3
    7848:	bl	32b64 <strspn@plt+0x2fe4c>
    784c:	mvn	r0, #21
    7850:	pop	{r3, r4, r5, pc}
    7854:	andeq	pc, r2, r4, lsl #6
    7858:	andeq	lr, r2, ip, asr #31
    785c:	andeq	pc, r2, r8, asr #23
    7860:	andeq	pc, r2, r8, asr #8
    7864:	andeq	lr, r2, r4, lsr #31
    7868:	andeq	pc, r2, r0, lsr #23
    786c:			; <UNDEFINED> instruction: 0x000318b0
    7870:	andeq	lr, r2, ip, ror pc
    7874:	andeq	pc, r2, r8, ror fp	; <UNPREDICTABLE>
    7878:	ldr	r3, [pc, #392]	; 7a08 <strspn@plt+0x4cf0>
    787c:	cmp	r0, #0
    7880:	ldr	r2, [pc, #388]	; 7a0c <strspn@plt+0x4cf4>
    7884:	add	r3, pc, r3
    7888:	push	{r4, r5, r6, r7, lr}
    788c:	sub	sp, sp, #28
    7890:	ldr	r6, [r3, r2]
    7894:	mov	r4, r1
    7898:	ldr	r3, [r6]
    789c:	str	r3, [sp, #20]
    78a0:	beq	79e8 <strspn@plt+0x4cd0>
    78a4:	cmp	r1, #0
    78a8:	beq	79c8 <strspn@plt+0x4cb0>
    78ac:	mov	r0, r1
    78b0:	bl	7610 <strspn@plt+0x48f8>
    78b4:	subs	r5, r0, #0
    78b8:	blt	7944 <strspn@plt+0x4c2c>
    78bc:	ldr	r2, [r4, #12]
    78c0:	ldr	r3, [r4, #8]
    78c4:	cmp	r2, r3
    78c8:	beq	79a8 <strspn@plt+0x4c90>
    78cc:	and	r1, r5, #1
    78d0:	ldr	r0, [r4, #992]	; 0x3e0
    78d4:	bl	288c8 <strspn@plt+0x25bb0>
    78d8:	mov	r7, r5
    78dc:	subs	r5, r0, #0
    78e0:	blt	7944 <strspn@plt+0x4c2c>
    78e4:	and	r1, r7, #4
    78e8:	ldr	r0, [r4, #996]	; 0x3e4
    78ec:	bl	288c8 <strspn@plt+0x25bb0>
    78f0:	mov	r5, r0
    78f4:	cmp	r5, #0
    78f8:	blt	7944 <strspn@plt+0x4c2c>
    78fc:	mov	r0, r4
    7900:	add	r1, sp, #8
    7904:	bl	7708 <strspn@plt+0x49f0>
    7908:	subs	r5, r0, #0
    790c:	blt	7944 <strspn@plt+0x4c2c>
    7910:	beq	7928 <strspn@plt+0x4c10>
    7914:	ldr	r0, [r4, #1000]	; 0x3e8
    7918:	ldrd	r2, [sp, #8]
    791c:	bl	2927c <strspn@plt+0x26564>
    7920:	cmp	r0, #0
    7924:	blt	79bc <strspn@plt+0x4ca4>
    7928:	cmp	r5, #0
    792c:	ldr	r0, [r4, #1000]	; 0x3e8
    7930:	movle	r1, #0
    7934:	movgt	r1, #1
    7938:	bl	28bc8 <strspn@plt+0x25eb0>
    793c:	subs	r5, r0, #0
    7940:	bge	7958 <strspn@plt+0x4c40>
    7944:	bl	331ec <strspn@plt+0x304d4>
    7948:	cmp	r0, #6
    794c:	bgt	7974 <strspn@plt+0x4c5c>
    7950:	mov	r0, r4
    7954:	bl	55dc <strspn@plt+0x28c4>
    7958:	ldr	r2, [sp, #20]
    795c:	mov	r0, #1
    7960:	ldr	r3, [r6]
    7964:	cmp	r2, r3
    7968:	bne	79c4 <strspn@plt+0x4cac>
    796c:	add	sp, sp, #28
    7970:	pop	{r4, r5, r6, r7, pc}
    7974:	ldr	lr, [pc, #148]	; 7a10 <strspn@plt+0x4cf8>
    7978:	mov	r1, r5
    797c:	ldr	ip, [pc, #144]	; 7a14 <strspn@plt+0x4cfc>
    7980:	movw	r3, #3109	; 0xc25
    7984:	ldr	r2, [pc, #140]	; 7a18 <strspn@plt+0x4d00>
    7988:	add	lr, pc, lr
    798c:	add	ip, pc, ip
    7990:	str	lr, [sp]
    7994:	add	r2, pc, r2
    7998:	str	ip, [sp, #4]
    799c:	mov	r0, #7
    79a0:	bl	32aa8 <strspn@plt+0x2fd90>
    79a4:	b	7950 <strspn@plt+0x4c38>
    79a8:	mov	r1, r5
    79ac:	ldr	r0, [r4, #992]	; 0x3e0
    79b0:	bl	288c8 <strspn@plt+0x25bb0>
    79b4:	mov	r5, r0
    79b8:	b	78f4 <strspn@plt+0x4bdc>
    79bc:	mov	r5, r0
    79c0:	b	7944 <strspn@plt+0x4c2c>
    79c4:	bl	2838 <__stack_chk_fail@plt>
    79c8:	ldr	r0, [pc, #76]	; 7a1c <strspn@plt+0x4d04>
    79cc:	movw	r2, #3069	; 0xbfd
    79d0:	ldr	r1, [pc, #72]	; 7a20 <strspn@plt+0x4d08>
    79d4:	ldr	r3, [pc, #72]	; 7a24 <strspn@plt+0x4d0c>
    79d8:	add	r0, pc, r0
    79dc:	add	r1, pc, r1
    79e0:	add	r3, pc, r3
    79e4:	bl	32874 <strspn@plt+0x2fb5c>
    79e8:	ldr	r0, [pc, #56]	; 7a28 <strspn@plt+0x4d10>
    79ec:	movw	r2, #3068	; 0xbfc
    79f0:	ldr	r1, [pc, #52]	; 7a2c <strspn@plt+0x4d14>
    79f4:	ldr	r3, [pc, #52]	; 7a30 <strspn@plt+0x4d18>
    79f8:	add	r0, pc, r0
    79fc:	add	r1, pc, r1
    7a00:	add	r3, pc, r3
    7a04:	bl	32874 <strspn@plt+0x2fb5c>
    7a08:	strdeq	sp, [r4], -r0
    7a0c:	andeq	r0, r0, r8, asr #4
    7a10:	andeq	pc, r2, r0, lsr #20
    7a14:	andeq	pc, r2, r0, ror #5
    7a18:	andeq	lr, r2, r8, lsr #28
    7a1c:	andeq	r1, r3, r4, lsl r7
    7a20:	andeq	lr, r2, r0, ror #27
    7a24:	andeq	pc, r2, r4, ror fp	; <UNPREDICTABLE>
    7a28:	andeq	r4, r3, r8, asr #2
    7a2c:	andeq	lr, r2, r0, asr #27
    7a30:	andeq	pc, r2, r4, asr fp	; <UNPREDICTABLE>
    7a34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    7a38:	mov	r6, r2
    7a3c:	ldr	r5, [pc, #484]	; 7c28 <strspn@plt+0x4f10>
    7a40:	sub	sp, sp, #40	; 0x28
    7a44:	ldr	ip, [pc, #480]	; 7c2c <strspn@plt+0x4f14>
    7a48:	subs	r9, r0, #0
    7a4c:	add	r5, pc, r5
    7a50:	mov	r7, r3
    7a54:	mov	r4, r1
    7a58:	mov	r3, #0
    7a5c:	ldr	r8, [r5, ip]
    7a60:	mov	r2, r5
    7a64:	str	r3, [sp, #20]
    7a68:	str	r3, [sp, #24]
    7a6c:	ldr	r2, [r8]
    7a70:	str	r3, [sp, #28]
    7a74:	str	r3, [sp, #32]
    7a78:	str	r2, [sp, #36]	; 0x24
    7a7c:	beq	7c08 <strspn@plt+0x4ef0>
    7a80:	ldr	r3, [r9, #4]
    7a84:	cmp	r3, #5
    7a88:	moveq	r0, #1
    7a8c:	beq	7b88 <strspn@plt+0x4e70>
    7a90:	sub	r3, r3, #1
    7a94:	cmp	r3, #3
    7a98:	bhi	7bfc <strspn@plt+0x4ee4>
    7a9c:	bl	7610 <strspn@plt+0x48f8>
    7aa0:	subs	sl, r0, #0
    7aa4:	movlt	r0, sl
    7aa8:	blt	7b88 <strspn@plt+0x4e70>
    7aac:	cmp	r4, #0
    7ab0:	beq	7ba0 <strspn@plt+0x4e88>
    7ab4:	orr	sl, sl, #1
    7ab8:	mvn	r4, #0
    7abc:	mvn	r5, #0
    7ac0:	mvn	r2, #0
    7ac4:	mvn	r3, #0
    7ac8:	cmp	r7, r3
    7acc:	cmpeq	r6, r2
    7ad0:	beq	7b00 <strspn@plt+0x4de8>
    7ad4:	cmp	r7, r5
    7ad8:	cmpeq	r6, r4
    7adc:	and	r3, r4, r5
    7ae0:	movcs	r2, #0
    7ae4:	movcc	r2, #1
    7ae8:	cmn	r3, #1
    7aec:	movne	r3, #0
    7af0:	moveq	r3, #1
    7af4:	orrs	r3, r2, r3
    7af8:	movne	r4, r6
    7afc:	movne	r5, r7
    7b00:	ldr	r3, [r9, #8]
    7b04:	ldr	r2, [r9, #12]
    7b08:	cmp	r3, r2
    7b0c:	str	r3, [sp, #20]
    7b10:	uxthne	sl, sl
    7b14:	strne	r2, [sp, #28]
    7b18:	andne	r3, sl, #1
    7b1c:	strheq	sl, [sp, #24]
    7b20:	andne	sl, sl, #4
    7b24:	strhne	r3, [sp, #24]
    7b28:	moveq	r6, #1
    7b2c:	movne	r6, #2
    7b30:	strhne	sl, [sp, #32]
    7b34:	mvn	r2, #0
    7b38:	mvn	r3, #0
    7b3c:	cmp	r5, r3
    7b40:	cmpeq	r4, r2
    7b44:	moveq	r0, #0
    7b48:	beq	7b5c <strspn@plt+0x4e44>
    7b4c:	mov	r2, r4
    7b50:	mov	r3, r5
    7b54:	add	r0, sp, #8
    7b58:	bl	2ec9c <strspn@plt+0x2bf84>
    7b5c:	mov	r2, r0
    7b60:	mov	r3, #16
    7b64:	mov	r1, r6
    7b68:	str	r3, [sp]
    7b6c:	add	r0, sp, #20
    7b70:	mov	r3, #0
    7b74:	bl	2724 <__ppoll_chk@plt>
    7b78:	cmp	r0, #0
    7b7c:	blt	7bec <strspn@plt+0x4ed4>
    7b80:	movle	r0, #0
    7b84:	movgt	r0, #1
    7b88:	ldr	r2, [sp, #36]	; 0x24
    7b8c:	ldr	r3, [r8]
    7b90:	cmp	r2, r3
    7b94:	bne	7c04 <strspn@plt+0x4eec>
    7b98:	add	sp, sp, #40	; 0x28
    7b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    7ba0:	mov	r0, r9
    7ba4:	add	r1, sp, #8
    7ba8:	bl	7708 <strspn@plt+0x49f0>
    7bac:	cmp	r0, #0
    7bb0:	blt	7b88 <strspn@plt+0x4e70>
    7bb4:	mvneq	r4, #0
    7bb8:	mvneq	r5, #0
    7bbc:	beq	7ac0 <strspn@plt+0x4da8>
    7bc0:	mov	r0, #1
    7bc4:	bl	2ec10 <strspn@plt+0x2bef8>
    7bc8:	ldrd	r4, [sp, #8]
    7bcc:	cmp	r1, r5
    7bd0:	cmpeq	r0, r4
    7bd4:	movcs	r4, #0
    7bd8:	movcs	r5, #0
    7bdc:	bcs	7ac0 <strspn@plt+0x4da8>
    7be0:	subs	r4, r4, r0
    7be4:	sbc	r5, r5, r1
    7be8:	b	7ac0 <strspn@plt+0x4da8>
    7bec:	bl	2a9c <__errno_location@plt>
    7bf0:	ldr	r0, [r0]
    7bf4:	rsb	r0, r0, #0
    7bf8:	b	7b88 <strspn@plt+0x4e70>
    7bfc:	mvn	r0, #106	; 0x6a
    7c00:	b	7b88 <strspn@plt+0x4e70>
    7c04:	bl	2838 <__stack_chk_fail@plt>
    7c08:	ldr	r0, [pc, #32]	; 7c30 <strspn@plt+0x4f18>
    7c0c:	movw	r2, #2793	; 0xae9
    7c10:	ldr	r1, [pc, #28]	; 7c34 <strspn@plt+0x4f1c>
    7c14:	ldr	r3, [pc, #28]	; 7c38 <strspn@plt+0x4f20>
    7c18:	add	r0, pc, r0
    7c1c:	add	r1, pc, r1
    7c20:	add	r3, pc, r3
    7c24:	bl	32874 <strspn@plt+0x2fb5c>
    7c28:	andeq	sp, r4, r8, lsr #6
    7c2c:	andeq	r0, r0, r8, asr #4
    7c30:	ldrdeq	r1, [r3], -r4
    7c34:	andeq	lr, r2, r0, lsr #23
    7c38:	andeq	pc, r2, r0, ror r8	; <UNPREDICTABLE>
    7c3c:	push	{r4, r5, r6, lr}
    7c40:	subs	r6, r0, #0
    7c44:	mov	r4, r2
    7c48:	mov	r5, r3
    7c4c:	beq	7cc4 <strspn@plt+0x4fac>
    7c50:	bl	6ef0 <strspn@plt+0x41d8>
    7c54:	cmp	r0, #0
    7c58:	bne	7c9c <strspn@plt+0x4f84>
    7c5c:	ldr	r3, [r6, #4]
    7c60:	cmp	r3, #5
    7c64:	popeq	{r4, r5, r6, pc}
    7c68:	sub	r3, r3, #1
    7c6c:	cmp	r3, #3
    7c70:	bhi	7c94 <strspn@plt+0x4f7c>
    7c74:	ldr	r1, [r6, #44]	; 0x2c
    7c78:	cmp	r1, #0
    7c7c:	popne	{r4, r5, r6, pc}
    7c80:	mov	r0, r6
    7c84:	mov	r2, r4
    7c88:	mov	r3, r5
    7c8c:	pop	{r4, r5, r6, lr}
    7c90:	b	7a34 <strspn@plt+0x4d1c>
    7c94:	mvn	r0, #106	; 0x6a
    7c98:	pop	{r4, r5, r6, pc}
    7c9c:	ldr	r0, [pc, #72]	; 7cec <strspn@plt+0x4fd4>
    7ca0:	movw	r2, #2849	; 0xb21
    7ca4:	ldr	r1, [pc, #68]	; 7cf0 <strspn@plt+0x4fd8>
    7ca8:	ldr	r3, [pc, #68]	; 7cf4 <strspn@plt+0x4fdc>
    7cac:	add	r0, pc, r0
    7cb0:	add	r1, pc, r1
    7cb4:	add	r3, pc, r3
    7cb8:	bl	32b64 <strspn@plt+0x2fe4c>
    7cbc:	mvn	r0, #9
    7cc0:	pop	{r4, r5, r6, pc}
    7cc4:	ldr	r0, [pc, #44]	; 7cf8 <strspn@plt+0x4fe0>
    7cc8:	mov	r2, #2848	; 0xb20
    7ccc:	ldr	r1, [pc, #40]	; 7cfc <strspn@plt+0x4fe4>
    7cd0:	ldr	r3, [pc, #40]	; 7d00 <strspn@plt+0x4fe8>
    7cd4:	add	r0, pc, r0
    7cd8:	add	r1, pc, r1
    7cdc:	add	r3, pc, r3
    7ce0:	bl	32b64 <strspn@plt+0x2fe4c>
    7ce4:	mvn	r0, #21
    7ce8:	pop	{r4, r5, r6, pc}
    7cec:	andeq	lr, r2, r4, asr #28
    7cf0:	andeq	lr, r2, ip, lsl #22
    7cf4:	andeq	pc, r2, r8, asr r7	; <UNPREDICTABLE>
    7cf8:	andeq	r1, r3, r8, lsl r4
    7cfc:	andeq	lr, r2, r4, ror #21
    7d00:	andeq	pc, r2, r0, lsr r7	; <UNPREDICTABLE>
    7d04:	push	{r4, lr}
    7d08:	subs	r4, r0, #0
    7d0c:	beq	7d78 <strspn@plt+0x5060>
    7d10:	ldr	r3, [r4, #1008]	; 0x3f0
    7d14:	cmp	r3, #0
    7d18:	beq	7d70 <strspn@plt+0x5058>
    7d1c:	bl	56cc <strspn@plt+0x29b4>
    7d20:	ldr	r0, [r4, #1000]	; 0x3e8
    7d24:	cmp	r0, #0
    7d28:	beq	7d40 <strspn@plt+0x5028>
    7d2c:	mov	r1, #0
    7d30:	bl	28bc8 <strspn@plt+0x25eb0>
    7d34:	ldr	r0, [r4, #1000]	; 0x3e8
    7d38:	bl	27da0 <strspn@plt+0x25088>
    7d3c:	str	r0, [r4, #1000]	; 0x3e8
    7d40:	ldr	r0, [r4, #1004]	; 0x3ec
    7d44:	cmp	r0, #0
    7d48:	beq	7d60 <strspn@plt+0x5048>
    7d4c:	mov	r1, #0
    7d50:	bl	28bc8 <strspn@plt+0x25eb0>
    7d54:	ldr	r0, [r4, #1004]	; 0x3ec
    7d58:	bl	27da0 <strspn@plt+0x25088>
    7d5c:	str	r0, [r4, #1004]	; 0x3ec
    7d60:	ldr	r0, [r4, #1008]	; 0x3f0
    7d64:	bl	27f7c <strspn@plt+0x25264>
    7d68:	mov	r3, #1
    7d6c:	str	r0, [r4, #1008]	; 0x3f0
    7d70:	mov	r0, r3
    7d74:	pop	{r4, pc}
    7d78:	ldr	r0, [pc, #32]	; 7da0 <strspn@plt+0x5088>
    7d7c:	movw	r2, #3246	; 0xcae
    7d80:	ldr	r1, [pc, #28]	; 7da4 <strspn@plt+0x508c>
    7d84:	ldr	r3, [pc, #28]	; 7da8 <strspn@plt+0x5090>
    7d88:	add	r0, pc, r0
    7d8c:	add	r1, pc, r1
    7d90:	add	r3, pc, r3
    7d94:	bl	32b64 <strspn@plt+0x2fe4c>
    7d98:	mvn	r3, #21
    7d9c:	b	7d70 <strspn@plt+0x5058>
    7da0:	andeq	r1, r3, r4, ror #6
    7da4:	andeq	lr, r2, r0, lsr sl
    7da8:	muleq	r2, r4, r8
    7dac:	push	{r3, r4, r5, lr}
    7db0:	subs	r5, r0, #0
    7db4:	beq	7f60 <strspn@plt+0x5248>
    7db8:	ldr	r3, [r5, #1116]	; 0x45c
    7dbc:	cmp	r3, #0
    7dc0:	bne	7f40 <strspn@plt+0x5228>
    7dc4:	mov	r3, #6
    7dc8:	str	r3, [r5, #4]
    7dcc:	bl	7d04 <strspn@plt+0x4fec>
    7dd0:	ldr	r4, [r5, #1120]	; 0x460
    7dd4:	cmp	r4, #0
    7dd8:	beq	7e04 <strspn@plt+0x50ec>
    7ddc:	ldrb	r3, [r4, #12]
    7de0:	tst	r3, #32
    7de4:	beq	7f20 <strspn@plt+0x5208>
    7de8:	mov	r0, r4
    7dec:	bl	26f00 <strspn@plt+0x241e8>
    7df0:	mov	r0, r4
    7df4:	bl	27490 <strspn@plt+0x24778>
    7df8:	ldr	r4, [r5, #1120]	; 0x460
    7dfc:	cmp	r4, #0
    7e00:	bne	7ddc <strspn@plt+0x50c4>
    7e04:	ldr	r3, [r5, #1032]	; 0x408
    7e08:	mov	r0, r5
    7e0c:	cmp	r3, #0
    7e10:	movne	r2, #0
    7e14:	strne	r2, [r3]
    7e18:	bl	5748 <strspn@plt+0x2a30>
    7e1c:	ldr	r0, [r5, #420]	; 0x1a4
    7e20:	cmp	r0, #0
    7e24:	beq	7e30 <strspn@plt+0x5118>
    7e28:	mov	r1, #16777216	; 0x1000000
    7e2c:	bl	2b8c <munmap@plt>
    7e30:	ldr	r0, [r5, #388]	; 0x184
    7e34:	bl	2778 <free@plt>
    7e38:	ldr	r0, [r5, #32]
    7e3c:	bl	2778 <free@plt>
    7e40:	ldr	r0, [r5, #80]	; 0x50
    7e44:	bl	2778 <free@plt>
    7e48:	ldr	r0, [r5, #360]	; 0x168
    7e4c:	bl	2778 <free@plt>
    7e50:	ldr	r0, [r5, #312]	; 0x138
    7e54:	bl	2778 <free@plt>
    7e58:	ldr	r0, [r5, #280]	; 0x118
    7e5c:	bl	2778 <free@plt>
    7e60:	ldr	r0, [r5, #284]	; 0x11c
    7e64:	bl	2778 <free@plt>
    7e68:	ldr	r0, [r5, #1096]	; 0x448
    7e6c:	bl	2778 <free@plt>
    7e70:	ldr	r0, [r5, #1100]	; 0x44c
    7e74:	bl	2778 <free@plt>
    7e78:	ldr	r0, [r5, #1104]	; 0x450
    7e7c:	bl	2778 <free@plt>
    7e80:	ldr	r0, [r5, #408]	; 0x198
    7e84:	bl	2778 <free@plt>
    7e88:	ldr	r0, [r5, #412]	; 0x19c
    7e8c:	bl	320f4 <strspn@plt+0x2f3dc>
    7e90:	ldr	r1, [r5, #404]	; 0x194
    7e94:	ldr	r0, [r5, #400]	; 0x190
    7e98:	bl	2b018 <strspn@plt+0x28300>
    7e9c:	ldr	r0, [r5, #400]	; 0x190
    7ea0:	bl	2778 <free@plt>
    7ea4:	mov	r0, r5
    7ea8:	bl	59fc <strspn@plt+0x2ce4>
    7eac:	ldr	r0, [r5, #128]	; 0x80
    7eb0:	bl	3099c <strspn@plt+0x2dc84>
    7eb4:	ldr	r0, [r5, #124]	; 0x7c
    7eb8:	bl	31db4 <strspn@plt+0x2f09c>
    7ebc:	ldr	r3, [r5, #96]	; 0x60
    7ec0:	cmp	r3, #0
    7ec4:	bne	7fc0 <strspn@plt+0x52a8>
    7ec8:	add	r0, r5, #96	; 0x60
    7ecc:	bl	215a4 <strspn@plt+0x1e88c>
    7ed0:	ldr	r0, [r5, #140]	; 0x8c
    7ed4:	bl	3099c <strspn@plt+0x2dc84>
    7ed8:	ldr	r0, [r5, #144]	; 0x90
    7edc:	bl	3099c <strspn@plt+0x2dc84>
    7ee0:	ldr	r4, [r5, #136]	; 0x88
    7ee4:	mov	r0, r4
    7ee8:	bl	30e94 <strspn@plt+0x2e17c>
    7eec:	cmp	r0, #0
    7ef0:	bne	7fa0 <strspn@plt+0x5288>
    7ef4:	mov	r0, r4
    7ef8:	bl	308ec <strspn@plt+0x2dbd4>
    7efc:	mov	r0, r5
    7f00:	bl	134ec <strspn@plt+0x107d4>
    7f04:	add	r0, r5, #424	; 0x1a8
    7f08:	bl	2748 <pthread_mutex_destroy@plt>
    7f0c:	cmp	r0, #0
    7f10:	bne	7f80 <strspn@plt+0x5268>
    7f14:	mov	r0, r5
    7f18:	pop	{r3, r4, r5, lr}
    7f1c:	b	2778 <free@plt>
    7f20:	ldr	r0, [pc, #184]	; 7fe0 <strspn@plt+0x52c8>
    7f24:	mov	r2, #111	; 0x6f
    7f28:	ldr	r1, [pc, #180]	; 7fe4 <strspn@plt+0x52cc>
    7f2c:	ldr	r3, [pc, #180]	; 7fe8 <strspn@plt+0x52d0>
    7f30:	add	r0, pc, r0
    7f34:	add	r1, pc, r1
    7f38:	add	r3, pc, r3
    7f3c:	bl	32874 <strspn@plt+0x2fb5c>
    7f40:	ldr	r0, [pc, #164]	; 7fec <strspn@plt+0x52d4>
    7f44:	mov	r2, #97	; 0x61
    7f48:	ldr	r1, [pc, #160]	; 7ff0 <strspn@plt+0x52d8>
    7f4c:	ldr	r3, [pc, #160]	; 7ff4 <strspn@plt+0x52dc>
    7f50:	add	r0, pc, r0
    7f54:	add	r1, pc, r1
    7f58:	add	r3, pc, r3
    7f5c:	bl	32874 <strspn@plt+0x2fb5c>
    7f60:	ldr	r0, [pc, #144]	; 7ff8 <strspn@plt+0x52e0>
    7f64:	mov	r2, #96	; 0x60
    7f68:	ldr	r1, [pc, #140]	; 7ffc <strspn@plt+0x52e4>
    7f6c:	ldr	r3, [pc, #140]	; 8000 <strspn@plt+0x52e8>
    7f70:	add	r0, pc, r0
    7f74:	add	r1, pc, r1
    7f78:	add	r3, pc, r3
    7f7c:	bl	32874 <strspn@plt+0x2fb5c>
    7f80:	ldr	r0, [pc, #124]	; 8004 <strspn@plt+0x52ec>
    7f84:	mov	r2, #157	; 0x9d
    7f88:	ldr	r1, [pc, #120]	; 8008 <strspn@plt+0x52f0>
    7f8c:	ldr	r3, [pc, #120]	; 800c <strspn@plt+0x52f4>
    7f90:	add	r0, pc, r0
    7f94:	add	r1, pc, r1
    7f98:	add	r3, pc, r3
    7f9c:	bl	32874 <strspn@plt+0x2fb5c>
    7fa0:	ldr	r0, [pc, #104]	; 8010 <strspn@plt+0x52f8>
    7fa4:	mov	r2, #152	; 0x98
    7fa8:	ldr	r1, [pc, #100]	; 8014 <strspn@plt+0x52fc>
    7fac:	ldr	r3, [pc, #100]	; 8018 <strspn@plt+0x5300>
    7fb0:	add	r0, pc, r0
    7fb4:	add	r1, pc, r1
    7fb8:	add	r3, pc, r3
    7fbc:	bl	32874 <strspn@plt+0x2fb5c>
    7fc0:	ldr	r0, [pc, #84]	; 801c <strspn@plt+0x5304>
    7fc4:	mov	r2, #146	; 0x92
    7fc8:	ldr	r1, [pc, #80]	; 8020 <strspn@plt+0x5308>
    7fcc:	ldr	r3, [pc, #80]	; 8024 <strspn@plt+0x530c>
    7fd0:	add	r0, pc, r0
    7fd4:	add	r1, pc, r1
    7fd8:	add	r3, pc, r3
    7fdc:	bl	32874 <strspn@plt+0x2fb5c>
    7fe0:	muleq	r2, r4, sp
    7fe4:	andeq	lr, r2, r8, lsl #17
    7fe8:	andeq	pc, r2, r4, lsl #15
    7fec:	andeq	lr, r2, r4, ror #26
    7ff0:	andeq	lr, r2, r8, ror #16
    7ff4:	andeq	pc, r2, r4, ror #14
    7ff8:	andeq	lr, r2, r4, lsr #17
    7ffc:	andeq	lr, r2, r8, asr #16
    8000:	andeq	pc, r2, r4, asr #14
    8004:	andeq	lr, r2, r8, lsl #27
    8008:	andeq	lr, r2, r8, lsr #16
    800c:	andeq	pc, r2, r4, lsr #14
    8010:	andeq	lr, r2, ip, asr #26
    8014:	andeq	lr, r2, r8, lsl #16
    8018:	andeq	pc, r2, r4, lsl #14
    801c:	andeq	lr, r2, r0, lsl #26
    8020:	andeq	lr, r2, r8, ror #15
    8024:	andeq	pc, r2, r4, ror #13
    8028:	push	{r3, lr}
    802c:	subs	r3, r0, #0
    8030:	beq	8058 <strspn@plt+0x5340>
    8034:	dmb	sy
    8038:	ldrex	r2, [r3]
    803c:	sub	r2, r2, #1
    8040:	strex	r1, r2, [r3]
    8044:	cmp	r1, #0
    8048:	bne	8038 <strspn@plt+0x5320>
    804c:	cmp	r2, #0
    8050:	dmb	sy
    8054:	beq	8060 <strspn@plt+0x5348>
    8058:	mov	r0, #0
    805c:	pop	{r3, pc}
    8060:	bl	7dac <strspn@plt+0x5094>
    8064:	mov	r0, #0
    8068:	pop	{r3, pc}
    806c:	push	{r4, lr}
    8070:	subs	r4, r0, #0
    8074:	popeq	{r4, pc}
    8078:	ldr	r3, [r4, #4]
    807c:	cmp	r3, #6
    8080:	popeq	{r4, pc}
    8084:	bl	6ef0 <strspn@plt+0x41d8>
    8088:	cmp	r0, #0
    808c:	popne	{r4, pc}
    8090:	mov	r3, #6
    8094:	mov	r0, r4
    8098:	str	r3, [r4, #4]
    809c:	bl	7d04 <strspn@plt+0x4fec>
    80a0:	mov	r0, r4
    80a4:	bl	59fc <strspn@plt+0x2ce4>
    80a8:	ldrb	r3, [r4, #24]
    80ac:	tst	r3, #1
    80b0:	popne	{r4, pc}
    80b4:	mov	r0, r4
    80b8:	pop	{r4, lr}
    80bc:	b	5748 <strspn@plt+0x2a30>
    80c0:	ldr	ip, [pc, #3840]	; 8fc8 <strspn@plt+0x62b0>
    80c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    80c8:	mov	r9, r1
    80cc:	ldr	r1, [pc, #3832]	; 8fcc <strspn@plt+0x62b4>
    80d0:	add	ip, pc, ip
    80d4:	mov	r5, r3
    80d8:	sub	sp, sp, #236	; 0xec
    80dc:	mov	r3, ip
    80e0:	mov	r6, r0
    80e4:	ldr	fp, [ip, r1]
    80e8:	mov	r4, r2
    80ec:	ldr	r8, [sp, #272]	; 0x110
    80f0:	ldr	r3, [fp]
    80f4:	str	r3, [sp, #228]	; 0xe4
    80f8:	bl	6cf0 <strspn@plt+0x3fd8>
    80fc:	cmp	r6, #0
    8100:	mov	r7, r0
    8104:	beq	8c48 <strspn@plt+0x5f30>
    8108:	mov	r0, r6
    810c:	bl	6ef0 <strspn@plt+0x41d8>
    8110:	cmp	r0, #0
    8114:	bne	8bd8 <strspn@plt+0x5ec0>
    8118:	ldr	r3, [r6, #1016]	; 0x3f8
    811c:	cmp	r3, #0
    8120:	bne	8c20 <strspn@plt+0x5f08>
    8124:	ldr	r3, [r6, #1020]	; 0x3fc
    8128:	cmp	r3, #0
    812c:	bne	8c00 <strspn@plt+0x5ee8>
    8130:	ldr	r3, [r6, #4]
    8134:	cmp	r3, #6
    8138:	addls	pc, pc, r3, lsl #2
    813c:	b	8438 <strspn@plt+0x5720>
    8140:	b	818c <strspn@plt+0x5474>
    8144:	b	8194 <strspn@plt+0x547c>
    8148:	b	81d0 <strspn@plt+0x54b8>
    814c:	b	8338 <strspn@plt+0x5620>
    8150:	b	8338 <strspn@plt+0x5620>
    8154:	b	81dc <strspn@plt+0x54c4>
    8158:	b	815c <strspn@plt+0x5444>
    815c:	mvn	r5, #103	; 0x67
    8160:	cmp	r7, #0
    8164:	beq	8170 <strspn@plt+0x5458>
    8168:	mov	r0, r7
    816c:	bl	8028 <strspn@plt+0x5310>
    8170:	ldr	r2, [sp, #228]	; 0xe4
    8174:	mov	r0, r5
    8178:	ldr	r3, [fp]
    817c:	cmp	r2, r3
    8180:	bne	8ab0 <strspn@plt+0x5d98>
    8184:	add	sp, sp, #236	; 0xec
    8188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    818c:	mvn	r5, #106	; 0x6a
    8190:	b	8160 <strspn@plt+0x5448>
    8194:	mov	r0, r6
    8198:	bl	f8f4 <strspn@plt+0xcbdc>
    819c:	cmn	r0, #104	; 0x68
    81a0:	beq	8428 <strspn@plt+0x5710>
    81a4:	add	r3, r0, #108	; 0x6c
    81a8:	cmn	r0, #32
    81ac:	cmpne	r3, #1
    81b0:	bls	8428 <strspn@plt+0x5710>
    81b4:	cmp	r0, #0
    81b8:	blt	8674 <strspn@plt+0x595c>
    81bc:	cmp	r8, #0
    81c0:	mov	r5, r0
    81c4:	movne	r3, #0
    81c8:	strne	r3, [r8]
    81cc:	b	8160 <strspn@plt+0x5448>
    81d0:	mov	r0, r6
    81d4:	bl	fa34 <strspn@plt+0xcd1c>
    81d8:	b	819c <strspn@plt+0x5484>
    81dc:	ldr	r0, [r6, #128]	; 0x80
    81e0:	mov	r3, #0
    81e4:	str	r3, [sp, #112]	; 0x70
    81e8:	bl	30d5c <strspn@plt+0x2e044>
    81ec:	subs	r9, r0, #0
    81f0:	beq	8684 <strspn@plt+0x596c>
    81f4:	ldr	r3, [pc, #3540]	; 8fd0 <strspn@plt+0x62b8>
    81f8:	mov	r2, #0
    81fc:	str	r2, [sp, #152]	; 0x98
    8200:	add	ip, sp, #112	; 0x70
    8204:	add	r3, pc, r3
    8208:	str	r2, [sp, #156]	; 0x9c
    820c:	add	r3, r3, #24
    8210:	str	r2, [sp, #160]	; 0xa0
    8214:	ldrd	r4, [r9, #16]
    8218:	add	r8, sp, #152	; 0x98
    821c:	ldm	r3, {r0, r1, r2}
    8220:	add	r3, sp, #164	; 0xa4
    8224:	str	ip, [sp, #4]
    8228:	str	r3, [sp]
    822c:	stm	r3, {r0, r1, r2}
    8230:	mov	r2, r4
    8234:	mov	r3, r5
    8238:	mov	r0, r6
    823c:	bl	17ea0 <strspn@plt+0x15188>
    8240:	cmp	r0, #0
    8244:	blt	84f0 <strspn@plt+0x57d8>
    8248:	mov	r0, r6
    824c:	ldr	r1, [sp, #112]	; 0x70
    8250:	add	r8, sp, #152	; 0x98
    8254:	bl	6d84 <strspn@plt+0x406c>
    8258:	cmp	r0, #0
    825c:	blt	867c <strspn@plt+0x5964>
    8260:	ldrd	r2, [r9, #8]
    8264:	orrs	r5, r2, r3
    8268:	bne	8488 <strspn@plt+0x5770>
    826c:	ldr	r0, [r6, #128]	; 0x80
    8270:	add	r1, r9, #16
    8274:	add	r8, sp, #152	; 0x98
    8278:	bl	30c28 <strspn@plt+0x2df10>
    827c:	ldr	r1, [sp, #112]	; 0x70
    8280:	mov	r3, #0
    8284:	mov	r2, #0
    8288:	sub	r4, r9, #32
    828c:	strd	r2, [r9, #16]
    8290:	add	r8, sp, #152	; 0x98
    8294:	ldr	r3, [r6, #416]	; 0x1a0
    8298:	mov	r0, r4
    829c:	str	r1, [r6, #1016]	; 0x3f8
    82a0:	add	r3, r3, #1
    82a4:	str	r3, [r6, #416]	; 0x1a0
    82a8:	bl	26e7c <strspn@plt+0x24164>
    82ac:	str	r0, [r6, #1020]	; 0x3fc
    82b0:	add	r8, sp, #152	; 0x98
    82b4:	ldr	r2, [r9]
    82b8:	mov	r0, r6
    82bc:	mov	r3, r8
    82c0:	ldr	r1, [sp, #112]	; 0x70
    82c4:	str	r2, [r6, #1024]	; 0x400
    82c8:	ldr	r2, [r9, #-24]	; 0xffffffe8
    82cc:	str	r2, [r6, #1028]	; 0x404
    82d0:	ldr	ip, [r9]
    82d4:	ldr	r2, [r9, #-24]	; 0xffffffe8
    82d8:	blx	ip
    82dc:	mov	r3, #0
    82e0:	str	r3, [r6, #1028]	; 0x404
    82e4:	str	r3, [r6, #1024]	; 0x400
    82e8:	mov	r5, r0
    82ec:	str	r3, [r6, #1020]	; 0x3fc
    82f0:	str	r3, [r6, #1016]	; 0x3f8
    82f4:	ldrb	r3, [r9, #-20]	; 0xffffffec
    82f8:	tst	r3, #32
    82fc:	bne	8474 <strspn@plt+0x575c>
    8300:	mov	r0, r4
    8304:	bl	27490 <strspn@plt+0x24778>
    8308:	mov	r1, r5
    830c:	ldr	r0, [sp, #112]	; 0x70
    8310:	mov	r2, r8
    8314:	bl	26c24 <strspn@plt+0x23f0c>
    8318:	mov	r5, r0
    831c:	mov	r0, r8
    8320:	bl	c75c <strspn@plt+0x9a44>
    8324:	ldr	r0, [sp, #112]	; 0x70
    8328:	cmp	r0, #0
    832c:	beq	8160 <strspn@plt+0x5448>
    8330:	bl	16b80 <strspn@plt+0x13e68>
    8334:	b	8160 <strspn@plt+0x5448>
    8338:	ldr	r0, [r6, #124]	; 0x7c
    833c:	mov	r3, #0
    8340:	str	r3, [sp, #116]	; 0x74
    8344:	str	r3, [sp, #120]	; 0x78
    8348:	str	r3, [sp, #124]	; 0x7c
    834c:	str	r3, [sp, #100]	; 0x64
    8350:	bl	31fc8 <strspn@plt+0x2f2b0>
    8354:	cmp	r0, #0
    8358:	str	r0, [sp, #64]	; 0x40
    835c:	beq	84ac <strspn@plt+0x5794>
    8360:	mov	r0, #1
    8364:	add	r1, sp, #116	; 0x74
    8368:	str	r1, [sp, #80]	; 0x50
    836c:	bl	2ec10 <strspn@plt+0x2bef8>
    8370:	ldr	ip, [sp, #64]	; 0x40
    8374:	ldrd	r2, [ip, #8]
    8378:	cmp	r1, r3
    837c:	cmpeq	r0, r2
    8380:	addcc	r1, sp, #116	; 0x74
    8384:	strcc	r1, [sp, #80]	; 0x50
    8388:	movcc	sl, #0
    838c:	bcs	84fc <strspn@plt+0x57e4>
    8390:	ldr	r0, [sp, #100]	; 0x64
    8394:	cmp	r0, #0
    8398:	beq	83a0 <strspn@plt+0x5688>
    839c:	bl	16b80 <strspn@plt+0x13e68>
    83a0:	ldr	r0, [sp, #80]	; 0x50
    83a4:	bl	c75c <strspn@plt+0x9a44>
    83a8:	cmp	sl, #0
    83ac:	beq	84bc <strspn@plt+0x57a4>
    83b0:	mvn	r3, sl
    83b4:	mov	r5, #0
    83b8:	lsr	r3, r3, #31
    83bc:	str	r5, [sp, #60]	; 0x3c
    83c0:	cmp	r8, #0
    83c4:	moveq	r3, #0
    83c8:	andne	r3, r3, #1
    83cc:	ldr	r4, [sp, #60]	; 0x3c
    83d0:	cmp	r3, #0
    83d4:	mov	r5, sl
    83d8:	movne	r3, #0
    83dc:	strne	r3, [r8]
    83e0:	cmp	r4, #0
    83e4:	beq	83f0 <strspn@plt+0x56d8>
    83e8:	ldr	r0, [sp, #60]	; 0x3c
    83ec:	bl	16b80 <strspn@plt+0x13e68>
    83f0:	cmn	r5, #104	; 0x68
    83f4:	cmnne	r5, #107	; 0x6b
    83f8:	beq	8408 <strspn@plt+0x56f0>
    83fc:	cmn	r5, #108	; 0x6c
    8400:	cmnne	r5, #32
    8404:	bne	8160 <strspn@plt+0x5448>
    8408:	mov	r0, r6
    840c:	bl	55dc <strspn@plt+0x28c4>
    8410:	cmp	r8, #0
    8414:	moveq	r5, #1
    8418:	movne	r3, #0
    841c:	movne	r5, #1
    8420:	strne	r3, [r8]
    8424:	b	8160 <strspn@plt+0x5448>
    8428:	mov	r0, r6
    842c:	bl	55dc <strspn@plt+0x28c4>
    8430:	mov	r0, #1
    8434:	b	81bc <strspn@plt+0x54a4>
    8438:	ldr	r0, [pc, #2964]	; 8fd4 <strspn@plt+0x62bc>
    843c:	movw	r2, #2776	; 0xad8
    8440:	ldr	r1, [pc, #2960]	; 8fd8 <strspn@plt+0x62c0>
    8444:	ldr	r3, [pc, #2960]	; 8fdc <strspn@plt+0x62c4>
    8448:	add	r0, pc, r0
    844c:	add	r1, pc, r1
    8450:	add	r3, pc, r3
    8454:	bl	32b0c <strspn@plt+0x2fdf4>
    8458:	mov	r4, r0
    845c:	cmp	r7, #0
    8460:	beq	846c <strspn@plt+0x5754>
    8464:	mov	r0, r7
    8468:	bl	8028 <strspn@plt+0x5310>
    846c:	mov	r0, r4
    8470:	bl	2cb8 <_Unwind_Resume@plt>
    8474:	mov	r0, r4
    8478:	bl	26f00 <strspn@plt+0x241e8>
    847c:	mov	r0, r4
    8480:	bl	27490 <strspn@plt+0x24778>
    8484:	b	8300 <strspn@plt+0x55e8>
    8488:	ldr	r0, [r6, #124]	; 0x7c
    848c:	mov	r1, r9
    8490:	add	r2, r9, #24
    8494:	add	r8, sp, #152	; 0x98
    8498:	bl	31f1c <strspn@plt+0x2f204>
    849c:	mov	r2, #0
    84a0:	mov	r3, #0
    84a4:	strd	r2, [r9, #8]
    84a8:	b	826c <strspn@plt+0x5554>
    84ac:	add	r2, sp, #116	; 0x74
    84b0:	ldr	sl, [sp, #64]	; 0x40
    84b4:	str	r2, [sp, #80]	; 0x50
    84b8:	b	83a0 <strspn@plt+0x5688>
    84bc:	mov	r0, r6
    84c0:	bl	52f4 <strspn@plt+0x25dc>
    84c4:	subs	sl, r0, #0
    84c8:	bne	83b0 <strspn@plt+0x5698>
    84cc:	ldr	r0, [r6, #1116]	; 0x45c
    84d0:	cmp	r0, #0
    84d4:	beq	871c <strspn@plt+0x5a04>
    84d8:	bl	26adc <strspn@plt+0x23dc4>
    84dc:	mov	r3, #1
    84e0:	mov	r4, #0
    84e4:	mov	sl, r3
    84e8:	str	r4, [sp, #60]	; 0x3c
    84ec:	b	83c0 <strspn@plt+0x56a8>
    84f0:	mov	r5, r0
    84f4:	add	r8, sp, #152	; 0x98
    84f8:	b	831c <strspn@plt+0x5604>
    84fc:	ldr	r2, [pc, #2780]	; 8fe0 <strspn@plt+0x62c8>
    8500:	add	r3, sp, #128	; 0x80
    8504:	ldrd	r0, [ip, #16]
    8508:	add	ip, sp, #100	; 0x64
    850c:	add	r2, pc, r2
    8510:	str	r3, [sp]
    8514:	str	ip, [sp, #4]
    8518:	add	ip, sp, #116	; 0x74
    851c:	strd	r0, [sp, #72]	; 0x48
    8520:	ldm	r2, {r0, r1, r2}
    8524:	str	ip, [sp, #80]	; 0x50
    8528:	stm	r3, {r0, r1, r2}
    852c:	mov	r0, r6
    8530:	ldrd	r2, [sp, #72]	; 0x48
    8534:	bl	17ea0 <strspn@plt+0x15188>
    8538:	subs	sl, r0, #0
    853c:	addlt	lr, sp, #116	; 0x74
    8540:	strlt	lr, [sp, #80]	; 0x50
    8544:	blt	8390 <strspn@plt+0x5678>
    8548:	mov	r0, r6
    854c:	ldr	r1, [sp, #100]	; 0x64
    8550:	add	r2, sp, #116	; 0x74
    8554:	str	r2, [sp, #80]	; 0x50
    8558:	bl	6d84 <strspn@plt+0x406c>
    855c:	subs	sl, r0, #0
    8560:	addlt	r3, sp, #116	; 0x74
    8564:	strlt	r3, [sp, #80]	; 0x50
    8568:	blt	8390 <strspn@plt+0x5678>
    856c:	ldr	r0, [r6, #124]	; 0x7c
    8570:	add	ip, sp, #116	; 0x74
    8574:	str	ip, [sp, #80]	; 0x50
    8578:	bl	31fe8 <strspn@plt+0x2f2d0>
    857c:	ldr	lr, [sp, #64]	; 0x40
    8580:	cmp	lr, r0
    8584:	bne	8f58 <strspn@plt+0x6240>
    8588:	ldr	ip, [sp, #64]	; 0x40
    858c:	mov	r2, #0
    8590:	mov	r3, #0
    8594:	add	lr, sp, #116	; 0x74
    8598:	add	r1, ip, #16
    859c:	str	lr, [sp, #80]	; 0x50
    85a0:	strd	r2, [ip, #8]
    85a4:	ldr	r0, [r6, #128]	; 0x80
    85a8:	bl	30c28 <strspn@plt+0x2df10>
    85ac:	ldr	r0, [sp, #64]	; 0x40
    85b0:	mov	r2, #0
    85b4:	ldr	r1, [sp, #100]	; 0x64
    85b8:	mov	r3, #0
    85bc:	sub	sl, r0, #32
    85c0:	strd	r2, [r0, #16]
    85c4:	add	r2, sp, #116	; 0x74
    85c8:	ldr	r3, [r6, #416]	; 0x1a0
    85cc:	mov	r0, sl
    85d0:	str	r1, [r6, #1016]	; 0x3f8
    85d4:	add	r3, r3, #1
    85d8:	str	r3, [r6, #416]	; 0x1a0
    85dc:	str	r2, [sp, #80]	; 0x50
    85e0:	bl	26e7c <strspn@plt+0x24164>
    85e4:	ldr	ip, [sp, #64]	; 0x40
    85e8:	add	r3, sp, #116	; 0x74
    85ec:	str	r0, [r6, #1020]	; 0x3fc
    85f0:	mov	r0, r6
    85f4:	ldr	r1, [sp, #100]	; 0x64
    85f8:	ldr	r2, [ip]
    85fc:	mov	lr, ip
    8600:	str	r3, [sp, #80]	; 0x50
    8604:	str	r2, [r6, #1024]	; 0x400
    8608:	ldr	r2, [ip, #-24]	; 0xffffffe8
    860c:	str	r2, [r6, #1028]	; 0x404
    8610:	ldr	ip, [ip]
    8614:	ldr	r2, [lr, #-24]	; 0xffffffe8
    8618:	blx	ip
    861c:	str	r0, [sp, #72]	; 0x48
    8620:	mov	r3, #0
    8624:	ldr	r0, [sp, #64]	; 0x40
    8628:	str	r3, [r6, #1028]	; 0x404
    862c:	str	r3, [r6, #1024]	; 0x400
    8630:	str	r3, [r6, #1020]	; 0x3fc
    8634:	str	r3, [r6, #1016]	; 0x3f8
    8638:	ldrb	r3, [r0, #-20]	; 0xffffffec
    863c:	tst	r3, #32
    8640:	beq	8654 <strspn@plt+0x593c>
    8644:	mov	r0, sl
    8648:	bl	26f00 <strspn@plt+0x241e8>
    864c:	mov	r0, sl
    8650:	bl	27490 <strspn@plt+0x24778>
    8654:	mov	r0, sl
    8658:	bl	27490 <strspn@plt+0x24778>
    865c:	ldr	r1, [sp, #72]	; 0x48
    8660:	ldr	r0, [sp, #100]	; 0x64
    8664:	ldr	r2, [sp, #80]	; 0x50
    8668:	bl	26c24 <strspn@plt+0x23f0c>
    866c:	mov	sl, r0
    8670:	b	8390 <strspn@plt+0x5678>
    8674:	mov	r5, r0
    8678:	b	8160 <strspn@plt+0x5448>
    867c:	add	r8, sp, #152	; 0x98
    8680:	b	8318 <strspn@plt+0x5600>
    8684:	ldr	ip, [pc, #2392]	; 8fe4 <strspn@plt+0x62cc>
    8688:	mov	r0, r6
    868c:	ldr	r2, [pc, #2388]	; 8fe8 <strspn@plt+0x62d0>
    8690:	add	r1, sp, #112	; 0x70
    8694:	ldr	r3, [pc, #2384]	; 8fec <strspn@plt+0x62d4>
    8698:	add	ip, pc, ip
    869c:	add	r2, pc, r2
    86a0:	str	ip, [sp]
    86a4:	add	r3, pc, r3
    86a8:	bl	16be0 <strspn@plt+0x13ec8>
    86ac:	cmp	r0, #0
    86b0:	blt	8710 <strspn@plt+0x59f8>
    86b4:	mov	r0, r6
    86b8:	ldr	r1, [sp, #112]	; 0x70
    86bc:	bl	16984 <strspn@plt+0x13c6c>
    86c0:	mov	r0, r6
    86c4:	ldr	r1, [sp, #112]	; 0x70
    86c8:	bl	6d84 <strspn@plt+0x406c>
    86cc:	subs	r5, r0, #0
    86d0:	blt	8324 <strspn@plt+0x560c>
    86d4:	mov	r0, r6
    86d8:	bl	806c <strspn@plt+0x5354>
    86dc:	ldr	r1, [sp, #112]	; 0x70
    86e0:	mov	r0, r6
    86e4:	ldr	r3, [r6, #416]	; 0x1a0
    86e8:	str	r1, [r6, #1016]	; 0x3f8
    86ec:	add	r3, r3, #1
    86f0:	str	r3, [r6, #416]	; 0x1a0
    86f4:	bl	5420 <strspn@plt+0x2708>
    86f8:	subs	r5, r0, #0
    86fc:	beq	89a4 <strspn@plt+0x5c8c>
    8700:	ldr	r0, [sp, #112]	; 0x70
    8704:	mov	r3, #0
    8708:	str	r3, [r6, #1016]	; 0x3f8
    870c:	b	8328 <strspn@plt+0x5610>
    8710:	mov	r5, r0
    8714:	ldr	r0, [sp, #112]	; 0x70
    8718:	b	8328 <strspn@plt+0x5610>
    871c:	ldr	r3, [r6, #4]
    8720:	sub	r3, r3, #3
    8724:	cmp	r3, #1
    8728:	bhi	9218 <strspn@plt+0x6500>
    872c:	str	sl, [sp, #80]	; 0x50
    8730:	b	875c <strspn@plt+0x5a44>
    8734:	mov	r0, r6
    8738:	mov	r1, r9
    873c:	mov	r2, r4
    8740:	mov	r3, r5
    8744:	bl	5b38 <strspn@plt+0x2e20>
    8748:	cmp	r0, #0
    874c:	blt	89d8 <strspn@plt+0x5cc0>
    8750:	beq	89e0 <strspn@plt+0x5cc8>
    8754:	mov	ip, #1
    8758:	str	ip, [sp, #80]	; 0x50
    875c:	ldr	r3, [r6, #44]	; 0x2c
    8760:	cmp	r3, #0
    8764:	beq	8734 <strspn@plt+0x5a1c>
    8768:	ldr	r0, [r6, #40]	; 0x28
    876c:	sub	r3, r3, #1
    8770:	lsl	r2, r3, #2
    8774:	mov	r1, r0
    8778:	ldr	r4, [r1], #4
    877c:	str	r3, [r6, #44]	; 0x2c
    8780:	str	r4, [sp, #60]	; 0x3c
    8784:	bl	276c <memmove@plt>
    8788:	cmp	r4, #0
    878c:	beq	84dc <strspn@plt+0x57c4>
    8790:	ldr	r5, [sp, #60]	; 0x3c
    8794:	ldr	r3, [r6, #416]	; 0x1a0
    8798:	str	r5, [r6, #1016]	; 0x3f8
    879c:	add	r3, r3, #1
    87a0:	str	r3, [r6, #416]	; 0x1a0
    87a4:	bl	331ec <strspn@plt+0x304d4>
    87a8:	cmp	r0, #6
    87ac:	bgt	8ab4 <strspn@plt+0x5d9c>
    87b0:	ldr	r3, [r6, #4]
    87b4:	cmp	r3, #3
    87b8:	beq	8a80 <strspn@plt+0x5d68>
    87bc:	ldr	r4, [sp, #60]	; 0x3c
    87c0:	ldr	r1, [r4, #244]	; 0xf4
    87c4:	mov	r3, #0
    87c8:	str	r3, [sp, #104]	; 0x68
    87cc:	str	r3, [sp, #140]	; 0x8c
    87d0:	str	r3, [sp, #144]	; 0x90
    87d4:	str	r3, [sp, #148]	; 0x94
    87d8:	ldrb	r3, [r1, #1]
    87dc:	sub	r3, r3, #2
    87e0:	cmp	r3, #1
    87e4:	bhi	8a78 <strspn@plt+0x5d60>
    87e8:	ldrb	r3, [r6, #24]
    87ec:	tst	r3, #1
    87f0:	beq	8814 <strspn@plt+0x5afc>
    87f4:	mov	r1, #968	; 0x3c8
    87f8:	mov	r2, #8
    87fc:	ldrd	r0, [r1, r6]
    8800:	mov	r3, #0
    8804:	and	r2, r2, r0
    8808:	and	r3, r3, r1
    880c:	orrs	ip, r2, r3
    8810:	bne	8a78 <strspn@plt+0x5d60>
    8814:	ldr	r4, [sp, #60]	; 0x3c
    8818:	ldr	r0, [r4, #28]
    881c:	cmp	r0, #0
    8820:	beq	8840 <strspn@plt+0x5b28>
    8824:	ldr	r1, [r6, #80]	; 0x50
    8828:	cmp	r1, #0
    882c:	beq	8840 <strspn@plt+0x5b28>
    8830:	add	r5, sp, #140	; 0x8c
    8834:	bl	2ac80 <strspn@plt+0x27f68>
    8838:	cmp	r0, #0
    883c:	beq	8a78 <strspn@plt+0x5d60>
    8840:	ldr	r5, [sp, #60]	; 0x3c
    8844:	ldr	r0, [r6, #128]	; 0x80
    8848:	add	r1, r5, #8
    884c:	add	r5, sp, #140	; 0x8c
    8850:	bl	30c28 <strspn@plt+0x2df10>
    8854:	subs	r9, r0, #0
    8858:	beq	8a78 <strspn@plt+0x5d60>
    885c:	ldr	r4, [sp, #60]	; 0x3c
    8860:	mov	r3, #0
    8864:	mov	r2, #0
    8868:	strd	r2, [r9, #16]
    886c:	ldr	r3, [r4, #332]	; 0x14c
    8870:	sub	r4, r9, #32
    8874:	cmp	r3, #0
    8878:	beq	889c <strspn@plt+0x5b84>
    887c:	mov	r1, #968	; 0x3c8
    8880:	mov	r2, #1
    8884:	ldrd	r0, [r1, r6]
    8888:	mov	r3, #0
    888c:	and	r2, r2, r0
    8890:	and	r3, r3, r1
    8894:	orrs	r5, r2, r3
    8898:	beq	89f0 <strspn@plt+0x5cd8>
    889c:	ldr	r0, [sp, #60]	; 0x3c
    88a0:	mov	r1, #1
    88a4:	add	r5, sp, #140	; 0x8c
    88a8:	bl	1c94c <strspn@plt+0x19c34>
    88ac:	subs	sl, r0, #0
    88b0:	ldrge	sl, [sp, #60]	; 0x3c
    88b4:	blt	8a78 <strspn@plt+0x5d60>
    88b8:	ldrd	r2, [r9, #8]
    88bc:	orrs	r0, r2, r3
    88c0:	beq	88e4 <strspn@plt+0x5bcc>
    88c4:	ldr	r0, [r6, #124]	; 0x7c
    88c8:	mov	r1, r9
    88cc:	add	r2, r9, #24
    88d0:	add	r5, sp, #140	; 0x8c
    88d4:	bl	31f1c <strspn@plt+0x2f204>
    88d8:	mov	r2, #0
    88dc:	mov	r3, #0
    88e0:	strd	r2, [r9, #8]
    88e4:	mov	r0, r4
    88e8:	add	r5, sp, #140	; 0x8c
    88ec:	bl	26e7c <strspn@plt+0x24164>
    88f0:	str	r0, [r6, #1020]	; 0x3fc
    88f4:	add	r5, sp, #140	; 0x8c
    88f8:	ldr	r2, [r9]
    88fc:	mov	r0, r6
    8900:	mov	r3, r5
    8904:	mov	r1, sl
    8908:	str	r2, [r6, #1024]	; 0x400
    890c:	ldr	r2, [r9, #-24]	; 0xffffffe8
    8910:	str	r2, [r6, #1028]	; 0x404
    8914:	ldr	ip, [r9]
    8918:	ldr	r2, [r9, #-24]	; 0xffffffe8
    891c:	blx	ip
    8920:	mov	r3, #0
    8924:	str	r3, [r6, #1028]	; 0x404
    8928:	str	r3, [r6, #1024]	; 0x400
    892c:	str	r3, [r6, #1020]	; 0x3fc
    8930:	ldrb	r3, [r9, #-20]	; 0xffffffec
    8934:	str	r0, [sp, #64]	; 0x40
    8938:	tst	r3, #32
    893c:	beq	8950 <strspn@plt+0x5c38>
    8940:	mov	r0, r4
    8944:	bl	26f00 <strspn@plt+0x241e8>
    8948:	mov	r0, r4
    894c:	bl	27490 <strspn@plt+0x24778>
    8950:	mov	r0, r4
    8954:	bl	27490 <strspn@plt+0x24778>
    8958:	mov	r0, sl
    895c:	ldr	r1, [sp, #64]	; 0x40
    8960:	mov	r2, r5
    8964:	bl	26c24 <strspn@plt+0x23f0c>
    8968:	mov	sl, r0
    896c:	mov	r0, r5
    8970:	bl	c75c <strspn@plt+0x9a44>
    8974:	ldr	r0, [sp, #104]	; 0x68
    8978:	cmp	r0, #0
    897c:	beq	8984 <strspn@plt+0x5c6c>
    8980:	bl	16b80 <strspn@plt+0x13e68>
    8984:	cmp	sl, #0
    8988:	beq	8c70 <strspn@plt+0x5f58>
    898c:	mov	r2, #0
    8990:	cmp	sl, r2
    8994:	str	r2, [r6, #1016]	; 0x3f8
    8998:	movlt	r3, #0
    899c:	movge	r3, #1
    89a0:	b	83c0 <strspn@plt+0x56a8>
    89a4:	mov	r0, r6
    89a8:	ldr	r1, [sp, #112]	; 0x70
    89ac:	bl	5b8c <strspn@plt+0x2e74>
    89b0:	subs	r5, r0, #0
    89b4:	bne	8700 <strspn@plt+0x59e8>
    89b8:	ldr	r0, [sp, #112]	; 0x70
    89bc:	cmp	r8, #0
    89c0:	moveq	r5, #1
    89c4:	strne	r0, [r8]
    89c8:	movne	r0, r5
    89cc:	movne	r5, #1
    89d0:	strne	r0, [sp, #112]	; 0x70
    89d4:	b	8704 <strspn@plt+0x59ec>
    89d8:	mov	r5, r0
    89dc:	b	83f0 <strspn@plt+0x56d8>
    89e0:	ldr	sl, [sp, #80]	; 0x50
    89e4:	mov	r3, #1
    89e8:	str	r0, [sp, #60]	; 0x3c
    89ec:	b	83c0 <strspn@plt+0x56a8>
    89f0:	ldr	r1, [sp, #60]	; 0x3c
    89f4:	add	r3, sp, #152	; 0x98
    89f8:	ldr	r2, [pc, #1520]	; 8ff0 <strspn@plt+0x62d8>
    89fc:	add	r5, sp, #140	; 0x8c
    8a00:	ldrd	r0, [r1, #8]
    8a04:	add	r2, pc, r2
    8a08:	add	r2, r2, #12
    8a0c:	str	r3, [sp]
    8a10:	strd	r0, [sp, #64]	; 0x40
    8a14:	add	r1, sp, #104	; 0x68
    8a18:	str	r1, [sp, #4]
    8a1c:	ldm	r2, {r0, r1, r2}
    8a20:	stm	r3, {r0, r1, r2}
    8a24:	mov	r0, r6
    8a28:	ldrd	r2, [sp, #64]	; 0x40
    8a2c:	bl	17ea0 <strspn@plt+0x15188>
    8a30:	subs	sl, r0, #0
    8a34:	blt	8a78 <strspn@plt+0x5d60>
    8a38:	ldr	r5, [sp, #60]	; 0x3c
    8a3c:	mov	r0, r6
    8a40:	ldr	ip, [sp, #104]	; 0x68
    8a44:	ldr	lr, [sp, #60]	; 0x3c
    8a48:	ldrd	r2, [r5, #208]	; 0xd0
    8a4c:	add	r5, sp, #140	; 0x8c
    8a50:	mov	r1, ip
    8a54:	strd	r2, [ip, #208]	; 0xd0
    8a58:	ldrd	r2, [lr, #200]	; 0xc8
    8a5c:	strd	r2, [ip, #200]	; 0xc8
    8a60:	ldrd	r2, [lr, #216]	; 0xd8
    8a64:	strd	r2, [ip, #216]	; 0xd8
    8a68:	bl	6d84 <strspn@plt+0x406c>
    8a6c:	subs	sl, r0, #0
    8a70:	ldrge	sl, [sp, #104]	; 0x68
    8a74:	bge	88b8 <strspn@plt+0x5ba0>
    8a78:	add	r5, sp, #140	; 0x8c
    8a7c:	b	896c <strspn@plt+0x5c54>
    8a80:	ldr	r5, [sp, #60]	; 0x3c
    8a84:	ldr	r1, [r5, #244]	; 0xf4
    8a88:	ldrb	r3, [r1, #1]
    8a8c:	sub	r3, r3, #2
    8a90:	cmp	r3, #1
    8a94:	bhi	8aa8 <strspn@plt+0x5d90>
    8a98:	ldrd	r2, [r5, #8]
    8a9c:	cmp	r3, #0
    8aa0:	cmpeq	r2, #1
    8aa4:	beq	87c4 <strspn@plt+0x5aac>
    8aa8:	mvn	sl, #4
    8aac:	b	898c <strspn@plt+0x5c74>
    8ab0:	bl	2838 <__stack_chk_fail@plt>
    8ab4:	ldr	r5, [sp, #60]	; 0x3c
    8ab8:	ldr	r3, [r5, #244]	; 0xf4
    8abc:	ldrb	r0, [r3, #1]
    8ac0:	bl	d20c <strspn@plt+0xa4f4>
    8ac4:	str	r0, [sp, #84]	; 0x54
    8ac8:	ldr	r0, [sp, #60]	; 0x3c
    8acc:	bl	16f68 <strspn@plt+0x14250>
    8ad0:	cmp	r0, #0
    8ad4:	movne	r9, r0
    8ad8:	beq	8f00 <strspn@plt+0x61e8>
    8adc:	ldr	r0, [sp, #60]	; 0x3c
    8ae0:	bl	16f20 <strspn@plt+0x14208>
    8ae4:	cmp	r0, #0
    8ae8:	movne	r5, r0
    8aec:	beq	8ef4 <strspn@plt+0x61dc>
    8af0:	ldr	r0, [sp, #60]	; 0x3c
    8af4:	bl	16e48 <strspn@plt+0x14130>
    8af8:	cmp	r0, #0
    8afc:	movne	r4, r0
    8b00:	beq	8ee8 <strspn@plt+0x61d0>
    8b04:	ldr	r0, [sp, #60]	; 0x3c
    8b08:	bl	16e90 <strspn@plt+0x14178>
    8b0c:	cmp	r0, #0
    8b10:	strne	r0, [sp, #64]	; 0x40
    8b14:	beq	8ed8 <strspn@plt+0x61c0>
    8b18:	ldr	r0, [sp, #60]	; 0x3c
    8b1c:	bl	16ed8 <strspn@plt+0x141c0>
    8b20:	cmp	r0, #0
    8b24:	strne	r0, [sp, #72]	; 0x48
    8b28:	beq	8ebc <strspn@plt+0x61a4>
    8b2c:	ldr	r0, [sp, #60]	; 0x3c
    8b30:	ldr	r3, [r0, #244]	; 0xf4
    8b34:	ldrb	r2, [r3, #3]
    8b38:	cmp	r2, #2
    8b3c:	beq	8e9c <strspn@plt+0x6184>
    8b40:	ldrb	r1, [r3]
    8b44:	ldr	r2, [r3, #8]
    8b48:	cmp	r1, #108	; 0x6c
    8b4c:	revne	r2, r2
    8b50:	mov	lr, #0
    8b54:	ldr	r1, [sp, #60]	; 0x3c
    8b58:	ldr	ip, [r1, #40]	; 0x28
    8b5c:	ldrd	r0, [r1, #8]
    8b60:	cmp	ip, #0
    8b64:	strd	r0, [sp, #88]	; 0x58
    8b68:	beq	8ecc <strspn@plt+0x61b4>
    8b6c:	str	r5, [sp, #16]
    8b70:	mov	r0, #7
    8b74:	ldr	r5, [sp, #72]	; 0x48
    8b78:	mov	r1, #0
    8b7c:	str	r4, [sp, #20]
    8b80:	ldr	r4, [sp, #64]	; 0x40
    8b84:	str	r2, [sp, #32]
    8b88:	ldr	r2, [pc, #1124]	; 8ff4 <strspn@plt+0x62dc>
    8b8c:	ldr	r3, [sp, #84]	; 0x54
    8b90:	str	r4, [sp, #24]
    8b94:	add	r2, pc, r2
    8b98:	str	r5, [sp, #28]
    8b9c:	ldrd	r4, [sp, #88]	; 0x58
    8ba0:	str	lr, [sp, #36]	; 0x24
    8ba4:	str	r2, [sp, #4]
    8ba8:	ldr	lr, [pc, #1096]	; 8ff8 <strspn@plt+0x62e0>
    8bac:	ldr	r2, [pc, #1096]	; 8ffc <strspn@plt+0x62e4>
    8bb0:	str	r3, [sp, #8]
    8bb4:	add	lr, pc, lr
    8bb8:	str	r9, [sp, #12]
    8bbc:	movw	r3, #2504	; 0x9c8
    8bc0:	strd	r4, [sp, #40]	; 0x28
    8bc4:	add	r2, pc, r2
    8bc8:	str	ip, [sp, #48]	; 0x30
    8bcc:	str	lr, [sp]
    8bd0:	bl	32aa8 <strspn@plt+0x2fd90>
    8bd4:	b	87b0 <strspn@plt+0x5a98>
    8bd8:	ldr	r0, [pc, #1056]	; 9000 <strspn@plt+0x62e8>
    8bdc:	movw	r2, #2721	; 0xaa1
    8be0:	ldr	r1, [pc, #1052]	; 9004 <strspn@plt+0x62ec>
    8be4:	ldr	r3, [pc, #1052]	; 9008 <strspn@plt+0x62f0>
    8be8:	add	r0, pc, r0
    8bec:	add	r1, pc, r1
    8bf0:	add	r3, pc, r3
    8bf4:	bl	32b64 <strspn@plt+0x2fe4c>
    8bf8:	mvn	r5, #9
    8bfc:	b	8160 <strspn@plt+0x5448>
    8c00:	ldr	r0, [pc, #1028]	; 900c <strspn@plt+0x62f4>
    8c04:	movw	r2, #2725	; 0xaa5
    8c08:	ldr	r1, [pc, #1024]	; 9010 <strspn@plt+0x62f8>
    8c0c:	ldr	r3, [pc, #1024]	; 9014 <strspn@plt+0x62fc>
    8c10:	add	r0, pc, r0
    8c14:	add	r1, pc, r1
    8c18:	add	r3, pc, r3
    8c1c:	bl	32874 <strspn@plt+0x2fb5c>
    8c20:	ldr	r0, [pc, #1008]	; 9018 <strspn@plt+0x6300>
    8c24:	movw	r2, #2724	; 0xaa4
    8c28:	ldr	r1, [pc, #1004]	; 901c <strspn@plt+0x6304>
    8c2c:	ldr	r3, [pc, #1004]	; 9020 <strspn@plt+0x6308>
    8c30:	add	r0, pc, r0
    8c34:	add	r1, pc, r1
    8c38:	add	r3, pc, r3
    8c3c:	bl	32b64 <strspn@plt+0x2fe4c>
    8c40:	mvn	r5, #15
    8c44:	b	8160 <strspn@plt+0x5448>
    8c48:	ldr	r0, [pc, #980]	; 9024 <strspn@plt+0x630c>
    8c4c:	mov	r2, #2720	; 0xaa0
    8c50:	ldr	r1, [pc, #976]	; 9028 <strspn@plt+0x6310>
    8c54:	ldr	r3, [pc, #976]	; 902c <strspn@plt+0x6314>
    8c58:	add	r0, pc, r0
    8c5c:	add	r1, pc, r1
    8c60:	add	r3, pc, r3
    8c64:	bl	32b64 <strspn@plt+0x2fe4c>
    8c68:	mvn	r5, #21
    8c6c:	b	8160 <strspn@plt+0x5448>
    8c70:	mov	r3, #968	; 0x3c8
    8c74:	mov	r0, #8
    8c78:	ldrd	r2, [r3, r6]
    8c7c:	mov	r1, #0
    8c80:	and	r0, r0, r2
    8c84:	and	r1, r1, r3
    8c88:	orrs	r4, r0, r1
    8c8c:	bne	8cf0 <strspn@plt+0x5fd8>
    8c90:	ldr	r5, [sp, #60]	; 0x3c
    8c94:	ldr	r1, [r5, #332]	; 0x14c
    8c98:	cmp	r1, #0
    8c9c:	beq	8cf0 <strspn@plt+0x5fd8>
    8ca0:	mov	r0, #1
    8ca4:	mov	r1, #0
    8ca8:	and	r2, r2, r0
    8cac:	and	r3, r3, r1
    8cb0:	orrs	ip, r2, r3
    8cb4:	bne	8cf0 <strspn@plt+0x5fd8>
    8cb8:	ldr	r3, [r5, #244]	; 0xf4
    8cbc:	ldrb	r3, [r3, #1]
    8cc0:	cmp	r3, #1
    8cc4:	beq	8cd0 <strspn@plt+0x5fb8>
    8cc8:	mov	sl, #1
    8ccc:	b	898c <strspn@plt+0x5c74>
    8cd0:	ldr	r1, [pc, #856]	; 9030 <strspn@plt+0x6318>
    8cd4:	mov	r0, r5
    8cd8:	ldr	r2, [pc, #852]	; 9034 <strspn@plt+0x631c>
    8cdc:	add	r1, pc, r1
    8ce0:	add	r2, pc, r2
    8ce4:	bl	25eb0 <strspn@plt+0x23198>
    8ce8:	subs	sl, r0, #0
    8cec:	bne	898c <strspn@plt+0x5c74>
    8cf0:	mov	r0, r6
    8cf4:	ldr	r1, [sp, #60]	; 0x3c
    8cf8:	bl	5420 <strspn@plt+0x2708>
    8cfc:	subs	sl, r0, #0
    8d00:	bne	898c <strspn@plt+0x5c74>
    8d04:	mov	r0, r6
    8d08:	ldr	r1, [sp, #60]	; 0x3c
    8d0c:	bl	5b8c <strspn@plt+0x2e74>
    8d10:	subs	sl, r0, #0
    8d14:	bne	898c <strspn@plt+0x5c74>
    8d18:	mov	r1, #968	; 0x3c8
    8d1c:	mov	r2, #8
    8d20:	ldrd	r0, [r1, r6]
    8d24:	mov	r3, #0
    8d28:	str	sl, [sp, #108]	; 0x6c
    8d2c:	and	r2, r2, r0
    8d30:	and	r3, r3, r1
    8d34:	orrs	lr, r2, r3
    8d38:	bne	8d5c <strspn@plt+0x6044>
    8d3c:	ldrb	r3, [r6, #25]
    8d40:	tst	r3, #64	; 0x40
    8d44:	bne	8d5c <strspn@plt+0x6044>
    8d48:	ldr	r4, [sp, #60]	; 0x3c
    8d4c:	ldr	r5, [r4, #244]	; 0xf4
    8d50:	ldrb	r3, [r5, #1]
    8d54:	cmp	r3, #1
    8d58:	beq	90a4 <strspn@plt+0x638c>
    8d5c:	mov	r0, r6
    8d60:	ldr	r1, [sp, #60]	; 0x3c
    8d64:	bl	24878 <strspn@plt+0x21b60>
    8d68:	subs	sl, r0, #0
    8d6c:	mov	r3, #0
    8d70:	str	r3, [r6, #1016]	; 0x3f8
    8d74:	bne	91ec <strspn@plt+0x64d4>
    8d78:	cmp	r8, #0
    8d7c:	beq	8da4 <strspn@plt+0x608c>
    8d80:	ldr	r0, [sp, #60]	; 0x3c
    8d84:	mov	r1, #1
    8d88:	bl	1c94c <strspn@plt+0x19c34>
    8d8c:	cmp	r0, #0
    8d90:	blt	8e94 <strspn@plt+0x617c>
    8d94:	ldr	r5, [sp, #60]	; 0x3c
    8d98:	str	r5, [r8]
    8d9c:	mov	r5, #1
    8da0:	b	8160 <strspn@plt+0x5448>
    8da4:	ldr	r4, [sp, #60]	; 0x3c
    8da8:	ldr	r3, [r4, #244]	; 0xf4
    8dac:	ldrb	r3, [r3, #1]
    8db0:	cmp	r3, #1
    8db4:	movne	r5, #1
    8db8:	bne	83e8 <strspn@plt+0x56d0>
    8dbc:	bl	331ec <strspn@plt+0x304d4>
    8dc0:	cmp	r0, #6
    8dc4:	ble	8e68 <strspn@plt+0x6150>
    8dc8:	ldr	r0, [sp, #60]	; 0x3c
    8dcc:	bl	16f68 <strspn@plt+0x14250>
    8dd0:	cmp	r0, #0
    8dd4:	movne	sl, r0
    8dd8:	ldreq	sl, [pc, #600]	; 9038 <strspn@plt+0x6320>
    8ddc:	addeq	sl, pc, sl
    8de0:	ldr	r0, [sp, #60]	; 0x3c
    8de4:	bl	16e48 <strspn@plt+0x14130>
    8de8:	cmp	r0, #0
    8dec:	movne	r9, r0
    8df0:	ldreq	r9, [pc, #580]	; 903c <strspn@plt+0x6324>
    8df4:	addeq	r9, pc, r9
    8df8:	ldr	r0, [sp, #60]	; 0x3c
    8dfc:	bl	16e90 <strspn@plt+0x14178>
    8e00:	cmp	r0, #0
    8e04:	movne	r5, r0
    8e08:	ldreq	r5, [pc, #560]	; 9040 <strspn@plt+0x6328>
    8e0c:	addeq	r5, pc, r5
    8e10:	ldr	r0, [sp, #60]	; 0x3c
    8e14:	bl	16ed8 <strspn@plt+0x141c0>
    8e18:	cmp	r0, #0
    8e1c:	movne	r2, r0
    8e20:	ldreq	r2, [pc, #540]	; 9044 <strspn@plt+0x632c>
    8e24:	addeq	r2, pc, r2
    8e28:	ldr	lr, [pc, #536]	; 9048 <strspn@plt+0x6330>
    8e2c:	mov	r0, #7
    8e30:	ldr	ip, [pc, #532]	; 904c <strspn@plt+0x6334>
    8e34:	mov	r1, #0
    8e38:	str	r2, [sp, #20]
    8e3c:	add	lr, pc, lr
    8e40:	ldr	r2, [pc, #520]	; 9050 <strspn@plt+0x6338>
    8e44:	add	ip, pc, ip
    8e48:	str	sl, [sp, #8]
    8e4c:	mov	r3, #2592	; 0xa20
    8e50:	str	r9, [sp, #12]
    8e54:	add	r2, pc, r2
    8e58:	str	r5, [sp, #16]
    8e5c:	str	lr, [sp]
    8e60:	str	ip, [sp, #4]
    8e64:	bl	32aa8 <strspn@plt+0x2fd90>
    8e68:	ldr	r0, [sp, #60]	; 0x3c
    8e6c:	ldr	r1, [pc, #480]	; 9054 <strspn@plt+0x633c>
    8e70:	ldr	r2, [pc, #480]	; 9058 <strspn@plt+0x6340>
    8e74:	add	r1, pc, r1
    8e78:	ldr	r3, [r0, #16]
    8e7c:	add	r2, pc, r2
    8e80:	bl	25eb0 <strspn@plt+0x23198>
    8e84:	cmp	r0, #0
    8e88:	movlt	r5, r0
    8e8c:	movge	r5, #1
    8e90:	b	83e8 <strspn@plt+0x56d0>
    8e94:	mov	r5, r0
    8e98:	b	83e8 <strspn@plt+0x56d0>
    8e9c:	ldrb	r2, [r3]
    8ea0:	ldr	r1, [r3, #8]
    8ea4:	cmp	r2, #108	; 0x6c
    8ea8:	ldr	r3, [r3, #12]
    8eac:	beq	91fc <strspn@plt+0x64e4>
    8eb0:	rev	r2, r3
    8eb4:	rev	lr, r1
    8eb8:	b	8b54 <strspn@plt+0x5e3c>
    8ebc:	ldr	lr, [pc, #408]	; 905c <strspn@plt+0x6344>
    8ec0:	add	lr, pc, lr
    8ec4:	str	lr, [sp, #72]	; 0x48
    8ec8:	b	8b2c <strspn@plt+0x5e14>
    8ecc:	ldr	ip, [pc, #396]	; 9060 <strspn@plt+0x6348>
    8ed0:	add	ip, pc, ip
    8ed4:	b	8b6c <strspn@plt+0x5e54>
    8ed8:	ldr	ip, [pc, #388]	; 9064 <strspn@plt+0x634c>
    8edc:	add	ip, pc, ip
    8ee0:	str	ip, [sp, #64]	; 0x40
    8ee4:	b	8b18 <strspn@plt+0x5e00>
    8ee8:	ldr	r4, [pc, #376]	; 9068 <strspn@plt+0x6350>
    8eec:	add	r4, pc, r4
    8ef0:	b	8b04 <strspn@plt+0x5dec>
    8ef4:	ldr	r5, [pc, #368]	; 906c <strspn@plt+0x6354>
    8ef8:	add	r5, pc, r5
    8efc:	b	8af0 <strspn@plt+0x5dd8>
    8f00:	ldr	r9, [pc, #360]	; 9070 <strspn@plt+0x6358>
    8f04:	add	r9, pc, r9
    8f08:	b	8adc <strspn@plt+0x5dc4>
    8f0c:	mov	r4, r0
    8f10:	mov	r0, r8
    8f14:	bl	c75c <strspn@plt+0x9a44>
    8f18:	ldr	r0, [sp, #112]	; 0x70
    8f1c:	cmp	r0, #0
    8f20:	beq	845c <strspn@plt+0x5744>
    8f24:	bl	16b80 <strspn@plt+0x13e68>
    8f28:	b	845c <strspn@plt+0x5744>
    8f2c:	mov	r4, r0
    8f30:	ldr	r0, [sp, #80]	; 0x50
    8f34:	bl	c75c <strspn@plt+0x9a44>
    8f38:	b	845c <strspn@plt+0x5744>
    8f3c:	ldr	r3, [sp, #100]	; 0x64
    8f40:	mov	r4, r0
    8f44:	cmp	r3, #0
    8f48:	beq	8f30 <strspn@plt+0x6218>
    8f4c:	mov	r0, r3
    8f50:	bl	16b80 <strspn@plt+0x13e68>
    8f54:	b	8f30 <strspn@plt+0x6218>
    8f58:	ldr	r0, [pc, #276]	; 9074 <strspn@plt+0x635c>
    8f5c:	mov	r2, #2208	; 0x8a0
    8f60:	ldr	r1, [pc, #272]	; 9078 <strspn@plt+0x6360>
    8f64:	add	r4, sp, #116	; 0x74
    8f68:	ldr	r3, [pc, #268]	; 907c <strspn@plt+0x6364>
    8f6c:	add	r0, pc, r0
    8f70:	add	r1, pc, r1
    8f74:	str	r4, [sp, #80]	; 0x50
    8f78:	add	r3, pc, r3
    8f7c:	bl	32874 <strspn@plt+0x2fb5c>
    8f80:	mov	r6, r0
    8f84:	mov	r0, r5
    8f88:	bl	c75c <strspn@plt+0x9a44>
    8f8c:	mov	r5, r6
    8f90:	ldr	r0, [sp, #104]	; 0x68
    8f94:	cmp	r0, #0
    8f98:	beq	8fa0 <strspn@plt+0x6288>
    8f9c:	bl	16b80 <strspn@plt+0x13e68>
    8fa0:	ldr	r0, [sp, #60]	; 0x3c
    8fa4:	bl	16b80 <strspn@plt+0x13e68>
    8fa8:	mov	r4, r5
    8fac:	b	845c <strspn@plt+0x5744>
    8fb0:	add	r4, sp, #116	; 0x74
    8fb4:	str	r4, [sp, #80]	; 0x50
    8fb8:	mov	r4, r0
    8fbc:	b	8f30 <strspn@plt+0x6218>
    8fc0:	mov	r4, r0
    8fc4:	b	8f18 <strspn@plt+0x6200>
    8fc8:	andeq	ip, r4, r4, lsr #25
    8fcc:	andeq	r0, r0, r8, asr #4
    8fd0:	strdeq	ip, [r4], -r8
    8fd4:	andeq	lr, r2, r0, lsr #23
    8fd8:	andeq	lr, r2, r0, ror r3
    8fdc:	andeq	pc, r2, r4, asr r2	; <UNPREDICTABLE>
    8fe0:	strdeq	ip, [r4], -r0
    8fe4:	andeq	lr, r2, r0, asr #18
    8fe8:	andeq	lr, r2, r4, lsl #18
    8fec:	andeq	lr, r2, r8, lsl r9
    8ff0:	strdeq	ip, [r4], -r8
    8ff4:	andeq	lr, r2, r0, lsl r2
    8ff8:	andeq	lr, r2, r4, asr #19
    8ffc:	strdeq	sp, [r2], -r8
    9000:	andeq	sp, r2, r8, lsl #30
    9004:	ldrdeq	sp, [r2], -r0
    9008:			; <UNDEFINED> instruction: 0x0002eab4
    900c:	andeq	lr, r2, r4, asr r1
    9010:	andeq	sp, r2, r8, lsr #23
    9014:	andeq	lr, r2, ip, lsl #21
    9018:	andeq	lr, r2, ip, lsl r1
    901c:	andeq	sp, r2, r8, lsl #23
    9020:	andeq	lr, r2, ip, ror #20
    9024:	muleq	r3, r4, r4
    9028:	andeq	sp, r2, r0, ror #22
    902c:	andeq	lr, r2, r4, asr #20
    9030:	andeq	lr, r2, r0, asr #2
    9034:	andeq	lr, r2, ip, ror #2
    9038:	andeq	sp, r2, ip, lsr sl
    903c:	andeq	sp, r2, r4, lsr #20
    9040:	andeq	sp, r2, ip, lsl #20
    9044:	strdeq	sp, [r2], -r4
    9048:	andeq	sp, r2, r0, asr r9
    904c:	andeq	lr, r2, r8, lsl r1
    9050:	andeq	sp, r2, r8, ror #18
    9054:	andeq	lr, r2, r4, lsr #1
    9058:	andeq	lr, r2, r8, asr #1
    905c:	andeq	sp, r2, r8, asr r9
    9060:	andeq	sp, r2, r8, asr #18
    9064:	andeq	sp, r2, ip, lsr r9
    9068:	andeq	sp, r2, ip, lsr #18
    906c:	andeq	sp, r2, r0, lsr #18
    9070:	andeq	sp, r2, r4, lsl r9
    9074:	andeq	sp, r2, ip, lsl #28
    9078:	andeq	sp, r2, ip, asr #16
    907c:	andeq	lr, r2, r8, lsr r5
    9080:	andeq	sp, r2, r0, ror #27
    9084:	ldrdeq	sp, [r2], -r4
    9088:	andeq	sp, r2, r4, asr #27
    908c:	strdeq	r2, [r3], -r8
    9090:	andeq	sp, r2, r8, lsl sp
    9094:	andeq	sp, r2, ip, lsr sp
    9098:	andeq	sp, r2, ip, ror #12
    909c:	muleq	r2, r0, r5
    90a0:	andeq	lr, r2, ip, lsl #4
    90a4:	ldr	r9, [r4, #20]
    90a8:	ldr	r1, [pc, #-48]	; 9080 <strspn@plt+0x6368>
    90ac:	mov	r0, r9
    90b0:	add	r1, pc, r1
    90b4:	bl	2ac80 <strspn@plt+0x27f68>
    90b8:	cmp	r0, #0
    90bc:	beq	8d5c <strspn@plt+0x6044>
    90c0:	ldrb	r3, [r5, #2]
    90c4:	tst	r3, #1
    90c8:	bne	8cc8 <strspn@plt+0x5fb0>
    90cc:	ldr	r5, [r4, #24]
    90d0:	ldr	r1, [pc, #-84]	; 9084 <strspn@plt+0x636c>
    90d4:	mov	r0, r5
    90d8:	add	r1, pc, r1
    90dc:	bl	2ac80 <strspn@plt+0x27f68>
    90e0:	cmp	r0, #0
    90e4:	bne	91c4 <strspn@plt+0x64ac>
    90e8:	ldr	r1, [pc, #-104]	; 9088 <strspn@plt+0x6370>
    90ec:	mov	r0, r5
    90f0:	add	r1, pc, r1
    90f4:	bl	2ac80 <strspn@plt+0x27f68>
    90f8:	cmp	r0, #0
    90fc:	beq	919c <strspn@plt+0x6484>
    9100:	add	r5, sp, #176	; 0xb0
    9104:	mov	r0, r5
    9108:	bl	29874 <strspn@plt+0x26b5c>
    910c:	cmp	r0, #0
    9110:	blt	9194 <strspn@plt+0x647c>
    9114:	ldr	r0, [sp, #60]	; 0x3c
    9118:	add	r1, sp, #108	; 0x6c
    911c:	bl	16978 <strspn@plt+0x13c60>
    9120:	cmp	r0, #0
    9124:	blt	9194 <strspn@plt+0x647c>
    9128:	add	r3, sp, #192	; 0xc0
    912c:	str	r3, [sp]
    9130:	ldm	r5, {r0, r1, r2, r3}
    9134:	ldr	r5, [sp, #108]	; 0x6c
    9138:	bl	29660 <strspn@plt+0x26948>
    913c:	ldr	r1, [pc, #-184]	; 908c <strspn@plt+0x6374>
    9140:	mov	r2, r0
    9144:	mov	r0, r5
    9148:	add	r1, pc, r1
    914c:	bl	19750 <strspn@plt+0x16a38>
    9150:	cmp	r0, #0
    9154:	mov	sl, r0
    9158:	blt	9178 <strspn@plt+0x6460>
    915c:	mov	r0, r6
    9160:	ldr	r1, [sp, #108]	; 0x6c
    9164:	mov	r2, #0
    9168:	bl	98e0 <strspn@plt+0x6bc8>
    916c:	cmp	r0, #0
    9170:	movlt	sl, r0
    9174:	movge	sl, #1
    9178:	ldr	r0, [sp, #108]	; 0x6c
    917c:	cmp	r0, #0
    9180:	beq	9188 <strspn@plt+0x6470>
    9184:	bl	16b80 <strspn@plt+0x13e68>
    9188:	cmp	sl, #0
    918c:	bne	898c <strspn@plt+0x5c74>
    9190:	b	8d5c <strspn@plt+0x6044>
    9194:	mov	sl, r0
    9198:	b	9178 <strspn@plt+0x6460>
    919c:	ldr	r2, [pc, #-276]	; 9090 <strspn@plt+0x6378>
    91a0:	add	r1, sp, #108	; 0x6c
    91a4:	ldr	r3, [pc, #-280]	; 9094 <strspn@plt+0x637c>
    91a8:	str	r5, [sp]
    91ac:	add	r2, pc, r2
    91b0:	ldr	r0, [sp, #60]	; 0x3c
    91b4:	add	r3, pc, r3
    91b8:	str	r9, [sp, #4]
    91bc:	bl	17d70 <strspn@plt+0x15058>
    91c0:	b	9150 <strspn@plt+0x6438>
    91c4:	ldr	r0, [sp, #60]	; 0x3c
    91c8:	add	r1, sp, #108	; 0x6c
    91cc:	bl	16978 <strspn@plt+0x13c60>
    91d0:	b	9150 <strspn@plt+0x6438>
    91d4:	ldr	r3, [sp, #108]	; 0x6c
    91d8:	mov	r5, r0
    91dc:	cmp	r3, #0
    91e0:	beq	8fa0 <strspn@plt+0x6288>
    91e4:	mov	r0, r3
    91e8:	b	8f9c <strspn@plt+0x6284>
    91ec:	cmp	sl, r3
    91f0:	movlt	r3, #0
    91f4:	movge	r3, #1
    91f8:	b	83c0 <strspn@plt+0x56a8>
    91fc:	mov	r2, r1
    9200:	mov	lr, r3
    9204:	b	8b54 <strspn@plt+0x5e3c>
    9208:	mov	r5, r0
    920c:	b	8f90 <strspn@plt+0x6278>
    9210:	mov	r5, r0
    9214:	b	8fa0 <strspn@plt+0x6288>
    9218:	ldr	r0, [pc, #-392]	; 9098 <strspn@plt+0x6380>
    921c:	movw	r2, #1691	; 0x69b
    9220:	ldr	r1, [pc, #-396]	; 909c <strspn@plt+0x6384>
    9224:	ldr	r3, [pc, #-396]	; 90a0 <strspn@plt+0x6388>
    9228:	add	r0, pc, r0
    922c:	add	r1, pc, r1
    9230:	add	r3, pc, r3
    9234:	bl	32874 <strspn@plt+0x2fb5c>
    9238:	push	{lr}		; (str lr, [sp, #-4]!)
    923c:	sub	sp, sp, #12
    9240:	mov	r2, #0
    9244:	mov	r3, #0
    9248:	str	r1, [sp]
    924c:	mov	r1, #0
    9250:	bl	80c0 <strspn@plt+0x53a8>
    9254:	add	sp, sp, #12
    9258:	pop	{pc}		; (ldr pc, [sp], #4)
    925c:	push	{r4, r5, lr}
    9260:	subs	r4, r3, #0
    9264:	sub	sp, sp, #12
    9268:	beq	92e0 <strspn@plt+0x65c8>
    926c:	mov	r0, r4
    9270:	mov	r1, #0
    9274:	bl	9238 <strspn@plt+0x6520>
    9278:	subs	r5, r0, #0
    927c:	blt	928c <strspn@plt+0x6574>
    9280:	mov	r0, #1
    9284:	add	sp, sp, #12
    9288:	pop	{r4, r5, pc}
    928c:	bl	331ec <strspn@plt+0x304d4>
    9290:	cmp	r0, #6
    9294:	bgt	92ac <strspn@plt+0x6594>
    9298:	mov	r0, r4
    929c:	bl	55dc <strspn@plt+0x28c4>
    92a0:	mov	r0, #1
    92a4:	add	sp, sp, #12
    92a8:	pop	{r4, r5, pc}
    92ac:	ldr	lr, [pc, #76]	; 9300 <strspn@plt+0x65e8>
    92b0:	mov	r1, r5
    92b4:	ldr	ip, [pc, #72]	; 9304 <strspn@plt+0x65ec>
    92b8:	movw	r3, #3041	; 0xbe1
    92bc:	ldr	r2, [pc, #68]	; 9308 <strspn@plt+0x65f0>
    92c0:	add	lr, pc, lr
    92c4:	add	ip, pc, ip
    92c8:	str	lr, [sp]
    92cc:	add	r2, pc, r2
    92d0:	str	ip, [sp, #4]
    92d4:	mov	r0, #7
    92d8:	bl	32aa8 <strspn@plt+0x2fd90>
    92dc:	b	9298 <strspn@plt+0x6580>
    92e0:	ldr	r0, [pc, #36]	; 930c <strspn@plt+0x65f4>
    92e4:	movw	r2, #3037	; 0xbdd
    92e8:	ldr	r1, [pc, #32]	; 9310 <strspn@plt+0x65f8>
    92ec:	ldr	r3, [pc, #32]	; 9314 <strspn@plt+0x65fc>
    92f0:	add	r0, pc, r0
    92f4:	add	r1, pc, r1
    92f8:	add	r3, pc, r3
    92fc:	bl	32874 <strspn@plt+0x2fb5c>
    9300:	andeq	lr, r2, r4, ror #4
    9304:	andeq	sp, r2, r4, lsr sp
    9308:	strdeq	sp, [r2], -r0
    930c:	strdeq	pc, [r2], -ip
    9310:	andeq	sp, r2, r8, asr #9
    9314:	ldrdeq	lr, [r2], -ip
    9318:	push	{r4, lr}
    931c:	subs	r4, r0, #0
    9320:	beq	9398 <strspn@plt+0x6680>
    9324:	ldr	r3, [r4, #4]
    9328:	cmp	r3, #0
    932c:	beq	9390 <strspn@plt+0x6678>
    9330:	sub	r2, r3, #5
    9334:	cmp	r2, #1
    9338:	bls	9390 <strspn@plt+0x6678>
    933c:	cmp	r3, #4
    9340:	beq	9388 <strspn@plt+0x6670>
    9344:	mov	r0, r4
    9348:	mov	r1, #0
    934c:	bl	9238 <strspn@plt+0x6520>
    9350:	cmp	r0, #0
    9354:	poplt	{r4, pc}
    9358:	ldr	r3, [r4, #4]
    935c:	cmp	r3, #4
    9360:	beq	9388 <strspn@plt+0x6670>
    9364:	cmp	r0, #0
    9368:	bne	9344 <strspn@plt+0x662c>
    936c:	mov	r0, r4
    9370:	mvn	r2, #0
    9374:	mvn	r3, #0
    9378:	bl	7c3c <strspn@plt+0x4f24>
    937c:	cmp	r0, #0
    9380:	bge	9344 <strspn@plt+0x662c>
    9384:	pop	{r4, pc}
    9388:	mov	r0, #1
    938c:	pop	{r4, pc}
    9390:	mvn	r0, #106	; 0x6a
    9394:	pop	{r4, pc}
    9398:	ldr	r0, [pc, #24]	; 93b8 <strspn@plt+0x66a0>
    939c:	movw	r2, #1928	; 0x788
    93a0:	ldr	r1, [pc, #20]	; 93bc <strspn@plt+0x66a4>
    93a4:	ldr	r3, [pc, #20]	; 93c0 <strspn@plt+0x66a8>
    93a8:	add	r0, pc, r0
    93ac:	add	r1, pc, r1
    93b0:	add	r3, pc, r3
    93b4:	bl	32874 <strspn@plt+0x2fb5c>
    93b8:	andeq	pc, r2, r4, asr #26
    93bc:	andeq	sp, r2, r0, lsl r4
    93c0:	andeq	lr, r2, r8, lsr #4
    93c4:	push	{r3, r4, r5, r6, r7, lr}
    93c8:	subs	r6, r0, #0
    93cc:	mov	r7, r1
    93d0:	beq	9450 <strspn@plt+0x6738>
    93d4:	ldr	r3, [r6, #4]
    93d8:	cmp	r3, #0
    93dc:	beq	94a0 <strspn@plt+0x6788>
    93e0:	bl	6ef0 <strspn@plt+0x41d8>
    93e4:	cmp	r0, #0
    93e8:	bne	9478 <strspn@plt+0x6760>
    93ec:	mov	r3, #968	; 0x3c8
    93f0:	mov	r4, #8
    93f4:	ldrd	r2, [r3, r6]
    93f8:	mov	r5, #0
    93fc:	and	r4, r4, r2
    9400:	and	r5, r5, r3
    9404:	orrs	r1, r4, r5
    9408:	popne	{r3, r4, r5, r6, r7, pc}
    940c:	cmp	r7, #104	; 0x68
    9410:	beq	9420 <strspn@plt+0x6708>
    9414:	mov	r0, r7
    9418:	bl	20978 <strspn@plt+0x1dc60>
    941c:	pop	{r3, r4, r5, r6, r7, pc}
    9420:	mov	r4, #1
    9424:	mov	r5, #0
    9428:	and	r2, r2, r4
    942c:	and	r3, r3, r5
    9430:	orrs	r1, r2, r3
    9434:	popeq	{r3, r4, r5, r6, r7, pc}
    9438:	mov	r0, r6
    943c:	bl	9318 <strspn@plt+0x6600>
    9440:	cmp	r0, #0
    9444:	ldrbge	r0, [r6, #24]
    9448:	ubfxge	r0, r0, #1, #1
    944c:	pop	{r3, r4, r5, r6, r7, pc}
    9450:	ldr	r0, [pc, #112]	; 94c8 <strspn@plt+0x67b0>
    9454:	movw	r2, #1462	; 0x5b6
    9458:	ldr	r1, [pc, #108]	; 94cc <strspn@plt+0x67b4>
    945c:	ldr	r3, [pc, #108]	; 94d0 <strspn@plt+0x67b8>
    9460:	add	r0, pc, r0
    9464:	add	r1, pc, r1
    9468:	add	r3, pc, r3
    946c:	bl	32b64 <strspn@plt+0x2fe4c>
    9470:	mvn	r0, #21
    9474:	pop	{r3, r4, r5, r6, r7, pc}
    9478:	ldr	r0, [pc, #84]	; 94d4 <strspn@plt+0x67bc>
    947c:	movw	r2, #1464	; 0x5b8
    9480:	ldr	r1, [pc, #80]	; 94d8 <strspn@plt+0x67c0>
    9484:	ldr	r3, [pc, #80]	; 94dc <strspn@plt+0x67c4>
    9488:	add	r0, pc, r0
    948c:	add	r1, pc, r1
    9490:	add	r3, pc, r3
    9494:	bl	32b64 <strspn@plt+0x2fe4c>
    9498:	mvn	r0, #9
    949c:	pop	{r3, r4, r5, r6, r7, pc}
    94a0:	ldr	r0, [pc, #56]	; 94e0 <strspn@plt+0x67c8>
    94a4:	movw	r2, #1463	; 0x5b7
    94a8:	ldr	r1, [pc, #52]	; 94e4 <strspn@plt+0x67cc>
    94ac:	ldr	r3, [pc, #52]	; 94e8 <strspn@plt+0x67d0>
    94b0:	add	r0, pc, r0
    94b4:	add	r1, pc, r1
    94b8:	add	r3, pc, r3
    94bc:	bl	32b64 <strspn@plt+0x2fe4c>
    94c0:	mvn	r0, #106	; 0x6a
    94c4:	pop	{r3, r4, r5, r6, r7, pc}
    94c8:	andeq	pc, r2, ip, lsl #25
    94cc:	andeq	sp, r2, r8, asr r3
    94d0:	andeq	sp, r2, r4, lsr #5
    94d4:	andeq	sp, r2, r8, ror #12
    94d8:	andeq	sp, r2, r0, lsr r3
    94dc:	andeq	sp, r2, ip, ror r2
    94e0:	andeq	sp, r2, r4, ror fp
    94e4:	andeq	sp, r2, r8, lsl #6
    94e8:	andeq	sp, r2, r4, asr r2
    94ec:	push	{r4, r5, r6, r7, r8, r9, lr}
    94f0:	mov	r9, r3
    94f4:	ldr	lr, [pc, #940]	; 98a8 <strspn@plt+0x6b90>
    94f8:	sub	sp, sp, #20
    94fc:	ldr	ip, [pc, #936]	; 98ac <strspn@plt+0x6b94>
    9500:	mov	r6, r0
    9504:	add	lr, pc, lr
    9508:	mov	r0, r1
    950c:	mov	r8, r2
    9510:	ldr	r7, [lr, ip]
    9514:	mov	r3, lr
    9518:	ldr	r3, [r7]
    951c:	str	r3, [sp, #12]
    9520:	bl	16afc <strspn@plt+0x13de4>
    9524:	cmp	r6, #0
    9528:	str	r0, [sp, #4]
    952c:	beq	9864 <strspn@plt+0x6b4c>
    9530:	cmp	r0, #0
    9534:	beq	9838 <strspn@plt+0x6b20>
    9538:	mov	r0, r6
    953c:	bl	6ef0 <strspn@plt+0x41d8>
    9540:	cmp	r0, #0
    9544:	bne	980c <strspn@plt+0x6af4>
    9548:	ldrb	r3, [r6, #24]
    954c:	tst	r3, #1
    9550:	bne	97c0 <strspn@plt+0x6aa8>
    9554:	ldr	r3, [r6, #4]
    9558:	ldr	r1, [sp, #4]
    955c:	sub	r3, r3, #1
    9560:	cmp	r3, #3
    9564:	mvnhi	r4, #106	; 0x6a
    9568:	bhi	9664 <strspn@plt+0x694c>
    956c:	ldr	r3, [r1, #332]	; 0x14c
    9570:	cmp	r3, #0
    9574:	bne	9690 <strspn@plt+0x6978>
    9578:	cmp	r8, #0
    957c:	beq	96b8 <strspn@plt+0x69a0>
    9580:	mov	r0, r6
    9584:	mov	r2, #0
    9588:	mov	r3, #0
    958c:	bl	4e54 <strspn@plt+0x213c>
    9590:	cmp	r0, #0
    9594:	blt	965c <strspn@plt+0x6944>
    9598:	mov	r0, r6
    959c:	add	r1, sp, #4
    95a0:	bl	5ab0 <strspn@plt+0x2d98>
    95a4:	cmp	r0, #0
    95a8:	blt	965c <strspn@plt+0x6944>
    95ac:	ldr	r1, [sp, #4]
    95b0:	ldrb	r3, [r1, #240]	; 0xf0
    95b4:	tst	r3, #2
    95b8:	bne	961c <strspn@plt+0x6904>
    95bc:	ldr	r3, [r6, #4]
    95c0:	ldr	r0, [r6, #56]	; 0x38
    95c4:	sub	r3, r3, #3
    95c8:	cmp	r3, #1
    95cc:	bls	96f8 <strspn@plt+0x69e0>
    95d0:	cmp	r0, #393216	; 0x60000
    95d4:	bcs	9780 <strspn@plt+0x6a68>
    95d8:	add	r2, r0, #1
    95dc:	add	r1, r6, #64	; 0x40
    95e0:	add	r0, r6, #52	; 0x34
    95e4:	mov	r3, #4
    95e8:	bl	2d3dc <strspn@plt+0x2a6c4>
    95ec:	cmp	r0, #0
    95f0:	ldreq	r1, [sp, #4]
    95f4:	mvneq	r4, #11
    95f8:	beq	9664 <strspn@plt+0x694c>
    95fc:	ldr	r4, [r6, #56]	; 0x38
    9600:	ldr	r0, [sp, #4]
    9604:	add	r3, r4, #1
    9608:	str	r3, [r6, #56]	; 0x38
    960c:	ldr	r5, [r6, #52]	; 0x34
    9610:	bl	16afc <strspn@plt+0x13de4>
    9614:	str	r0, [r5, r4, lsl #2]
    9618:	ldr	r1, [sp, #4]
    961c:	cmp	r8, #0
    9620:	beq	96f0 <strspn@plt+0x69d8>
    9624:	ldr	r3, [r1, #244]	; 0xf4
    9628:	ldrb	r2, [r3, #3]
    962c:	ldr	r0, [r3, #8]
    9630:	cmp	r2, #2
    9634:	ldrb	r2, [r3]
    9638:	beq	96d8 <strspn@plt+0x69c0>
    963c:	cmp	r2, #108	; 0x6c
    9640:	ldreq	r2, [r3, #8]
    9644:	revne	r2, r0
    9648:	mov	r3, #0
    964c:	str	r2, [r8]
    9650:	mov	r4, #1
    9654:	str	r3, [r8, #4]
    9658:	b	966c <strspn@plt+0x6954>
    965c:	ldr	r1, [sp, #4]
    9660:	mov	r4, r0
    9664:	cmp	r1, #0
    9668:	beq	9674 <strspn@plt+0x695c>
    966c:	mov	r0, r1
    9670:	bl	16b80 <strspn@plt+0x13e68>
    9674:	ldr	r2, [sp, #12]
    9678:	mov	r0, r4
    967c:	ldr	r3, [r7]
    9680:	cmp	r2, r3
    9684:	bne	97bc <strspn@plt+0x6aa4>
    9688:	add	sp, sp, #20
    968c:	pop	{r4, r5, r6, r7, r8, r9, pc}
    9690:	mov	r0, r6
    9694:	mov	r1, #104	; 0x68
    9698:	bl	93c4 <strspn@plt+0x66ac>
    969c:	cmp	r0, #0
    96a0:	blt	965c <strspn@plt+0x6944>
    96a4:	ldr	r1, [sp, #4]
    96a8:	mvneq	r4, #94	; 0x5e
    96ac:	beq	9664 <strspn@plt+0x694c>
    96b0:	cmp	r8, #0
    96b4:	bne	9580 <strspn@plt+0x6868>
    96b8:	ldrb	r3, [r1, #240]	; 0xf0
    96bc:	tst	r3, #1
    96c0:	ldreq	r3, [r1, #244]	; 0xf4
    96c4:	ldrbeq	r2, [r3, #2]
    96c8:	orreq	r2, r2, #1
    96cc:	strbeq	r2, [r3, #2]
    96d0:	ldreq	r1, [sp, #4]
    96d4:	b	9580 <strspn@plt+0x6868>
    96d8:	cmp	r2, #108	; 0x6c
    96dc:	ldr	r2, [r3, #12]
    96e0:	beq	9774 <strspn@plt+0x6a5c>
    96e4:	rev	r2, r2
    96e8:	rev	r3, r0
    96ec:	b	964c <strspn@plt+0x6934>
    96f0:	mov	r4, #1
    96f4:	b	9664 <strspn@plt+0x694c>
    96f8:	cmp	r0, #0
    96fc:	bne	95d0 <strspn@plt+0x68b8>
    9700:	add	r3, sp, #16
    9704:	mov	r2, r9
    9708:	str	r0, [r3, #-8]!
    970c:	mov	r0, r6
    9710:	bl	5054 <strspn@plt+0x233c>
    9714:	cmp	r0, #0
    9718:	blt	9788 <strspn@plt+0x6a70>
    971c:	ldrb	r3, [r6, #24]
    9720:	ldr	r1, [sp, #4]
    9724:	tst	r3, #1
    9728:	bne	961c <strspn@plt+0x6904>
    972c:	ldr	r3, [r1, #260]	; 0x104
    9730:	ldr	r0, [r1, #264]	; 0x108
    9734:	add	r3, r3, #7
    9738:	ldr	r2, [sp, #8]
    973c:	bic	r3, r3, #7
    9740:	add	r0, r0, #16
    9744:	add	r3, r0, r3
    9748:	cmp	r2, r3
    974c:	bcs	961c <strspn@plt+0x6904>
    9750:	mov	r0, r1
    9754:	ldr	r4, [r6, #52]	; 0x34
    9758:	bl	16afc <strspn@plt+0x13de4>
    975c:	str	r0, [r4]
    9760:	mov	r2, #1
    9764:	ldmib	sp, {r1, r3}
    9768:	str	r2, [r6, #56]	; 0x38
    976c:	str	r3, [r6, #60]	; 0x3c
    9770:	b	961c <strspn@plt+0x6904>
    9774:	ldr	r2, [r3, #8]
    9778:	ldr	r3, [r3, #12]
    977c:	b	964c <strspn@plt+0x6934>
    9780:	mvn	r4, #104	; 0x68
    9784:	b	966c <strspn@plt+0x6954>
    9788:	cmn	r0, #104	; 0x68
    978c:	beq	97ac <strspn@plt+0x6a94>
    9790:	add	r3, r0, #108	; 0x6c
    9794:	cmn	r0, #32
    9798:	cmpne	r3, #1
    979c:	bls	97ac <strspn@plt+0x6a94>
    97a0:	mov	r4, r0
    97a4:	ldr	r1, [sp, #4]
    97a8:	b	9664 <strspn@plt+0x694c>
    97ac:	mov	r0, r6
    97b0:	bl	55dc <strspn@plt+0x28c4>
    97b4:	mvn	r4, #103	; 0x67
    97b8:	b	97a4 <strspn@plt+0x6a8c>
    97bc:	bl	2838 <__stack_chk_fail@plt>
    97c0:	mov	r3, #968	; 0x3c8
    97c4:	mov	r4, #8
    97c8:	ldrd	r2, [r3, r6]
    97cc:	mov	r5, #0
    97d0:	and	r4, r4, r2
    97d4:	and	r5, r5, r3
    97d8:	orrs	r3, r4, r5
    97dc:	beq	9554 <strspn@plt+0x683c>
    97e0:	ldr	r0, [pc, #200]	; 98b0 <strspn@plt+0x6b98>
    97e4:	movw	r2, #1725	; 0x6bd
    97e8:	ldr	r1, [pc, #196]	; 98b4 <strspn@plt+0x6b9c>
    97ec:	ldr	r3, [pc, #196]	; 98b8 <strspn@plt+0x6ba0>
    97f0:	add	r0, pc, r0
    97f4:	add	r1, pc, r1
    97f8:	add	r3, pc, r3
    97fc:	bl	32b64 <strspn@plt+0x2fe4c>
    9800:	ldr	r1, [sp, #4]
    9804:	mvn	r4, #29
    9808:	b	9664 <strspn@plt+0x694c>
    980c:	ldr	r0, [pc, #168]	; 98bc <strspn@plt+0x6ba4>
    9810:	movw	r2, #1724	; 0x6bc
    9814:	ldr	r1, [pc, #164]	; 98c0 <strspn@plt+0x6ba8>
    9818:	ldr	r3, [pc, #164]	; 98c4 <strspn@plt+0x6bac>
    981c:	add	r0, pc, r0
    9820:	add	r1, pc, r1
    9824:	add	r3, pc, r3
    9828:	bl	32b64 <strspn@plt+0x2fe4c>
    982c:	ldr	r1, [sp, #4]
    9830:	mvn	r4, #9
    9834:	b	9664 <strspn@plt+0x694c>
    9838:	ldr	r0, [pc, #136]	; 98c8 <strspn@plt+0x6bb0>
    983c:	movw	r2, #1723	; 0x6bb
    9840:	ldr	r1, [pc, #132]	; 98cc <strspn@plt+0x6bb4>
    9844:	ldr	r3, [pc, #132]	; 98d0 <strspn@plt+0x6bb8>
    9848:	add	r0, pc, r0
    984c:	add	r1, pc, r1
    9850:	add	r3, pc, r3
    9854:	bl	32b64 <strspn@plt+0x2fe4c>
    9858:	ldr	r1, [sp, #4]
    985c:	mvn	r4, #21
    9860:	b	9664 <strspn@plt+0x694c>
    9864:	ldr	r0, [pc, #104]	; 98d4 <strspn@plt+0x6bbc>
    9868:	movw	r2, #1722	; 0x6ba
    986c:	ldr	r1, [pc, #100]	; 98d8 <strspn@plt+0x6bc0>
    9870:	ldr	r3, [pc, #100]	; 98dc <strspn@plt+0x6bc4>
    9874:	add	r0, pc, r0
    9878:	add	r1, pc, r1
    987c:	add	r3, pc, r3
    9880:	bl	32b64 <strspn@plt+0x2fe4c>
    9884:	b	9858 <strspn@plt+0x6b40>
    9888:	ldr	r3, [sp, #4]
    988c:	mov	r4, r0
    9890:	cmp	r3, #0
    9894:	beq	98a0 <strspn@plt+0x6b88>
    9898:	mov	r0, r3
    989c:	bl	16b80 <strspn@plt+0x13e68>
    98a0:	mov	r0, r4
    98a4:	bl	2cb8 <_Unwind_Resume@plt>
    98a8:	andeq	fp, r4, r0, ror r8
    98ac:	andeq	r0, r0, r8, asr #4
    98b0:	andeq	sp, r2, ip, asr #16
    98b4:	andeq	ip, r2, r8, asr #31
    98b8:	muleq	r2, r0, sp
    98bc:	ldrdeq	sp, [r2], -r4
    98c0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
    98c4:	andeq	sp, r2, r4, ror #26
    98c8:	andeq	r4, r3, r8, lsl r7
    98cc:	andeq	ip, r2, r0, ror pc
    98d0:	andeq	sp, r2, r8, lsr sp
    98d4:	andeq	pc, r2, r8, ror r8	; <UNPREDICTABLE>
    98d8:	andeq	ip, r2, r4, asr #30
    98dc:	andeq	sp, r2, ip, lsl #26
    98e0:	mov	r3, #0
    98e4:	b	94ec <strspn@plt+0x67d4>
    98e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98ec:	mov	r5, r3
    98f0:	ldr	r4, [pc, #984]	; 9cd0 <strspn@plt+0x6fb8>
    98f4:	sub	sp, sp, #20
    98f8:	ldr	ip, [pc, #980]	; 9cd4 <strspn@plt+0x6fbc>
    98fc:	mov	r6, r0
    9900:	add	r4, pc, r4
    9904:	mov	r0, r2
    9908:	mov	r8, r1
    990c:	ldr	r9, [sp, #56]	; 0x38
    9910:	ldr	r7, [r4, ip]
    9914:	ldr	r3, [r7]
    9918:	str	r3, [sp, #12]
    991c:	bl	16afc <strspn@plt+0x13de4>
    9920:	cmp	r6, #0
    9924:	str	r0, [sp, #8]
    9928:	beq	9bc0 <strspn@plt+0x6ea8>
    992c:	cmp	r0, #0
    9930:	beq	9c30 <strspn@plt+0x6f18>
    9934:	ldr	r3, [r0, #244]	; 0xf4
    9938:	ldrb	r2, [r3, #1]
    993c:	cmp	r2, #1
    9940:	bne	9c0c <strspn@plt+0x6ef4>
    9944:	ldrb	r3, [r3, #2]
    9948:	tst	r3, #1
    994c:	bne	9be8 <strspn@plt+0x6ed0>
    9950:	cmp	r5, #0
    9954:	beq	9c7c <strspn@plt+0x6f64>
    9958:	mov	r0, r6
    995c:	bl	6ef0 <strspn@plt+0x41d8>
    9960:	cmp	r0, #0
    9964:	bne	9c54 <strspn@plt+0x6f3c>
    9968:	ldrb	r3, [r6, #24]
    996c:	tst	r3, #1
    9970:	bne	9b78 <strspn@plt+0x6e60>
    9974:	ldr	r3, [r6, #4]
    9978:	sub	r3, r3, #1
    997c:	cmp	r3, #3
    9980:	bhi	9b14 <strspn@plt+0x6dfc>
    9984:	ldr	r3, [pc, #844]	; 9cd8 <strspn@plt+0x6fc0>
    9988:	add	r0, r6, #128	; 0x80
    998c:	ldr	r1, [r4, r3]
    9990:	bl	30884 <strspn@plt+0x2db6c>
    9994:	cmp	r0, #0
    9998:	blt	9ae4 <strspn@plt+0x6dcc>
    999c:	ldr	r1, [pc, #824]	; 9cdc <strspn@plt+0x6fc4>
    99a0:	add	r0, r6, #124	; 0x7c
    99a4:	add	r1, pc, r1
    99a8:	bl	31dd8 <strspn@plt+0x2f0c0>
    99ac:	cmp	r0, #0
    99b0:	blt	9ae4 <strspn@plt+0x6dcc>
    99b4:	mov	r0, r6
    99b8:	ldr	r1, [sp, #8]
    99bc:	ldrd	r2, [sp, #64]	; 0x40
    99c0:	bl	4e54 <strspn@plt+0x213c>
    99c4:	cmp	r0, #0
    99c8:	blt	9ae4 <strspn@plt+0x6dcc>
    99cc:	mov	r0, r6
    99d0:	add	r1, sp, #8
    99d4:	bl	5ab0 <strspn@plt+0x2d98>
    99d8:	cmp	r0, #0
    99dc:	blt	9ae4 <strspn@plt+0x6dcc>
    99e0:	rsbs	r1, r8, #1
    99e4:	str	r9, [sp]
    99e8:	mov	r0, r6
    99ec:	mov	r2, #0
    99f0:	movcc	r1, #0
    99f4:	mov	r3, #32
    99f8:	bl	26dcc <strspn@plt+0x240b4>
    99fc:	subs	r9, r0, #0
    9a00:	beq	9b70 <strspn@plt+0x6e58>
    9a04:	ldr	r3, [sp, #8]
    9a08:	str	r5, [r9, #32]
    9a0c:	ldr	r3, [r3, #244]	; 0xf4
    9a10:	ldrb	r2, [r3, #3]
    9a14:	ldr	r1, [r3, #8]
    9a18:	cmp	r2, #2
    9a1c:	ldrb	r2, [r3]
    9a20:	beq	9b1c <strspn@plt+0x6e04>
    9a24:	cmp	r2, #108	; 0x6c
    9a28:	ldreq	r2, [r3, #8]
    9a2c:	revne	r2, r1
    9a30:	mov	r3, #0
    9a34:	add	sl, r9, #48	; 0x30
    9a38:	add	fp, r9, #32
    9a3c:	str	r2, [r9, #48]	; 0x30
    9a40:	str	r3, [r9, #52]	; 0x34
    9a44:	mov	r1, sl
    9a48:	ldr	r0, [r6, #128]	; 0x80
    9a4c:	mov	r2, fp
    9a50:	bl	309b8 <strspn@plt+0x2dca0>
    9a54:	subs	r4, r0, #0
    9a58:	movlt	r2, #0
    9a5c:	movlt	r3, #0
    9a60:	strdlt	r2, [r9, #48]	; 0x30
    9a64:	blt	9b44 <strspn@plt+0x6e2c>
    9a68:	ldr	r1, [sp, #8]
    9a6c:	mov	r0, #448	; 0x1c0
    9a70:	mvn	r2, #0
    9a74:	mvn	r3, #0
    9a78:	ldrd	r4, [r1, r0]
    9a7c:	cmp	r5, r3
    9a80:	cmpeq	r4, r2
    9a84:	beq	9b50 <strspn@plt+0x6e38>
    9a88:	mov	r0, #1
    9a8c:	bl	2ec10 <strspn@plt+0x2bef8>
    9a90:	adds	r0, r0, r4
    9a94:	adc	r1, r1, r5
    9a98:	strd	r0, [r9, #40]	; 0x28
    9a9c:	orrs	r2, r0, r1
    9aa0:	beq	9abc <strspn@plt+0x6da4>
    9aa4:	mov	r1, fp
    9aa8:	ldr	r0, [r6, #124]	; 0x7c
    9aac:	add	r2, r9, #56	; 0x38
    9ab0:	bl	31e58 <strspn@plt+0x2f140>
    9ab4:	cmp	r0, #0
    9ab8:	blt	9b34 <strspn@plt+0x6e1c>
    9abc:	ldr	r1, [sp, #8]
    9ac0:	mov	r0, r6
    9ac4:	mov	r2, sl
    9ac8:	bl	98e0 <strspn@plt+0x6bc8>
    9acc:	cmp	r0, #0
    9ad0:	mov	r4, r0
    9ad4:	blt	9b44 <strspn@plt+0x6e2c>
    9ad8:	cmp	r8, #0
    9adc:	strne	r9, [r8]
    9ae0:	b	9ae8 <strspn@plt+0x6dd0>
    9ae4:	mov	r4, r0
    9ae8:	ldr	r0, [sp, #8]
    9aec:	cmp	r0, #0
    9af0:	beq	9af8 <strspn@plt+0x6de0>
    9af4:	bl	16b80 <strspn@plt+0x13e68>
    9af8:	ldr	r2, [sp, #12]
    9afc:	mov	r0, r4
    9b00:	ldr	r3, [r7]
    9b04:	cmp	r2, r3
    9b08:	bne	9b6c <strspn@plt+0x6e54>
    9b0c:	add	sp, sp, #20
    9b10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9b14:	mvn	r4, #106	; 0x6a
    9b18:	b	9ae8 <strspn@plt+0x6dd0>
    9b1c:	cmp	r2, #108	; 0x6c
    9b20:	ldr	r2, [r3, #12]
    9b24:	beq	9b60 <strspn@plt+0x6e48>
    9b28:	rev	r2, r2
    9b2c:	rev	r3, r1
    9b30:	b	9a34 <strspn@plt+0x6d1c>
    9b34:	mov	r4, r0
    9b38:	mov	r2, #0
    9b3c:	mov	r3, #0
    9b40:	strd	r2, [r9, #40]	; 0x28
    9b44:	mov	r0, r9
    9b48:	bl	27490 <strspn@plt+0x24778>
    9b4c:	b	9ae8 <strspn@plt+0x6dd0>
    9b50:	mov	r2, #0
    9b54:	mov	r3, #0
    9b58:	strd	r2, [r9, #40]	; 0x28
    9b5c:	b	9ac0 <strspn@plt+0x6da8>
    9b60:	ldr	r2, [r3, #8]
    9b64:	ldr	r3, [r3, #12]
    9b68:	b	9a34 <strspn@plt+0x6d1c>
    9b6c:	bl	2838 <__stack_chk_fail@plt>
    9b70:	mvn	r4, #11
    9b74:	b	9ae8 <strspn@plt+0x6dd0>
    9b78:	mov	r1, #968	; 0x3c8
    9b7c:	mov	r2, #8
    9b80:	ldrd	r0, [r1, r6]
    9b84:	mov	r3, #0
    9b88:	and	r2, r2, r0
    9b8c:	and	r3, r3, r1
    9b90:	orrs	r1, r2, r3
    9b94:	beq	9974 <strspn@plt+0x6c5c>
    9b98:	ldr	r0, [pc, #320]	; 9ce0 <strspn@plt+0x6fc8>
    9b9c:	movw	r2, #1871	; 0x74f
    9ba0:	ldr	r1, [pc, #316]	; 9ce4 <strspn@plt+0x6fcc>
    9ba4:	ldr	r3, [pc, #316]	; 9ce8 <strspn@plt+0x6fd0>
    9ba8:	add	r0, pc, r0
    9bac:	add	r1, pc, r1
    9bb0:	add	r3, pc, r3
    9bb4:	bl	32b64 <strspn@plt+0x2fe4c>
    9bb8:	mvn	r4, #29
    9bbc:	b	9ae8 <strspn@plt+0x6dd0>
    9bc0:	ldr	r0, [pc, #292]	; 9cec <strspn@plt+0x6fd4>
    9bc4:	movw	r2, #1865	; 0x749
    9bc8:	ldr	r1, [pc, #288]	; 9cf0 <strspn@plt+0x6fd8>
    9bcc:	ldr	r3, [pc, #288]	; 9cf4 <strspn@plt+0x6fdc>
    9bd0:	add	r0, pc, r0
    9bd4:	add	r1, pc, r1
    9bd8:	add	r3, pc, r3
    9bdc:	bl	32b64 <strspn@plt+0x2fe4c>
    9be0:	mvn	r4, #21
    9be4:	b	9ae8 <strspn@plt+0x6dd0>
    9be8:	ldr	r0, [pc, #264]	; 9cf8 <strspn@plt+0x6fe0>
    9bec:	movw	r2, #1868	; 0x74c
    9bf0:	ldr	r1, [pc, #260]	; 9cfc <strspn@plt+0x6fe4>
    9bf4:	ldr	r3, [pc, #260]	; 9d00 <strspn@plt+0x6fe8>
    9bf8:	add	r0, pc, r0
    9bfc:	add	r1, pc, r1
    9c00:	add	r3, pc, r3
    9c04:	bl	32b64 <strspn@plt+0x2fe4c>
    9c08:	b	9be0 <strspn@plt+0x6ec8>
    9c0c:	ldr	r0, [pc, #240]	; 9d04 <strspn@plt+0x6fec>
    9c10:	movw	r2, #1867	; 0x74b
    9c14:	ldr	r1, [pc, #236]	; 9d08 <strspn@plt+0x6ff0>
    9c18:	ldr	r3, [pc, #236]	; 9d0c <strspn@plt+0x6ff4>
    9c1c:	add	r0, pc, r0
    9c20:	add	r1, pc, r1
    9c24:	add	r3, pc, r3
    9c28:	bl	32b64 <strspn@plt+0x2fe4c>
    9c2c:	b	9be0 <strspn@plt+0x6ec8>
    9c30:	ldr	r0, [pc, #216]	; 9d10 <strspn@plt+0x6ff8>
    9c34:	movw	r2, #1866	; 0x74a
    9c38:	ldr	r1, [pc, #212]	; 9d14 <strspn@plt+0x6ffc>
    9c3c:	ldr	r3, [pc, #212]	; 9d18 <strspn@plt+0x7000>
    9c40:	add	r0, pc, r0
    9c44:	add	r1, pc, r1
    9c48:	add	r3, pc, r3
    9c4c:	bl	32b64 <strspn@plt+0x2fe4c>
    9c50:	b	9be0 <strspn@plt+0x6ec8>
    9c54:	ldr	r0, [pc, #192]	; 9d1c <strspn@plt+0x7004>
    9c58:	movw	r2, #1870	; 0x74e
    9c5c:	ldr	r1, [pc, #188]	; 9d20 <strspn@plt+0x7008>
    9c60:	ldr	r3, [pc, #188]	; 9d24 <strspn@plt+0x700c>
    9c64:	add	r0, pc, r0
    9c68:	add	r1, pc, r1
    9c6c:	add	r3, pc, r3
    9c70:	bl	32b64 <strspn@plt+0x2fe4c>
    9c74:	mvn	r4, #9
    9c78:	b	9ae8 <strspn@plt+0x6dd0>
    9c7c:	ldr	r0, [pc, #164]	; 9d28 <strspn@plt+0x7010>
    9c80:	movw	r2, #1869	; 0x74d
    9c84:	ldr	r1, [pc, #160]	; 9d2c <strspn@plt+0x7014>
    9c88:	ldr	r3, [pc, #160]	; 9d30 <strspn@plt+0x7018>
    9c8c:	add	r0, pc, r0
    9c90:	add	r1, pc, r1
    9c94:	add	r3, pc, r3
    9c98:	bl	32b64 <strspn@plt+0x2fe4c>
    9c9c:	b	9be0 <strspn@plt+0x6ec8>
    9ca0:	mov	r4, r0
    9ca4:	ldr	r0, [sp, #8]
    9ca8:	cmp	r0, #0
    9cac:	beq	9cb4 <strspn@plt+0x6f9c>
    9cb0:	bl	16b80 <strspn@plt+0x13e68>
    9cb4:	mov	r0, r4
    9cb8:	bl	2cb8 <_Unwind_Resume@plt>
    9cbc:	b	9ca0 <strspn@plt+0x6f88>
    9cc0:	mov	r4, r0
    9cc4:	mov	r0, r9
    9cc8:	bl	27490 <strspn@plt+0x24778>
    9ccc:	b	9ca4 <strspn@plt+0x6f8c>
    9cd0:	andeq	fp, r4, r4, ror r4
    9cd4:	andeq	r0, r0, r8, asr #4
    9cd8:	andeq	r0, r0, r0, ror #4
    9cdc:			; <UNDEFINED> instruction: 0xffffb02c
    9ce0:	muleq	r2, r4, r4
    9ce4:	andeq	ip, r2, r0, lsl ip
    9ce8:	andeq	sp, r2, r4, lsl sl
    9cec:	andeq	pc, r2, ip, lsl r5	; <UNPREDICTABLE>
    9cf0:	andeq	ip, r2, r8, ror #23
    9cf4:	andeq	sp, r2, ip, ror #19
    9cf8:			; <UNDEFINED> instruction: 0x0002d4b4
    9cfc:	andeq	ip, r2, r0, asr #23
    9d00:	andeq	sp, r2, r4, asr #19
    9d04:	andeq	sp, r2, r0, ror #8
    9d08:	muleq	r2, ip, fp
    9d0c:	andeq	sp, r2, r0, lsr #19
    9d10:	andeq	r4, r3, r0, lsr #6
    9d14:	andeq	ip, r2, r8, ror fp
    9d18:	andeq	sp, r2, ip, ror r9
    9d1c:	andeq	ip, r2, ip, lsl #29
    9d20:	andeq	ip, r2, r4, asr fp
    9d24:	andeq	sp, r2, r8, asr r9
    9d28:	andeq	sp, r2, r4, lsl r0
    9d2c:	andeq	ip, r2, ip, lsr #22
    9d30:	andeq	sp, r2, r0, lsr r9
    9d34:	push	{r4, r5, r6, lr}
    9d38:	subs	r5, r0, #0
    9d3c:	mov	r4, r1
    9d40:	beq	9d80 <strspn@plt+0x7068>
    9d44:	cmp	r1, #0
    9d48:	beq	9dd0 <strspn@plt+0x70b8>
    9d4c:	bl	6ef0 <strspn@plt+0x41d8>
    9d50:	subs	r6, r0, #0
    9d54:	bne	9da8 <strspn@plt+0x7090>
    9d58:	mov	r0, r5
    9d5c:	bl	9318 <strspn@plt+0x6600>
    9d60:	cmp	r0, #0
    9d64:	addge	r3, r5, #296	; 0x128
    9d68:	movge	ip, r6
    9d6c:	movlt	ip, r0
    9d70:	ldmge	r3, {r0, r1, r2, r3}
    9d74:	stmge	r4, {r0, r1, r2, r3}
    9d78:	mov	r0, ip
    9d7c:	pop	{r4, r5, r6, pc}
    9d80:	ldr	r0, [pc, #112]	; 9df8 <strspn@plt+0x70e0>
    9d84:	movw	r2, #1486	; 0x5ce
    9d88:	ldr	r1, [pc, #108]	; 9dfc <strspn@plt+0x70e4>
    9d8c:	ldr	r3, [pc, #108]	; 9e00 <strspn@plt+0x70e8>
    9d90:	add	r0, pc, r0
    9d94:	add	r1, pc, r1
    9d98:	add	r3, pc, r3
    9d9c:	bl	32b64 <strspn@plt+0x2fe4c>
    9da0:	mvn	ip, #21
    9da4:	b	9d78 <strspn@plt+0x7060>
    9da8:	ldr	r0, [pc, #84]	; 9e04 <strspn@plt+0x70ec>
    9dac:	mov	r2, #1488	; 0x5d0
    9db0:	ldr	r1, [pc, #80]	; 9e08 <strspn@plt+0x70f0>
    9db4:	ldr	r3, [pc, #80]	; 9e0c <strspn@plt+0x70f4>
    9db8:	add	r0, pc, r0
    9dbc:	add	r1, pc, r1
    9dc0:	add	r3, pc, r3
    9dc4:	bl	32b64 <strspn@plt+0x2fe4c>
    9dc8:	mvn	ip, #9
    9dcc:	b	9d78 <strspn@plt+0x7060>
    9dd0:	ldr	r0, [pc, #56]	; 9e10 <strspn@plt+0x70f8>
    9dd4:	movw	r2, #1487	; 0x5cf
    9dd8:	ldr	r1, [pc, #52]	; 9e14 <strspn@plt+0x70fc>
    9ddc:	ldr	r3, [pc, #52]	; 9e18 <strspn@plt+0x7100>
    9de0:	add	r0, pc, r0
    9de4:	add	r1, pc, r1
    9de8:	add	r3, pc, r3
    9dec:	bl	32b64 <strspn@plt+0x2fe4c>
    9df0:	mvn	ip, #21
    9df4:	b	9d78 <strspn@plt+0x7060>
    9df8:	andeq	pc, r2, ip, asr r3	; <UNPREDICTABLE>
    9dfc:	andeq	ip, r2, r8, lsr #20
    9e00:	andeq	sp, r2, r0, asr r6
    9e04:	andeq	ip, r2, r8, lsr sp
    9e08:	andeq	ip, r2, r0, lsl #20
    9e0c:	andeq	sp, r2, r8, lsr #12
    9e10:	andeq	r7, r3, r0, lsl fp
    9e14:	ldrdeq	ip, [r2], -r8
    9e18:	andeq	sp, r2, r0, lsl #12
    9e1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9e20:	sub	sp, sp, #44	; 0x2c
    9e24:	ldr	lr, [pc, #1348]	; a370 <strspn@plt+0x7658>
    9e28:	mov	r5, r0
    9e2c:	ldr	ip, [pc, #1344]	; a374 <strspn@plt+0x765c>
    9e30:	mov	r0, r1
    9e34:	ldr	r1, [sp, #84]	; 0x54
    9e38:	add	lr, pc, lr
    9e3c:	mov	r9, r3
    9e40:	mov	r8, r2
    9e44:	mov	r3, lr
    9e48:	ldr	r7, [sp, #80]	; 0x50
    9e4c:	str	r1, [sp, #4]
    9e50:	ldr	ip, [lr, ip]
    9e54:	ldr	r3, [ip]
    9e58:	str	ip, [sp]
    9e5c:	str	r3, [sp, #36]	; 0x24
    9e60:	bl	16afc <strspn@plt+0x13de4>
    9e64:	cmp	r5, #0
    9e68:	str	r0, [sp, #20]
    9e6c:	beq	a298 <strspn@plt+0x7580>
    9e70:	cmp	r0, #0
    9e74:	beq	a2e0 <strspn@plt+0x75c8>
    9e78:	ldr	r3, [r0, #244]	; 0xf4
    9e7c:	ldrb	r2, [r3, #1]
    9e80:	cmp	r2, #1
    9e84:	bne	a2bc <strspn@plt+0x75a4>
    9e88:	ldrb	r3, [r3, #2]
    9e8c:	tst	r3, #1
    9e90:	bne	a228 <strspn@plt+0x7510>
    9e94:	mov	r0, r7
    9e98:	bl	c724 <strspn@plt+0x9a0c>
    9e9c:	cmp	r0, #0
    9ea0:	bne	a32c <strspn@plt+0x7614>
    9ea4:	mov	r0, r5
    9ea8:	bl	6ef0 <strspn@plt+0x41d8>
    9eac:	cmp	r0, #0
    9eb0:	bne	a304 <strspn@plt+0x75ec>
    9eb4:	ldrb	r3, [r5, #24]
    9eb8:	tst	r3, #1
    9ebc:	bne	a250 <strspn@plt+0x7538>
    9ec0:	ldr	r3, [r5, #4]
    9ec4:	sub	r3, r3, #1
    9ec8:	cmp	r3, #3
    9ecc:	bhi	a0a4 <strspn@plt+0x738c>
    9ed0:	mov	r0, r5
    9ed4:	bl	9318 <strspn@plt+0x6600>
    9ed8:	cmp	r0, #0
    9edc:	blt	a070 <strspn@plt+0x7358>
    9ee0:	mov	r2, r8
    9ee4:	mov	r3, r9
    9ee8:	mov	r0, r5
    9eec:	ldr	r1, [sp, #20]
    9ef0:	ldr	r4, [r5, #44]	; 0x2c
    9ef4:	bl	4e54 <strspn@plt+0x213c>
    9ef8:	cmp	r0, #0
    9efc:	blt	a070 <strspn@plt+0x7358>
    9f00:	mov	r0, r5
    9f04:	add	r1, sp, #20
    9f08:	bl	5ab0 <strspn@plt+0x2d98>
    9f0c:	cmp	r0, #0
    9f10:	blt	a070 <strspn@plt+0x7358>
    9f14:	mov	r0, r5
    9f18:	ldr	r1, [sp, #20]
    9f1c:	add	r2, sp, #24
    9f20:	mov	r3, #1
    9f24:	bl	94ec <strspn@plt+0x67d4>
    9f28:	cmp	r0, #0
    9f2c:	blt	a070 <strspn@plt+0x7358>
    9f30:	ldr	r0, [sp, #20]
    9f34:	mov	r1, #448	; 0x1c0
    9f38:	mvn	r2, #0
    9f3c:	mvn	r3, #0
    9f40:	ldrd	r8, [r0, r1]
    9f44:	cmp	r9, r3
    9f48:	cmpeq	r8, r2
    9f4c:	beq	a0ac <strspn@plt+0x7394>
    9f50:	mov	r0, #1
    9f54:	bl	2ec10 <strspn@plt+0x2bef8>
    9f58:	adds	r2, r0, r8
    9f5c:	adc	r3, r1, r9
    9f60:	strd	r2, [sp, #8]
    9f64:	ldr	r9, [r5, #44]	; 0x2c
    9f68:	cmp	r4, r9
    9f6c:	bcs	9fd0 <strspn@plt+0x72b8>
    9f70:	ldr	r8, [r5, #40]	; 0x28
    9f74:	ldrd	r0, [sp, #24]
    9f78:	add	sl, r8, r4, lsl #2
    9f7c:	ldr	r6, [r8, r4, lsl #2]
    9f80:	ldrd	r2, [r6, #8]
    9f84:	cmp	r3, r1
    9f88:	cmpeq	r2, r0
    9f8c:	beq	a148 <strspn@plt+0x7430>
    9f90:	ldr	ip, [r6, #244]	; 0xf4
    9f94:	ldrb	r3, [ip, #3]
    9f98:	cmp	r3, #2
    9f9c:	ldrb	r3, [ip]
    9fa0:	beq	a118 <strspn@plt+0x7400>
    9fa4:	cmp	r3, #108	; 0x6c
    9fa8:	ldr	r2, [ip, #8]
    9fac:	ldreq	r2, [ip, #8]
    9fb0:	revne	r2, r2
    9fb4:	mov	r3, #0
    9fb8:	cmp	r1, r3
    9fbc:	cmpeq	r0, r2
    9fc0:	beq	a0bc <strspn@plt+0x73a4>
    9fc4:	add	r4, r4, #1
    9fc8:	cmp	r4, r9
    9fcc:	bcc	9f70 <strspn@plt+0x7258>
    9fd0:	mov	r0, r5
    9fd4:	mov	r1, #0
    9fd8:	mov	r2, #0
    9fdc:	mov	r3, #0
    9fe0:	bl	5b38 <strspn@plt+0x2e20>
    9fe4:	cmp	r0, #0
    9fe8:	blt	a048 <strspn@plt+0x7330>
    9fec:	bne	9f64 <strspn@plt+0x724c>
    9ff0:	ldrd	r2, [sp, #8]
    9ff4:	orrs	r3, r2, r3
    9ff8:	beq	a13c <strspn@plt+0x7424>
    9ffc:	mov	r0, #1
    a000:	bl	2ec10 <strspn@plt+0x2bef8>
    a004:	ldrd	r2, [sp, #8]
    a008:	cmp	r1, r3
    a00c:	cmpeq	r0, r2
    a010:	bcs	a1dc <strspn@plt+0x74c4>
    a014:	ldrd	r2, [sp, #8]
    a018:	subs	r2, r2, r0
    a01c:	sbc	r3, r3, r1
    a020:	mov	r0, r5
    a024:	mov	r1, #1
    a028:	bl	7a34 <strspn@plt+0x4d1c>
    a02c:	cmp	r0, #0
    a030:	blt	a070 <strspn@plt+0x7358>
    a034:	beq	a1dc <strspn@plt+0x74c4>
    a038:	mov	r0, r5
    a03c:	bl	52f4 <strspn@plt+0x25dc>
    a040:	cmp	r0, #0
    a044:	bge	9f64 <strspn@plt+0x724c>
    a048:	cmn	r0, #104	; 0x68
    a04c:	beq	a060 <strspn@plt+0x7348>
    a050:	add	r3, r0, #108	; 0x6c
    a054:	cmn	r0, #32
    a058:	cmpne	r3, #1
    a05c:	bhi	a070 <strspn@plt+0x7358>
    a060:	mov	r0, r5
    a064:	bl	55dc <strspn@plt+0x28c4>
    a068:	mvn	r4, #103	; 0x67
    a06c:	b	a074 <strspn@plt+0x735c>
    a070:	mov	r4, r0
    a074:	ldr	r0, [sp, #20]
    a078:	cmp	r0, #0
    a07c:	beq	a084 <strspn@plt+0x736c>
    a080:	bl	16b80 <strspn@plt+0x13e68>
    a084:	ldr	r1, [sp]
    a088:	mov	r0, r4
    a08c:	ldr	r2, [sp, #36]	; 0x24
    a090:	ldr	r3, [r1]
    a094:	cmp	r2, r3
    a098:	bne	a224 <strspn@plt+0x750c>
    a09c:	add	sp, sp, #44	; 0x2c
    a0a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a0a4:	mvn	r4, #106	; 0x6a
    a0a8:	b	a074 <strspn@plt+0x735c>
    a0ac:	mov	r2, #0
    a0b0:	mov	r3, #0
    a0b4:	strd	r2, [sp, #8]
    a0b8:	b	9f64 <strspn@plt+0x724c>
    a0bc:	ldr	r0, [r5, #80]	; 0x50
    a0c0:	cmp	r0, #0
    a0c4:	beq	9fc4 <strspn@plt+0x72ac>
    a0c8:	ldr	r1, [r6, #32]
    a0cc:	cmp	r1, #0
    a0d0:	beq	9fc4 <strspn@plt+0x72ac>
    a0d4:	bl	26dc <strcmp@plt>
    a0d8:	cmp	r0, #0
    a0dc:	bne	9fc4 <strspn@plt+0x72ac>
    a0e0:	sub	r2, r9, #-1073741823	; 0xc0000001
    a0e4:	add	r1, r4, #1
    a0e8:	rsb	r2, r4, r2
    a0ec:	mov	r0, sl
    a0f0:	add	r1, r8, r1, lsl #2
    a0f4:	lsl	r2, r2, #2
    a0f8:	bl	276c <memmove@plt>
    a0fc:	ldr	r3, [r5, #44]	; 0x2c
    a100:	mov	r0, r6
    a104:	sub	r3, r3, #1
    a108:	str	r3, [r5, #44]	; 0x2c
    a10c:	bl	16b80 <strspn@plt+0x13e68>
    a110:	mvn	r4, #39	; 0x27
    a114:	b	a074 <strspn@plt+0x735c>
    a118:	cmp	r3, #108	; 0x6c
    a11c:	ldr	lr, [ip, #8]
    a120:	ldr	fp, [ip, #12]
    a124:	revne	r2, fp
    a128:	revne	r3, lr
    a12c:	bne	9fb8 <strspn@plt+0x72a0>
    a130:	ldr	r2, [ip, #8]
    a134:	ldr	r3, [ip, #12]
    a138:	b	9fb8 <strspn@plt+0x72a0>
    a13c:	mvn	r2, #0
    a140:	mvn	r3, #0
    a144:	b	a020 <strspn@plt+0x7308>
    a148:	sub	r2, r9, #-1073741823	; 0xc0000001
    a14c:	add	r1, r4, #1
    a150:	rsb	r2, r4, r2
    a154:	mov	r0, sl
    a158:	add	r1, r8, r1, lsl #2
    a15c:	lsl	r2, r2, #2
    a160:	bl	276c <memmove@plt>
    a164:	ldr	r3, [r5, #44]	; 0x2c
    a168:	sub	r3, r3, #1
    a16c:	str	r3, [r5, #44]	; 0x2c
    a170:	ldr	r3, [r6, #244]	; 0xf4
    a174:	ldrb	r3, [r3, #1]
    a178:	cmp	r3, #2
    a17c:	beq	a198 <strspn@plt+0x7480>
    a180:	cmp	r3, #3
    a184:	mvnne	r4, #4
    a188:	beq	a1e4 <strspn@plt+0x74cc>
    a18c:	mov	r0, r6
    a190:	bl	16b80 <strspn@plt+0x13e68>
    a194:	b	a074 <strspn@plt+0x735c>
    a198:	ldr	r3, [r6, #332]	; 0x14c
    a19c:	cmp	r3, #0
    a1a0:	beq	a1c4 <strspn@plt+0x74ac>
    a1a4:	mov	r1, #968	; 0x3c8
    a1a8:	mov	r2, #1
    a1ac:	ldrd	r0, [r1, r5]
    a1b0:	mov	r3, #0
    a1b4:	and	r2, r2, r0
    a1b8:	and	r3, r3, r1
    a1bc:	orrs	r1, r2, r3
    a1c0:	beq	a1f8 <strspn@plt+0x74e0>
    a1c4:	ldr	r2, [sp, #4]
    a1c8:	cmp	r2, #0
    a1cc:	beq	a214 <strspn@plt+0x74fc>
    a1d0:	str	r6, [r2]
    a1d4:	mov	r4, #1
    a1d8:	b	a074 <strspn@plt+0x735c>
    a1dc:	mvn	r4, #109	; 0x6d
    a1e0:	b	a074 <strspn@plt+0x735c>
    a1e4:	mov	r0, r7
    a1e8:	add	r1, r6, #36	; 0x24
    a1ec:	bl	c9dc <strspn@plt+0x9cc4>
    a1f0:	mov	r4, r0
    a1f4:	b	a18c <strspn@plt+0x7474>
    a1f8:	ldr	r1, [pc, #376]	; a378 <strspn@plt+0x7660>
    a1fc:	mov	r0, r7
    a200:	ldr	r2, [pc, #372]	; a37c <strspn@plt+0x7664>
    a204:	add	r1, pc, r1
    a208:	add	r2, pc, r2
    a20c:	bl	c954 <strspn@plt+0x9c3c>
    a210:	b	a1f0 <strspn@plt+0x74d8>
    a214:	mov	r0, r6
    a218:	bl	16b80 <strspn@plt+0x13e68>
    a21c:	mov	r4, #1
    a220:	b	a074 <strspn@plt+0x735c>
    a224:	bl	2838 <__stack_chk_fail@plt>
    a228:	ldr	r0, [pc, #336]	; a380 <strspn@plt+0x7668>
    a22c:	movw	r2, #1966	; 0x7ae
    a230:	ldr	r1, [pc, #332]	; a384 <strspn@plt+0x766c>
    a234:	ldr	r3, [pc, #332]	; a388 <strspn@plt+0x7670>
    a238:	add	r0, pc, r0
    a23c:	add	r1, pc, r1
    a240:	add	r3, pc, r3
    a244:	bl	32b64 <strspn@plt+0x2fe4c>
    a248:	mvn	r4, #21
    a24c:	b	a074 <strspn@plt+0x735c>
    a250:	mov	r1, #968	; 0x3c8
    a254:	mov	r2, #8
    a258:	ldrd	r0, [r1, r5]
    a25c:	mov	r3, #0
    a260:	and	r2, r2, r0
    a264:	and	r3, r3, r1
    a268:	orrs	r1, r2, r3
    a26c:	beq	9ec0 <strspn@plt+0x71a8>
    a270:	ldr	r0, [pc, #276]	; a38c <strspn@plt+0x7674>
    a274:	movw	r2, #1969	; 0x7b1
    a278:	ldr	r1, [pc, #272]	; a390 <strspn@plt+0x7678>
    a27c:	ldr	r3, [pc, #272]	; a394 <strspn@plt+0x767c>
    a280:	add	r0, pc, r0
    a284:	add	r1, pc, r1
    a288:	add	r3, pc, r3
    a28c:	bl	32b64 <strspn@plt+0x2fe4c>
    a290:	mvn	r4, #29
    a294:	b	a074 <strspn@plt+0x735c>
    a298:	ldr	r0, [pc, #248]	; a398 <strspn@plt+0x7680>
    a29c:	movw	r2, #1963	; 0x7ab
    a2a0:	ldr	r1, [pc, #244]	; a39c <strspn@plt+0x7684>
    a2a4:	ldr	r3, [pc, #244]	; a3a0 <strspn@plt+0x7688>
    a2a8:	add	r0, pc, r0
    a2ac:	add	r1, pc, r1
    a2b0:	add	r3, pc, r3
    a2b4:	bl	32b64 <strspn@plt+0x2fe4c>
    a2b8:	b	a248 <strspn@plt+0x7530>
    a2bc:	ldr	r0, [pc, #224]	; a3a4 <strspn@plt+0x768c>
    a2c0:	movw	r2, #1965	; 0x7ad
    a2c4:	ldr	r1, [pc, #220]	; a3a8 <strspn@plt+0x7690>
    a2c8:	ldr	r3, [pc, #220]	; a3ac <strspn@plt+0x7694>
    a2cc:	add	r0, pc, r0
    a2d0:	add	r1, pc, r1
    a2d4:	add	r3, pc, r3
    a2d8:	bl	32b64 <strspn@plt+0x2fe4c>
    a2dc:	b	a248 <strspn@plt+0x7530>
    a2e0:	ldr	r0, [pc, #200]	; a3b0 <strspn@plt+0x7698>
    a2e4:	movw	r2, #1964	; 0x7ac
    a2e8:	ldr	r1, [pc, #196]	; a3b4 <strspn@plt+0x769c>
    a2ec:	ldr	r3, [pc, #196]	; a3b8 <strspn@plt+0x76a0>
    a2f0:	add	r0, pc, r0
    a2f4:	add	r1, pc, r1
    a2f8:	add	r3, pc, r3
    a2fc:	bl	32b64 <strspn@plt+0x2fe4c>
    a300:	b	a248 <strspn@plt+0x7530>
    a304:	ldr	r0, [pc, #176]	; a3bc <strspn@plt+0x76a4>
    a308:	mov	r2, #1968	; 0x7b0
    a30c:	ldr	r1, [pc, #172]	; a3c0 <strspn@plt+0x76a8>
    a310:	ldr	r3, [pc, #172]	; a3c4 <strspn@plt+0x76ac>
    a314:	add	r0, pc, r0
    a318:	add	r1, pc, r1
    a31c:	add	r3, pc, r3
    a320:	bl	32b64 <strspn@plt+0x2fe4c>
    a324:	mvn	r4, #9
    a328:	b	a074 <strspn@plt+0x735c>
    a32c:	ldr	r0, [pc, #148]	; a3c8 <strspn@plt+0x76b0>
    a330:	movw	r2, #1967	; 0x7af
    a334:	ldr	r1, [pc, #144]	; a3cc <strspn@plt+0x76b4>
    a338:	ldr	r3, [pc, #144]	; a3d0 <strspn@plt+0x76b8>
    a33c:	add	r0, pc, r0
    a340:	add	r1, pc, r1
    a344:	add	r3, pc, r3
    a348:	bl	32b64 <strspn@plt+0x2fe4c>
    a34c:	b	a248 <strspn@plt+0x7530>
    a350:	ldr	r3, [sp, #20]
    a354:	mov	r4, r0
    a358:	cmp	r3, #0
    a35c:	beq	a368 <strspn@plt+0x7650>
    a360:	mov	r0, r3
    a364:	bl	16b80 <strspn@plt+0x13e68>
    a368:	mov	r0, r4
    a36c:	bl	2cb8 <_Unwind_Resume@plt>
    a370:	andeq	sl, r4, ip, lsr pc
    a374:	andeq	r0, r0, r8, asr #4
    a378:	andeq	ip, r2, r8, lsl ip
    a37c:	strdeq	ip, [r2], -r4
    a380:	andeq	ip, r2, r4, ror lr
    a384:	andeq	ip, r2, r0, lsl #11
    a388:	andeq	sp, r2, r4, lsr r2
    a38c:			; <UNDEFINED> instruction: 0x0002cdbc
    a390:	andeq	ip, r2, r8, lsr r5
    a394:	andeq	sp, r2, ip, ror #3
    a398:	andeq	lr, r2, r4, asr #28
    a39c:	andeq	ip, r2, r0, lsl r5
    a3a0:	andeq	sp, r2, r4, asr #3
    a3a4:			; <UNDEFINED> instruction: 0x0002cdb0
    a3a8:	andeq	ip, r2, ip, ror #9
    a3ac:	andeq	sp, r2, r0, lsr #3
    a3b0:	andeq	r3, r3, r0, ror ip
    a3b4:	andeq	ip, r2, r8, asr #9
    a3b8:	andeq	sp, r2, ip, ror r1
    a3bc:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    a3c0:	andeq	ip, r2, r4, lsr #9
    a3c4:	andeq	sp, r2, r8, asr r1
    a3c8:	andeq	ip, r2, r4, lsr #27
    a3cc:	andeq	ip, r2, ip, ror r4
    a3d0:	andeq	sp, r2, r0, lsr r1
    a3d4:	ldr	r3, [pc, #760]	; a6d4 <strspn@plt+0x79bc>
    a3d8:	ldr	r2, [pc, #760]	; a6d8 <strspn@plt+0x79c0>
    a3dc:	add	r3, pc, r3
    a3e0:	push	{r4, r5, r6, lr}
    a3e4:	subs	r4, r0, #0
    a3e8:	ldr	r6, [r3, r2]
    a3ec:	sub	sp, sp, #128	; 0x80
    a3f0:	ldr	r3, [r6]
    a3f4:	str	r3, [sp, #124]	; 0x7c
    a3f8:	beq	a66c <strspn@plt+0x7954>
    a3fc:	ldr	r3, [r4, #4]
    a400:	cmp	r3, #0
    a404:	bne	a644 <strspn@plt+0x792c>
    a408:	bl	6ef0 <strspn@plt+0x41d8>
    a40c:	cmp	r0, #0
    a410:	bne	a61c <strspn@plt+0x7904>
    a414:	ldrb	r3, [r4, #24]
    a418:	mov	r2, #1
    a41c:	str	r2, [r4, #4]
    a420:	tst	r3, #16
    a424:	bne	a4d0 <strspn@plt+0x77b8>
    a428:	ldr	r0, [r4, #8]
    a42c:	cmp	r0, #0
    a430:	blt	a4e0 <strspn@plt+0x77c8>
    a434:	ldr	r3, [r4, #12]
    a438:	cmp	r3, #0
    a43c:	blt	a694 <strspn@plt+0x797c>
    a440:	mov	r1, #1
    a444:	bl	2c0b0 <strspn@plt+0x29398>
    a448:	subs	r3, r0, #0
    a44c:	blt	a548 <strspn@plt+0x7830>
    a450:	ldr	r0, [r4, #8]
    a454:	mov	r1, #1
    a458:	bl	2c140 <strspn@plt+0x29428>
    a45c:	subs	r3, r0, #0
    a460:	blt	a548 <strspn@plt+0x7830>
    a464:	ldr	r1, [r4, #8]
    a468:	ldr	r0, [r4, #12]
    a46c:	cmp	r1, r0
    a470:	beq	a49c <strspn@plt+0x7784>
    a474:	mov	r1, #1
    a478:	bl	2c0b0 <strspn@plt+0x29398>
    a47c:	subs	r3, r0, #0
    a480:	blt	a548 <strspn@plt+0x7830>
    a484:	ldr	r0, [r4, #12]
    a488:	mov	r1, #1
    a48c:	bl	2c140 <strspn@plt+0x29428>
    a490:	subs	r3, r0, #0
    a494:	blt	a548 <strspn@plt+0x7830>
    a498:	ldr	r1, [r4, #8]
    a49c:	mov	r0, #3
    a4a0:	add	r2, sp, #16
    a4a4:	bl	28c8 <__fxstat64@plt>
    a4a8:	cmp	r0, #0
    a4ac:	blt	a5fc <strspn@plt+0x78e4>
    a4b0:	ldr	r3, [r4, #8]
    a4b4:	mov	r0, r4
    a4b8:	and	r3, r3, #61440	; 0xf000
    a4bc:	cmp	r3, #8192	; 0x2000
    a4c0:	beq	a60c <strspn@plt+0x78f4>
    a4c4:	bl	f0a0 <strspn@plt+0xc388>
    a4c8:	mov	r3, r0
    a4cc:	b	a4f8 <strspn@plt+0x77e0>
    a4d0:	tst	r3, #4
    a4d4:	beq	a428 <strspn@plt+0x7710>
    a4d8:	mvn	r4, #21
    a4dc:	b	a524 <strspn@plt+0x780c>
    a4e0:	ldr	r3, [r4, #312]	; 0x138
    a4e4:	cmp	r3, #0
    a4e8:	beq	a558 <strspn@plt+0x7840>
    a4ec:	mov	r0, r4
    a4f0:	bl	5c34 <strspn@plt+0x2f1c>
    a4f4:	mov	r3, r0
    a4f8:	cmp	r3, #0
    a4fc:	blt	a548 <strspn@plt+0x7830>
    a500:	ldrb	r2, [r4, #24]
    a504:	mov	r1, #0
    a508:	str	r1, [sp, #16]
    a50c:	ubfx	r3, r2, #2, #1
    a510:	cmp	r3, r1
    a514:	beq	a540 <strspn@plt+0x7828>
    a518:	tst	r2, #1
    a51c:	movne	r4, r1
    a520:	beq	a58c <strspn@plt+0x7874>
    a524:	ldr	r2, [sp, #124]	; 0x7c
    a528:	mov	r0, r4
    a52c:	ldr	r3, [r6]
    a530:	cmp	r2, r3
    a534:	bne	a618 <strspn@plt+0x7900>
    a538:	add	sp, sp, #128	; 0x80
    a53c:	pop	{r4, r5, r6, pc}
    a540:	mov	r4, r3
    a544:	b	a524 <strspn@plt+0x780c>
    a548:	mov	r0, r4
    a54c:	mov	r4, r3
    a550:	bl	806c <strspn@plt+0x5354>
    a554:	b	a524 <strspn@plt+0x780c>
    a558:	ldrh	r3, [r4, #148]	; 0x94
    a55c:	cmp	r3, #0
    a560:	bne	a4ec <strspn@plt+0x77d4>
    a564:	ldr	r3, [r4, #408]	; 0x198
    a568:	cmp	r3, #0
    a56c:	bne	a4ec <strspn@plt+0x77d4>
    a570:	ldr	r3, [r4, #280]	; 0x118
    a574:	cmp	r3, #0
    a578:	bne	a4ec <strspn@plt+0x77d4>
    a57c:	ldr	r3, [r4, #284]	; 0x11c
    a580:	cmp	r3, #0
    a584:	bne	a4ec <strspn@plt+0x77d4>
    a588:	b	a4d8 <strspn@plt+0x77c0>
    a58c:	ldr	r2, [pc, #328]	; a6dc <strspn@plt+0x79c4>
    a590:	mov	r0, r4
    a594:	ldr	ip, [pc, #324]	; a6e0 <strspn@plt+0x79c8>
    a598:	add	r1, sp, #16
    a59c:	ldr	r3, [pc, #320]	; a6e4 <strspn@plt+0x79cc>
    a5a0:	add	r2, pc, r2
    a5a4:	add	ip, pc, ip
    a5a8:	stm	sp, {r2, ip}
    a5ac:	add	r3, pc, r3
    a5b0:	bl	1668c <strspn@plt+0x13974>
    a5b4:	cmp	r0, #0
    a5b8:	blt	a5e4 <strspn@plt+0x78cc>
    a5bc:	ldr	r3, [pc, #292]	; a6e8 <strspn@plt+0x79d0>
    a5c0:	mov	r1, #0
    a5c4:	mov	r0, r4
    a5c8:	mov	r5, #0
    a5cc:	mov	r4, #0
    a5d0:	ldr	r2, [sp, #16]
    a5d4:	str	r1, [sp]
    a5d8:	add	r3, pc, r3
    a5dc:	strd	r4, [sp, #8]
    a5e0:	bl	98e8 <strspn@plt+0x6bd0>
    a5e4:	mov	r4, r0
    a5e8:	ldr	r0, [sp, #16]
    a5ec:	cmp	r0, #0
    a5f0:	beq	a524 <strspn@plt+0x780c>
    a5f4:	bl	16b80 <strspn@plt+0x13e68>
    a5f8:	b	a524 <strspn@plt+0x780c>
    a5fc:	bl	2a9c <__errno_location@plt>
    a600:	ldr	r3, [r0]
    a604:	rsb	r3, r3, #0
    a608:	b	a4f8 <strspn@plt+0x77e0>
    a60c:	bl	11588 <strspn@plt+0xe870>
    a610:	mov	r3, r0
    a614:	b	a4f8 <strspn@plt+0x77e0>
    a618:	bl	2838 <__stack_chk_fail@plt>
    a61c:	ldr	r0, [pc, #200]	; a6ec <strspn@plt+0x79d4>
    a620:	movw	r2, #1075	; 0x433
    a624:	ldr	r1, [pc, #196]	; a6f0 <strspn@plt+0x79d8>
    a628:	mvn	r4, #9
    a62c:	ldr	r3, [pc, #192]	; a6f4 <strspn@plt+0x79dc>
    a630:	add	r0, pc, r0
    a634:	add	r1, pc, r1
    a638:	add	r3, pc, r3
    a63c:	bl	32b64 <strspn@plt+0x2fe4c>
    a640:	b	a524 <strspn@plt+0x780c>
    a644:	ldr	r0, [pc, #172]	; a6f8 <strspn@plt+0x79e0>
    a648:	movw	r2, #1074	; 0x432
    a64c:	ldr	r1, [pc, #168]	; a6fc <strspn@plt+0x79e4>
    a650:	mvn	r4, #0
    a654:	ldr	r3, [pc, #164]	; a700 <strspn@plt+0x79e8>
    a658:	add	r0, pc, r0
    a65c:	add	r1, pc, r1
    a660:	add	r3, pc, r3
    a664:	bl	32b64 <strspn@plt+0x2fe4c>
    a668:	b	a524 <strspn@plt+0x780c>
    a66c:	ldr	r0, [pc, #144]	; a704 <strspn@plt+0x79ec>
    a670:	movw	r2, #1073	; 0x431
    a674:	ldr	r1, [pc, #140]	; a708 <strspn@plt+0x79f0>
    a678:	mvn	r4, #21
    a67c:	ldr	r3, [pc, #136]	; a70c <strspn@plt+0x79f4>
    a680:	add	r0, pc, r0
    a684:	add	r1, pc, r1
    a688:	add	r3, pc, r3
    a68c:	bl	32b64 <strspn@plt+0x2fe4c>
    a690:	b	a524 <strspn@plt+0x780c>
    a694:	ldr	r0, [pc, #116]	; a710 <strspn@plt+0x79f8>
    a698:	movw	r2, #1041	; 0x411
    a69c:	ldr	r1, [pc, #112]	; a714 <strspn@plt+0x79fc>
    a6a0:	ldr	r3, [pc, #112]	; a718 <strspn@plt+0x7a00>
    a6a4:	add	r0, pc, r0
    a6a8:	add	r1, pc, r1
    a6ac:	add	r3, pc, r3
    a6b0:	bl	32874 <strspn@plt+0x2fb5c>
    a6b4:	ldr	r3, [sp, #16]
    a6b8:	mov	r4, r0
    a6bc:	cmp	r3, #0
    a6c0:	beq	a6cc <strspn@plt+0x79b4>
    a6c4:	mov	r0, r3
    a6c8:	bl	16b80 <strspn@plt+0x13e68>
    a6cc:	mov	r0, r4
    a6d0:	bl	2cb8 <_Unwind_Resume@plt>
    a6d4:	muleq	r4, r8, r9
    a6d8:	andeq	r0, r0, r8, asr #4
    a6dc:			; <UNDEFINED> instruction: 0x0002cbbc
    a6e0:	andeq	ip, r2, r8, ror #23
    a6e4:	andeq	ip, r2, r8, asr #23
    a6e8:			; <UNDEFINED> instruction: 0xffffb29c
    a6ec:	andeq	ip, r2, r0, asr #9
    a6f0:	andeq	ip, r2, r8, lsl #3
    a6f4:	andeq	sp, r2, r8, asr #32
    a6f8:	andeq	ip, r2, r8, ror r4
    a6fc:	andeq	ip, r2, r0, ror #2
    a700:	andeq	sp, r2, r0, lsr #32
    a704:	andeq	lr, r2, ip, ror #20
    a708:	andeq	ip, r2, r8, lsr r1
    a70c:	strdeq	ip, [r2], -r8
    a710:	andeq	ip, r2, r4, lsr #21
    a714:	andeq	ip, r2, r4, lsl r1
    a718:	muleq	r2, r8, lr
    a71c:	push	{r3, r4, r5, lr}
    a720:	mov	r4, r0
    a724:	ldr	r5, [r0, #1100]	; 0x44c
    a728:	cmp	r5, #0
    a72c:	beq	a738 <strspn@plt+0x7a20>
    a730:	mov	r0, #0
    a734:	pop	{r3, r4, r5, pc}
    a738:	add	r0, r0, #1088	; 0x440
    a73c:	add	r0, r0, #12
    a740:	bl	33aa0 <strspn@plt+0x30d88>
    a744:	cmn	r0, #2
    a748:	popne	{r3, r4, r5, pc}
    a74c:	mov	r0, #2
    a750:	bl	2994 <malloc@plt>
    a754:	subs	r3, r0, #0
    a758:	beq	a770 <strspn@plt+0x7a58>
    a75c:	mov	r2, #47	; 0x2f
    a760:	mov	r0, r5
    a764:	strh	r2, [r3]
    a768:	str	r3, [r4, #1100]	; 0x44c
    a76c:	pop	{r3, r4, r5, pc}
    a770:	mvn	r0, #11
    a774:	str	r3, [r4, #1100]	; 0x44c
    a778:	pop	{r3, r4, r5, pc}
    a77c:	ldr	r3, [pc, #344]	; a8dc <strspn@plt+0x7bc4>
    a780:	push	{r4, r5, r6, r7, r8, fp, lr}
    a784:	add	fp, sp, #24
    a788:	ldr	r2, [pc, #336]	; a8e0 <strspn@plt+0x7bc8>
    a78c:	sub	sp, sp, #44	; 0x2c
    a790:	add	r3, pc, r3
    a794:	subs	r8, r0, #0
    a798:	mov	r7, r1
    a79c:	ldr	r6, [r3, r2]
    a7a0:	ldr	r3, [r6]
    a7a4:	str	r3, [fp, #-32]	; 0xffffffe0
    a7a8:	beq	a8bc <strspn@plt+0x7ba4>
    a7ac:	cmp	r1, #0
    a7b0:	beq	a89c <strspn@plt+0x7b84>
    a7b4:	mov	r1, #968	; 0x3c8
    a7b8:	mov	r2, #8
    a7bc:	ldrd	r4, [r8, r1]
    a7c0:	mov	r3, #0
    a7c4:	and	r2, r2, r4
    a7c8:	and	r3, r3, r5
    a7cc:	orrs	r1, r2, r3
    a7d0:	beq	a830 <strspn@plt+0x7b18>
    a7d4:	ldrb	r3, [r7]
    a7d8:	cmp	r3, #0
    a7dc:	beq	a88c <strspn@plt+0x7b74>
    a7e0:	ldr	r3, [pc, #252]	; a8e4 <strspn@plt+0x7bcc>
    a7e4:	mov	r0, r7
    a7e8:	add	r3, pc, r3
    a7ec:	str	r3, [fp, #-36]	; 0xffffffdc
    a7f0:	bl	2a54 <strlen@plt>
    a7f4:	mov	r1, r7
    a7f8:	add	r0, r0, #32
    a7fc:	bic	r3, r0, #7
    a800:	sub	sp, sp, r3
    a804:	add	r7, sp, #24
    a808:	mov	r0, r7
    a80c:	bl	282c <stpcpy@plt>
    a810:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a814:	cmp	r1, #0
    a818:	mov	r3, r0
    a81c:	beq	a828 <strspn@plt+0x7b10>
    a820:	bl	282c <stpcpy@plt>
    a824:	mov	r3, r0
    a828:	mov	r2, #0
    a82c:	strb	r2, [r3]
    a830:	ldr	r1, [pc, #176]	; a8e8 <strspn@plt+0x7bd0>
    a834:	mov	r2, #0
    a838:	ldr	lr, [pc, #172]	; a8ec <strspn@plt+0x7bd4>
    a83c:	mov	r0, r8
    a840:	add	r1, pc, r1
    a844:	str	r2, [sp, #4]
    a848:	str	r2, [sp, #8]
    a84c:	add	lr, pc, lr
    a850:	ldr	ip, [pc, #152]	; a8f0 <strspn@plt+0x7bd8>
    a854:	mov	r3, r1
    a858:	ldr	r2, [pc, #148]	; a8f4 <strspn@plt+0x7bdc>
    a85c:	add	ip, pc, ip
    a860:	str	r7, [sp, #16]
    a864:	add	r2, pc, r2
    a868:	str	lr, [sp]
    a86c:	str	ip, [sp, #12]
    a870:	bl	2584c <strspn@plt+0x22b34>
    a874:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a878:	ldr	r3, [r6]
    a87c:	cmp	r2, r3
    a880:	bne	a898 <strspn@plt+0x7b80>
    a884:	sub	sp, fp, #24
    a888:	pop	{r4, r5, r6, r7, r8, fp, pc}
    a88c:	ldr	r7, [pc, #100]	; a8f8 <strspn@plt+0x7be0>
    a890:	add	r7, pc, r7
    a894:	b	a830 <strspn@plt+0x7b18>
    a898:	bl	2838 <__stack_chk_fail@plt>
    a89c:	ldr	r0, [pc, #88]	; a8fc <strspn@plt+0x7be4>
    a8a0:	movw	r2, #1434	; 0x59a
    a8a4:	ldr	r1, [pc, #84]	; a900 <strspn@plt+0x7be8>
    a8a8:	ldr	r3, [pc, #84]	; a904 <strspn@plt+0x7bec>
    a8ac:	add	r0, pc, r0
    a8b0:	add	r1, pc, r1
    a8b4:	add	r3, pc, r3
    a8b8:	bl	32874 <strspn@plt+0x2fb5c>
    a8bc:	ldr	r0, [pc, #68]	; a908 <strspn@plt+0x7bf0>
    a8c0:	movw	r2, #1433	; 0x599
    a8c4:	ldr	r1, [pc, #64]	; a90c <strspn@plt+0x7bf4>
    a8c8:	ldr	r3, [pc, #64]	; a910 <strspn@plt+0x7bf8>
    a8cc:	add	r0, pc, r0
    a8d0:	add	r1, pc, r1
    a8d4:	add	r3, pc, r3
    a8d8:	bl	32874 <strspn@plt+0x2fb5c>
    a8dc:	andeq	sl, r4, r4, ror #11
    a8e0:	andeq	r0, r0, r8, asr #4
    a8e4:			; <UNDEFINED> instruction: 0x0002cfb8
    a8e8:	andeq	ip, r2, ip, lsl r9
    a8ec:	andeq	ip, r2, r8, ror #30
    a8f0:	andeq	r1, r3, r4, ror #5
    a8f4:	andeq	ip, r2, r0, lsl r9
    a8f8:	strdeq	ip, [r2], -r0
    a8fc:	andeq	ip, r2, r0, lsl #8
    a900:	andeq	ip, r2, r4, lsr #29
    a904:	andeq	ip, r2, r0, lsl #29
    a908:	andeq	lr, r2, r0, lsr #16
    a90c:	andeq	ip, r2, r4, lsl #29
    a910:	andeq	ip, r2, r0, ror #28
    a914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a918:	subs	fp, r0, #0
    a91c:	sub	sp, sp, #36	; 0x24
    a920:	mov	r9, r1
    a924:	strd	r2, [sp]
    a928:	ldr	sl, [sp, #72]	; 0x48
    a92c:	beq	b01c <strspn@plt+0x8304>
    a930:	cmp	r1, #0
    a934:	beq	afe4 <strspn@plt+0x82cc>
    a938:	cmp	sl, #0
    a93c:	beq	b03c <strspn@plt+0x8324>
    a940:	ldr	r6, [r1]
    a944:	add	r8, r1, #24
    a948:	add	r3, r1, r6
    a94c:	cmp	r8, r3
    a950:	bcs	aa34 <strspn@plt+0x7d1c>
    a954:	cmp	r1, r8
    a958:	bhi	aa34 <strspn@plt+0x7d1c>
    a95c:	ldrd	r2, [sp]
    a960:	mov	r0, #1024	; 0x400
    a964:	mov	r1, #0
    a968:	and	r2, r2, r0
    a96c:	and	r3, r3, r1
    a970:	strd	r2, [sp, #8]
    a974:	mov	r0, #1073741824	; 0x40000000
    a978:	ldrd	r2, [sp]
    a97c:	mov	r1, #0
    a980:	and	r2, r2, r0
    a984:	and	r3, r3, r1
    a988:	strd	r2, [sp, #16]
    a98c:	mov	r0, #536870912	; 0x20000000
    a990:	ldrd	r2, [sp]
    a994:	mov	r1, #0
    a998:	and	r2, r2, r0
    a99c:	and	r3, r3, r1
    a9a0:	strd	r2, [sp, #24]
    a9a4:	ldrd	r2, [r8, #8]
    a9a8:	mvn	r0, #4096	; 0x1000
    a9ac:	mvn	r1, #0
    a9b0:	adds	r2, r2, r0
    a9b4:	adc	r3, r3, r1
    a9b8:	cmp	r3, #0
    a9bc:	cmpeq	r2, #12
    a9c0:	bhi	aa10 <strspn@plt+0x7cf8>
    a9c4:	cmp	r2, #12
    a9c8:	addls	pc, pc, r2, lsl #2
    a9cc:	b	aa10 <strspn@plt+0x7cf8>
    a9d0:	b	ad30 <strspn@plt+0x8018>
    a9d4:	b	acb4 <strspn@plt+0x7f9c>
    a9d8:	b	af50 <strspn@plt+0x8238>
    a9dc:	b	aefc <strspn@plt+0x81e4>
    a9e0:	b	ac6c <strspn@plt+0x7f54>
    a9e4:	b	ac38 <strspn@plt+0x7f20>
    a9e8:	b	ac04 <strspn@plt+0x7eec>
    a9ec:	b	abc4 <strspn@plt+0x7eac>
    a9f0:	b	ab6c <strspn@plt+0x7e54>
    a9f4:	b	aaf0 <strspn@plt+0x7dd8>
    a9f8:	b	aabc <strspn@plt+0x7da4>
    a9fc:	b	aa40 <strspn@plt+0x7d28>
    aa00:	b	aa04 <strspn@plt+0x7cec>
    aa04:	ldrd	r2, [sp, #16]
    aa08:	orrs	r3, r2, r3
    aa0c:	bne	afbc <strspn@plt+0x82a4>
    aa10:	ldr	r2, [r8]
    aa14:	add	r3, r9, r6
    aa18:	add	r2, r2, #7
    aa1c:	bic	r2, r2, #7
    aa20:	add	r8, r8, r2
    aa24:	cmp	r8, r3
    aa28:	bcs	aa34 <strspn@plt+0x7d1c>
    aa2c:	cmp	r9, r8
    aa30:	bls	a9a4 <strspn@plt+0x7c8c>
    aa34:	mov	r0, #0
    aa38:	add	sp, sp, #36	; 0x24
    aa3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aa40:	ldrd	r2, [sp]
    aa44:	mov	r0, #67108864	; 0x4000000
    aa48:	mov	r1, #0
    aa4c:	and	r2, r2, r0
    aa50:	and	r3, r3, r1
    aa54:	orrs	ip, r2, r3
    aa58:	beq	aa78 <strspn@plt+0x7d60>
    aa5c:	ldr	ip, [r8, #16]
    aa60:	cmn	ip, #1
    aa64:	strne	ip, [sl, #112]	; 0x70
    aa68:	ldrdne	r2, [sl, #8]
    aa6c:	orrne	r2, r2, r0
    aa70:	orrne	r3, r3, r1
    aa74:	strdne	r2, [sl, #8]
    aa78:	ldrd	r2, [sp]
    aa7c:	mov	r0, #134217728	; 0x8000000
    aa80:	mov	r1, #0
    aa84:	and	r2, r2, r0
    aa88:	and	r3, r3, r1
    aa8c:	orrs	ip, r2, r3
    aa90:	beq	af48 <strspn@plt+0x8230>
    aa94:	ldr	ip, [r8, #20]
    aa98:	cmn	ip, #1
    aa9c:	beq	af48 <strspn@plt+0x8230>
    aaa0:	ldrd	r2, [sl, #8]
    aaa4:	str	ip, [sl, #116]	; 0x74
    aaa8:	orr	r2, r2, r0
    aaac:	orr	r3, r3, r1
    aab0:	strd	r2, [sl, #8]
    aab4:	ldr	r6, [r9]
    aab8:	b	aa10 <strspn@plt+0x7cf8>
    aabc:	ldrd	r2, [sp]
    aac0:	mov	r4, #33554432	; 0x2000000
    aac4:	mov	r5, #0
    aac8:	and	r2, r2, r4
    aacc:	and	r3, r3, r5
    aad0:	orrs	ip, r2, r3
    aad4:	beq	aa10 <strspn@plt+0x7cf8>
    aad8:	add	r0, sl, #120	; 0x78
    aadc:	add	r1, r8, #16
    aae0:	bl	2e7f8 <strspn@plt+0x2bae0>
    aae4:	cmp	r0, #0
    aae8:	bge	ac9c <strspn@plt+0x7f84>
    aaec:	b	aa38 <strspn@plt+0x7d20>
    aaf0:	ldrd	r2, [sp]
    aaf4:	mov	r4, #31457280	; 0x1e00000
    aaf8:	mov	r5, #0
    aafc:	and	r4, r4, r2
    ab00:	and	r5, r5, r3
    ab04:	orrs	r3, r4, r5
    ab08:	beq	aa10 <strspn@plt+0x7cf8>
    ab0c:	ldr	r6, [r8, #16]
    ab10:	bl	2a83c <strspn@plt+0x27b24>
    ab14:	cmp	r6, r0
    ab18:	bne	afdc <strspn@plt+0x82c4>
    ab1c:	ldrd	r6, [r8]
    ab20:	ldr	r2, [r8, #16]
    ab24:	subs	r0, r6, #20
    ab28:	sbc	r1, r7, #0
    ab2c:	ands	r3, r2, #31
    ab30:	movne	r3, #1
    ab34:	add	r2, r3, r2, lsr #5
    ab38:	mov	r3, #0
    ab3c:	lsl	r2, r2, #4
    ab40:	cmp	r1, r3
    ab44:	cmpeq	r0, r2
    ab48:	bcc	afdc <strspn@plt+0x82c4>
    ab4c:	sub	r1, r6, #20
    ab50:	add	r0, r8, #20
    ab54:	bl	2cdc0 <strspn@plt+0x2a0a8>
    ab58:	cmp	r0, #0
    ab5c:	str	r0, [sl, #108]	; 0x6c
    ab60:	bne	ac9c <strspn@plt+0x7f84>
    ab64:	mvn	r0, #11
    ab68:	b	aa38 <strspn@plt+0x7d20>
    ab6c:	ldrd	r2, [sp]
    ab70:	mov	r4, #2064384	; 0x1f8000
    ab74:	mov	r5, #0
    ab78:	and	r4, r4, r2
    ab7c:	and	r5, r5, r3
    ab80:	orrs	r3, r4, r5
    ab84:	beq	aa10 <strspn@plt+0x7cf8>
    ab88:	add	r0, sl, #88	; 0x58
    ab8c:	add	r1, r8, #16
    ab90:	bl	2e7f8 <strspn@plt+0x2bae0>
    ab94:	cmp	r0, #0
    ab98:	blt	aa38 <strspn@plt+0x7d20>
    ab9c:	mov	r0, fp
    aba0:	bl	a71c <strspn@plt+0x7a04>
    aba4:	cmp	r0, #0
    aba8:	blt	aa38 <strspn@plt+0x7d20>
    abac:	add	r0, sl, #136	; 0x88
    abb0:	ldr	r1, [fp, #1100]	; 0x44c
    abb4:	bl	2e7f8 <strspn@plt+0x2bae0>
    abb8:	cmp	r0, #0
    abbc:	bge	ac9c <strspn@plt+0x7f84>
    abc0:	b	aa38 <strspn@plt+0x7d20>
    abc4:	ldrd	r2, [sp]
    abc8:	mov	r4, #16384	; 0x4000
    abcc:	mov	r5, #0
    abd0:	and	r2, r2, r4
    abd4:	and	r3, r3, r5
    abd8:	orrs	r0, r2, r3
    abdc:	beq	aa10 <strspn@plt+0x7cf8>
    abe0:	mov	r0, r8
    abe4:	ldr	r1, [r0], #16
    abe8:	sub	r1, r1, #16
    abec:	str	r1, [sl, #80]	; 0x50
    abf0:	bl	2cdc0 <strspn@plt+0x2a0a8>
    abf4:	cmp	r0, #0
    abf8:	str	r0, [sl, #76]	; 0x4c
    abfc:	bne	ac9c <strspn@plt+0x7f84>
    ac00:	b	ab64 <strspn@plt+0x7e4c>
    ac04:	ldrd	r2, [sp]
    ac08:	mov	r4, #8192	; 0x2000
    ac0c:	mov	r5, #0
    ac10:	and	r2, r2, r4
    ac14:	and	r3, r3, r5
    ac18:	orrs	ip, r2, r3
    ac1c:	beq	aa10 <strspn@plt+0x7cf8>
    ac20:	add	r0, sl, #72	; 0x48
    ac24:	add	r1, r8, #16
    ac28:	bl	2e7f8 <strspn@plt+0x2bae0>
    ac2c:	cmp	r0, #0
    ac30:	bge	ac9c <strspn@plt+0x7f84>
    ac34:	b	aa38 <strspn@plt+0x7d20>
    ac38:	ldrd	r2, [sp]
    ac3c:	mov	r4, #2048	; 0x800
    ac40:	mov	r5, #0
    ac44:	and	r2, r2, r4
    ac48:	and	r3, r3, r5
    ac4c:	orrs	r0, r2, r3
    ac50:	beq	aa10 <strspn@plt+0x7cf8>
    ac54:	add	r0, sl, #64	; 0x40
    ac58:	add	r1, r8, #16
    ac5c:	bl	2e7f8 <strspn@plt+0x2bae0>
    ac60:	cmp	r0, #0
    ac64:	bge	ac9c <strspn@plt+0x7f84>
    ac68:	b	aa38 <strspn@plt+0x7d20>
    ac6c:	ldrd	r2, [sp]
    ac70:	mov	r4, #4096	; 0x1000
    ac74:	mov	r5, #0
    ac78:	and	r2, r2, r4
    ac7c:	and	r3, r3, r5
    ac80:	orrs	r1, r2, r3
    ac84:	beq	aa10 <strspn@plt+0x7cf8>
    ac88:	add	r0, sl, #68	; 0x44
    ac8c:	add	r1, r8, #16
    ac90:	bl	2e7f8 <strspn@plt+0x2bae0>
    ac94:	cmp	r0, #0
    ac98:	blt	aa38 <strspn@plt+0x7d20>
    ac9c:	ldrd	r2, [sl, #8]
    aca0:	orr	r2, r2, r4
    aca4:	orr	r3, r3, r5
    aca8:	strd	r2, [sl, #8]
    acac:	ldr	r6, [r9]
    acb0:	b	aa10 <strspn@plt+0x7cf8>
    acb4:	ldrd	r2, [sp]
    acb8:	mov	r0, #1
    acbc:	mov	r1, #0
    acc0:	and	r2, r2, r0
    acc4:	and	r3, r3, r1
    acc8:	orrs	ip, r2, r3
    accc:	beq	acec <strspn@plt+0x7fd4>
    acd0:	ldrd	r4, [r8, #16]
    acd4:	orrs	r2, r4, r5
    acd8:	strne	r4, [sl, #56]	; 0x38
    acdc:	ldrdne	r2, [sl, #8]
    ace0:	orrne	r2, r2, r0
    ace4:	orrne	r3, r3, r1
    ace8:	strdne	r2, [sl, #8]
    acec:	ldrd	r2, [sp]
    acf0:	mov	r0, #2
    acf4:	mov	r1, #0
    acf8:	and	r2, r2, r0
    acfc:	and	r3, r3, r1
    ad00:	orrs	ip, r2, r3
    ad04:	beq	af48 <strspn@plt+0x8230>
    ad08:	ldrd	r4, [r8, #24]
    ad0c:	orrs	r2, r4, r5
    ad10:	beq	af48 <strspn@plt+0x8230>
    ad14:	ldrd	r2, [sl, #8]
    ad18:	str	r4, [sl, #60]	; 0x3c
    ad1c:	orr	r2, r2, r0
    ad20:	orr	r3, r3, r1
    ad24:	strd	r2, [sl, #8]
    ad28:	ldr	r6, [r9]
    ad2c:	b	aa10 <strspn@plt+0x7cf8>
    ad30:	ldrd	r2, [sp]
    ad34:	mov	r0, #4
    ad38:	mov	r1, #0
    ad3c:	and	r2, r2, r0
    ad40:	and	r3, r3, r1
    ad44:	orrs	ip, r2, r3
    ad48:	beq	ad68 <strspn@plt+0x8050>
    ad4c:	ldr	ip, [r8, #16]
    ad50:	cmn	ip, #1
    ad54:	strne	ip, [sl, #16]
    ad58:	ldrdne	r2, [sl, #8]
    ad5c:	orrne	r2, r2, r0
    ad60:	orrne	r3, r3, r1
    ad64:	strdne	r2, [sl, #8]
    ad68:	ldrd	r2, [sp]
    ad6c:	mov	r0, #8
    ad70:	mov	r1, #0
    ad74:	and	r2, r2, r0
    ad78:	and	r3, r3, r1
    ad7c:	orrs	ip, r2, r3
    ad80:	beq	ada0 <strspn@plt+0x8088>
    ad84:	ldr	ip, [r8, #20]
    ad88:	cmn	ip, #1
    ad8c:	strne	ip, [sl, #20]
    ad90:	ldrdne	r2, [sl, #8]
    ad94:	orrne	r2, r2, r0
    ad98:	orrne	r3, r3, r1
    ad9c:	strdne	r2, [sl, #8]
    ada0:	ldrd	r2, [sp]
    ada4:	mov	r0, #16
    ada8:	mov	r1, #0
    adac:	and	r2, r2, r0
    adb0:	and	r3, r3, r1
    adb4:	orrs	ip, r2, r3
    adb8:	beq	add8 <strspn@plt+0x80c0>
    adbc:	ldr	ip, [r8, #24]
    adc0:	cmn	ip, #1
    adc4:	strne	ip, [sl, #24]
    adc8:	ldrdne	r2, [sl, #8]
    adcc:	orrne	r2, r2, r0
    add0:	orrne	r3, r3, r1
    add4:	strdne	r2, [sl, #8]
    add8:	ldrd	r2, [sp]
    addc:	mov	r0, #32
    ade0:	mov	r1, #0
    ade4:	and	r2, r2, r0
    ade8:	and	r3, r3, r1
    adec:	orrs	ip, r2, r3
    adf0:	beq	ae10 <strspn@plt+0x80f8>
    adf4:	ldr	ip, [r8, #28]
    adf8:	cmn	ip, #1
    adfc:	strne	ip, [sl, #28]
    ae00:	ldrdne	r2, [sl, #8]
    ae04:	orrne	r2, r2, r0
    ae08:	orrne	r3, r3, r1
    ae0c:	strdne	r2, [sl, #8]
    ae10:	ldrd	r2, [sp]
    ae14:	mov	r0, #64	; 0x40
    ae18:	mov	r1, #0
    ae1c:	and	r2, r2, r0
    ae20:	and	r3, r3, r1
    ae24:	orrs	ip, r2, r3
    ae28:	beq	ae48 <strspn@plt+0x8130>
    ae2c:	ldr	ip, [r8, #32]
    ae30:	cmn	ip, #1
    ae34:	strne	ip, [sl, #32]
    ae38:	ldrdne	r2, [sl, #8]
    ae3c:	orrne	r2, r2, r0
    ae40:	orrne	r3, r3, r1
    ae44:	strdne	r2, [sl, #8]
    ae48:	ldrd	r2, [sp]
    ae4c:	mov	r0, #128	; 0x80
    ae50:	mov	r1, #0
    ae54:	and	r2, r2, r0
    ae58:	and	r3, r3, r1
    ae5c:	orrs	ip, r2, r3
    ae60:	beq	ae80 <strspn@plt+0x8168>
    ae64:	ldr	ip, [r8, #36]	; 0x24
    ae68:	cmn	ip, #1
    ae6c:	strne	ip, [sl, #36]	; 0x24
    ae70:	ldrdne	r2, [sl, #8]
    ae74:	orrne	r2, r2, r0
    ae78:	orrne	r3, r3, r1
    ae7c:	strdne	r2, [sl, #8]
    ae80:	ldrd	r2, [sp]
    ae84:	mov	r0, #256	; 0x100
    ae88:	mov	r1, #0
    ae8c:	and	r2, r2, r0
    ae90:	and	r3, r3, r1
    ae94:	orrs	ip, r2, r3
    ae98:	beq	aeb8 <strspn@plt+0x81a0>
    ae9c:	ldr	ip, [r8, #40]	; 0x28
    aea0:	cmn	ip, #1
    aea4:	strne	ip, [sl, #40]	; 0x28
    aea8:	ldrdne	r2, [sl, #8]
    aeac:	orrne	r2, r2, r0
    aeb0:	orrne	r3, r3, r1
    aeb4:	strdne	r2, [sl, #8]
    aeb8:	ldrd	r2, [sp]
    aebc:	mov	r0, #512	; 0x200
    aec0:	mov	r1, #0
    aec4:	and	r2, r2, r0
    aec8:	and	r3, r3, r1
    aecc:	orrs	ip, r2, r3
    aed0:	beq	af48 <strspn@plt+0x8230>
    aed4:	ldr	ip, [r8, #44]	; 0x2c
    aed8:	cmn	ip, #1
    aedc:	beq	af48 <strspn@plt+0x8230>
    aee0:	ldrd	r2, [sl, #8]
    aee4:	str	ip, [sl, #44]	; 0x2c
    aee8:	orr	r2, r2, r0
    aeec:	orr	r3, r3, r1
    aef0:	strd	r2, [sl, #8]
    aef4:	ldr	r6, [r9]
    aef8:	b	aa10 <strspn@plt+0x7cf8>
    aefc:	ldrd	r2, [sp, #24]
    af00:	orrs	r3, r2, r3
    af04:	beq	aa10 <strspn@plt+0x7cf8>
    af08:	add	r4, r8, #24
    af0c:	mov	r0, r4
    af10:	bl	cf64 <strspn@plt+0xa24c>
    af14:	cmp	r0, #0
    af18:	beq	aa10 <strspn@plt+0x7cf8>
    af1c:	mov	r1, r4
    af20:	add	r0, sl, #128	; 0x80
    af24:	bl	32330 <strspn@plt+0x2f618>
    af28:	cmp	r0, #0
    af2c:	blt	aa38 <strspn@plt+0x7d20>
    af30:	ldrd	r2, [sl, #8]
    af34:	mov	r0, #536870912	; 0x20000000
    af38:	mov	r1, #0
    af3c:	orr	r2, r2, r0
    af40:	orr	r3, r3, r1
    af44:	strd	r2, [sl, #8]
    af48:	ldr	r6, [r9]
    af4c:	b	aa10 <strspn@plt+0x7cf8>
    af50:	ldrd	r2, [sp, #8]
    af54:	orrs	r3, r2, r3
    af58:	beq	aa10 <strspn@plt+0x7cf8>
    af5c:	mov	r5, r8
    af60:	ldrd	r2, [r5], #16
    af64:	subs	r2, r2, #16
    af68:	sbc	r3, r3, #0
    af6c:	lsr	r4, r2, #2
    af70:	orrs	r4, r4, r3, lsl #30
    af74:	bne	b004 <strspn@plt+0x82ec>
    af78:	mov	r0, r5
    af7c:	lsl	r1, r4, #2
    af80:	bl	2cdc0 <strspn@plt+0x2a0a8>
    af84:	subs	r5, r0, #0
    af88:	beq	ab64 <strspn@plt+0x7e4c>
    af8c:	ldr	r0, [sl, #48]	; 0x30
    af90:	bl	2778 <free@plt>
    af94:	ldrd	r2, [sl, #8]
    af98:	mov	r0, #1024	; 0x400
    af9c:	str	r5, [sl, #48]	; 0x30
    afa0:	str	r4, [sl, #52]	; 0x34
    afa4:	mov	r1, #0
    afa8:	orr	r2, r2, r0
    afac:	orr	r3, r3, r1
    afb0:	strd	r2, [sl, #8]
    afb4:	ldr	r6, [r9]
    afb8:	b	aa10 <strspn@plt+0x7cf8>
    afbc:	add	r0, sl, #140	; 0x8c
    afc0:	add	r1, r8, #16
    afc4:	bl	2e7f8 <strspn@plt+0x2bae0>
    afc8:	cmp	r0, #0
    afcc:	blt	aa38 <strspn@plt+0x7d20>
    afd0:	ldrd	r2, [sl, #8]
    afd4:	mov	r0, #1073741824	; 0x40000000
    afd8:	b	afa4 <strspn@plt+0x828c>
    afdc:	mvn	r0, #73	; 0x49
    afe0:	b	aa38 <strspn@plt+0x7d20>
    afe4:	ldr	r0, [pc, #112]	; b05c <strspn@plt+0x8344>
    afe8:	movw	r2, #398	; 0x18e
    afec:	ldr	r1, [pc, #108]	; b060 <strspn@plt+0x8348>
    aff0:	ldr	r3, [pc, #108]	; b064 <strspn@plt+0x834c>
    aff4:	add	r0, pc, r0
    aff8:	add	r1, pc, r1
    affc:	add	r3, pc, r3
    b000:	bl	32874 <strspn@plt+0x2fb5c>
    b004:	mvn	r0, #0
    b008:	mov	r1, r4
    b00c:	bl	352c4 <strspn@plt+0x325ac>
    b010:	cmp	r0, #3
    b014:	bhi	af78 <strspn@plt+0x8260>
    b018:	b	ab64 <strspn@plt+0x7e4c>
    b01c:	ldr	r0, [pc, #68]	; b068 <strspn@plt+0x8350>
    b020:	movw	r2, #397	; 0x18d
    b024:	ldr	r1, [pc, #64]	; b06c <strspn@plt+0x8354>
    b028:	ldr	r3, [pc, #64]	; b070 <strspn@plt+0x8358>
    b02c:	add	r0, pc, r0
    b030:	add	r1, pc, r1
    b034:	add	r3, pc, r3
    b038:	bl	32874 <strspn@plt+0x2fb5c>
    b03c:	ldr	r0, [pc, #48]	; b074 <strspn@plt+0x835c>
    b040:	movw	r2, #399	; 0x18f
    b044:	ldr	r1, [pc, #44]	; b078 <strspn@plt+0x8360>
    b048:	ldr	r3, [pc, #44]	; b07c <strspn@plt+0x8364>
    b04c:	add	r0, pc, r0
    b050:	add	r1, pc, r1
    b054:	add	r3, pc, r3
    b058:	bl	32874 <strspn@plt+0x2fb5c>
    b05c:	strdeq	r3, [r3], -r4
    b060:	andeq	ip, r2, ip, asr r7
    b064:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    b068:	andeq	lr, r2, r0, asr #1
    b06c:	andeq	ip, r2, r4, lsr #14
    b070:	andeq	ip, r2, r4, lsr #13
    b074:	andeq	r5, r3, r0, lsr ip
    b078:	andeq	ip, r2, r4, lsl #14
    b07c:	andeq	ip, r2, r4, lsl #13
    b080:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b084:	add	fp, sp, #32
    b088:	ldr	lr, [pc, #912]	; b420 <strspn@plt+0x8708>
    b08c:	sub	sp, sp, #52	; 0x34
    b090:	ldr	ip, [pc, #908]	; b424 <strspn@plt+0x870c>
    b094:	add	lr, pc, lr
    b098:	strd	r2, [fp, #-60]	; 0xffffffc4
    b09c:	mov	r6, r1
    b0a0:	ldr	r4, [fp, #8]
    b0a4:	ldr	ip, [lr, ip]
    b0a8:	mov	r3, lr
    b0ac:	ldr	r1, [pc, #884]	; b428 <strspn@plt+0x8710>
    b0b0:	mov	sl, r0
    b0b4:	mov	r0, r6
    b0b8:	str	r4, [fp, #-68]	; 0xffffffbc
    b0bc:	ldr	r3, [ip]
    b0c0:	add	r1, pc, r1
    b0c4:	str	ip, [fp, #-64]	; 0xffffffc0
    b0c8:	ldrb	r9, [fp, #4]
    b0cc:	str	r3, [fp, #-40]	; 0xffffffd8
    b0d0:	bl	26dc <strcmp@plt>
    b0d4:	cmp	r0, #0
    b0d8:	beq	b3e0 <strspn@plt+0x86c8>
    b0dc:	mov	r0, r6
    b0e0:	sub	r1, fp, #52	; 0x34
    b0e4:	bl	113d4 <strspn@plt+0xe6bc>
    b0e8:	subs	ip, r0, #0
    b0ec:	blt	b2a4 <strspn@plt+0x858c>
    b0f0:	beq	b2c4 <strspn@plt+0x85ac>
    b0f4:	sub	sp, sp, #64	; 0x40
    b0f8:	mov	r2, #0
    b0fc:	add	r1, sp, #8
    b100:	mov	r4, r2
    b104:	mov	r7, #48	; 0x30
    b108:	mov	r3, r1
    b10c:	mov	r8, r1
    b110:	ldrd	r0, [fp, #-52]	; 0xffffffcc
    b114:	str	r2, [r3], #4
    b118:	add	r3, r3, #4
    b11c:	str	r2, [sp, #12]
    b120:	str	r2, [r3], #4
    b124:	str	r2, [r3], #4
    b128:	str	r2, [r3], #4
    b12c:	str	r2, [r3], #4
    b130:	str	r2, [r3], #4
    b134:	str	r2, [r3], #4
    b138:	str	r2, [r3], #4
    b13c:	str	r2, [r3], #4
    b140:	str	r2, [r3], #4
    b144:	str	r2, [r3]
    b148:	strd	r0, [r8, #24]
    b14c:	ldrd	r0, [fp, #-60]	; 0xffffffc4
    b150:	cmp	r0, #0
    b154:	sbcs	r1, r1, #0
    b158:	blt	b348 <strspn@plt+0x8630>
    b15c:	str	r7, [r8]
    b160:	ldrd	r0, [fp, #-60]	; 0xffffffc4
    b164:	str	r4, [r8, #4]
    b168:	bl	13560 <strspn@plt+0x10848>
    b16c:	mov	r2, r8
    b170:	strd	r0, [r8, #8]
    b174:	movw	r1, #38276	; 0x9584
    b178:	ldr	r0, [sl, #8]
    b17c:	movt	r1, #32816	; 0x8030
    b180:	bl	2910 <ioctl@plt>
    b184:	cmp	r0, #0
    b188:	blt	b3c0 <strspn@plt+0x86a8>
    b18c:	ldr	r2, [r8, #32]
    b190:	cmp	r9, #0
    b194:	ldr	ip, [sl, #420]	; 0x1a4
    b198:	ldr	r3, [r8, #36]	; 0x24
    b19c:	add	r7, ip, r2
    b1a0:	bne	b1f4 <strspn@plt+0x84dc>
    b1a4:	ldrd	r4, [r7, #16]
    b1a8:	mov	r1, #0
    b1ac:	mov	r0, #2
    b1b0:	and	r5, r5, r1
    b1b4:	and	r4, r4, r0
    b1b8:	orrs	r1, r4, r5
    b1bc:	beq	b1f4 <strspn@plt+0x84dc>
    b1c0:	ldrb	r1, [r6]
    b1c4:	cmp	r1, #58	; 0x3a
    b1c8:	mvnne	r4, #2
    b1cc:	mvneq	r4, #5
    b1d0:	mov	r0, sl
    b1d4:	bl	11488 <strspn@plt+0xe770>
    b1d8:	cmp	r9, #0
    b1dc:	moveq	r0, r4
    b1e0:	beq	b2a8 <strspn@plt+0x8590>
    b1e4:	mov	r0, r9
    b1e8:	bl	1ef04 <strspn@plt+0x1c1ec>
    b1ec:	mov	r0, r4
    b1f0:	b	b2a8 <strspn@plt+0x8590>
    b1f4:	bl	1eff8 <strspn@plt+0x1c2e0>
    b1f8:	subs	r9, r0, #0
    b1fc:	beq	b3e8 <strspn@plt+0x86d0>
    b200:	ldrd	r2, [fp, #-60]	; 0xffffffc4
    b204:	mov	r5, #0
    b208:	mov	r4, #268435456	; 0x10000000
    b20c:	and	r3, r3, r5
    b210:	and	r2, r2, r4
    b214:	orrs	r5, r2, r3
    b218:	bne	b384 <strspn@plt+0x866c>
    b21c:	ldrd	r4, [r9, #8]
    b220:	mov	r1, r7
    b224:	ldrd	r6, [fp, #-60]	; 0xffffffc4
    b228:	mov	r2, #536870912	; 0x20000000
    b22c:	mov	r3, #0
    b230:	and	r6, r6, r2
    b234:	and	r7, r7, r3
    b238:	orr	r4, r4, r6
    b23c:	orr	r5, r5, r7
    b240:	mov	r0, sl
    b244:	strd	r4, [r9, #8]
    b248:	ldrd	r2, [fp, #-60]	; 0xffffffc4
    b24c:	str	r9, [sp]
    b250:	bl	a914 <strspn@plt+0x7bfc>
    b254:	subs	r4, r0, #0
    b258:	blt	b3d4 <strspn@plt+0x86bc>
    b25c:	mov	r1, #0
    b260:	ldrd	r2, [fp, #-60]	; 0xffffffc4
    b264:	mov	r0, r9
    b268:	str	r1, [sp]
    b26c:	str	r1, [sp, #4]
    b270:	bl	1f21c <strspn@plt+0x1c504>
    b274:	subs	r4, r0, #0
    b278:	blt	b3d4 <strspn@plt+0x86bc>
    b27c:	ldr	r5, [fp, #-68]	; 0xffffffbc
    b280:	cmp	r5, #0
    b284:	beq	b3d0 <strspn@plt+0x86b8>
    b288:	ldr	r4, [fp, #-68]	; 0xffffffbc
    b28c:	str	r9, [r4]
    b290:	mov	r9, #0
    b294:	ldr	r2, [r8, #32]
    b298:	mov	r4, r9
    b29c:	ldr	r3, [r8, #36]	; 0x24
    b2a0:	b	b1d0 <strspn@plt+0x84b8>
    b2a4:	mov	r0, ip
    b2a8:	ldr	r5, [fp, #-64]	; 0xffffffc0
    b2ac:	ldr	r2, [fp, #-40]	; 0xffffffd8
    b2b0:	ldr	r3, [r5]
    b2b4:	cmp	r2, r3
    b2b8:	bne	b3f8 <strspn@plt+0x86e0>
    b2bc:	sub	sp, fp, #32
    b2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b2c4:	mov	r0, r6
    b2c8:	str	ip, [fp, #-72]	; 0xffffffb8
    b2cc:	bl	2a54 <strlen@plt>
    b2d0:	ldr	ip, [fp, #-72]	; 0xffffffb8
    b2d4:	mov	r4, #15
    b2d8:	mov	r1, ip
    b2dc:	add	r7, r0, #24
    b2e0:	mov	r5, r0
    b2e4:	bic	r7, r7, #7
    b2e8:	add	r3, r7, #64	; 0x40
    b2ec:	add	r7, r7, #48	; 0x30
    b2f0:	sub	sp, sp, r3
    b2f4:	mov	r2, r7
    b2f8:	add	r0, sp, #8
    b2fc:	bl	2ad8 <memset@plt>
    b300:	ldr	ip, [fp, #-72]	; 0xffffffb8
    b304:	add	r3, r5, #17
    b308:	add	r2, r5, #1
    b30c:	mov	r1, r6
    b310:	mov	r5, #0
    b314:	mov	r8, r0
    b318:	str	ip, [r0, #52]	; 0x34
    b31c:	str	r3, [r0, #48]	; 0x30
    b320:	add	r0, r0, #64	; 0x40
    b324:	strd	r4, [r8, #56]	; 0x38
    b328:	str	ip, [fp, #-72]	; 0xffffffb8
    b32c:	bl	27c0 <memcpy@plt>
    b330:	ldrd	r0, [fp, #-60]	; 0xffffffc4
    b334:	ldr	ip, [fp, #-72]	; 0xffffffb8
    b338:	cmp	r0, #0
    b33c:	sbcs	r1, r1, #0
    b340:	mov	r4, ip
    b344:	bge	b15c <strspn@plt+0x8444>
    b348:	ldrd	r0, [fp, #-60]	; 0xffffffc4
    b34c:	movw	r2, #64508	; 0xfbfc
    b350:	movt	r2, #4095	; 0xfff
    b354:	mov	r3, #0
    b358:	and	r2, r2, r0
    b35c:	and	r3, r3, r1
    b360:	orrs	r1, r2, r3
    b364:	beq	b15c <strspn@plt+0x8444>
    b368:	ldrd	r0, [fp, #-60]	; 0xffffffc4
    b36c:	mov	r2, #1
    b370:	mov	r3, #0
    b374:	orr	r0, r0, r2
    b378:	orr	r1, r1, r3
    b37c:	strd	r0, [fp, #-60]	; 0xffffffc4
    b380:	b	b15c <strspn@plt+0x8444>
    b384:	ldrd	r4, [r7, #8]
    b388:	add	r0, r9, #124	; 0x7c
    b38c:	ldr	r2, [pc, #152]	; b42c <strspn@plt+0x8714>
    b390:	mov	r1, #1
    b394:	add	r2, pc, r2
    b398:	strd	r4, [sp]
    b39c:	bl	2964 <__asprintf_chk@plt>
    b3a0:	cmp	r0, #0
    b3a4:	blt	b3e8 <strspn@plt+0x86d0>
    b3a8:	ldrd	r2, [r9, #8]
    b3ac:	mov	r4, #268435456	; 0x10000000
    b3b0:	mov	r5, #0
    b3b4:	orr	r4, r4, r2
    b3b8:	orr	r5, r5, r3
    b3bc:	b	b220 <strspn@plt+0x8508>
    b3c0:	bl	2a9c <__errno_location@plt>
    b3c4:	ldr	r0, [r0]
    b3c8:	rsb	r0, r0, #0
    b3cc:	b	b2a8 <strspn@plt+0x8590>
    b3d0:	mov	r4, r5
    b3d4:	ldr	r2, [r8, #32]
    b3d8:	ldr	r3, [r8, #36]	; 0x24
    b3dc:	b	b1d0 <strspn@plt+0x84b8>
    b3e0:	mvn	r0, #94	; 0x5e
    b3e4:	b	b2a8 <strspn@plt+0x8590>
    b3e8:	ldr	r2, [r8, #32]
    b3ec:	mvn	r4, #11
    b3f0:	ldr	r3, [r8, #36]	; 0x24
    b3f4:	b	b1d0 <strspn@plt+0x84b8>
    b3f8:	bl	2838 <__stack_chk_fail@plt>
    b3fc:	mov	r4, r0
    b400:	mov	r0, r9
    b404:	bl	1ef04 <strspn@plt+0x1c1ec>
    b408:	mov	r0, r4
    b40c:	bl	2cb8 <_Unwind_Resume@plt>
    b410:	cmp	r9, #0
    b414:	mov	r4, r0
    b418:	bne	b400 <strspn@plt+0x86e8>
    b41c:	b	b408 <strspn@plt+0x86f0>
    b420:	andeq	r9, r4, r0, ror #25
    b424:	andeq	r0, r0, r8, asr #4
    b428:	muleq	r2, ip, r0
    b42c:	andeq	ip, r2, r4, ror #7
    b430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b434:	mov	r5, r3
    b438:	ldr	lr, [pc, #1780]	; bb34 <strspn@plt+0x8e1c>
    b43c:	sub	sp, sp, #84	; 0x54
    b440:	ldr	ip, [pc, #1776]	; bb38 <strspn@plt+0x8e20>
    b444:	subs	r9, r0, #0
    b448:	add	lr, pc, lr
    b44c:	mov	r8, r1
    b450:	mov	r4, r2
    b454:	ldr	sl, [sp, #120]	; 0x78
    b458:	ldr	ip, [lr, ip]
    b45c:	mov	r3, lr
    b460:	ldr	r3, [ip]
    b464:	str	ip, [sp, #36]	; 0x24
    b468:	str	r3, [sp, #76]	; 0x4c
    b46c:	beq	ba5c <strspn@plt+0x8d44>
    b470:	cmp	r1, #0
    b474:	beq	ba34 <strspn@plt+0x8d1c>
    b478:	mvn	r6, #0
    b47c:	mvn	r7, #-2147483648	; 0x80000000
    b480:	and	r6, r6, r4
    b484:	and	r7, r7, r5
    b488:	mvn	r2, #0
    b48c:	mov	r3, #0
    b490:	cmp	r7, r3
    b494:	cmpeq	r6, r2
    b498:	bhi	ba0c <strspn@plt+0x8cf4>
    b49c:	orrs	r1, r4, r5
    b4a0:	moveq	fp, #0
    b4a4:	movne	fp, #1
    b4a8:	cmp	sl, #0
    b4ac:	movne	r3, #0
    b4b0:	andeq	r3, fp, #1
    b4b4:	cmp	r3, #0
    b4b8:	bne	b9e4 <strspn@plt+0x8ccc>
    b4bc:	bl	6ef0 <strspn@plt+0x41d8>
    b4c0:	cmp	r0, #0
    b4c4:	bne	baac <strspn@plt+0x8d94>
    b4c8:	mov	r0, r8
    b4cc:	bl	cf64 <strspn@plt+0xa24c>
    b4d0:	cmp	r0, #0
    b4d4:	beq	ba84 <strspn@plt+0x8d6c>
    b4d8:	ldrb	r6, [r9, #24]
    b4dc:	tst	r6, #4
    b4e0:	beq	b9bc <strspn@plt+0x8ca4>
    b4e4:	ldr	r1, [pc, #1616]	; bb3c <strspn@plt+0x8e24>
    b4e8:	mov	r0, r8
    b4ec:	add	r1, pc, r1
    b4f0:	bl	26dc <strcmp@plt>
    b4f4:	cmp	r0, #0
    b4f8:	beq	b940 <strspn@plt+0x8c28>
    b4fc:	ldr	r3, [r9, #4]
    b500:	sub	r3, r3, #1
    b504:	cmp	r3, #3
    b508:	bhi	b948 <strspn@plt+0x8c30>
    b50c:	tst	r6, #1
    b510:	bne	b610 <strspn@plt+0x88f8>
    b514:	mov	r6, #268435456	; 0x10000000
    b518:	mov	r7, #0
    b51c:	and	r6, r6, r4
    b520:	and	r7, r7, r5
    b524:	orrs	r2, r6, r7
    b528:	mov	r3, #0
    b52c:	str	r3, [sp, #44]	; 0x2c
    b530:	str	r3, [sp, #48]	; 0x30
    b534:	str	r3, [sp, #52]	; 0x34
    b538:	bne	b544 <strspn@plt+0x882c>
    b53c:	orrs	r3, r4, r5
    b540:	bne	b5b0 <strspn@plt+0x8898>
    b544:	ldr	r1, [pc, #1524]	; bb40 <strspn@plt+0x8e28>
    b548:	mov	r2, #0
    b54c:	ldr	ip, [pc, #1520]	; bb44 <strspn@plt+0x8e2c>
    b550:	add	r1, pc, r1
    b554:	ldr	r0, [pc, #1516]	; bb48 <strspn@plt+0x8e30>
    b558:	str	r2, [sp, #4]
    b55c:	add	r2, sp, #44	; 0x2c
    b560:	str	r2, [sp, #8]
    b564:	add	r0, pc, r0
    b568:	ldr	r2, [pc, #1500]	; bb4c <strspn@plt+0x8e34>
    b56c:	add	ip, pc, ip
    b570:	str	r0, [sp, #12]
    b574:	mov	r3, r1
    b578:	str	r8, [sp, #16]
    b57c:	mov	r0, r9
    b580:	str	ip, [sp]
    b584:	add	r2, pc, r2
    b588:	bl	2584c <strspn@plt+0x22b34>
    b58c:	cmp	r0, #0
    b590:	blt	b5cc <strspn@plt+0x88b4>
    b594:	ldr	r1, [pc, #1460]	; bb50 <strspn@plt+0x8e38>
    b598:	add	r2, sp, #52	; 0x34
    b59c:	ldr	r0, [sp, #44]	; 0x2c
    b5a0:	add	r1, pc, r1
    b5a4:	bl	1ca50 <strspn@plt+0x19d38>
    b5a8:	cmp	r0, #0
    b5ac:	blt	b5cc <strspn@plt+0x88b4>
    b5b0:	cmp	fp, #0
    b5b4:	bne	b638 <strspn@plt+0x8920>
    b5b8:	cmp	sl, #0
    b5bc:	beq	b5d0 <strspn@plt+0x88b8>
    b5c0:	str	fp, [sl]
    b5c4:	mov	sl, #0
    b5c8:	b	b5d0 <strspn@plt+0x88b8>
    b5cc:	mov	sl, r0
    b5d0:	ldr	r0, [sp, #48]	; 0x30
    b5d4:	cmp	r0, #0
    b5d8:	beq	b5e0 <strspn@plt+0x88c8>
    b5dc:	bl	16b80 <strspn@plt+0x13e68>
    b5e0:	ldr	r0, [sp, #44]	; 0x2c
    b5e4:	cmp	r0, #0
    b5e8:	beq	b5f0 <strspn@plt+0x88d8>
    b5ec:	bl	16b80 <strspn@plt+0x13e68>
    b5f0:	ldr	r7, [sp, #36]	; 0x24
    b5f4:	mov	r0, sl
    b5f8:	ldr	r2, [sp, #76]	; 0x4c
    b5fc:	ldr	r3, [r7]
    b600:	cmp	r2, r3
    b604:	bne	b9b0 <strspn@plt+0x8c98>
    b608:	add	sp, sp, #84	; 0x54
    b60c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b610:	str	sl, [sp, #4]
    b614:	mov	ip, #0
    b618:	mov	r0, r9
    b61c:	mov	r1, r8
    b620:	mov	r2, r4
    b624:	mov	r3, r5
    b628:	str	ip, [sp]
    b62c:	bl	b080 <strspn@plt+0x8368>
    b630:	mov	sl, r0
    b634:	b	b5f0 <strspn@plt+0x88d8>
    b638:	bl	1eff8 <strspn@plt+0x1c2e0>
    b63c:	subs	fp, r0, #0
    b640:	beq	b9b4 <strspn@plt+0x8c9c>
    b644:	orrs	ip, r6, r7
    b648:	beq	b680 <strspn@plt+0x8968>
    b64c:	ldr	r0, [sp, #52]	; 0x34
    b650:	cmp	r0, #0
    b654:	beq	b680 <strspn@plt+0x8968>
    b658:	bl	2ac0 <__strdup@plt>
    b65c:	cmp	r0, #0
    b660:	str	r0, [fp, #124]	; 0x7c
    b664:	beq	bad4 <strspn@plt+0x8dbc>
    b668:	ldrd	r2, [fp, #8]
    b66c:	mov	r0, #268435456	; 0x10000000
    b670:	mov	r1, #0
    b674:	orr	r2, r2, r0
    b678:	orr	r3, r3, r1
    b67c:	strd	r2, [fp, #8]
    b680:	mov	r6, #1
    b684:	mov	r7, #0
    b688:	and	r6, r6, r4
    b68c:	and	r7, r7, r5
    b690:	orrs	r0, r6, r7
    b694:	bne	b87c <strspn@plt+0x8b64>
    b698:	cmp	r4, #0
    b69c:	sbcs	r1, r5, #0
    b6a0:	movge	r7, #0
    b6a4:	strge	r7, [sp, #32]
    b6a8:	blt	b950 <strspn@plt+0x8c38>
    b6ac:	mov	r2, #8
    b6b0:	mov	r3, #0
    b6b4:	and	r2, r2, r4
    b6b8:	and	r3, r3, r5
    b6bc:	orrs	r7, r2, r3
    b6c0:	beq	b768 <strspn@plt+0x8a50>
    b6c4:	ldr	r2, [sp, #52]	; 0x34
    b6c8:	mov	ip, #0
    b6cc:	ldr	r1, [pc, #1152]	; bb54 <strspn@plt+0x8e3c>
    b6d0:	cmp	r2, ip
    b6d4:	ldr	r0, [pc, #1148]	; bb58 <strspn@plt+0x8e40>
    b6d8:	add	r1, pc, r1
    b6dc:	ldr	lr, [pc, #1144]	; bb5c <strspn@plt+0x8e44>
    b6e0:	moveq	r2, r8
    b6e4:	str	r2, [sp, #16]
    b6e8:	add	r2, sp, #48	; 0x30
    b6ec:	str	r2, [sp, #8]
    b6f0:	ldr	r2, [pc, #1128]	; bb60 <strspn@plt+0x8e48>
    b6f4:	add	r0, pc, r0
    b6f8:	add	lr, pc, lr
    b6fc:	str	r0, [sp]
    b700:	mov	r3, r1
    b704:	mov	r0, r9
    b708:	str	lr, [sp, #12]
    b70c:	add	r2, pc, r2
    b710:	str	ip, [sp, #4]
    b714:	bl	2584c <strspn@plt+0x22b34>
    b718:	cmp	r0, #0
    b71c:	blt	b930 <strspn@plt+0x8c18>
    b720:	ldr	r1, [pc, #1084]	; bb64 <strspn@plt+0x8e4c>
    b724:	add	r2, sp, #64	; 0x40
    b728:	ldr	r0, [sp, #48]	; 0x30
    b72c:	add	r1, pc, r1
    b730:	bl	1ca50 <strspn@plt+0x19d38>
    b734:	cmp	r0, #0
    b738:	blt	b930 <strspn@plt+0x8c18>
    b73c:	ldr	ip, [sp, #64]	; 0x40
    b740:	mov	r2, #8
    b744:	ldrd	r6, [fp, #8]
    b748:	mov	r3, #0
    b74c:	ldr	r0, [sp, #48]	; 0x30
    b750:	orr	r2, r2, r6
    b754:	orr	r3, r3, r7
    b758:	str	ip, [fp, #20]
    b75c:	strd	r2, [fp, #8]
    b760:	bl	16b80 <strspn@plt+0x13e68>
    b764:	str	r0, [sp, #48]	; 0x30
    b768:	mov	r2, #33554432	; 0x2000000
    b76c:	mov	r3, #0
    b770:	and	r2, r2, r4
    b774:	and	r3, r3, r5
    b778:	orrs	r7, r2, r3
    b77c:	beq	b848 <strspn@plt+0x8b30>
    b780:	ldr	r2, [sp, #52]	; 0x34
    b784:	add	r7, sp, #64	; 0x40
    b788:	ldr	r1, [pc, #984]	; bb68 <strspn@plt+0x8e50>
    b78c:	mov	r0, r9
    b790:	cmp	r2, #0
    b794:	ldr	lr, [pc, #976]	; bb6c <strspn@plt+0x8e54>
    b798:	add	r1, pc, r1
    b79c:	ldr	ip, [pc, #972]	; bb70 <strspn@plt+0x8e58>
    b7a0:	moveq	r2, r8
    b7a4:	str	r2, [sp, #16]
    b7a8:	add	r2, sp, #48	; 0x30
    b7ac:	str	r2, [sp, #8]
    b7b0:	ldr	r2, [pc, #956]	; bb74 <strspn@plt+0x8e5c>
    b7b4:	add	ip, pc, ip
    b7b8:	add	lr, pc, lr
    b7bc:	str	ip, [sp, #12]
    b7c0:	mov	r3, r1
    b7c4:	str	lr, [sp]
    b7c8:	str	r7, [sp, #4]
    b7cc:	add	r2, pc, r2
    b7d0:	mov	ip, #0
    b7d4:	str	ip, [sp, #64]	; 0x40
    b7d8:	str	ip, [sp, #68]	; 0x44
    b7dc:	str	ip, [sp, #72]	; 0x48
    b7e0:	str	ip, [sp, #56]	; 0x38
    b7e4:	str	ip, [sp, #60]	; 0x3c
    b7e8:	bl	2584c <strspn@plt+0x22b34>
    b7ec:	subs	r8, r0, #0
    b7f0:	blt	b988 <strspn@plt+0x8c70>
    b7f4:	ldr	r0, [sp, #48]	; 0x30
    b7f8:	mov	r1, #121	; 0x79
    b7fc:	add	r2, sp, #56	; 0x38
    b800:	add	r3, sp, #60	; 0x3c
    b804:	bl	1d130 <strspn@plt+0x1a418>
    b808:	cmp	r0, #0
    b80c:	blt	b978 <strspn@plt+0x8c60>
    b810:	ldr	r0, [sp, #56]	; 0x38
    b814:	ldr	r1, [sp, #60]	; 0x3c
    b818:	bl	288c <__strndup@plt>
    b81c:	cmp	r0, #0
    b820:	str	r0, [fp, #120]	; 0x78
    b824:	beq	b9a8 <strspn@plt+0x8c90>
    b828:	ldrd	r2, [fp, #8]
    b82c:	mov	r0, #33554432	; 0x2000000
    b830:	mov	r1, #0
    b834:	orr	r2, r2, r0
    b838:	orr	r3, r3, r1
    b83c:	strd	r2, [fp, #8]
    b840:	mov	r0, r7
    b844:	bl	c75c <strspn@plt+0x9a44>
    b848:	ldr	r6, [sp, #32]
    b84c:	mov	r1, #0
    b850:	mov	r2, r4
    b854:	mov	r3, r5
    b858:	mov	r0, fp
    b85c:	str	r1, [sp, #4]
    b860:	str	r6, [sp]
    b864:	bl	1f21c <strspn@plt+0x1c504>
    b868:	cmp	r0, #0
    b86c:	blt	b930 <strspn@plt+0x8c18>
    b870:	cmp	sl, #0
    b874:	bne	b5c0 <strspn@plt+0x88a8>
    b878:	b	b934 <strspn@plt+0x8c1c>
    b87c:	ldr	r2, [sp, #52]	; 0x34
    b880:	mov	ip, #0
    b884:	ldr	r1, [pc, #748]	; bb78 <strspn@plt+0x8e60>
    b888:	cmp	r2, ip
    b88c:	ldr	lr, [pc, #744]	; bb7c <strspn@plt+0x8e64>
    b890:	add	r1, pc, r1
    b894:	ldr	r0, [pc, #740]	; bb80 <strspn@plt+0x8e68>
    b898:	moveq	r2, r8
    b89c:	str	r2, [sp, #16]
    b8a0:	add	r2, sp, #48	; 0x30
    b8a4:	str	r2, [sp, #8]
    b8a8:	ldr	r2, [pc, #724]	; bb84 <strspn@plt+0x8e6c>
    b8ac:	add	r0, pc, r0
    b8b0:	add	lr, pc, lr
    b8b4:	str	r0, [sp, #12]
    b8b8:	mov	r3, r1
    b8bc:	str	lr, [sp]
    b8c0:	mov	r0, r9
    b8c4:	str	ip, [sp, #4]
    b8c8:	add	r2, pc, r2
    b8cc:	bl	2584c <strspn@plt+0x22b34>
    b8d0:	cmp	r0, #0
    b8d4:	blt	b930 <strspn@plt+0x8c18>
    b8d8:	ldr	r1, [pc, #680]	; bb88 <strspn@plt+0x8e70>
    b8dc:	add	r2, sp, #64	; 0x40
    b8e0:	ldr	r0, [sp, #48]	; 0x30
    b8e4:	add	r1, pc, r1
    b8e8:	bl	1ca50 <strspn@plt+0x19d38>
    b8ec:	cmp	r0, #0
    b8f0:	blt	b930 <strspn@plt+0x8c18>
    b8f4:	orrs	r0, r6, r7
    b8f8:	ldr	r6, [sp, #64]	; 0x40
    b8fc:	str	r6, [sp, #32]
    b900:	beq	b920 <strspn@plt+0x8c08>
    b904:	ldrd	r2, [fp, #8]
    b908:	mov	r0, #1
    b90c:	mov	r1, #0
    b910:	str	r6, [fp, #56]	; 0x38
    b914:	orr	r2, r2, r0
    b918:	orr	r3, r3, r1
    b91c:	strd	r2, [fp, #8]
    b920:	ldr	r0, [sp, #48]	; 0x30
    b924:	bl	16b80 <strspn@plt+0x13e68>
    b928:	str	r0, [sp, #48]	; 0x30
    b92c:	b	b6ac <strspn@plt+0x8994>
    b930:	mov	sl, r0
    b934:	mov	r0, fp
    b938:	bl	1ef04 <strspn@plt+0x1c1ec>
    b93c:	b	b5d0 <strspn@plt+0x88b8>
    b940:	mvn	sl, #21
    b944:	b	b5f0 <strspn@plt+0x88d8>
    b948:	mvn	sl, #106	; 0x6a
    b94c:	b	b5f0 <strspn@plt+0x88d8>
    b950:	movw	r2, #60404	; 0xebf4
    b954:	movt	r2, #4095	; 0xfff
    b958:	mov	r3, #0
    b95c:	and	r2, r2, r4
    b960:	and	r3, r3, r5
    b964:	orrs	ip, r2, r3
    b968:	bne	b87c <strspn@plt+0x8b64>
    b96c:	mov	r6, #0
    b970:	str	r6, [sp, #32]
    b974:	b	b6ac <strspn@plt+0x8994>
    b978:	mov	sl, r0
    b97c:	mov	r0, r7
    b980:	bl	c75c <strspn@plt+0x9a44>
    b984:	b	b934 <strspn@plt+0x8c1c>
    b988:	ldr	r1, [pc, #508]	; bb8c <strspn@plt+0x8e74>
    b98c:	mov	r0, r7
    b990:	add	r1, pc, r1
    b994:	bl	cae0 <strspn@plt+0x9dc8>
    b998:	cmp	r0, #0
    b99c:	bne	b840 <strspn@plt+0x8b28>
    b9a0:	mov	sl, r8
    b9a4:	b	b97c <strspn@plt+0x8c64>
    b9a8:	mvn	sl, #11
    b9ac:	b	b97c <strspn@plt+0x8c64>
    b9b0:	bl	2838 <__stack_chk_fail@plt>
    b9b4:	mvn	sl, #11
    b9b8:	b	b5d0 <strspn@plt+0x88b8>
    b9bc:	ldr	r0, [pc, #460]	; bb90 <strspn@plt+0x8e78>
    b9c0:	movw	r2, #882	; 0x372
    b9c4:	ldr	r1, [pc, #456]	; bb94 <strspn@plt+0x8e7c>
    b9c8:	mvn	sl, #60	; 0x3c
    b9cc:	ldr	r3, [pc, #452]	; bb98 <strspn@plt+0x8e80>
    b9d0:	add	r0, pc, r0
    b9d4:	add	r1, pc, r1
    b9d8:	add	r3, pc, r3
    b9dc:	bl	32b64 <strspn@plt+0x2fe4c>
    b9e0:	b	b5f0 <strspn@plt+0x88d8>
    b9e4:	ldr	r0, [pc, #432]	; bb9c <strspn@plt+0x8e84>
    b9e8:	movw	r2, #879	; 0x36f
    b9ec:	ldr	r1, [pc, #428]	; bba0 <strspn@plt+0x8e88>
    b9f0:	mvn	sl, #21
    b9f4:	ldr	r3, [pc, #424]	; bba4 <strspn@plt+0x8e8c>
    b9f8:	add	r0, pc, r0
    b9fc:	add	r1, pc, r1
    ba00:	add	r3, pc, r3
    ba04:	bl	32b64 <strspn@plt+0x2fe4c>
    ba08:	b	b5f0 <strspn@plt+0x88d8>
    ba0c:	ldr	r0, [pc, #404]	; bba8 <strspn@plt+0x8e90>
    ba10:	movw	r2, #878	; 0x36e
    ba14:	ldr	r1, [pc, #400]	; bbac <strspn@plt+0x8e94>
    ba18:	mvn	sl, #94	; 0x5e
    ba1c:	ldr	r3, [pc, #396]	; bbb0 <strspn@plt+0x8e98>
    ba20:	add	r0, pc, r0
    ba24:	add	r1, pc, r1
    ba28:	add	r3, pc, r3
    ba2c:	bl	32b64 <strspn@plt+0x2fe4c>
    ba30:	b	b5f0 <strspn@plt+0x88d8>
    ba34:	ldr	r0, [pc, #376]	; bbb4 <strspn@plt+0x8e9c>
    ba38:	movw	r2, #877	; 0x36d
    ba3c:	ldr	r1, [pc, #372]	; bbb8 <strspn@plt+0x8ea0>
    ba40:	mvn	sl, #21
    ba44:	ldr	r3, [pc, #368]	; bbbc <strspn@plt+0x8ea4>
    ba48:	add	r0, pc, r0
    ba4c:	add	r1, pc, r1
    ba50:	add	r3, pc, r3
    ba54:	bl	32b64 <strspn@plt+0x2fe4c>
    ba58:	b	b5f0 <strspn@plt+0x88d8>
    ba5c:	ldr	r0, [pc, #348]	; bbc0 <strspn@plt+0x8ea8>
    ba60:	mov	r2, #876	; 0x36c
    ba64:	ldr	r1, [pc, #344]	; bbc4 <strspn@plt+0x8eac>
    ba68:	mvn	sl, #21
    ba6c:	ldr	r3, [pc, #340]	; bbc8 <strspn@plt+0x8eb0>
    ba70:	add	r0, pc, r0
    ba74:	add	r1, pc, r1
    ba78:	add	r3, pc, r3
    ba7c:	bl	32b64 <strspn@plt+0x2fe4c>
    ba80:	b	b5f0 <strspn@plt+0x88d8>
    ba84:	ldr	r0, [pc, #320]	; bbcc <strspn@plt+0x8eb4>
    ba88:	movw	r2, #881	; 0x371
    ba8c:	ldr	r1, [pc, #316]	; bbd0 <strspn@plt+0x8eb8>
    ba90:	mvn	sl, #21
    ba94:	ldr	r3, [pc, #312]	; bbd4 <strspn@plt+0x8ebc>
    ba98:	add	r0, pc, r0
    ba9c:	add	r1, pc, r1
    baa0:	add	r3, pc, r3
    baa4:	bl	32b64 <strspn@plt+0x2fe4c>
    baa8:	b	b5f0 <strspn@plt+0x88d8>
    baac:	ldr	r0, [pc, #292]	; bbd8 <strspn@plt+0x8ec0>
    bab0:	mov	r2, #880	; 0x370
    bab4:	ldr	r1, [pc, #288]	; bbdc <strspn@plt+0x8ec4>
    bab8:	mvn	sl, #9
    babc:	ldr	r3, [pc, #284]	; bbe0 <strspn@plt+0x8ec8>
    bac0:	add	r0, pc, r0
    bac4:	add	r1, pc, r1
    bac8:	add	r3, pc, r3
    bacc:	bl	32b64 <strspn@plt+0x2fe4c>
    bad0:	b	b5f0 <strspn@plt+0x88d8>
    bad4:	mvn	sl, #11
    bad8:	b	b934 <strspn@plt+0x8c1c>
    badc:	mov	r4, r0
    bae0:	mov	r0, fp
    bae4:	bl	1ef04 <strspn@plt+0x1c1ec>
    bae8:	ldr	r0, [sp, #48]	; 0x30
    baec:	cmp	r0, #0
    baf0:	beq	baf8 <strspn@plt+0x8de0>
    baf4:	bl	16b80 <strspn@plt+0x13e68>
    baf8:	ldr	r0, [sp, #44]	; 0x2c
    bafc:	cmp	r0, #0
    bb00:	beq	bb08 <strspn@plt+0x8df0>
    bb04:	bl	16b80 <strspn@plt+0x13e68>
    bb08:	mov	r0, r4
    bb0c:	bl	2cb8 <_Unwind_Resume@plt>
    bb10:	mov	r4, r0
    bb14:	b	baf8 <strspn@plt+0x8de0>
    bb18:	mov	r4, r0
    bb1c:	b	bae8 <strspn@plt+0x8dd0>
    bb20:	b	bb18 <strspn@plt+0x8e00>
    bb24:	mov	r4, r0
    bb28:	mov	r0, r7
    bb2c:	bl	c75c <strspn@plt+0x9a44>
    bb30:	b	bae0 <strspn@plt+0x8dc8>
    bb34:	andeq	r9, r4, ip, lsr #18
    bb38:	andeq	r0, r0, r8, asr #4
    bb3c:	ldrdeq	fp, [r2], -r0
    bb40:	andeq	fp, r2, ip, lsl #24
    bb44:	muleq	r2, r4, r3
    bb48:	ldrdeq	r0, [r3], -ip
    bb4c:	strdeq	fp, [r2], -r0
    bb50:	andeq	r0, r3, r0, lsr #11
    bb54:	andeq	fp, r2, r4, lsl #21
    bb58:	andeq	ip, r2, r8, lsr r2
    bb5c:	andeq	r0, r3, r8, asr #8
    bb60:	andeq	fp, r2, r8, ror #20
    bb64:	strdeq	r3, [r3], -r0
    bb68:	andeq	fp, r2, r4, asr #19
    bb6c:	andeq	ip, r2, ip, lsl #3
    bb70:	andeq	r0, r3, ip, lsl #7
    bb74:	andeq	fp, r2, r8, lsr #19
    bb78:	andeq	fp, r2, ip, asr #17
    bb7c:	andeq	ip, r2, r0, rrx
    bb80:	muleq	r3, r4, r2
    bb84:	andeq	fp, r2, ip, lsr #17
    bb88:	andeq	r3, r3, r8, lsr r9
    bb8c:	ldrdeq	fp, [r2], -r8
    bb90:	strdeq	fp, [r2], -r8
    bb94:	andeq	fp, r2, r0, lsl #27
    bb98:			; <UNDEFINED> instruction: 0x0002c1b8
    bb9c:	strdeq	fp, [r2], -r4
    bba0:	andeq	fp, r2, r8, asr sp
    bba4:	muleq	r2, r0, r1
    bba8:	muleq	r2, r8, lr
    bbac:	andeq	fp, r2, r0, lsr sp
    bbb0:	andeq	ip, r2, r8, ror #2
    bbb4:	andeq	r2, r3, r0, asr r7
    bbb8:	andeq	fp, r2, r8, lsl #26
    bbbc:	andeq	ip, r2, r0, asr #2
    bbc0:	andeq	sp, r2, ip, ror r6
    bbc4:	andeq	fp, r2, r0, ror #25
    bbc8:	andeq	ip, r2, r8, lsl r1
    bbcc:	muleq	r2, ip, sp
    bbd0:			; <UNDEFINED> instruction: 0x0002bcb8
    bbd4:	strdeq	ip, [r2], -r0
    bbd8:	andeq	fp, r2, r0, lsr r0
    bbdc:	muleq	r2, r0, ip
    bbe0:	andeq	ip, r2, r8, asr #1
    bbe4:	ldr	ip, [pc, #988]	; bfc8 <strspn@plt+0x92b0>
    bbe8:	ldr	r1, [pc, #988]	; bfcc <strspn@plt+0x92b4>
    bbec:	add	ip, pc, ip
    bbf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bbf4:	mov	r5, r3
    bbf8:	ldr	r7, [ip, r1]
    bbfc:	mov	r3, ip
    bc00:	sub	sp, sp, #68	; 0x44
    bc04:	subs	r9, r0, #0
    bc08:	mov	r4, r2
    bc0c:	ldr	r3, [r7]
    bc10:	ldr	r8, [sp, #104]	; 0x68
    bc14:	str	r3, [sp, #60]	; 0x3c
    bc18:	beq	bf88 <strspn@plt+0x9270>
    bc1c:	mvn	sl, #0
    bc20:	mvn	fp, #-2147483648	; 0x80000000
    bc24:	and	sl, sl, r4
    bc28:	and	fp, fp, r5
    bc2c:	mvn	r2, #0
    bc30:	mov	r3, #0
    bc34:	cmp	fp, r3
    bc38:	cmpeq	sl, r2
    bc3c:	bhi	bf10 <strspn@plt+0x91f8>
    bc40:	cmp	r8, #0
    bc44:	beq	bf60 <strspn@plt+0x9248>
    bc48:	bl	6ef0 <strspn@plt+0x41d8>
    bc4c:	cmp	r0, #0
    bc50:	bne	bf38 <strspn@plt+0x9220>
    bc54:	ldr	r3, [r9, #4]
    bc58:	sub	r3, r3, #1
    bc5c:	cmp	r3, #3
    bc60:	bhi	bef4 <strspn@plt+0x91dc>
    bc64:	ldrb	r1, [r9, #24]
    bc68:	tst	r1, #1
    bc6c:	bne	bde0 <strspn@plt+0x90c8>
    bc70:	ldr	r3, [r9, #388]	; 0x184
    bc74:	cmp	r3, #0
    bc78:	beq	bc98 <strspn@plt+0x8f80>
    bc7c:	mov	r2, #33554432	; 0x2000000
    bc80:	mov	r3, #0
    bc84:	and	r2, r2, r4
    bc88:	and	r3, r3, r5
    bc8c:	orrs	r0, r2, r3
    bc90:	movne	fp, #1
    bc94:	bne	bcc4 <strspn@plt+0x8fac>
    bc98:	tst	r1, #8
    bc9c:	mvneq	r4, #60	; 0x3c
    bca0:	bne	bcc0 <strspn@plt+0x8fa8>
    bca4:	ldr	r2, [sp, #60]	; 0x3c
    bca8:	mov	r0, r4
    bcac:	ldr	r3, [r7]
    bcb0:	cmp	r2, r3
    bcb4:	bne	bf0c <strspn@plt+0x91f4>
    bcb8:	add	sp, sp, #68	; 0x44
    bcbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bcc0:	mov	fp, #0
    bcc4:	bl	1eff8 <strspn@plt+0x1c2e0>
    bcc8:	subs	r6, r0, #0
    bccc:	beq	befc <strspn@plt+0x91e4>
    bcd0:	ldrb	sl, [r9, #24]
    bcd4:	ubfx	sl, sl, #3, #1
    bcd8:	cmp	sl, #0
    bcdc:	beq	bd70 <strspn@plt+0x9058>
    bce0:	ldr	sl, [r9, #376]	; 0x178
    bce4:	cmp	sl, #0
    bce8:	strgt	sl, [r6, #56]	; 0x38
    bcec:	ldrdgt	r0, [r6, #8]
    bcf0:	movgt	r2, #1
    bcf4:	movgt	r3, #0
    bcf8:	andgt	r2, r2, r4
    bcfc:	andgt	r3, r3, r5
    bd00:	orrgt	r2, r2, r0
    bd04:	orrgt	r3, r3, r1
    bd08:	strdgt	r2, [r6, #8]
    bd0c:	ldr	r1, [r9, #380]	; 0x17c
    bd10:	movle	sl, #0
    bd14:	cmn	r1, #1
    bd18:	beq	bd40 <strspn@plt+0x9028>
    bd1c:	str	r1, [r6, #20]
    bd20:	mov	r2, #8
    bd24:	ldrd	r0, [r6, #8]
    bd28:	mov	r3, #0
    bd2c:	and	r2, r2, r4
    bd30:	and	r3, r3, r5
    bd34:	orr	r2, r2, r0
    bd38:	orr	r3, r3, r1
    bd3c:	strd	r2, [r6, #8]
    bd40:	ldr	r1, [r9, #384]	; 0x180
    bd44:	cmn	r1, #1
    bd48:	beq	bd70 <strspn@plt+0x9058>
    bd4c:	str	r1, [r6, #36]	; 0x24
    bd50:	mov	r2, #128	; 0x80
    bd54:	ldrd	r0, [r6, #8]
    bd58:	mov	r3, #0
    bd5c:	and	r2, r2, r4
    bd60:	and	r3, r3, r5
    bd64:	orr	r2, r2, r0
    bd68:	orr	r3, r3, r1
    bd6c:	strd	r2, [r6, #8]
    bd70:	cmp	fp, #0
    bd74:	beq	bda4 <strspn@plt+0x908c>
    bd78:	ldr	r0, [r9, #388]	; 0x184
    bd7c:	bl	2ac0 <__strdup@plt>
    bd80:	cmp	r0, #0
    bd84:	str	r0, [r6, #120]	; 0x78
    bd88:	beq	bf04 <strspn@plt+0x91ec>
    bd8c:	ldrd	r2, [r6, #8]
    bd90:	mov	r0, #33554432	; 0x2000000
    bd94:	mov	r1, #0
    bd98:	orr	r2, r2, r0
    bd9c:	orr	r3, r3, r1
    bda0:	strd	r2, [r6, #8]
    bda4:	mov	r1, #0
    bda8:	str	sl, [sp]
    bdac:	mov	r2, r4
    bdb0:	mov	r3, r5
    bdb4:	mov	r0, r6
    bdb8:	str	r1, [sp, #4]
    bdbc:	bl	1f21c <strspn@plt+0x1c504>
    bdc0:	cmp	r0, #0
    bdc4:	strge	r6, [r8]
    bdc8:	movge	r4, #0
    bdcc:	bge	bca4 <strspn@plt+0x8f8c>
    bdd0:	mov	r4, r0
    bdd4:	mov	r0, r6
    bdd8:	bl	1ef04 <strspn@plt+0x1c1ec>
    bddc:	b	bca4 <strspn@plt+0x8f8c>
    bde0:	mov	r2, #48	; 0x30
    bde4:	mov	r3, #0
    bde8:	str	r0, [sp, #16]
    bdec:	str	r0, [sp, #20]
    bdf0:	str	r0, [sp, #24]
    bdf4:	str	r0, [sp, #28]
    bdf8:	str	r0, [sp, #32]
    bdfc:	str	r0, [sp, #36]	; 0x24
    be00:	str	r0, [sp, #40]	; 0x28
    be04:	str	r0, [sp, #44]	; 0x2c
    be08:	str	r0, [sp, #48]	; 0x30
    be0c:	str	r0, [sp, #52]	; 0x34
    be10:	strd	r2, [sp, #8]
    be14:	bl	1eff8 <strspn@plt+0x1c2e0>
    be18:	subs	r6, r0, #0
    be1c:	beq	befc <strspn@plt+0x91e4>
    be20:	cmp	r4, #0
    be24:	sbcs	r0, r5, #0
    be28:	blt	bec0 <strspn@plt+0x91a8>
    be2c:	mov	r0, r4
    be30:	mov	r1, r5
    be34:	bl	13560 <strspn@plt+0x10848>
    be38:	strd	r0, [sp, #16]
    be3c:	add	r2, sp, #8
    be40:	movw	r1, #38277	; 0x9585
    be44:	ldr	r0, [r9, #8]
    be48:	movt	r1, #32816	; 0x8030
    be4c:	bl	2910 <ioctl@plt>
    be50:	cmp	r0, #0
    be54:	blt	beb0 <strspn@plt+0x9198>
    be58:	ldr	ip, [r9, #420]	; 0x1a4
    be5c:	mov	r0, r9
    be60:	ldr	r1, [sp, #40]	; 0x28
    be64:	mov	r2, r4
    be68:	mov	r3, r5
    be6c:	str	r6, [sp]
    be70:	add	r1, ip, r1
    be74:	bl	a914 <strspn@plt+0x7bfc>
    be78:	mov	sl, r0
    be7c:	ldrd	r2, [sp, #40]	; 0x28
    be80:	mov	r0, r9
    be84:	bl	11488 <strspn@plt+0xe770>
    be88:	cmp	sl, #0
    be8c:	blt	beec <strspn@plt+0x91d4>
    be90:	mov	r1, #0
    be94:	mov	r2, r4
    be98:	mov	r3, r5
    be9c:	mov	r0, r6
    bea0:	str	r1, [sp]
    bea4:	str	r1, [sp, #4]
    bea8:	bl	1f21c <strspn@plt+0x1c504>
    beac:	b	bdc0 <strspn@plt+0x90a8>
    beb0:	bl	2a9c <__errno_location@plt>
    beb4:	ldr	r4, [r0]
    beb8:	rsb	r4, r4, #0
    bebc:	b	bdd4 <strspn@plt+0x90bc>
    bec0:	movw	r2, #64508	; 0xfbfc
    bec4:	movt	r2, #4095	; 0xfff
    bec8:	and	r2, r2, r4
    becc:	mov	r3, #0
    bed0:	and	r3, r3, r5
    bed4:	orrs	r1, r2, r3
    bed8:	movne	r2, #1
    bedc:	movne	r3, #0
    bee0:	orrne	r4, r4, r2
    bee4:	orrne	r5, r5, r3
    bee8:	b	be2c <strspn@plt+0x9114>
    beec:	mov	r4, sl
    bef0:	b	bdd4 <strspn@plt+0x90bc>
    bef4:	mvn	r4, #106	; 0x6a
    bef8:	b	bca4 <strspn@plt+0x8f8c>
    befc:	mvn	r4, #11
    bf00:	b	bca4 <strspn@plt+0x8f8c>
    bf04:	mvn	r4, #11
    bf08:	b	bdd4 <strspn@plt+0x90bc>
    bf0c:	bl	2838 <__stack_chk_fail@plt>
    bf10:	ldr	r0, [pc, #184]	; bfd0 <strspn@plt+0x92b8>
    bf14:	movw	r2, #994	; 0x3e2
    bf18:	ldr	r1, [pc, #180]	; bfd4 <strspn@plt+0x92bc>
    bf1c:	mvn	r4, #94	; 0x5e
    bf20:	ldr	r3, [pc, #176]	; bfd8 <strspn@plt+0x92c0>
    bf24:	add	r0, pc, r0
    bf28:	add	r1, pc, r1
    bf2c:	add	r3, pc, r3
    bf30:	bl	32b64 <strspn@plt+0x2fe4c>
    bf34:	b	bca4 <strspn@plt+0x8f8c>
    bf38:	ldr	r0, [pc, #156]	; bfdc <strspn@plt+0x92c4>
    bf3c:	mov	r2, #996	; 0x3e4
    bf40:	ldr	r1, [pc, #152]	; bfe0 <strspn@plt+0x92c8>
    bf44:	mvn	r4, #9
    bf48:	ldr	r3, [pc, #148]	; bfe4 <strspn@plt+0x92cc>
    bf4c:	add	r0, pc, r0
    bf50:	add	r1, pc, r1
    bf54:	add	r3, pc, r3
    bf58:	bl	32b64 <strspn@plt+0x2fe4c>
    bf5c:	b	bca4 <strspn@plt+0x8f8c>
    bf60:	ldr	r0, [pc, #128]	; bfe8 <strspn@plt+0x92d0>
    bf64:	movw	r2, #995	; 0x3e3
    bf68:	ldr	r1, [pc, #124]	; bfec <strspn@plt+0x92d4>
    bf6c:	mvn	r4, #21
    bf70:	ldr	r3, [pc, #120]	; bff0 <strspn@plt+0x92d8>
    bf74:	add	r0, pc, r0
    bf78:	add	r1, pc, r1
    bf7c:	add	r3, pc, r3
    bf80:	bl	32b64 <strspn@plt+0x2fe4c>
    bf84:	b	bca4 <strspn@plt+0x8f8c>
    bf88:	ldr	r0, [pc, #100]	; bff4 <strspn@plt+0x92dc>
    bf8c:	movw	r2, #993	; 0x3e1
    bf90:	ldr	r1, [pc, #96]	; bff8 <strspn@plt+0x92e0>
    bf94:	mvn	r4, #21
    bf98:	ldr	r3, [pc, #92]	; bffc <strspn@plt+0x92e4>
    bf9c:	add	r0, pc, r0
    bfa0:	add	r1, pc, r1
    bfa4:	add	r3, pc, r3
    bfa8:	bl	32b64 <strspn@plt+0x2fe4c>
    bfac:	b	bca4 <strspn@plt+0x8f8c>
    bfb0:	mov	r4, r0
    bfb4:	mov	r0, r6
    bfb8:	bl	1ef04 <strspn@plt+0x1c1ec>
    bfbc:	mov	r0, r4
    bfc0:	bl	2cb8 <_Unwind_Resume@plt>
    bfc4:	b	bfb0 <strspn@plt+0x9298>
    bfc8:	andeq	r9, r4, r8, lsl #3
    bfcc:	andeq	r0, r0, r8, asr #4
    bfd0:	muleq	r2, r4, r9
    bfd4:	andeq	fp, r2, ip, lsr #16
    bfd8:	strdeq	fp, [r2], -r0
    bfdc:	andeq	sl, r2, r4, lsr #23
    bfe0:	andeq	fp, r2, r4, lsl #16
    bfe4:	andeq	fp, r2, r8, asr #15
    bfe8:	andeq	sl, r2, r0, ror #20
    bfec:	ldrdeq	fp, [r2], -ip
    bff0:	andeq	fp, r2, r0, lsr #15
    bff4:	andeq	sp, r2, r0, asr r1
    bff8:			; <UNDEFINED> instruction: 0x0002b7b4
    bffc:	andeq	fp, r2, r8, ror r7
    c000:	ldr	ip, [pc, #208]	; c0d8 <strspn@plt+0x93c0>
    c004:	cmp	r0, #0
    c008:	push	{r4, r5, r6, lr}
    c00c:	add	ip, pc, ip
    c010:	ldr	r6, [pc, #196]	; c0dc <strspn@plt+0x93c4>
    c014:	sub	sp, sp, #40	; 0x28
    c018:	mov	r1, #0
    c01c:	mov	r4, #32
    c020:	mov	r5, #0
    c024:	ldr	r6, [ip, r6]
    c028:	strd	r2, [sp, #24]
    c02c:	str	r1, [sp, #8]
    c030:	ldr	r3, [r6]
    c034:	str	r1, [sp, #12]
    c038:	str	r1, [sp, #16]
    c03c:	str	r3, [sp, #36]	; 0x24
    c040:	str	r1, [sp, #20]
    c044:	strd	r4, [sp]
    c048:	beq	c0b8 <strspn@plt+0x93a0>
    c04c:	mov	r1, #968	; 0x3c8
    c050:	mov	r2, #8
    c054:	ldrd	r4, [r0, r1]
    c058:	mov	r3, #0
    c05c:	and	r2, r2, r4
    c060:	and	r3, r3, r5
    c064:	orrs	r1, r2, r3
    c068:	beq	c088 <strspn@plt+0x9370>
    c06c:	mov	r0, #0
    c070:	ldr	r2, [sp, #36]	; 0x24
    c074:	ldr	r3, [r6]
    c078:	cmp	r2, r3
    c07c:	bne	c0b4 <strspn@plt+0x939c>
    c080:	add	sp, sp, #40	; 0x28
    c084:	pop	{r4, r5, r6, pc}
    c088:	ldr	r0, [r0, #8]
    c08c:	movw	r1, #38321	; 0x95b1
    c090:	mov	r2, sp
    c094:	movt	r1, #16416	; 0x4020
    c098:	bl	2910 <ioctl@plt>
    c09c:	cmp	r0, #0
    c0a0:	bge	c06c <strspn@plt+0x9354>
    c0a4:	bl	2a9c <__errno_location@plt>
    c0a8:	ldr	r0, [r0]
    c0ac:	rsb	r0, r0, #0
    c0b0:	b	c070 <strspn@plt+0x9358>
    c0b4:	bl	2838 <__stack_chk_fail@plt>
    c0b8:	ldr	r0, [pc, #32]	; c0e0 <strspn@plt+0x93c8>
    c0bc:	movw	r2, #1414	; 0x586
    c0c0:	ldr	r1, [pc, #28]	; c0e4 <strspn@plt+0x93cc>
    c0c4:	ldr	r3, [pc, #28]	; c0e8 <strspn@plt+0x93d0>
    c0c8:	add	r0, pc, r0
    c0cc:	add	r1, pc, r1
    c0d0:	add	r3, pc, r3
    c0d4:	bl	32874 <strspn@plt+0x2fb5c>
    c0d8:	andeq	r8, r4, r8, ror #26
    c0dc:	andeq	r0, r0, r8, asr #4
    c0e0:	andeq	sp, r2, r4, lsr #32
    c0e4:	andeq	fp, r2, r8, lsl #13
    c0e8:	andeq	fp, r2, r8, lsr #12
    c0ec:	subs	ip, r0, #0
    c0f0:	push	{r4, lr}
    c0f4:	beq	c114 <strspn@plt+0x93fc>
    c0f8:	ldrb	ip, [ip, #24]
    c0fc:	tst	ip, #1
    c100:	bne	c10c <strspn@plt+0x93f4>
    c104:	pop	{r4, lr}
    c108:	b	a77c <strspn@plt+0x7a64>
    c10c:	pop	{r4, lr}
    c110:	b	c000 <strspn@plt+0x92e8>
    c114:	ldr	r0, [pc, #24]	; c134 <strspn@plt+0x941c>
    c118:	movw	r2, #1455	; 0x5af
    c11c:	ldr	r1, [pc, #20]	; c138 <strspn@plt+0x9420>
    c120:	ldr	r3, [pc, #20]	; c13c <strspn@plt+0x9424>
    c124:	add	r0, pc, r0
    c128:	add	r1, pc, r1
    c12c:	add	r3, pc, r3
    c130:	bl	32874 <strspn@plt+0x2fb5c>
    c134:	andeq	ip, r2, r8, asr #31
    c138:	andeq	fp, r2, ip, lsr #12
    c13c:	andeq	fp, r2, r8, asr #20
    c140:	cmp	r1, #0
    c144:	rsblt	r1, r1, #0
    c148:	mov	r3, r0
    c14c:	sub	r1, r1, #1
    c150:	cmp	r1, #109	; 0x6d
    c154:	addls	pc, pc, r1, lsl #2
    c158:	b	c430 <strspn@plt+0x9718>
    c15c:	b	c32c <strspn@plt+0x9614>
    c160:	b	c340 <strspn@plt+0x9628>
    c164:	b	c354 <strspn@plt+0x963c>
    c168:	b	c430 <strspn@plt+0x9718>
    c16c:	b	c368 <strspn@plt+0x9650>
    c170:	b	c430 <strspn@plt+0x9718>
    c174:	b	c430 <strspn@plt+0x9718>
    c178:	b	c430 <strspn@plt+0x9718>
    c17c:	b	c430 <strspn@plt+0x9718>
    c180:	b	c430 <strspn@plt+0x9718>
    c184:	b	c430 <strspn@plt+0x9718>
    c188:	b	c37c <strspn@plt+0x9664>
    c18c:	b	c32c <strspn@plt+0x9614>
    c190:	b	c430 <strspn@plt+0x9718>
    c194:	b	c430 <strspn@plt+0x9718>
    c198:	b	c430 <strspn@plt+0x9718>
    c19c:	b	c390 <strspn@plt+0x9678>
    c1a0:	b	c430 <strspn@plt+0x9718>
    c1a4:	b	c430 <strspn@plt+0x9718>
    c1a8:	b	c430 <strspn@plt+0x9718>
    c1ac:	b	c430 <strspn@plt+0x9718>
    c1b0:	b	c3a4 <strspn@plt+0x968c>
    c1b4:	b	c430 <strspn@plt+0x9718>
    c1b8:	b	c430 <strspn@plt+0x9718>
    c1bc:	b	c430 <strspn@plt+0x9718>
    c1c0:	b	c430 <strspn@plt+0x9718>
    c1c4:	b	c430 <strspn@plt+0x9718>
    c1c8:	b	c430 <strspn@plt+0x9718>
    c1cc:	b	c430 <strspn@plt+0x9718>
    c1d0:	b	c430 <strspn@plt+0x9718>
    c1d4:	b	c430 <strspn@plt+0x9718>
    c1d8:	b	c430 <strspn@plt+0x9718>
    c1dc:	b	c430 <strspn@plt+0x9718>
    c1e0:	b	c430 <strspn@plt+0x9718>
    c1e4:	b	c430 <strspn@plt+0x9718>
    c1e8:	b	c430 <strspn@plt+0x9718>
    c1ec:	b	c430 <strspn@plt+0x9718>
    c1f0:	b	c430 <strspn@plt+0x9718>
    c1f4:	b	c430 <strspn@plt+0x9718>
    c1f8:	b	c430 <strspn@plt+0x9718>
    c1fc:	b	c430 <strspn@plt+0x9718>
    c200:	b	c430 <strspn@plt+0x9718>
    c204:	b	c430 <strspn@plt+0x9718>
    c208:	b	c430 <strspn@plt+0x9718>
    c20c:	b	c430 <strspn@plt+0x9718>
    c210:	b	c430 <strspn@plt+0x9718>
    c214:	b	c430 <strspn@plt+0x9718>
    c218:	b	c430 <strspn@plt+0x9718>
    c21c:	b	c430 <strspn@plt+0x9718>
    c220:	b	c430 <strspn@plt+0x9718>
    c224:	b	c430 <strspn@plt+0x9718>
    c228:	b	c430 <strspn@plt+0x9718>
    c22c:	b	c430 <strspn@plt+0x9718>
    c230:	b	c430 <strspn@plt+0x9718>
    c234:	b	c430 <strspn@plt+0x9718>
    c238:	b	c430 <strspn@plt+0x9718>
    c23c:	b	c430 <strspn@plt+0x9718>
    c240:	b	c430 <strspn@plt+0x9718>
    c244:	b	c430 <strspn@plt+0x9718>
    c248:	b	c430 <strspn@plt+0x9718>
    c24c:	b	c430 <strspn@plt+0x9718>
    c250:	b	c3b8 <strspn@plt+0x96a0>
    c254:	b	c430 <strspn@plt+0x9718>
    c258:	b	c430 <strspn@plt+0x9718>
    c25c:	b	c430 <strspn@plt+0x9718>
    c260:	b	c430 <strspn@plt+0x9718>
    c264:	b	c430 <strspn@plt+0x9718>
    c268:	b	c430 <strspn@plt+0x9718>
    c26c:	b	c430 <strspn@plt+0x9718>
    c270:	b	c430 <strspn@plt+0x9718>
    c274:	b	c430 <strspn@plt+0x9718>
    c278:	b	c430 <strspn@plt+0x9718>
    c27c:	b	c430 <strspn@plt+0x9718>
    c280:	b	c3cc <strspn@plt+0x96b4>
    c284:	b	c430 <strspn@plt+0x9718>
    c288:	b	c430 <strspn@plt+0x9718>
    c28c:	b	c430 <strspn@plt+0x9718>
    c290:	b	c430 <strspn@plt+0x9718>
    c294:	b	c430 <strspn@plt+0x9718>
    c298:	b	c430 <strspn@plt+0x9718>
    c29c:	b	c430 <strspn@plt+0x9718>
    c2a0:	b	c430 <strspn@plt+0x9718>
    c2a4:	b	c430 <strspn@plt+0x9718>
    c2a8:	b	c430 <strspn@plt+0x9718>
    c2ac:	b	c430 <strspn@plt+0x9718>
    c2b0:	b	c430 <strspn@plt+0x9718>
    c2b4:	b	c430 <strspn@plt+0x9718>
    c2b8:	b	c430 <strspn@plt+0x9718>
    c2bc:	b	c430 <strspn@plt+0x9718>
    c2c0:	b	c430 <strspn@plt+0x9718>
    c2c4:	b	c430 <strspn@plt+0x9718>
    c2c8:	b	c430 <strspn@plt+0x9718>
    c2cc:	b	c430 <strspn@plt+0x9718>
    c2d0:	b	c430 <strspn@plt+0x9718>
    c2d4:	b	c3e0 <strspn@plt+0x96c8>
    c2d8:	b	c430 <strspn@plt+0x9718>
    c2dc:	b	c430 <strspn@plt+0x9718>
    c2e0:	b	c3f4 <strspn@plt+0x96dc>
    c2e4:	b	c408 <strspn@plt+0x96f0>
    c2e8:	b	c430 <strspn@plt+0x9718>
    c2ec:	b	c430 <strspn@plt+0x9718>
    c2f0:	b	c41c <strspn@plt+0x9704>
    c2f4:	b	c41c <strspn@plt+0x9704>
    c2f8:	b	c41c <strspn@plt+0x9704>
    c2fc:	b	c314 <strspn@plt+0x95fc>
    c300:	b	c430 <strspn@plt+0x9718>
    c304:	b	c430 <strspn@plt+0x9718>
    c308:	b	c430 <strspn@plt+0x9718>
    c30c:	b	c430 <strspn@plt+0x9718>
    c310:	b	c3b8 <strspn@plt+0x96a0>
    c314:	ldr	r2, [pc, #296]	; c444 <strspn@plt+0x972c>
    c318:	add	r2, pc, r2
    c31c:	ldm	r2, {r0, r1, r2}
    c320:	stm	r3, {r0, r1, r2}
    c324:	mov	r0, r3
    c328:	bx	lr
    c32c:	ldr	r2, [pc, #276]	; c448 <strspn@plt+0x9730>
    c330:	add	r2, pc, r2
    c334:	ldm	r2, {r0, r1, r2}
    c338:	stm	r3, {r0, r1, r2}
    c33c:	b	c324 <strspn@plt+0x960c>
    c340:	ldr	r2, [pc, #260]	; c44c <strspn@plt+0x9734>
    c344:	add	r2, pc, r2
    c348:	ldm	r2, {r0, r1, r2}
    c34c:	stm	r3, {r0, r1, r2}
    c350:	b	c324 <strspn@plt+0x960c>
    c354:	ldr	r2, [pc, #244]	; c450 <strspn@plt+0x9738>
    c358:	add	r2, pc, r2
    c35c:	ldm	r2, {r0, r1, r2}
    c360:	stm	r3, {r0, r1, r2}
    c364:	b	c324 <strspn@plt+0x960c>
    c368:	ldr	r2, [pc, #228]	; c454 <strspn@plt+0x973c>
    c36c:	add	r2, pc, r2
    c370:	ldm	r2, {r0, r1, r2}
    c374:	stm	r3, {r0, r1, r2}
    c378:	b	c324 <strspn@plt+0x960c>
    c37c:	ldr	r2, [pc, #212]	; c458 <strspn@plt+0x9740>
    c380:	add	r2, pc, r2
    c384:	ldm	r2, {r0, r1, r2}
    c388:	stm	r3, {r0, r1, r2}
    c38c:	b	c324 <strspn@plt+0x960c>
    c390:	ldr	r2, [pc, #196]	; c45c <strspn@plt+0x9744>
    c394:	add	r2, pc, r2
    c398:	ldm	r2, {r0, r1, r2}
    c39c:	stm	r3, {r0, r1, r2}
    c3a0:	b	c324 <strspn@plt+0x960c>
    c3a4:	ldr	r2, [pc, #180]	; c460 <strspn@plt+0x9748>
    c3a8:	add	r2, pc, r2
    c3ac:	ldm	r2, {r0, r1, r2}
    c3b0:	stm	r3, {r0, r1, r2}
    c3b4:	b	c324 <strspn@plt+0x960c>
    c3b8:	ldr	r2, [pc, #164]	; c464 <strspn@plt+0x974c>
    c3bc:	add	r2, pc, r2
    c3c0:	ldm	r2, {r0, r1, r2}
    c3c4:	stm	r3, {r0, r1, r2}
    c3c8:	b	c324 <strspn@plt+0x960c>
    c3cc:	ldr	r2, [pc, #148]	; c468 <strspn@plt+0x9750>
    c3d0:	add	r2, pc, r2
    c3d4:	ldm	r2, {r0, r1, r2}
    c3d8:	stm	r3, {r0, r1, r2}
    c3dc:	b	c324 <strspn@plt+0x960c>
    c3e0:	ldr	r2, [pc, #132]	; c46c <strspn@plt+0x9754>
    c3e4:	add	r2, pc, r2
    c3e8:	ldm	r2, {r0, r1, r2}
    c3ec:	stm	r3, {r0, r1, r2}
    c3f0:	b	c324 <strspn@plt+0x960c>
    c3f4:	ldr	r2, [pc, #116]	; c470 <strspn@plt+0x9758>
    c3f8:	add	r2, pc, r2
    c3fc:	ldm	r2, {r0, r1, r2}
    c400:	stm	r3, {r0, r1, r2}
    c404:	b	c324 <strspn@plt+0x960c>
    c408:	ldr	r2, [pc, #100]	; c474 <strspn@plt+0x975c>
    c40c:	add	r2, pc, r2
    c410:	ldm	r2, {r0, r1, r2}
    c414:	stm	r3, {r0, r1, r2}
    c418:	b	c324 <strspn@plt+0x960c>
    c41c:	ldr	r2, [pc, #84]	; c478 <strspn@plt+0x9760>
    c420:	add	r2, pc, r2
    c424:	ldm	r2, {r0, r1, r2}
    c428:	stm	r3, {r0, r1, r2}
    c42c:	b	c324 <strspn@plt+0x960c>
    c430:	mov	r2, #0
    c434:	str	r2, [r0]
    c438:	str	r2, [r0, #4]
    c43c:	str	r2, [r0, #8]
    c440:	b	c324 <strspn@plt+0x960c>
    c444:	ldrdeq	r7, [r4], -ip
    c448:	strdeq	r7, [r4], -r4
    c44c:	andeq	r7, r4, r8, ror #22
    c450:	andeq	r7, r4, r8, lsr #23
    c454:	andeq	r7, r4, ip, lsr #23
    c458:			; <UNDEFINED> instruction: 0x00047bb0
    c45c:	andeq	r7, r4, r4, lsr #22
    c460:	andeq	r7, r4, r4, lsr fp
    c464:	andeq	r7, r4, ip, lsr #22
    c468:	andeq	r7, r4, ip, ror #22
    c46c:	andeq	r7, r4, r4, ror #22
    c470:	andeq	r7, r4, r4, lsl fp
    c474:			; <UNDEFINED> instruction: 0x00047ab8
    c478:			; <UNDEFINED> instruction: 0x00047ab0
    c47c:	push	{r4, lr}
    c480:	cmp	r0, #0
    c484:	rsblt	r0, r0, #0
    c488:	mov	r4, r1
    c48c:	bl	34a50 <strspn@plt+0x31d38>
    c490:	subs	r1, r0, #0
    c494:	beq	c4b8 <strspn@plt+0x97a0>
    c498:	ldr	r0, [pc, #40]	; c4c8 <strspn@plt+0x97b0>
    c49c:	add	r0, pc, r0
    c4a0:	bl	2bb14 <strspn@plt+0x28dfc>
    c4a4:	cmp	r0, #0
    c4a8:	beq	c4c0 <strspn@plt+0x97a8>
    c4ac:	str	r0, [r4]
    c4b0:	mov	r0, #1
    c4b4:	pop	{r4, pc}
    c4b8:	mov	r0, r1
    c4bc:	pop	{r4, pc}
    c4c0:	mvn	r0, #11
    c4c4:	pop	{r4, pc}
    c4c8:	andeq	fp, r2, r4, lsr r7
    c4cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c4d0:	subs	sl, r0, #0
    c4d4:	mov	r9, r1
    c4d8:	movne	r4, #64	; 0x40
    c4dc:	movne	r8, #0
    c4e0:	beq	c5dc <strspn@plt+0x98c4>
    c4e4:	mov	r0, r4
    c4e8:	bl	2994 <malloc@plt>
    c4ec:	subs	r5, r0, #0
    c4f0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    c4f4:	bl	2a9c <__errno_location@plt>
    c4f8:	mov	r1, r5
    c4fc:	mov	r2, r4
    c500:	mov	r6, r0
    c504:	str	r8, [r0]
    c508:	mov	r0, r9
    c50c:	bl	2acc <strerror_r@plt>
    c510:	ldr	r6, [r6]
    c514:	cmp	r6, #34	; 0x22
    c518:	mov	r7, r0
    c51c:	beq	c578 <strspn@plt+0x9860>
    c520:	bl	2a54 <strlen@plt>
    c524:	sub	r3, r4, #1
    c528:	cmp	r0, r3
    c52c:	bcs	c578 <strspn@plt+0x9860>
    c530:	cmp	r6, #0
    c534:	bne	c5d0 <strspn@plt+0x98b8>
    c538:	cmp	r7, r5
    c53c:	beq	c588 <strspn@plt+0x9870>
    c540:	mov	r0, r5
    c544:	bl	2778 <free@plt>
    c548:	ldr	r3, [sl, #8]
    c54c:	cmp	r3, #0
    c550:	strle	r7, [sl, #4]
    c554:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
    c558:	mov	r0, r7
    c55c:	bl	2ac0 <__strdup@plt>
    c560:	subs	r4, r0, #0
    c564:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    c568:	ldr	r0, [sl, #4]
    c56c:	bl	2778 <free@plt>
    c570:	str	r4, [sl, #4]
    c574:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c578:	mov	r0, r5
    c57c:	lsl	r4, r4, #1
    c580:	bl	2778 <free@plt>
    c584:	b	c4e4 <strspn@plt+0x97cc>
    c588:	ldr	r3, [sl, #8]
    c58c:	cmp	r3, #0
    c590:	ble	c5a4 <strspn@plt+0x988c>
    c594:	ldr	r0, [sl, #4]
    c598:	bl	2778 <free@plt>
    c59c:	str	r7, [sl, #4]
    c5a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c5a4:	ldr	r0, [sl]
    c5a8:	bl	2ac0 <__strdup@plt>
    c5ac:	cmp	r0, #0
    c5b0:	strne	r0, [sl]
    c5b4:	strne	r7, [sl, #4]
    c5b8:	movne	r3, #1
    c5bc:	strne	r3, [sl, #8]
    c5c0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
    c5c4:	mov	r0, r7
    c5c8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    c5cc:	b	2778 <free@plt>
    c5d0:	mov	r0, r5
    c5d4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    c5d8:	b	2778 <free@plt>
    c5dc:	ldr	r0, [pc, #24]	; c5fc <strspn@plt+0x98e4>
    c5e0:	movw	r2, #371	; 0x173
    c5e4:	ldr	r1, [pc, #20]	; c600 <strspn@plt+0x98e8>
    c5e8:	ldr	r3, [pc, #20]	; c604 <strspn@plt+0x98ec>
    c5ec:	add	r0, pc, r0
    c5f0:	add	r1, pc, r1
    c5f4:	add	r3, pc, r3
    c5f8:	bl	32874 <strspn@plt+0x2fb5c>
    c5fc:	ldrdeq	fp, [r2], -r0
    c600:	strdeq	fp, [r2], -r0
    c604:	andeq	fp, r2, ip, lsl #24
    c608:	push	{r4, r5, r6, r7, r8, lr}
    c60c:	subs	r6, r0, #0
    c610:	ldr	r7, [pc, #248]	; c710 <strspn@plt+0x99f8>
    c614:	moveq	r5, #22
    c618:	add	r7, pc, r7
    c61c:	beq	c650 <strspn@plt+0x9938>
    c620:	ldr	r1, [pc, #236]	; c714 <strspn@plt+0x99fc>
    c624:	mov	r2, #13
    c628:	add	r1, pc, r1
    c62c:	bl	2cc4 <strncmp@plt>
    c630:	cmp	r0, #0
    c634:	bne	c658 <strspn@plt+0x9940>
    c638:	adds	r0, r6, #13
    c63c:	beq	c658 <strspn@plt+0x9940>
    c640:	bl	34a7c <strspn@plt+0x31d64>
    c644:	cmp	r0, #0
    c648:	movgt	r5, r0
    c64c:	movle	r5, #5
    c650:	mov	r0, r5
    c654:	pop	{r4, r5, r6, r7, r8, pc}
    c658:	ldr	r3, [pc, #184]	; c718 <strspn@plt+0x9a00>
    c65c:	add	r3, pc, r3
    c660:	ldr	r3, [r3]
    c664:	cmp	r3, #0
    c668:	beq	c6bc <strspn@plt+0x99a4>
    c66c:	ldr	r4, [r3]
    c670:	cmp	r4, #0
    c674:	movne	r8, r3
    c678:	beq	c6bc <strspn@plt+0x99a4>
    c67c:	ldr	r5, [r4, #4]
    c680:	cmn	r5, #120	; 0x78
    c684:	beq	c6b0 <strspn@plt+0x9998>
    c688:	add	r4, r4, #8
    c68c:	ldr	r0, [r4, #-8]
    c690:	mov	r1, r6
    c694:	bl	26dc <strcmp@plt>
    c698:	add	r4, r4, #8
    c69c:	cmp	r0, #0
    c6a0:	beq	c650 <strspn@plt+0x9938>
    c6a4:	ldr	r5, [r4, #-4]
    c6a8:	cmn	r5, #120	; 0x78
    c6ac:	bne	c68c <strspn@plt+0x9974>
    c6b0:	ldr	r4, [r8, #4]!
    c6b4:	cmp	r4, #0
    c6b8:	bne	c67c <strspn@plt+0x9964>
    c6bc:	ldr	r2, [pc, #88]	; c71c <strspn@plt+0x9a04>
    c6c0:	ldr	r3, [pc, #88]	; c720 <strspn@plt+0x9a08>
    c6c4:	ldr	r4, [r7, r2]
    c6c8:	ldr	r7, [r7, r3]
    c6cc:	cmp	r4, r7
    c6d0:	bcs	c708 <strspn@plt+0x99f0>
    c6d4:	ldr	r5, [r4, #4]
    c6d8:	mov	r1, r6
    c6dc:	cmn	r5, #120	; 0x78
    c6e0:	addeq	r4, r4, #15
    c6e4:	biceq	r4, r4, #7
    c6e8:	beq	c700 <strspn@plt+0x99e8>
    c6ec:	ldr	r0, [r4]
    c6f0:	add	r4, r4, #8
    c6f4:	bl	26dc <strcmp@plt>
    c6f8:	cmp	r0, #0
    c6fc:	beq	c650 <strspn@plt+0x9938>
    c700:	cmp	r4, r7
    c704:	bcc	c6d4 <strspn@plt+0x99bc>
    c708:	mov	r5, #5
    c70c:	b	c650 <strspn@plt+0x9938>
    c710:	andeq	r8, r4, ip, asr r7
    c714:	andeq	fp, r2, r8, lsr #11
    c718:	andeq	r8, r4, r8, lsl #23
    c71c:	andeq	r0, r0, r0, asr r2
    c720:	andeq	r0, r0, ip, lsr r2
    c724:	cmp	r0, #0
    c728:	bxeq	lr
    c72c:	ldr	r3, [r0]
    c730:	cmp	r3, #0
    c734:	beq	c740 <strspn@plt+0x9a28>
    c738:	mov	r0, #1
    c73c:	bx	lr
    c740:	ldr	r3, [r0, #4]
    c744:	cmp	r3, #0
    c748:	bne	c738 <strspn@plt+0x9a20>
    c74c:	ldr	r0, [r0, #8]
    c750:	adds	r0, r0, #0
    c754:	movne	r0, #1
    c758:	bx	lr
    c75c:	push	{r4, lr}
    c760:	subs	r4, r0, #0
    c764:	popeq	{r4, pc}
    c768:	ldr	r3, [r4, #8]
    c76c:	cmp	r3, #0
    c770:	ble	c784 <strspn@plt+0x9a6c>
    c774:	ldr	r0, [r4]
    c778:	bl	2778 <free@plt>
    c77c:	ldr	r0, [r4, #4]
    c780:	bl	2778 <free@plt>
    c784:	mov	r3, #0
    c788:	str	r3, [r4, #4]
    c78c:	str	r3, [r4]
    c790:	str	r3, [r4, #8]
    c794:	pop	{r4, pc}
    c798:	push	{r4, r5, r6, lr}
    c79c:	subs	r5, r1, #0
    c7a0:	mov	r4, r0
    c7a4:	mov	r6, r2
    c7a8:	beq	c7e4 <strspn@plt+0x9acc>
    c7ac:	cmp	r0, #0
    c7b0:	beq	c834 <strspn@plt+0x9b1c>
    c7b4:	ldr	r3, [r0]
    c7b8:	cmp	r3, #0
    c7bc:	beq	c7ec <strspn@plt+0x9ad4>
    c7c0:	ldr	r0, [pc, #152]	; c860 <strspn@plt+0x9b48>
    c7c4:	mov	r2, #236	; 0xec
    c7c8:	ldr	r1, [pc, #148]	; c864 <strspn@plt+0x9b4c>
    c7cc:	mvn	r5, #21
    c7d0:	ldr	r3, [pc, #144]	; c868 <strspn@plt+0x9b50>
    c7d4:	add	r0, pc, r0
    c7d8:	add	r1, pc, r1
    c7dc:	add	r3, pc, r3
    c7e0:	bl	32b64 <strspn@plt+0x2fe4c>
    c7e4:	mov	r0, r5
    c7e8:	pop	{r4, r5, r6, pc}
    c7ec:	ldr	r3, [r0, #4]
    c7f0:	cmp	r3, #0
    c7f4:	bne	c7c0 <strspn@plt+0x9aa8>
    c7f8:	ldr	r3, [r0, #8]
    c7fc:	cmp	r3, #0
    c800:	bne	c7c0 <strspn@plt+0x9aa8>
    c804:	mov	r0, r5
    c808:	bl	2ac0 <__strdup@plt>
    c80c:	cmp	r0, #0
    c810:	str	r0, [r4]
    c814:	beq	c848 <strspn@plt+0x9b30>
    c818:	cmp	r6, #0
    c81c:	beq	c82c <strspn@plt+0x9b14>
    c820:	mov	r0, r6
    c824:	bl	2ac0 <__strdup@plt>
    c828:	str	r0, [r4, #4]
    c82c:	mov	r3, #1
    c830:	str	r3, [r4, #8]
    c834:	mov	r0, r5
    c838:	bl	c608 <strspn@plt+0x98f0>
    c83c:	rsb	r5, r0, #0
    c840:	mov	r0, r5
    c844:	pop	{r4, r5, r6, pc}
    c848:	ldr	r3, [pc, #28]	; c86c <strspn@plt+0x9b54>
    c84c:	mvn	r5, #11
    c850:	add	r3, pc, r3
    c854:	ldm	r3, {r0, r1, r2}
    c858:	stm	r4, {r0, r1, r2}
    c85c:	b	c7e4 <strspn@plt+0x9acc>
    c860:	andeq	fp, r2, r0, lsr r4
    c864:	andeq	fp, r2, r8, lsl #8
    c868:	andeq	fp, r2, r0, ror #7
    c86c:	andeq	r8, r4, r8, ror #15
    c870:	push	{r3, r4, r5, r6, r7, lr}
    c874:	subs	r5, r1, #0
    c878:	mov	r4, r0
    c87c:	mov	r6, r2
    c880:	mov	r7, r3
    c884:	beq	c8c0 <strspn@plt+0x9ba8>
    c888:	cmp	r0, #0
    c88c:	beq	c918 <strspn@plt+0x9c00>
    c890:	ldr	r3, [r0]
    c894:	cmp	r3, #0
    c898:	beq	c8c8 <strspn@plt+0x9bb0>
    c89c:	ldr	r0, [pc, #160]	; c944 <strspn@plt+0x9c2c>
    c8a0:	mov	r2, #260	; 0x104
    c8a4:	ldr	r1, [pc, #156]	; c948 <strspn@plt+0x9c30>
    c8a8:	mvn	r5, #21
    c8ac:	ldr	r3, [pc, #152]	; c94c <strspn@plt+0x9c34>
    c8b0:	add	r0, pc, r0
    c8b4:	add	r1, pc, r1
    c8b8:	add	r3, pc, r3
    c8bc:	bl	32b64 <strspn@plt+0x2fe4c>
    c8c0:	mov	r0, r5
    c8c4:	pop	{r3, r4, r5, r6, r7, pc}
    c8c8:	ldr	r3, [r0, #4]
    c8cc:	cmp	r3, #0
    c8d0:	bne	c89c <strspn@plt+0x9b84>
    c8d4:	ldr	r3, [r0, #8]
    c8d8:	cmp	r3, #0
    c8dc:	bne	c89c <strspn@plt+0x9b84>
    c8e0:	mov	r0, r5
    c8e4:	bl	2ac0 <__strdup@plt>
    c8e8:	cmp	r0, #0
    c8ec:	str	r0, [r4]
    c8f0:	beq	c92c <strspn@plt+0x9c14>
    c8f4:	cmp	r6, #0
    c8f8:	beq	c910 <strspn@plt+0x9bf8>
    c8fc:	mov	r2, r6
    c900:	mov	r3, r7
    c904:	add	r0, r4, #4
    c908:	mov	r1, #1
    c90c:	bl	2ab4 <__vasprintf_chk@plt>
    c910:	mov	r3, #1
    c914:	str	r3, [r4, #8]
    c918:	mov	r0, r5
    c91c:	bl	c608 <strspn@plt+0x98f0>
    c920:	rsb	r5, r0, #0
    c924:	mov	r0, r5
    c928:	pop	{r3, r4, r5, r6, r7, pc}
    c92c:	ldr	r3, [pc, #28]	; c950 <strspn@plt+0x9c38>
    c930:	mvn	r5, #11
    c934:	add	r3, pc, r3
    c938:	ldm	r3, {r0, r1, r2}
    c93c:	stm	r4, {r0, r1, r2}
    c940:	b	c8c0 <strspn@plt+0x9ba8>
    c944:	andeq	fp, r2, r4, asr r3
    c948:	andeq	fp, r2, ip, lsr #6
    c94c:	andeq	fp, r2, r8, lsr r9
    c950:	andeq	r8, r4, r4, lsl #14
    c954:	push	{r2, r3}
    c958:	ldr	r3, [pc, #92]	; c9bc <strspn@plt+0x9ca4>
    c95c:	ldr	ip, [pc, #92]	; c9c0 <strspn@plt+0x9ca8>
    c960:	add	r3, pc, r3
    c964:	push	{r4, lr}
    c968:	sub	sp, sp, #8
    c96c:	ldr	r4, [r3, ip]
    c970:	ldr	r2, [sp, #16]
    c974:	ldr	r3, [r4]
    c978:	cmp	r2, #0
    c97c:	str	r3, [sp, #4]
    c980:	beq	c9b0 <strspn@plt+0x9c98>
    c984:	add	r3, sp, #20
    c988:	str	r3, [sp]
    c98c:	bl	c870 <strspn@plt+0x9b58>
    c990:	ldr	r2, [sp, #4]
    c994:	ldr	r3, [r4]
    c998:	cmp	r2, r3
    c99c:	bne	c9b8 <strspn@plt+0x9ca0>
    c9a0:	add	sp, sp, #8
    c9a4:	pop	{r4, lr}
    c9a8:	add	sp, sp, #8
    c9ac:	bx	lr
    c9b0:	bl	c798 <strspn@plt+0x9a80>
    c9b4:	b	c990 <strspn@plt+0x9c78>
    c9b8:	bl	2838 <__stack_chk_fail@plt>
    c9bc:	andeq	r8, r4, r4, lsl r4
    c9c0:	andeq	r0, r0, r8, asr #4
    c9c4:	cmp	r0, #0
    c9c8:	bxeq	lr
    c9cc:	ldr	r0, [r0]
    c9d0:	adds	r0, r0, #0
    c9d4:	movne	r0, #1
    c9d8:	bx	lr
    c9dc:	push	{r3, r4, r5, lr}
    c9e0:	mov	r5, r0
    c9e4:	mov	r0, r1
    c9e8:	mov	r4, r1
    c9ec:	bl	c9c4 <strspn@plt+0x9cac>
    c9f0:	subs	r3, r0, #0
    c9f4:	beq	ca3c <strspn@plt+0x9d24>
    c9f8:	cmp	r5, #0
    c9fc:	beq	ca74 <strspn@plt+0x9d5c>
    ca00:	ldr	r3, [r5]
    ca04:	cmp	r3, #0
    ca08:	bne	ca18 <strspn@plt+0x9d00>
    ca0c:	ldr	r3, [r5, #4]
    ca10:	cmp	r3, #0
    ca14:	beq	ca88 <strspn@plt+0x9d70>
    ca18:	ldr	r0, [pc, #176]	; cad0 <strspn@plt+0x9db8>
    ca1c:	movw	r2, #302	; 0x12e
    ca20:	ldr	r1, [pc, #172]	; cad4 <strspn@plt+0x9dbc>
    ca24:	ldr	r3, [pc, #172]	; cad8 <strspn@plt+0x9dc0>
    ca28:	add	r0, pc, r0
    ca2c:	add	r1, pc, r1
    ca30:	add	r3, pc, r3
    ca34:	bl	32b64 <strspn@plt+0x2fe4c>
    ca38:	mvn	r3, #21
    ca3c:	mov	r0, r3
    ca40:	pop	{r3, r4, r5, pc}
    ca44:	ldr	r0, [r4]
    ca48:	bl	2ac0 <__strdup@plt>
    ca4c:	cmp	r0, #0
    ca50:	str	r0, [r5]
    ca54:	beq	cab8 <strspn@plt+0x9da0>
    ca58:	ldr	r0, [r4, #4]
    ca5c:	cmp	r0, #0
    ca60:	beq	ca6c <strspn@plt+0x9d54>
    ca64:	bl	2ac0 <__strdup@plt>
    ca68:	str	r0, [r5, #4]
    ca6c:	mov	r3, #1
    ca70:	str	r3, [r5, #8]
    ca74:	ldr	r0, [r4]
    ca78:	bl	c608 <strspn@plt+0x98f0>
    ca7c:	rsb	r3, r0, #0
    ca80:	mov	r0, r3
    ca84:	pop	{r3, r4, r5, pc}
    ca88:	ldr	r3, [r5, #8]
    ca8c:	cmp	r3, #0
    ca90:	bne	ca18 <strspn@plt+0x9d00>
    ca94:	ldr	r3, [r4, #8]
    ca98:	cmp	r3, #0
    ca9c:	bne	ca44 <strspn@plt+0x9d2c>
    caa0:	ldm	r4, {r0, r1, r2}
    caa4:	stm	r5, {r0, r1, r2}
    caa8:	ldr	r0, [r4]
    caac:	bl	c608 <strspn@plt+0x98f0>
    cab0:	rsb	r3, r0, #0
    cab4:	b	ca80 <strspn@plt+0x9d68>
    cab8:	ldr	r2, [pc, #28]	; cadc <strspn@plt+0x9dc4>
    cabc:	mvn	r3, #11
    cac0:	add	r2, pc, r2
    cac4:	ldm	r2, {r0, r1, r2}
    cac8:	stm	r5, {r0, r1, r2}
    cacc:	b	ca3c <strspn@plt+0x9d24>
    cad0:	strdeq	fp, [r2], -r4
    cad4:			; <UNDEFINED> instruction: 0x0002b1b4
    cad8:	andeq	fp, r2, r8, ror r1
    cadc:	andeq	r8, r4, r8, ror r5
    cae0:	cmp	r0, #0
    cae4:	push	{r3, lr}
    cae8:	popeq	{r3, pc}
    caec:	ldr	r0, [r0]
    caf0:	bl	2ac80 <strspn@plt+0x27f68>
    caf4:	pop	{r3, pc}
    caf8:	cmp	r0, #0
    cafc:	beq	cb10 <strspn@plt+0x9df8>
    cb00:	ldr	r0, [r0]
    cb04:	cmp	r0, #0
    cb08:	beq	cb10 <strspn@plt+0x9df8>
    cb0c:	b	c608 <strspn@plt+0x98f0>
    cb10:	mov	r0, #0
    cb14:	bx	lr
    cb18:	push	{r4, r5, r6, lr}
    cb1c:	eor	r5, r1, r1, asr #31
    cb20:	sub	r5, r5, r1, asr #31
    cb24:	subs	r4, r0, #0
    cb28:	sub	sp, sp, #16
    cb2c:	beq	cbd8 <strspn@plt+0x9ec0>
    cb30:	cmp	r5, #0
    cb34:	beq	cb74 <strspn@plt+0x9e5c>
    cb38:	ldr	r3, [r4]
    cb3c:	cmp	r3, #0
    cb40:	bne	cb50 <strspn@plt+0x9e38>
    cb44:	ldr	r3, [r4, #4]
    cb48:	cmp	r3, #0
    cb4c:	beq	cb80 <strspn@plt+0x9e68>
    cb50:	ldr	r0, [pc, #196]	; cc1c <strspn@plt+0x9f04>
    cb54:	movw	r2, #446	; 0x1be
    cb58:	ldr	r1, [pc, #192]	; cc20 <strspn@plt+0x9f08>
    cb5c:	mvn	r5, #21
    cb60:	ldr	r3, [pc, #188]	; cc24 <strspn@plt+0x9f0c>
    cb64:	add	r0, pc, r0
    cb68:	add	r1, pc, r1
    cb6c:	add	r3, pc, r3
    cb70:	bl	32b64 <strspn@plt+0x2fe4c>
    cb74:	mov	r0, r5
    cb78:	add	sp, sp, #16
    cb7c:	pop	{r4, r5, r6, pc}
    cb80:	ldr	r3, [r4, #8]
    cb84:	cmp	r3, #0
    cb88:	bne	cb50 <strspn@plt+0x9e38>
    cb8c:	mov	r1, r5
    cb90:	mov	r0, sp
    cb94:	bl	c140 <strspn@plt+0x9428>
    cb98:	ldm	sp, {r0, r1, r2}
    cb9c:	stm	r4, {r0, r1, r2}
    cba0:	mov	r0, r4
    cba4:	bl	c9c4 <strspn@plt+0x9cac>
    cba8:	cmp	r0, #0
    cbac:	bne	cbcc <strspn@plt+0x9eb4>
    cbb0:	mov	r0, r5
    cbb4:	mov	r1, r4
    cbb8:	bl	c47c <strspn@plt+0x9764>
    cbbc:	cmp	r0, #0
    cbc0:	ble	cbe8 <strspn@plt+0x9ed0>
    cbc4:	mov	r3, #1
    cbc8:	str	r3, [r4, #8]
    cbcc:	mov	r0, r4
    cbd0:	mov	r1, r5
    cbd4:	bl	c4cc <strspn@plt+0x97b4>
    cbd8:	rsb	r5, r5, #0
    cbdc:	mov	r0, r5
    cbe0:	add	sp, sp, #16
    cbe4:	pop	{r4, r5, r6, pc}
    cbe8:	bne	cc04 <strspn@plt+0x9eec>
    cbec:	ldr	r3, [pc, #52]	; cc28 <strspn@plt+0x9f10>
    cbf0:	add	r3, pc, r3
    cbf4:	add	r3, r3, #12
    cbf8:	ldm	r3, {r0, r1, r2}
    cbfc:	stm	r4, {r0, r1, r2}
    cc00:	b	cbcc <strspn@plt+0x9eb4>
    cc04:	ldr	r3, [pc, #32]	; cc2c <strspn@plt+0x9f14>
    cc08:	rsb	r5, r5, #0
    cc0c:	add	r3, pc, r3
    cc10:	ldm	r3, {r0, r1, r2}
    cc14:	stm	r4, {r0, r1, r2}
    cc18:	b	cb74 <strspn@plt+0x9e5c>
    cc1c:	andeq	fp, r2, r0, lsr #1
    cc20:	andeq	fp, r2, r8, ror r0
    cc24:	andeq	fp, r2, r8, lsr #13
    cc28:	andeq	r8, r4, r8, asr #8
    cc2c:	andeq	r8, r4, ip, lsr #8
    cc30:	push	{r3, r4, r5, lr}
    cc34:	subs	r4, r0, #0
    cc38:	mov	r5, r1
    cc3c:	beq	cc60 <strspn@plt+0x9f48>
    cc40:	ldr	r1, [pc, #52]	; cc7c <strspn@plt+0x9f64>
    cc44:	add	r1, pc, r1
    cc48:	bl	cae0 <strspn@plt+0x9dc8>
    cc4c:	cmp	r0, #0
    cc50:	bne	cc70 <strspn@plt+0x9f58>
    cc54:	ldr	r0, [r4, #4]
    cc58:	cmp	r0, #0
    cc5c:	popne	{r3, r4, r5, pc}
    cc60:	eor	r0, r5, r5, asr #31
    cc64:	sub	r0, r0, r5, asr #31
    cc68:	pop	{r3, r4, r5, lr}
    cc6c:	b	29c4 <strerror@plt>
    cc70:	ldr	r0, [pc, #8]	; cc80 <strspn@plt+0x9f68>
    cc74:	add	r0, pc, r0
    cc78:	pop	{r3, r4, r5, pc}
    cc7c:	andeq	fp, r2, r4
    cc80:	andeq	sl, r2, r4, asr #31
    cc84:	push	{r4, r5, r6}
    cc88:	ldrb	r6, [r1]
    cc8c:	ldrb	r5, [r2]
    cc90:	cmp	r6, r5
    cc94:	bne	ccf0 <strspn@plt+0x9fd8>
    cc98:	cmp	r6, #0
    cc9c:	beq	cd10 <strspn@plt+0x9ff8>
    cca0:	add	r4, r1, #1
    cca4:	add	ip, r2, #1
    cca8:	b	ccb8 <strspn@plt+0x9fa0>
    ccac:	cmp	r3, #0
    ccb0:	mov	r6, r3
    ccb4:	beq	cd10 <strspn@plt+0x9ff8>
    ccb8:	mov	r1, r4
    ccbc:	mov	r2, ip
    ccc0:	ldrb	r3, [r4], #1
    ccc4:	ldrb	r5, [ip], #1
    ccc8:	cmp	r3, r5
    cccc:	beq	ccac <strspn@plt+0x9f94>
    ccd0:	cmp	r0, r6
    ccd4:	bne	ccf4 <strspn@plt+0x9fdc>
    ccd8:	cmp	r3, #0
    ccdc:	beq	cd10 <strspn@plt+0x9ff8>
    cce0:	rsbs	r0, r5, #1
    cce4:	pop	{r4, r5, r6}
    cce8:	movcc	r0, #0
    ccec:	bx	lr
    ccf0:	mov	r3, r6
    ccf4:	cmp	r3, #0
    ccf8:	bne	cd1c <strspn@plt+0xa004>
    ccfc:	cmp	r5, r0
    cd00:	bne	cd1c <strspn@plt+0xa004>
    cd04:	ldrb	r2, [r2, #1]
    cd08:	cmp	r2, #0
    cd0c:	bne	cd1c <strspn@plt+0xa004>
    cd10:	mov	r0, #1
    cd14:	pop	{r4, r5, r6}
    cd18:	bx	lr
    cd1c:	cmp	r5, #0
    cd20:	movne	r0, #0
    cd24:	bne	cd14 <strspn@plt+0x9ffc>
    cd28:	cmp	r3, r0
    cd2c:	movne	r0, r5
    cd30:	bne	cd14 <strspn@plt+0x9ffc>
    cd34:	ldrb	r0, [r1, #1]
    cd38:	rsbs	r0, r0, #1
    cd3c:	movcc	r0, #0
    cd40:	b	cd14 <strspn@plt+0x9ffc>
    cd44:	cmp	r0, #0
    cd48:	push	{r4}		; (str r4, [sp, #-4]!)
    cd4c:	beq	cd60 <strspn@plt+0xa048>
    cd50:	ldrb	r3, [r0]
    cd54:	cmp	r3, #47	; 0x2f
    cd58:	beq	cd68 <strspn@plt+0xa050>
    cd5c:	mov	r0, #0
    cd60:	pop	{r4}		; (ldr r4, [sp], #4)
    cd64:	bx	lr
    cd68:	ldrb	r3, [r0, #1]
    cd6c:	cmp	r3, #0
    cd70:	moveq	r0, #1
    cd74:	beq	cd60 <strspn@plt+0xa048>
    cd78:	add	r2, r0, #2
    cd7c:	mov	ip, #1
    cd80:	b	cdb4 <strspn@plt+0xa09c>
    cd84:	cmp	r1, #25
    cd88:	sub	r4, r3, #48	; 0x30
    cd8c:	mov	ip, #0
    cd90:	bls	cda4 <strspn@plt+0xa08c>
    cd94:	cmp	r4, #9
    cd98:	bls	cda4 <strspn@plt+0xa08c>
    cd9c:	cmp	r3, #95	; 0x5f
    cda0:	bne	cd5c <strspn@plt+0xa044>
    cda4:	mov	r1, r2
    cda8:	ldrb	r3, [r2], #1
    cdac:	cmp	r3, #0
    cdb0:	beq	cdd4 <strspn@plt+0xa0bc>
    cdb4:	cmp	r3, #47	; 0x2f
    cdb8:	bic	r1, r3, #32
    cdbc:	sub	r1, r1, #65	; 0x41
    cdc0:	bne	cd84 <strspn@plt+0xa06c>
    cdc4:	cmp	ip, #0
    cdc8:	mov	ip, #1
    cdcc:	beq	cda4 <strspn@plt+0xa08c>
    cdd0:	b	cd5c <strspn@plt+0xa044>
    cdd4:	cmp	ip, #0
    cdd8:	movne	r0, r3
    cddc:	bne	cd60 <strspn@plt+0xa048>
    cde0:	rsb	r0, r0, r1
    cde4:	cmp	r0, #65536	; 0x10000
    cde8:	movgt	r0, #0
    cdec:	movle	r0, #1
    cdf0:	b	cd60 <strspn@plt+0xa048>
    cdf4:	push	{r4, r5, r6, lr}
    cdf8:	mov	r4, r1
    cdfc:	mov	r5, r0
    ce00:	bl	cd44 <strspn@plt+0xa02c>
    ce04:	cmp	r0, #0
    ce08:	popeq	{r4, r5, r6, pc}
    ce0c:	mov	r0, r4
    ce10:	bl	cd44 <strspn@plt+0xa02c>
    ce14:	cmp	r0, #0
    ce18:	popeq	{r4, r5, r6, pc}
    ce1c:	ldrb	r3, [r4]
    ce20:	cmp	r3, #47	; 0x2f
    ce24:	beq	ce70 <strspn@plt+0xa158>
    ce28:	mov	r0, r4
    ce2c:	bl	2a54 <strlen@plt>
    ce30:	mov	r1, r4
    ce34:	mov	r6, r0
    ce38:	mov	r0, r5
    ce3c:	mov	r2, r6
    ce40:	bl	2cc4 <strncmp@plt>
    ce44:	subs	r2, r0, #0
    ce48:	bne	ce8c <strspn@plt+0xa174>
    ce4c:	adds	r0, r5, r6
    ce50:	popeq	{r4, r5, r6, pc}
    ce54:	ldrb	r3, [r5, r6]
    ce58:	cmp	r3, #0
    ce5c:	popeq	{r4, r5, r6, pc}
    ce60:	cmp	r3, #47	; 0x2f
    ce64:	bne	ce84 <strspn@plt+0xa16c>
    ce68:	add	r0, r0, #1
    ce6c:	pop	{r4, r5, r6, pc}
    ce70:	ldrb	r3, [r4, #1]
    ce74:	cmp	r3, #0
    ce78:	bne	ce28 <strspn@plt+0xa110>
    ce7c:	add	r0, r5, #1
    ce80:	pop	{r4, r5, r6, pc}
    ce84:	mov	r0, r2
    ce88:	pop	{r4, r5, r6, pc}
    ce8c:	mov	r0, #0
    ce90:	pop	{r4, r5, r6, pc}
    ce94:	cmp	r0, #0
    ce98:	push	{r4}		; (str r4, [sp, #-4]!)
    ce9c:	beq	cf2c <strspn@plt+0xa214>
    cea0:	ldrb	r3, [r0]
    cea4:	cmp	r3, #0
    cea8:	beq	cf28 <strspn@plt+0xa210>
    ceac:	add	r2, r0, #1
    ceb0:	mov	r4, #0
    ceb4:	mov	r1, #1
    ceb8:	cmp	r3, #46	; 0x2e
    cebc:	beq	cefc <strspn@plt+0xa1e4>
    cec0:	bic	ip, r3, #32
    cec4:	sub	ip, ip, #65	; 0x41
    cec8:	cmp	ip, #25
    cecc:	bls	cf34 <strspn@plt+0xa21c>
    ced0:	cmp	r1, #0
    ced4:	bne	cee8 <strspn@plt+0xa1d0>
    ced8:	cmp	r3, #47	; 0x2f
    cedc:	bls	cf4c <strspn@plt+0xa234>
    cee0:	cmp	r3, #57	; 0x39
    cee4:	bls	cf0c <strspn@plt+0xa1f4>
    cee8:	cmp	r3, #95	; 0x5f
    ceec:	beq	cf34 <strspn@plt+0xa21c>
    cef0:	mov	r0, #0
    cef4:	pop	{r4}		; (ldr r4, [sp], #4)
    cef8:	bx	lr
    cefc:	cmp	r1, #0
    cf00:	bne	cef0 <strspn@plt+0xa1d8>
    cf04:	mov	r4, #1
    cf08:	mov	r1, r4
    cf0c:	mov	ip, r2
    cf10:	ldrb	r3, [r2], #1
    cf14:	cmp	r3, #0
    cf18:	bne	ceb8 <strspn@plt+0xa1a0>
    cf1c:	rsb	r0, r0, ip
    cf20:	cmp	r0, #255	; 0xff
    cf24:	ble	cf54 <strspn@plt+0xa23c>
    cf28:	mov	r0, r3
    cf2c:	pop	{r4}		; (ldr r4, [sp], #4)
    cf30:	bx	lr
    cf34:	mov	ip, r2
    cf38:	ldrb	r3, [r2], #1
    cf3c:	mov	r1, #0
    cf40:	cmp	r3, #0
    cf44:	bne	ceb8 <strspn@plt+0xa1a0>
    cf48:	b	cf1c <strspn@plt+0xa204>
    cf4c:	mov	r0, r1
    cf50:	b	cf2c <strspn@plt+0xa214>
    cf54:	cmp	r1, #0
    cf58:	moveq	r0, r4
    cf5c:	movne	r0, #0
    cf60:	b	cf2c <strspn@plt+0xa214>
    cf64:	cmp	r0, #0
    cf68:	push	{r4, r5}
    cf6c:	beq	d014 <strspn@plt+0xa2fc>
    cf70:	ldrb	r3, [r0]
    cf74:	cmp	r3, #0
    cf78:	beq	d010 <strspn@plt+0xa2f8>
    cf7c:	subs	r2, r3, #58	; 0x3a
    cf80:	rsbs	r5, r2, #0
    cf84:	adcs	r5, r5, r2
    cf88:	cmp	r5, #0
    cf8c:	bne	d030 <strspn@plt+0xa318>
    cf90:	mov	r2, r0
    cf94:	add	r2, r2, #1
    cf98:	mov	r4, #0
    cf9c:	mov	r1, #1
    cfa0:	cmp	r3, #46	; 0x2e
    cfa4:	beq	d01c <strspn@plt+0xa304>
    cfa8:	bic	ip, r3, #32
    cfac:	sub	ip, ip, #65	; 0x41
    cfb0:	cmp	ip, #25
    cfb4:	bls	cff0 <strspn@plt+0xa2d8>
    cfb8:	eor	r1, r1, #1
    cfbc:	orrs	r1, r1, r5
    cfc0:	beq	cfd4 <strspn@plt+0xa2bc>
    cfc4:	cmp	r3, #47	; 0x2f
    cfc8:	bls	cfdc <strspn@plt+0xa2c4>
    cfcc:	cmp	r3, #57	; 0x39
    cfd0:	bls	cff0 <strspn@plt+0xa2d8>
    cfd4:	cmp	r3, #95	; 0x5f
    cfd8:	beq	cff0 <strspn@plt+0xa2d8>
    cfdc:	cmp	r3, #45	; 0x2d
    cfe0:	beq	cff0 <strspn@plt+0xa2d8>
    cfe4:	mov	r0, #0
    cfe8:	pop	{r4, r5}
    cfec:	bx	lr
    cff0:	mov	r1, #0
    cff4:	mov	ip, r2
    cff8:	ldrb	r3, [r2], #1
    cffc:	cmp	r3, #0
    d000:	bne	cfa0 <strspn@plt+0xa288>
    d004:	rsb	r0, r0, ip
    d008:	cmp	r0, #255	; 0xff
    d00c:	ble	d044 <strspn@plt+0xa32c>
    d010:	mov	r0, r3
    d014:	pop	{r4, r5}
    d018:	bx	lr
    d01c:	cmp	r1, #0
    d020:	bne	cfe4 <strspn@plt+0xa2cc>
    d024:	mov	r4, #1
    d028:	mov	r1, r4
    d02c:	b	cff4 <strspn@plt+0xa2dc>
    d030:	ldrb	r3, [r0, #1]
    d034:	add	r2, r0, #1
    d038:	cmp	r3, #0
    d03c:	bne	cf94 <strspn@plt+0xa27c>
    d040:	b	d010 <strspn@plt+0xa2f8>
    d044:	cmp	r1, #0
    d048:	moveq	r0, r4
    d04c:	movne	r0, #0
    d050:	pop	{r4, r5}
    d054:	bx	lr
    d058:	cmp	r0, #0
    d05c:	push	{r4}		; (str r4, [sp, #-4]!)
    d060:	beq	d0c4 <strspn@plt+0xa3ac>
    d064:	ldrb	r3, [r0]
    d068:	cmp	r3, #0
    d06c:	beq	d0c0 <strspn@plt+0xa3a8>
    d070:	add	r2, r0, #1
    d074:	bic	r1, r3, #32
    d078:	mov	r4, r2
    d07c:	sub	r1, r1, #65	; 0x41
    d080:	sub	ip, r3, #48	; 0x30
    d084:	cmp	r1, #25
    d088:	bls	d09c <strspn@plt+0xa384>
    d08c:	cmp	ip, #9
    d090:	bls	d09c <strspn@plt+0xa384>
    d094:	cmp	r3, #95	; 0x5f
    d098:	bne	d0c0 <strspn@plt+0xa3a8>
    d09c:	ldrb	r3, [r2], #1
    d0a0:	cmp	r3, #0
    d0a4:	bne	d074 <strspn@plt+0xa35c>
    d0a8:	rsb	r0, r0, r4
    d0ac:	pop	{r4}		; (ldr r4, [sp], #4)
    d0b0:	cmp	r0, #255	; 0xff
    d0b4:	movgt	r0, #0
    d0b8:	movle	r0, #1
    d0bc:	bx	lr
    d0c0:	mov	r0, #0
    d0c4:	pop	{r4}		; (ldr r4, [sp], #4)
    d0c8:	bx	lr
    d0cc:	rsbs	ip, r0, #1
    d0d0:	mov	r2, r1
    d0d4:	movcc	ip, #0
    d0d8:	rsbs	r3, r1, #1
    d0dc:	movcc	r3, #0
    d0e0:	ands	r1, ip, r3
    d0e4:	bne	d0fc <strspn@plt+0xa3e4>
    d0e8:	orrs	r3, ip, r3
    d0ec:	bne	d0fc <strspn@plt+0xa3e4>
    d0f0:	mov	r1, r0
    d0f4:	mov	r0, #47	; 0x2f
    d0f8:	b	cc84 <strspn@plt+0x9f6c>
    d0fc:	mov	r0, r1
    d100:	bx	lr
    d104:	rsbs	r2, r0, #1
    d108:	push	{r4}		; (str r4, [sp, #-4]!)
    d10c:	movcc	r2, #0
    d110:	rsbs	r3, r1, #1
    d114:	movcc	r3, #0
    d118:	ands	ip, r2, r3
    d11c:	bne	d158 <strspn@plt+0xa440>
    d120:	orrs	r4, r2, r3
    d124:	bne	d158 <strspn@plt+0xa440>
    d128:	ldrb	r3, [r0]
    d12c:	ldrb	r2, [r1]
    d130:	cmp	r3, r2
    d134:	beq	d14c <strspn@plt+0xa434>
    d138:	b	d164 <strspn@plt+0xa44c>
    d13c:	ldrb	r3, [r0, #1]!
    d140:	ldrb	r2, [r1, #1]!
    d144:	cmp	r3, r2
    d148:	bne	d164 <strspn@plt+0xa44c>
    d14c:	cmp	r3, #0
    d150:	bne	d13c <strspn@plt+0xa424>
    d154:	mov	ip, #1
    d158:	mov	r0, ip
    d15c:	pop	{r4}		; (ldr r4, [sp], #4)
    d160:	bx	lr
    d164:	cmp	r3, #0
    d168:	bne	d178 <strspn@plt+0xa460>
    d16c:	subs	r3, r2, #46	; 0x2e
    d170:	rsbs	r4, r3, #0
    d174:	adcs	r4, r4, r3
    d178:	mov	ip, r4
    d17c:	pop	{r4}		; (ldr r4, [sp], #4)
    d180:	mov	r0, ip
    d184:	bx	lr
    d188:	rsbs	r2, r0, #1
    d18c:	push	{r4}		; (str r4, [sp, #-4]!)
    d190:	movcc	r2, #0
    d194:	rsbs	r3, r1, #1
    d198:	movcc	r3, #0
    d19c:	ands	ip, r2, r3
    d1a0:	bne	d1dc <strspn@plt+0xa4c4>
    d1a4:	orrs	r4, r2, r3
    d1a8:	bne	d1dc <strspn@plt+0xa4c4>
    d1ac:	ldrb	r3, [r0]
    d1b0:	ldrb	r2, [r1]
    d1b4:	cmp	r3, r2
    d1b8:	beq	d1d0 <strspn@plt+0xa4b8>
    d1bc:	b	d1e8 <strspn@plt+0xa4d0>
    d1c0:	ldrb	r3, [r0, #1]!
    d1c4:	ldrb	r2, [r1, #1]!
    d1c8:	cmp	r3, r2
    d1cc:	bne	d1e8 <strspn@plt+0xa4d0>
    d1d0:	cmp	r3, #0
    d1d4:	bne	d1c0 <strspn@plt+0xa4a8>
    d1d8:	mov	ip, #1
    d1dc:	mov	r0, ip
    d1e0:	pop	{r4}		; (ldr r4, [sp], #4)
    d1e4:	bx	lr
    d1e8:	cmp	r3, #0
    d1ec:	bne	d1fc <strspn@plt+0xa4e4>
    d1f0:	subs	r3, r2, #47	; 0x2f
    d1f4:	rsbs	r4, r3, #0
    d1f8:	adcs	r4, r4, r3
    d1fc:	mov	ip, r4
    d200:	pop	{r4}		; (ldr r4, [sp], #4)
    d204:	mov	r0, ip
    d208:	bx	lr
    d20c:	cmp	r0, #4
    d210:	beq	d240 <strspn@plt+0xa528>
    d214:	cmp	r0, #1
    d218:	beq	d24c <strspn@plt+0xa534>
    d21c:	cmp	r0, #3
    d220:	beq	d258 <strspn@plt+0xa540>
    d224:	cmp	r0, #2
    d228:	bne	d238 <strspn@plt+0xa520>
    d22c:	ldr	r0, [pc, #48]	; d264 <strspn@plt+0xa54c>
    d230:	add	r0, pc, r0
    d234:	bx	lr
    d238:	mov	r0, #0
    d23c:	bx	lr
    d240:	ldr	r0, [pc, #32]	; d268 <strspn@plt+0xa550>
    d244:	add	r0, pc, r0
    d248:	bx	lr
    d24c:	ldr	r0, [pc, #24]	; d26c <strspn@plt+0xa554>
    d250:	add	r0, pc, r0
    d254:	bx	lr
    d258:	ldr	r0, [pc, #16]	; d270 <strspn@plt+0xa558>
    d25c:	add	r0, pc, r0
    d260:	bx	lr
    d264:	andeq	fp, r2, r8, lsl r0
    d268:	andeq	sl, r2, r8, ror #31
    d26c:	andeq	sl, r2, r4, ror #31
    d270:	andeq	sl, r2, r4, ror #31
    d274:	cmp	r2, #0
    d278:	push	{r4}		; (str r4, [sp, #-4]!)
    d27c:	beq	d2c8 <strspn@plt+0xa5b0>
    d280:	ldr	r3, [r1]
    d284:	add	r3, r0, r3, lsl #3
    d288:	ldr	ip, [r3, #4]
    d28c:	cmp	r2, ip
    d290:	movcs	r4, #0
    d294:	bcs	d2ac <strspn@plt+0xa594>
    d298:	b	d2d0 <strspn@plt+0xa5b8>
    d29c:	add	r3, r0, r3, lsl #3
    d2a0:	ldr	ip, [r3, #4]
    d2a4:	cmp	ip, r2
    d2a8:	bhi	d2d0 <strspn@plt+0xa5b8>
    d2ac:	str	r4, [r3]
    d2b0:	subs	r2, r2, ip
    d2b4:	str	r4, [r3, #4]
    d2b8:	ldr	r3, [r1]
    d2bc:	add	r3, r3, #1
    d2c0:	str	r3, [r1]
    d2c4:	bne	d29c <strspn@plt+0xa584>
    d2c8:	pop	{r4}		; (ldr r4, [sp], #4)
    d2cc:	bx	lr
    d2d0:	ldr	r1, [r3]
    d2d4:	rsb	ip, r2, ip
    d2d8:	str	ip, [r3, #4]
    d2dc:	add	r2, r1, r2
    d2e0:	str	r2, [r3]
    d2e4:	pop	{r4}		; (ldr r4, [sp], #4)
    d2e8:	bx	lr
    d2ec:	push	{r3, r4, r5, r6, r7, lr}
    d2f0:	mov	r7, r0
    d2f4:	mov	r0, r2
    d2f8:	mov	r5, r1
    d2fc:	mov	r6, r2
    d300:	bl	2a54 <strlen@plt>
    d304:	cmp	r0, r5
    d308:	mov	r4, r0
    d30c:	bhi	d34c <strspn@plt+0xa634>
    d310:	mov	r1, r6
    d314:	mov	r0, r7
    d318:	mov	r2, r4
    d31c:	bl	2820 <memcmp@plt>
    d320:	cmp	r0, #0
    d324:	bne	d34c <strspn@plt+0xa634>
    d328:	cmp	r5, r4
    d32c:	beq	d354 <strspn@plt+0xa63c>
    d330:	cmp	r4, r5
    d334:	popcs	{r3, r4, r5, r6, r7, pc}
    d338:	ldrb	r0, [r7, r4]
    d33c:	subs	r3, r0, #32
    d340:	rsbs	r0, r3, #0
    d344:	adcs	r0, r0, r3
    d348:	pop	{r3, r4, r5, r6, r7, pc}
    d34c:	mov	r0, #0
    d350:	pop	{r3, r4, r5, r6, r7, pc}
    d354:	mov	r0, #1
    d358:	pop	{r3, r4, r5, r6, r7, pc}
    d35c:	push	{r4, r5, r6, lr}
    d360:	mov	r6, r0
    d364:	mov	r0, r2
    d368:	mov	r4, r2
    d36c:	mov	r5, r1
    d370:	bl	2a54 <strlen@plt>
    d374:	cmp	r0, r5
    d378:	mov	r2, r0
    d37c:	beq	d388 <strspn@plt+0xa670>
    d380:	mov	r0, #0
    d384:	pop	{r4, r5, r6, pc}
    d388:	mov	r0, r6
    d38c:	mov	r1, r4
    d390:	bl	2820 <memcmp@plt>
    d394:	rsbs	r0, r0, #1
    d398:	movcc	r0, #0
    d39c:	pop	{r4, r5, r6, pc}
    d3a0:	push	{r3, r4, r5, lr}
    d3a4:	ldrb	r5, [r0, #24]
    d3a8:	ubfx	r5, r5, #5, #1
    d3ac:	cmp	r5, #0
    d3b0:	beq	d3d8 <strspn@plt+0xa6c0>
    d3b4:	cmp	r2, #0
    d3b8:	beq	d3ec <strspn@plt+0xa6d4>
    d3bc:	ldrb	r3, [r1]
    d3c0:	cmp	r3, #32
    d3c4:	bne	d440 <strspn@plt+0xa728>
    d3c8:	sub	r4, r2, #1
    d3cc:	tst	r4, #1
    d3d0:	movne	r5, #0
    d3d4:	beq	d3f8 <strspn@plt+0xa6e0>
    d3d8:	mov	r4, r5
    d3dc:	mov	r0, r5
    d3e0:	bl	2778 <free@plt>
    d3e4:	mov	r0, r4
    d3e8:	pop	{r3, r4, r5, pc}
    d3ec:	mov	r5, r2
    d3f0:	mov	r4, #1
    d3f4:	b	d3dc <strspn@plt+0xa6c4>
    d3f8:	add	r0, r1, #1
    d3fc:	mov	r1, r4
    d400:	bl	2bf74 <strspn@plt+0x2925c>
    d404:	subs	r5, r0, #0
    d408:	beq	d438 <strspn@plt+0xa720>
    d40c:	lsr	r2, r4, #1
    d410:	mov	r1, #0
    d414:	bl	2b38 <memchr@plt>
    d418:	cmp	r0, #0
    d41c:	movne	r4, #0
    d420:	bne	d3dc <strspn@plt+0xa6c4>
    d424:	mov	r0, r5
    d428:	bl	334c0 <strspn@plt+0x307a8>
    d42c:	adds	r4, r0, #0
    d430:	movne	r4, #1
    d434:	b	d3dc <strspn@plt+0xa6c4>
    d438:	mvn	r4, #11
    d43c:	b	d3dc <strspn@plt+0xa6c4>
    d440:	ldr	r0, [pc, #60]	; d484 <strspn@plt+0xa76c>
    d444:	movw	r2, #275	; 0x113
    d448:	ldr	r1, [pc, #56]	; d488 <strspn@plt+0xa770>
    d44c:	ldr	r3, [pc, #56]	; d48c <strspn@plt+0xa774>
    d450:	add	r0, pc, r0
    d454:	add	r1, pc, r1
    d458:	add	r3, pc, r3
    d45c:	bl	32874 <strspn@plt+0x2fb5c>
    d460:	mov	r4, r0
    d464:	mov	r5, #0
    d468:	mov	r0, r5
    d46c:	bl	2778 <free@plt>
    d470:	mov	r0, r4
    d474:	bl	2cb8 <_Unwind_Resume@plt>
    d478:	mov	r4, r0
    d47c:	b	d468 <strspn@plt+0xa750>
    d480:	b	d460 <strspn@plt+0xa748>
    d484:			; <UNDEFINED> instruction: 0x0002afbc
    d488:	andeq	sl, r2, r4, asr #31
    d48c:	andeq	fp, r2, ip, lsl #12
    d490:	ldr	r3, [pc, #328]	; d5e0 <strspn@plt+0xa8c8>
    d494:	ldr	ip, [pc, #328]	; d5e4 <strspn@plt+0xa8cc>
    d498:	add	r3, pc, r3
    d49c:	push	{r4, r5, r6, r7, lr}
    d4a0:	sub	sp, sp, #12
    d4a4:	ldr	r4, [r3, ip]
    d4a8:	mov	r6, r0
    d4ac:	ldrb	r5, [r0, #24]
    d4b0:	ldr	r3, [r4]
    d4b4:	tst	r5, #32
    d4b8:	str	r3, [sp, #4]
    d4bc:	bne	d4cc <strspn@plt+0xa7b4>
    d4c0:	ubfx	r5, r5, #3, #1
    d4c4:	cmp	r5, #0
    d4c8:	beq	d4f0 <strspn@plt+0xa7d8>
    d4cc:	cmp	r2, #0
    d4d0:	beq	d518 <strspn@plt+0xa800>
    d4d4:	ldrb	r3, [r1]
    d4d8:	cmp	r3, #32
    d4dc:	bne	d59c <strspn@plt+0xa884>
    d4e0:	sub	r7, r2, #1
    d4e4:	tst	r7, #1
    d4e8:	movne	r5, #0
    d4ec:	beq	d524 <strspn@plt+0xa80c>
    d4f0:	mov	r6, r5
    d4f4:	mov	r0, r5
    d4f8:	bl	2778 <free@plt>
    d4fc:	ldr	r2, [sp, #4]
    d500:	ldr	r3, [r4]
    d504:	mov	r0, r6
    d508:	cmp	r2, r3
    d50c:	bne	d598 <strspn@plt+0xa880>
    d510:	add	sp, sp, #12
    d514:	pop	{r4, r5, r6, r7, pc}
    d518:	mov	r5, r2
    d51c:	mov	r6, #1
    d520:	b	d4f4 <strspn@plt+0xa7dc>
    d524:	add	r0, r1, #1
    d528:	mov	r1, r7
    d52c:	bl	2bf74 <strspn@plt+0x2925c>
    d530:	subs	r5, r0, #0
    d534:	beq	d590 <strspn@plt+0xa878>
    d538:	lsr	r2, r7, #1
    d53c:	mov	r1, #0
    d540:	bl	2b38 <memchr@plt>
    d544:	cmp	r0, #0
    d548:	beq	d554 <strspn@plt+0xa83c>
    d54c:	mov	r6, #0
    d550:	b	d4f4 <strspn@plt+0xa7dc>
    d554:	mov	r0, r5
    d558:	mov	r1, sp
    d55c:	bl	2b414 <strspn@plt+0x286fc>
    d560:	cmp	r0, #0
    d564:	blt	d54c <strspn@plt+0xa834>
    d568:	ldrb	r3, [r6, #24]
    d56c:	tst	r3, #32
    d570:	movne	r6, #1
    d574:	bne	d4f4 <strspn@plt+0xa7dc>
    d578:	ldr	r6, [r6, #380]	; 0x17c
    d57c:	ldr	r3, [sp]
    d580:	subs	r3, r6, r3
    d584:	rsbs	r6, r3, #0
    d588:	adcs	r6, r6, r3
    d58c:	b	d4f4 <strspn@plt+0xa7dc>
    d590:	mvn	r6, #11
    d594:	b	d4f4 <strspn@plt+0xa7dc>
    d598:	bl	2838 <__stack_chk_fail@plt>
    d59c:	ldr	r0, [pc, #68]	; d5e8 <strspn@plt+0xa8d0>
    d5a0:	movw	r2, #305	; 0x131
    d5a4:	ldr	r1, [pc, #64]	; d5ec <strspn@plt+0xa8d4>
    d5a8:	ldr	r3, [pc, #64]	; d5f0 <strspn@plt+0xa8d8>
    d5ac:	add	r0, pc, r0
    d5b0:	add	r1, pc, r1
    d5b4:	add	r3, pc, r3
    d5b8:	bl	32874 <strspn@plt+0x2fb5c>
    d5bc:	mov	r4, r0
    d5c0:	mov	r5, #0
    d5c4:	mov	r0, r5
    d5c8:	bl	2778 <free@plt>
    d5cc:	mov	r0, r4
    d5d0:	bl	2cb8 <_Unwind_Resume@plt>
    d5d4:	b	d5bc <strspn@plt+0xa8a4>
    d5d8:	mov	r4, r0
    d5dc:	b	d5c4 <strspn@plt+0xa8ac>
    d5e0:	ldrdeq	r7, [r4], -ip
    d5e4:	andeq	r0, r0, r8, asr #4
    d5e8:	andeq	sl, r2, r0, ror #28
    d5ec:	andeq	sl, r2, r8, ror #28
    d5f0:	andeq	fp, r2, r8, asr #9
    d5f4:	push	{r4, r5, r6, r7, r8, lr}
    d5f8:	subs	r4, r0, #0
    d5fc:	mov	r5, r1
    d600:	beq	d6cc <strspn@plt+0xa9b4>
    d604:	cmp	r1, #0
    d608:	beq	d6ac <strspn@plt+0xa994>
    d60c:	ldr	r3, [r4, #356]	; 0x164
    d610:	cmp	r3, #1
    d614:	bhi	d68c <strspn@plt+0xa974>
    d618:	mov	r0, r1
    d61c:	bl	2a54 <strlen@plt>
    d620:	ldr	r8, [r4, #336]	; 0x150
    d624:	mov	r6, r0
    d628:	add	r0, r0, r8
    d62c:	bl	2994 <malloc@plt>
    d630:	subs	r7, r0, #0
    d634:	beq	d684 <strspn@plt+0xa96c>
    d638:	mov	r2, r8
    d63c:	ldr	r1, [r4, #332]	; 0x14c
    d640:	bl	27c0 <memcpy@plt>
    d644:	ldr	r0, [r4, #336]	; 0x150
    d648:	mov	r2, r6
    d64c:	mov	r1, r5
    d650:	add	r0, r7, r0
    d654:	bl	27c0 <memcpy@plt>
    d658:	ldr	r3, [r4, #336]	; 0x150
    d65c:	ldr	r0, [r4, #360]	; 0x168
    d660:	add	r6, r3, r6
    d664:	str	r7, [r4, #332]	; 0x14c
    d668:	str	r6, [r4, #336]	; 0x150
    d66c:	bl	2778 <free@plt>
    d670:	mov	r3, #0
    d674:	str	r7, [r4, #360]	; 0x168
    d678:	mov	r0, r3
    d67c:	str	r3, [r4, #356]	; 0x164
    d680:	pop	{r4, r5, r6, r7, r8, pc}
    d684:	mvn	r0, #11
    d688:	pop	{r4, r5, r6, r7, r8, pc}
    d68c:	ldr	r0, [pc, #88]	; d6ec <strspn@plt+0xa9d4>
    d690:	movw	r2, #338	; 0x152
    d694:	ldr	r1, [pc, #84]	; d6f0 <strspn@plt+0xa9d8>
    d698:	ldr	r3, [pc, #84]	; d6f4 <strspn@plt+0xa9dc>
    d69c:	add	r0, pc, r0
    d6a0:	add	r1, pc, r1
    d6a4:	add	r3, pc, r3
    d6a8:	bl	32874 <strspn@plt+0x2fb5c>
    d6ac:	ldr	r0, [pc, #68]	; d6f8 <strspn@plt+0xa9e0>
    d6b0:	movw	r2, #335	; 0x14f
    d6b4:	ldr	r1, [pc, #64]	; d6fc <strspn@plt+0xa9e4>
    d6b8:	ldr	r3, [pc, #64]	; d700 <strspn@plt+0xa9e8>
    d6bc:	add	r0, pc, r0
    d6c0:	add	r1, pc, r1
    d6c4:	add	r3, pc, r3
    d6c8:	bl	32874 <strspn@plt+0x2fb5c>
    d6cc:	ldr	r0, [pc, #48]	; d704 <strspn@plt+0xa9ec>
    d6d0:	movw	r2, #334	; 0x14e
    d6d4:	ldr	r1, [pc, #44]	; d708 <strspn@plt+0xa9f0>
    d6d8:	ldr	r3, [pc, #44]	; d70c <strspn@plt+0xa9f4>
    d6dc:	add	r0, pc, r0
    d6e0:	add	r1, pc, r1
    d6e4:	add	r3, pc, r3
    d6e8:	bl	32874 <strspn@plt+0x2fb5c>
    d6ec:	andeq	sl, r2, r0, lsr #27
    d6f0:	andeq	sl, r2, r8, ror sp
    d6f4:	andeq	fp, r2, r8, lsl #8
    d6f8:	andeq	r0, r3, r4, lsr #24
    d6fc:	andeq	sl, r2, r8, asr sp
    d700:	andeq	fp, r2, r8, ror #7
    d704:	andeq	r9, r2, r8, lsr r1
    d708:	andeq	sl, r2, r8, lsr sp
    d70c:	andeq	fp, r2, r8, asr #7
    d710:	ldr	r3, [pc, #308]	; d84c <strspn@plt+0xab34>
    d714:	ldr	r2, [pc, #308]	; d850 <strspn@plt+0xab38>
    d718:	add	r3, pc, r3
    d71c:	push	{r4, r5, r6, lr}
    d720:	subs	r4, r0, #0
    d724:	ldr	r5, [r3, r2]
    d728:	sub	sp, sp, #120	; 0x78
    d72c:	ldr	r3, [r5]
    d730:	str	r3, [sp, #116]	; 0x74
    d734:	beq	d82c <strspn@plt+0xab14>
    d738:	ldr	ip, [pc, #276]	; d854 <strspn@plt+0xab3c>
    d73c:	add	r6, sp, #76	; 0x4c
    d740:	mov	r1, #38	; 0x26
    d744:	mov	r2, #1
    d748:	add	ip, pc, ip
    d74c:	str	ip, [sp]
    d750:	ldrb	ip, [r4, #296]	; 0x128
    d754:	mov	r0, r6
    d758:	mov	r3, r1
    d75c:	str	ip, [sp, #4]
    d760:	ldrb	ip, [r4, #297]	; 0x129
    d764:	str	ip, [sp, #8]
    d768:	ldrb	ip, [r4, #298]	; 0x12a
    d76c:	str	ip, [sp, #12]
    d770:	ldrb	ip, [r4, #299]	; 0x12b
    d774:	str	ip, [sp, #16]
    d778:	ldrb	ip, [r4, #300]	; 0x12c
    d77c:	str	ip, [sp, #20]
    d780:	ldrb	ip, [r4, #301]	; 0x12d
    d784:	str	ip, [sp, #24]
    d788:	ldrb	ip, [r4, #302]	; 0x12e
    d78c:	str	ip, [sp, #28]
    d790:	ldrb	ip, [r4, #303]	; 0x12f
    d794:	str	ip, [sp, #32]
    d798:	ldrb	ip, [r4, #304]	; 0x130
    d79c:	str	ip, [sp, #36]	; 0x24
    d7a0:	ldrb	ip, [r4, #305]	; 0x131
    d7a4:	str	ip, [sp, #40]	; 0x28
    d7a8:	ldrb	ip, [r4, #306]	; 0x132
    d7ac:	str	ip, [sp, #44]	; 0x2c
    d7b0:	ldrb	ip, [r4, #307]	; 0x133
    d7b4:	str	ip, [sp, #48]	; 0x30
    d7b8:	ldrb	ip, [r4, #308]	; 0x134
    d7bc:	str	ip, [sp, #52]	; 0x34
    d7c0:	ldrb	ip, [r4, #309]	; 0x135
    d7c4:	str	ip, [sp, #56]	; 0x38
    d7c8:	ldrb	ip, [r4, #310]	; 0x136
    d7cc:	str	ip, [sp, #60]	; 0x3c
    d7d0:	ldrb	ip, [r4, #311]	; 0x137
    d7d4:	str	ip, [sp, #64]	; 0x40
    d7d8:	bl	2d0c <__snprintf_chk@plt>
    d7dc:	cmp	r0, #37	; 0x25
    d7e0:	bhi	d80c <strspn@plt+0xaaf4>
    d7e4:	mov	r0, r4
    d7e8:	mov	r1, r6
    d7ec:	bl	d5f4 <strspn@plt+0xa8dc>
    d7f0:	ldr	r2, [sp, #116]	; 0x74
    d7f4:	ldr	r3, [r5]
    d7f8:	cmp	r2, r3
    d7fc:	bne	d808 <strspn@plt+0xaaf0>
    d800:	add	sp, sp, #120	; 0x78
    d804:	pop	{r4, r5, r6, pc}
    d808:	bl	2838 <__stack_chk_fail@plt>
    d80c:	ldr	r0, [pc, #68]	; d858 <strspn@plt+0xab40>
    d810:	movw	r2, #362	; 0x16a
    d814:	ldr	r1, [pc, #64]	; d85c <strspn@plt+0xab44>
    d818:	ldr	r3, [pc, #64]	; d860 <strspn@plt+0xab48>
    d81c:	add	r0, pc, r0
    d820:	add	r1, pc, r1
    d824:	add	r3, pc, r3
    d828:	bl	32874 <strspn@plt+0x2fb5c>
    d82c:	ldr	r0, [pc, #48]	; d864 <strspn@plt+0xab4c>
    d830:	mov	r2, #360	; 0x168
    d834:	ldr	r1, [pc, #44]	; d868 <strspn@plt+0xab50>
    d838:	ldr	r3, [pc, #44]	; d86c <strspn@plt+0xab54>
    d83c:	add	r0, pc, r0
    d840:	add	r1, pc, r1
    d844:	add	r3, pc, r3
    d848:	bl	32874 <strspn@plt+0x2fb5c>
    d84c:	andeq	r7, r4, ip, asr r6
    d850:	andeq	r0, r0, r8, asr #4
    d854:	andeq	sl, r2, r0, lsr #26
    d858:	muleq	r2, r4, ip
    d85c:	strdeq	sl, [r2], -r8
    d860:	andeq	fp, r2, r8, asr #3
    d864:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    d868:	ldrdeq	sl, [r2], -r8
    d86c:	andeq	fp, r2, r8, lsr #3
    d870:	ldr	r3, [pc, #500]	; da6c <strspn@plt+0xad54>
    d874:	ldr	r2, [pc, #500]	; da70 <strspn@plt+0xad58>
    d878:	add	r3, pc, r3
    d87c:	push	{r4, r5, r6, r7, r8, lr}
    d880:	subs	r4, r0, #0
    d884:	ldr	r6, [r3, r2]
    d888:	sub	sp, sp, #24
    d88c:	mov	r7, #0
    d890:	mov	r5, r1
    d894:	str	r7, [sp, #16]
    d898:	ldr	r3, [r6]
    d89c:	str	r3, [sp, #20]
    d8a0:	beq	da4c <strspn@plt+0xad34>
    d8a4:	ldr	r3, [r4, #36]	; 0x24
    d8a8:	cmp	r3, r1
    d8ac:	bcc	da2c <strspn@plt+0xad14>
    d8b0:	ldr	r3, [r4, #4]
    d8b4:	sub	r3, r3, #3
    d8b8:	cmp	r3, #1
    d8bc:	bhi	da0c <strspn@plt+0xacf4>
    d8c0:	bl	6e80 <strspn@plt+0x4168>
    d8c4:	cmp	r0, #0
    d8c8:	blt	d95c <strspn@plt+0xac44>
    d8cc:	ldr	r1, [r4, #36]	; 0x24
    d8d0:	cmp	r5, r1
    d8d4:	bcc	d974 <strspn@plt+0xac5c>
    d8d8:	ldr	ip, [r4, #404]	; 0x194
    d8dc:	mov	r2, #0
    d8e0:	ldr	r1, [r4, #32]
    d8e4:	mov	r0, r4
    d8e8:	ldr	r3, [r4, #400]	; 0x190
    d8ec:	str	r2, [sp, #4]
    d8f0:	str	r2, [sp, #8]
    d8f4:	mov	r2, r5
    d8f8:	str	ip, [sp]
    d8fc:	add	ip, sp, #16
    d900:	str	ip, [sp, #12]
    d904:	bl	1defc <strspn@plt+0x1b1e4>
    d908:	cmn	r0, #74	; 0x4a
    d90c:	mov	r8, r0
    d910:	beq	d994 <strspn@plt+0xac7c>
    d914:	cmp	r0, #0
    d918:	blt	d9ec <strspn@plt+0xacd4>
    d91c:	ldr	r2, [sp, #16]
    d920:	mov	r3, #0
    d924:	ldr	r1, [r4, #36]	; 0x24
    d928:	cmp	r2, r3
    d92c:	str	r7, [r4, #32]
    d930:	rsb	r5, r5, r1
    d934:	str	r3, [r4, #400]	; 0x190
    d938:	str	r5, [r4, #36]	; 0x24
    d93c:	str	r3, [r4, #404]	; 0x194
    d940:	beq	d9e4 <strspn@plt+0xaccc>
    d944:	ldr	r3, [r4, #44]	; 0x2c
    d948:	mov	r0, #1
    d94c:	ldr	r1, [r4, #40]	; 0x28
    d950:	add	ip, r3, r0
    d954:	str	ip, [r4, #44]	; 0x2c
    d958:	str	r2, [r1, r3, lsl #2]
    d95c:	ldr	r2, [sp, #20]
    d960:	ldr	r3, [r6]
    d964:	cmp	r2, r3
    d968:	bne	da08 <strspn@plt+0xacf0>
    d96c:	add	sp, sp, #24
    d970:	pop	{r4, r5, r6, r7, r8, pc}
    d974:	ldr	r0, [r4, #32]
    d978:	rsb	r1, r5, r1
    d97c:	add	r0, r0, r5
    d980:	bl	2cdc0 <strspn@plt+0x2a0a8>
    d984:	subs	r7, r0, #0
    d988:	bne	d8d8 <strspn@plt+0xabc0>
    d98c:	mvn	r0, #11
    d990:	b	d95c <strspn@plt+0xac44>
    d994:	bl	331ec <strspn@plt+0x304d4>
    d998:	cmp	r0, #6
    d99c:	ble	d91c <strspn@plt+0xac04>
    d9a0:	ldr	r3, [r4, #1104]	; 0x450
    d9a4:	cmp	r3, #0
    d9a8:	beq	d9fc <strspn@plt+0xace4>
    d9ac:	ldr	r2, [pc, #192]	; da74 <strspn@plt+0xad5c>
    d9b0:	mvn	r1, #73	; 0x49
    d9b4:	ldr	ip, [pc, #188]	; da78 <strspn@plt+0xad60>
    d9b8:	mov	r0, #7
    d9bc:	add	r2, pc, r2
    d9c0:	str	r2, [sp, #4]
    d9c4:	ldr	r2, [pc, #176]	; da7c <strspn@plt+0xad64>
    d9c8:	add	ip, pc, ip
    d9cc:	str	r3, [sp, #8]
    d9d0:	movw	r3, #909	; 0x38d
    d9d4:	str	ip, [sp]
    d9d8:	add	r2, pc, r2
    d9dc:	bl	32aa8 <strspn@plt+0x2fd90>
    d9e0:	b	d91c <strspn@plt+0xac04>
    d9e4:	mov	r0, #1
    d9e8:	b	d95c <strspn@plt+0xac44>
    d9ec:	mov	r0, r7
    d9f0:	bl	2778 <free@plt>
    d9f4:	mov	r0, r8
    d9f8:	b	d95c <strspn@plt+0xac44>
    d9fc:	ldr	r3, [pc, #124]	; da80 <strspn@plt+0xad68>
    da00:	add	r3, pc, r3
    da04:	b	d9ac <strspn@plt+0xac94>
    da08:	bl	2838 <__stack_chk_fail@plt>
    da0c:	ldr	r0, [pc, #112]	; da84 <strspn@plt+0xad6c>
    da10:	mov	r2, #888	; 0x378
    da14:	ldr	r1, [pc, #108]	; da88 <strspn@plt+0xad70>
    da18:	ldr	r3, [pc, #108]	; da8c <strspn@plt+0xad74>
    da1c:	add	r0, pc, r0
    da20:	add	r1, pc, r1
    da24:	add	r3, pc, r3
    da28:	bl	32874 <strspn@plt+0x2fb5c>
    da2c:	ldr	r0, [pc, #92]	; da90 <strspn@plt+0xad78>
    da30:	movw	r2, #887	; 0x377
    da34:	ldr	r1, [pc, #88]	; da94 <strspn@plt+0xad7c>
    da38:	ldr	r3, [pc, #88]	; da98 <strspn@plt+0xad80>
    da3c:	add	r0, pc, r0
    da40:	add	r1, pc, r1
    da44:	add	r3, pc, r3
    da48:	bl	32874 <strspn@plt+0x2fb5c>
    da4c:	ldr	r0, [pc, #72]	; da9c <strspn@plt+0xad84>
    da50:	movw	r2, #886	; 0x376
    da54:	ldr	r1, [pc, #68]	; daa0 <strspn@plt+0xad88>
    da58:	ldr	r3, [pc, #68]	; daa4 <strspn@plt+0xad8c>
    da5c:	add	r0, pc, r0
    da60:	add	r1, pc, r1
    da64:	add	r3, pc, r3
    da68:	bl	32874 <strspn@plt+0x2fb5c>
    da6c:	strdeq	r7, [r4], -ip
    da70:	andeq	r0, r0, r8, asr #4
    da74:	andeq	sl, r2, ip, lsr #26
    da78:	andeq	sl, r2, r4, lsl #19
    da7c:	andeq	sl, r2, r0, asr #20
    da80:	andeq	r8, r2, r8, lsl lr
    da84:	andeq	r8, r2, r8, ror lr
    da88:	strdeq	sl, [r2], -r8
    da8c:	andeq	fp, r2, r8, lsr #32
    da90:	muleq	r2, r0, ip
    da94:	ldrdeq	sl, [r2], -r8
    da98:	andeq	fp, r2, r8
    da9c:	muleq	r2, r0, r6
    daa0:			; <UNDEFINED> instruction: 0x0002a9b8
    daa4:	andeq	sl, r2, r8, ror #31
    daa8:	subs	r3, r0, #0
    daac:	push	{r4, lr}
    dab0:	beq	daf4 <strspn@plt+0xaddc>
    dab4:	cmp	r1, #0
    dab8:	beq	db34 <strspn@plt+0xae1c>
    dabc:	cmp	r2, #0
    dac0:	beq	db14 <strspn@plt+0xadfc>
    dac4:	ldr	r4, [r3, #428]	; 0x1ac
    dac8:	mov	r0, #0
    dacc:	ldr	ip, [r3, #408]	; 0x198
    dad0:	str	r1, [ip, r4, lsl #3]
    dad4:	ldr	ip, [r3, #428]	; 0x1ac
    dad8:	ldr	r1, [r3, #408]	; 0x198
    dadc:	add	r1, r1, ip, lsl #3
    dae0:	str	r2, [r1, #4]
    dae4:	ldr	r2, [r3, #428]	; 0x1ac
    dae8:	add	r2, r2, #1
    daec:	str	r2, [r3, #428]	; 0x1ac
    daf0:	pop	{r4, pc}
    daf4:	ldr	r0, [pc, #88]	; db54 <strspn@plt+0xae3c>
    daf8:	mov	r2, #64	; 0x40
    dafc:	ldr	r1, [pc, #84]	; db58 <strspn@plt+0xae40>
    db00:	ldr	r3, [pc, #84]	; db5c <strspn@plt+0xae44>
    db04:	add	r0, pc, r0
    db08:	add	r1, pc, r1
    db0c:	add	r3, pc, r3
    db10:	bl	32874 <strspn@plt+0x2fb5c>
    db14:	ldr	r0, [pc, #68]	; db60 <strspn@plt+0xae48>
    db18:	mov	r2, #66	; 0x42
    db1c:	ldr	r1, [pc, #64]	; db64 <strspn@plt+0xae4c>
    db20:	ldr	r3, [pc, #64]	; db68 <strspn@plt+0xae50>
    db24:	add	r0, pc, r0
    db28:	add	r1, pc, r1
    db2c:	add	r3, pc, r3
    db30:	bl	32874 <strspn@plt+0x2fb5c>
    db34:	ldr	r0, [pc, #48]	; db6c <strspn@plt+0xae54>
    db38:	mov	r2, #65	; 0x41
    db3c:	ldr	r1, [pc, #44]	; db70 <strspn@plt+0xae58>
    db40:	ldr	r3, [pc, #44]	; db74 <strspn@plt+0xae5c>
    db44:	add	r0, pc, r0
    db48:	add	r1, pc, r1
    db4c:	add	r3, pc, r3
    db50:	bl	32874 <strspn@plt+0x2fb5c>
    db54:	andeq	r0, r3, ip, asr r4
    db58:	andeq	sl, r2, r0, lsl r9
    db5c:	strdeq	sl, [r2], -ip
    db60:	strdeq	sl, [r2], -ip
    db64:	strdeq	sl, [r2], -r0
    db68:	ldrdeq	sl, [r2], -ip
    db6c:	muleq	r3, r0, r3
    db70:	ldrdeq	sl, [r2], -r0
    db74:			; <UNDEFINED> instruction: 0x0002aebc
    db78:	cmp	r0, #0
    db7c:	mov	ip, r1
    db80:	push	{r3, lr}
    db84:	beq	dc30 <strspn@plt+0xaf18>
    db88:	cmp	r1, #0
    db8c:	beq	dc70 <strspn@plt+0xaf58>
    db90:	ldr	r3, [r0, #4]
    db94:	sub	r3, r3, #3
    db98:	cmp	r3, #1
    db9c:	bhi	dc50 <strspn@plt+0xaf38>
    dba0:	ldr	r3, [r0, #36]	; 0x24
    dba4:	cmp	r3, #15
    dba8:	bls	dc10 <strspn@plt+0xaef8>
    dbac:	ldr	r3, [r0, #32]
    dbb0:	ldrb	r1, [r3]
    dbb4:	ldr	r2, [r3, #4]
    dbb8:	cmp	r1, #108	; 0x6c
    dbbc:	ldr	r3, [r3, #12]
    dbc0:	beq	dbd4 <strspn@plt+0xaebc>
    dbc4:	cmp	r1, #66	; 0x42
    dbc8:	bne	dc20 <strspn@plt+0xaf08>
    dbcc:	rev	r2, r2
    dbd0:	rev	r3, r3
    dbd4:	add	r1, r3, #7
    dbd8:	adds	r2, r2, #16
    dbdc:	bic	r1, r1, #7
    dbe0:	mov	r3, #0
    dbe4:	adc	r3, r3, #0
    dbe8:	adds	r2, r2, r1
    dbec:	adc	r3, r3, #0
    dbf0:	mvn	r0, #-134217728	; 0xf8000000
    dbf4:	mov	r1, #0
    dbf8:	cmp	r3, r1
    dbfc:	cmpeq	r2, r0
    dc00:	bhi	dc28 <strspn@plt+0xaf10>
    dc04:	str	r2, [ip]
    dc08:	mov	r0, #0
    dc0c:	pop	{r3, pc}
    dc10:	mov	r3, #24
    dc14:	mov	r0, #0
    dc18:	str	r3, [r1]
    dc1c:	pop	{r3, pc}
    dc20:	mvn	r0, #73	; 0x49
    dc24:	pop	{r3, pc}
    dc28:	mvn	r0, #104	; 0x68
    dc2c:	pop	{r3, pc}
    dc30:	ldr	r0, [pc, #88]	; dc90 <strspn@plt+0xaf78>
    dc34:	movw	r2, #834	; 0x342
    dc38:	ldr	r1, [pc, #84]	; dc94 <strspn@plt+0xaf7c>
    dc3c:	ldr	r3, [pc, #84]	; dc98 <strspn@plt+0xaf80>
    dc40:	add	r0, pc, r0
    dc44:	add	r1, pc, r1
    dc48:	add	r3, pc, r3
    dc4c:	bl	32874 <strspn@plt+0x2fb5c>
    dc50:	ldr	r0, [pc, #68]	; dc9c <strspn@plt+0xaf84>
    dc54:	mov	r2, #836	; 0x344
    dc58:	ldr	r1, [pc, #64]	; dca0 <strspn@plt+0xaf88>
    dc5c:	ldr	r3, [pc, #64]	; dca4 <strspn@plt+0xaf8c>
    dc60:	add	r0, pc, r0
    dc64:	add	r1, pc, r1
    dc68:	add	r3, pc, r3
    dc6c:	bl	32874 <strspn@plt+0x2fb5c>
    dc70:	ldr	r0, [pc, #48]	; dca8 <strspn@plt+0xaf90>
    dc74:	movw	r2, #835	; 0x343
    dc78:	ldr	r1, [pc, #44]	; dcac <strspn@plt+0xaf94>
    dc7c:	ldr	r3, [pc, #44]	; dcb0 <strspn@plt+0xaf98>
    dc80:	add	r0, pc, r0
    dc84:	add	r1, pc, r1
    dc88:	add	r3, pc, r3
    dc8c:	bl	32874 <strspn@plt+0x2fb5c>
    dc90:	andeq	fp, r2, ip, lsr #9
    dc94:	ldrdeq	sl, [r2], -r4
    dc98:	ldrdeq	sl, [r2], -r0
    dc9c:	andeq	r8, r2, r4, lsr ip
    dca0:			; <UNDEFINED> instruction: 0x0002a7b4
    dca4:			; <UNDEFINED> instruction: 0x0002adb0
    dca8:	andeq	sl, r2, r8, lsr #21
    dcac:	muleq	r2, r4, r7
    dcb0:	muleq	r2, r0, sp
    dcb4:	ldr	r3, [pc, #1592]	; e2f4 <strspn@plt+0xb5dc>
    dcb8:	ldr	r2, [pc, #1592]	; e2f8 <strspn@plt+0xb5e0>
    dcbc:	add	r3, pc, r3
    dcc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dcc4:	subs	r8, r0, #0
    dcc8:	ldr	r2, [r3, r2]
    dccc:	sub	sp, sp, #116	; 0x74
    dcd0:	ldr	r3, [r2]
    dcd4:	str	r2, [sp, #12]
    dcd8:	str	r3, [sp, #108]	; 0x6c
    dcdc:	beq	e2d4 <strspn@plt+0xb5bc>
    dce0:	ldrb	sl, [r8, #24]
    dce4:	ubfx	fp, sl, #4, #1
    dce8:	cmp	fp, #0
    dcec:	bne	dec8 <strspn@plt+0xb1b0>
    dcf0:	ldr	r6, [r8, #36]	; 0x24
    dcf4:	mov	r3, #2
    dcf8:	ldr	r9, [r8, #32]
    dcfc:	str	r6, [sp, #8]
    dd00:	ldr	r6, [pc, #1524]	; e2fc <strspn@plt+0xb5e4>
    dd04:	mov	r0, r9
    dd08:	ldr	r1, [sp, #8]
    dd0c:	add	r6, pc, r6
    dd10:	mov	r2, r6
    dd14:	bl	2c88 <memmem@plt>
    dd18:	cmp	r0, #0
    dd1c:	str	r0, [sp, #4]
    dd20:	beq	e208 <strspn@plt+0xb4f0>
    dd24:	mov	r3, #968	; 0x3c8
    dd28:	mov	r4, #1
    dd2c:	ldrd	r2, [r3, r8]
    dd30:	mov	r5, #0
    dd34:	and	r4, r4, r2
    dd38:	and	r5, r5, r3
    dd3c:	orrs	r7, r4, r5
    dd40:	bne	de90 <strspn@plt+0xb178>
    dd44:	ldr	r7, [sp, #4]
    dd48:	add	r4, r7, #2
    dd4c:	str	r4, [sp, #16]
    dd50:	ldr	r6, [sp, #4]
    dd54:	rsb	r3, r9, r6
    dd58:	cmp	r3, #35	; 0x23
    dd5c:	bne	e0a0 <strspn@plt+0xb388>
    dd60:	ldr	r1, [pc, #1432]	; e300 <strspn@plt+0xb5e8>
    dd64:	mov	r0, r9
    dd68:	mov	r2, #3
    dd6c:	add	r1, pc, r1
    dd70:	bl	2820 <memcmp@plt>
    dd74:	cmp	r0, #0
    dd78:	bne	e0a0 <strspn@plt+0xb388>
    dd7c:	tst	sl, #32
    dd80:	mov	r7, r9
    dd84:	mov	sl, r0
    dd88:	moveq	r3, #1
    dd8c:	movne	r3, #2
    dd90:	str	r3, [r8, #324]	; 0x144
    dd94:	ldrb	r0, [r7, #3]
    dd98:	bl	2beb0 <strspn@plt+0x29198>
    dd9c:	mov	r5, r0
    dda0:	ldrb	r0, [r7, #4]
    dda4:	bl	2beb0 <strspn@plt+0x29198>
    dda8:	lsr	r6, r5, #31
    ddac:	orrs	r6, r6, r0, lsr #31
    ddb0:	bne	e12c <strspn@plt+0xb414>
    ddb4:	add	r1, sp, #112	; 0x70
    ddb8:	uxtb	r5, r5
    ddbc:	add	r2, r1, sl, lsr #1
    ddc0:	add	sl, sl, #2
    ddc4:	cmp	sl, #32
    ddc8:	orr	r3, r0, r5, lsl #4
    ddcc:	add	r7, r7, #2
    ddd0:	strb	r3, [r2, #-88]	; 0xffffffa8
    ddd4:	bne	dd94 <strspn@plt+0xb07c>
    ddd8:	add	sl, r8, #296	; 0x128
    dddc:	add	ip, sp, #88	; 0x58
    dde0:	mov	r7, #0
    dde4:	mov	r5, r6
    dde8:	ldm	sl, {r0, r1, r2, r3}
    ddec:	mov	r6, #0
    ddf0:	strd	r6, [sp, #72]	; 0x48
    ddf4:	strd	r6, [sp, #80]	; 0x50
    ddf8:	stm	ip, {r0, r1, r2, r3}
    ddfc:	mov	r0, ip
    de00:	add	r1, sp, #72	; 0x48
    de04:	mov	r2, #16
    de08:	bl	2820 <memcmp@plt>
    de0c:	cmp	r0, #0
    de10:	bne	e06c <strspn@plt+0xb354>
    de14:	add	r7, sp, #24
    de18:	ldm	r7, {r0, r1, r2, r3}
    de1c:	cmp	fp, #0
    de20:	stm	sl, {r0, r1, r2, r3}
    de24:	beq	de44 <strspn@plt+0xb12c>
    de28:	ldr	r7, [sp, #4]
    de2c:	rsb	fp, r7, fp
    de30:	cmp	fp, #15
    de34:	beq	e210 <strspn@plt+0xb4f8>
    de38:	ldrb	r3, [r8, #24]
    de3c:	bfi	r3, r5, #1, #1
    de40:	strb	r3, [r8, #24]
    de44:	ldr	r6, [sp, #16]
    de48:	mov	r0, r9
    de4c:	ldr	r7, [sp, #8]
    de50:	rsb	r2, r6, r9
    de54:	add	r2, r2, r7
    de58:	mov	r1, r6
    de5c:	str	r2, [r8, #36]	; 0x24
    de60:	bl	276c <memmove@plt>
    de64:	mov	r0, r8
    de68:	bl	6c3c <strspn@plt+0x3f24>
    de6c:	cmp	r0, #0
    de70:	movge	r0, #1
    de74:	ldr	r6, [sp, #12]
    de78:	ldr	r2, [sp, #108]	; 0x6c
    de7c:	ldr	r3, [r6]
    de80:	cmp	r2, r3
    de84:	bne	e2d0 <strspn@plt+0xb5b8>
    de88:	add	sp, sp, #116	; 0x74
    de8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de90:	ldr	r7, [sp, #8]
    de94:	add	r4, r0, #2
    de98:	rsb	r3, r0, r9
    de9c:	mov	r2, r6
    dea0:	sub	r1, r7, #2
    dea4:	mov	r0, r4
    dea8:	add	r1, r1, r3
    deac:	mov	r3, #2
    deb0:	bl	2c88 <memmem@plt>
    deb4:	subs	fp, r0, #0
    deb8:	beq	e24c <strspn@plt+0xb534>
    debc:	add	r6, fp, #2
    dec0:	str	r6, [sp, #16]
    dec4:	b	dd50 <strspn@plt+0xb038>
    dec8:	ldr	r9, [r8, #36]	; 0x24
    decc:	cmp	r9, #0
    ded0:	beq	e198 <strspn@plt+0xb480>
    ded4:	ldr	r6, [r8, #32]
    ded8:	ldrb	r0, [r6]
    dedc:	cmp	r0, #0
    dee0:	bne	e254 <strspn@plt+0xb53c>
    dee4:	cmp	r9, #2
    dee8:	bls	de74 <strspn@plt+0xb15c>
    deec:	ldr	r7, [pc, #1040]	; e304 <strspn@plt+0xb5ec>
    def0:	mov	r5, #0
    def4:	ldr	r1, [r8, #328]	; 0x148
    def8:	add	r7, pc, r7
    defc:	str	r7, [sp, #4]
    df00:	ldr	r7, [pc, #1024]	; e308 <strspn@plt+0xb5f0>
    df04:	cmp	r1, #0
    df08:	ldr	sl, [pc, #1020]	; e30c <strspn@plt+0xb5f4>
    df0c:	add	r7, pc, r7
    df10:	str	r7, [sp, #8]
    df14:	ldr	r7, [pc, #1012]	; e310 <strspn@plt+0xb5f8>
    df18:	moveq	r1, #1
    df1c:	ldr	fp, [pc, #1008]	; e314 <strspn@plt+0xb5fc>
    df20:	add	sl, pc, sl
    df24:	add	r7, pc, r7
    df28:	str	r7, [sp, #16]
    df2c:	ldr	r7, [pc, #996]	; e318 <strspn@plt+0xb600>
    df30:	add	fp, pc, fp
    df34:	streq	r1, [r8, #328]	; 0x148
    df38:	add	r7, pc, r7
    df3c:	str	r7, [sp, #20]
    df40:	b	e000 <strspn@plt+0xb2e8>
    df44:	mov	r0, r4
    df48:	mov	r1, r5
    df4c:	ldr	r2, [sp, #4]
    df50:	bl	d2ec <strspn@plt+0xa5d4>
    df54:	cmp	r0, #0
    df58:	bne	e0c0 <strspn@plt+0xb3a8>
    df5c:	mov	r0, r4
    df60:	mov	r1, r5
    df64:	ldr	r2, [sp, #8]
    df68:	bl	d2ec <strspn@plt+0xa5d4>
    df6c:	cmp	r0, #0
    df70:	bne	e0f0 <strspn@plt+0xb3d8>
    df74:	mov	r0, r4
    df78:	mov	r1, r5
    df7c:	ldr	r2, [sp, #16]
    df80:	bl	d35c <strspn@plt+0xa644>
    df84:	cmp	r0, #0
    df88:	bne	e0a8 <strspn@plt+0xb390>
    df8c:	ldr	r2, [pc, #904]	; e31c <strspn@plt+0xb604>
    df90:	mov	r0, r4
    df94:	mov	r1, r5
    df98:	add	r2, pc, r2
    df9c:	bl	d2ec <strspn@plt+0xa5d4>
    dfa0:	cmp	r0, #0
    dfa4:	bne	e0a8 <strspn@plt+0xb390>
    dfa8:	ldr	r2, [pc, #880]	; e320 <strspn@plt+0xb608>
    dfac:	mov	r0, r4
    dfb0:	mov	r1, r5
    dfb4:	add	r2, pc, r2
    dfb8:	bl	d35c <strspn@plt+0xa644>
    dfbc:	cmp	r0, #0
    dfc0:	beq	e134 <strspn@plt+0xb41c>
    dfc4:	ldr	r3, [r8, #324]	; 0x144
    dfc8:	cmp	r3, #0
    dfcc:	bne	e25c <strspn@plt+0xb544>
    dfd0:	ldr	r1, [pc, #844]	; e324 <strspn@plt+0xb60c>
    dfd4:	mov	r0, r8
    dfd8:	add	r1, pc, r1
    dfdc:	bl	d5f4 <strspn@plt+0xa8dc>
    dfe0:	cmp	r0, #0
    dfe4:	blt	de74 <strspn@plt+0xb15c>
    dfe8:	ldr	r9, [r8, #36]	; 0x24
    dfec:	add	r1, r7, #2
    dff0:	ldr	r6, [r8, #32]
    dff4:	mov	r5, #1
    dff8:	rsb	r1, r6, r1
    dffc:	str	r1, [r8, #328]	; 0x148
    e000:	add	r4, r6, r1
    e004:	mov	r2, sl
    e008:	rsb	r1, r1, r9
    e00c:	mov	r3, #2
    e010:	mov	r0, r4
    e014:	bl	2c88 <memmem@plt>
    e018:	subs	r7, r0, #0
    e01c:	beq	e230 <strspn@plt+0xb518>
    e020:	rsb	r5, r4, r7
    e024:	mov	r0, r4
    e028:	mov	r2, fp
    e02c:	mov	r1, r5
    e030:	bl	d2ec <strspn@plt+0xa5d4>
    e034:	cmp	r0, #0
    e038:	beq	df44 <strspn@plt+0xb22c>
    e03c:	add	r1, r4, #14
    e040:	sub	r2, r5, #14
    e044:	mov	r0, r8
    e048:	bl	d3a0 <strspn@plt+0xa688>
    e04c:	cmp	r0, #0
    e050:	blt	de74 <strspn@plt+0xb15c>
    e054:	bne	e104 <strspn@plt+0xb3ec>
    e058:	ldr	r1, [pc, #712]	; e328 <strspn@plt+0xb610>
    e05c:	mov	r0, r8
    e060:	add	r1, pc, r1
    e064:	bl	d5f4 <strspn@plt+0xa8dc>
    e068:	b	dfe0 <strspn@plt+0xb2c8>
    e06c:	ldm	sl, {r0, r1, r2, r3}
    e070:	add	lr, sp, #56	; 0x38
    e074:	add	r7, sp, #24
    e078:	add	ip, sp, #40	; 0x28
    e07c:	stm	lr, {r0, r1, r2, r3}
    e080:	ldm	r7, {r0, r1, r2, r3}
    e084:	stm	ip, {r0, r1, r2, r3}
    e088:	mov	r0, lr
    e08c:	mov	r1, ip
    e090:	mov	r2, #16
    e094:	bl	2820 <memcmp@plt>
    e098:	cmp	r0, #0
    e09c:	beq	de18 <strspn@plt+0xb100>
    e0a0:	mvn	r0, #0
    e0a4:	b	de74 <strspn@plt+0xb15c>
    e0a8:	mov	r3, #0
    e0ac:	mov	r0, r8
    e0b0:	str	r3, [r8, #324]	; 0x144
    e0b4:	ldr	r1, [sp, #20]
    e0b8:	bl	d5f4 <strspn@plt+0xa8dc>
    e0bc:	b	dfe0 <strspn@plt+0xb2c8>
    e0c0:	add	r1, r4, #13
    e0c4:	sub	r2, r5, #13
    e0c8:	mov	r0, r8
    e0cc:	bl	d490 <strspn@plt+0xa778>
    e0d0:	cmp	r0, #0
    e0d4:	blt	de74 <strspn@plt+0xb15c>
    e0d8:	bne	e118 <strspn@plt+0xb400>
    e0dc:	ldr	r1, [pc, #584]	; e32c <strspn@plt+0xb614>
    e0e0:	mov	r0, r8
    e0e4:	add	r1, pc, r1
    e0e8:	bl	d5f4 <strspn@plt+0xa8dc>
    e0ec:	b	dfe0 <strspn@plt+0xb2c8>
    e0f0:	ldr	r1, [pc, #568]	; e330 <strspn@plt+0xb618>
    e0f4:	mov	r0, r8
    e0f8:	add	r1, pc, r1
    e0fc:	bl	d5f4 <strspn@plt+0xa8dc>
    e100:	b	dfe0 <strspn@plt+0xb2c8>
    e104:	mov	r3, #2
    e108:	mov	r0, r8
    e10c:	str	r3, [r8, #324]	; 0x144
    e110:	bl	d710 <strspn@plt+0xa9f8>
    e114:	b	dfe0 <strspn@plt+0xb2c8>
    e118:	mov	r3, #1
    e11c:	mov	r0, r8
    e120:	str	r3, [r8, #324]	; 0x144
    e124:	bl	d710 <strspn@plt+0xa9f8>
    e128:	b	dfe0 <strspn@plt+0xb2c8>
    e12c:	mvn	r0, #21
    e130:	b	de74 <strspn@plt+0xb15c>
    e134:	ldr	r2, [pc, #504]	; e334 <strspn@plt+0xb61c>
    e138:	mov	r0, r4
    e13c:	mov	r1, r5
    e140:	add	r2, pc, r2
    e144:	bl	d2ec <strspn@plt+0xa5d4>
    e148:	cmp	r0, #0
    e14c:	beq	e1a0 <strspn@plt+0xb488>
    e150:	ldr	r3, [r8, #324]	; 0x144
    e154:	cmp	r3, #0
    e158:	beq	dfd0 <strspn@plt+0xb2b8>
    e15c:	cmp	r3, #2
    e160:	add	r1, r4, #4
    e164:	sub	r2, r5, #4
    e168:	mov	r0, r8
    e16c:	beq	e238 <strspn@plt+0xb520>
    e170:	bl	d490 <strspn@plt+0xa778>
    e174:	cmp	r0, #0
    e178:	blt	de74 <strspn@plt+0xb15c>
    e17c:	bne	e240 <strspn@plt+0xb528>
    e180:	ldr	r1, [pc, #432]	; e338 <strspn@plt+0xb620>
    e184:	str	r0, [r8, #324]	; 0x144
    e188:	mov	r0, r8
    e18c:	add	r1, pc, r1
    e190:	bl	d5f4 <strspn@plt+0xa8dc>
    e194:	b	dfe0 <strspn@plt+0xb2c8>
    e198:	mov	r0, r9
    e19c:	b	de74 <strspn@plt+0xb15c>
    e1a0:	ldr	r2, [pc, #404]	; e33c <strspn@plt+0xb624>
    e1a4:	mov	r0, r4
    e1a8:	mov	r1, r5
    e1ac:	add	r2, pc, r2
    e1b0:	bl	d35c <strspn@plt+0xa644>
    e1b4:	cmp	r0, #0
    e1b8:	beq	dfd0 <strspn@plt+0xb2b8>
    e1bc:	ldr	r3, [r8, #324]	; 0x144
    e1c0:	cmp	r3, #0
    e1c4:	beq	dfd0 <strspn@plt+0xb2b8>
    e1c8:	mov	r1, #968	; 0x3c8
    e1cc:	mov	r2, #1
    e1d0:	ldrd	r0, [r1, r8]
    e1d4:	mov	r3, #0
    e1d8:	and	r2, r2, r0
    e1dc:	and	r3, r3, r1
    e1e0:	orrs	r1, r2, r3
    e1e4:	beq	dfd0 <strspn@plt+0xb2b8>
    e1e8:	ldrb	r3, [r8, #24]
    e1ec:	mov	r0, r8
    e1f0:	ldr	r1, [pc, #328]	; e340 <strspn@plt+0xb628>
    e1f4:	orr	r3, r3, #2
    e1f8:	strb	r3, [r8, #24]
    e1fc:	add	r1, pc, r1
    e200:	bl	d5f4 <strspn@plt+0xa8dc>
    e204:	b	dfe0 <strspn@plt+0xb2c8>
    e208:	ldr	r0, [sp, #4]
    e20c:	b	de74 <strspn@plt+0xb15c>
    e210:	ldr	r1, [pc, #300]	; e344 <strspn@plt+0xb62c>
    e214:	mov	r0, r4
    e218:	mov	r2, #13
    e21c:	add	r1, pc, r1
    e220:	bl	2820 <memcmp@plt>
    e224:	rsbs	r5, r0, #1
    e228:	movcc	r5, #0
    e22c:	b	de38 <strspn@plt+0xb120>
    e230:	mov	r0, r5
    e234:	b	de74 <strspn@plt+0xb15c>
    e238:	bl	d3a0 <strspn@plt+0xa688>
    e23c:	b	e174 <strspn@plt+0xb45c>
    e240:	mov	r0, r8
    e244:	bl	d710 <strspn@plt+0xa9f8>
    e248:	b	dfe0 <strspn@plt+0xb2c8>
    e24c:	mov	r0, fp
    e250:	b	de74 <strspn@plt+0xb15c>
    e254:	mvn	r0, #4
    e258:	b	de74 <strspn@plt+0xb15c>
    e25c:	ldr	r3, [r8, #356]	; 0x164
    e260:	cmp	r3, #2
    e264:	bhi	e294 <strspn@plt+0xb57c>
    e268:	add	r2, r8, r3, lsl #3
    e26c:	b	e280 <strspn@plt+0xb568>
    e270:	add	r3, r3, #1
    e274:	add	r2, r2, #8
    e278:	cmp	r3, #3
    e27c:	beq	e294 <strspn@plt+0xb57c>
    e280:	ldr	r1, [r2, #336]	; 0x150
    e284:	cmp	r1, #0
    e288:	beq	e270 <strspn@plt+0xb558>
    e28c:	mov	r0, #1
    e290:	b	de74 <strspn@plt+0xb15c>
    e294:	add	r1, r7, #2
    e298:	mov	r0, r6
    e29c:	rsb	r2, r1, r6
    e2a0:	add	r2, r2, r9
    e2a4:	str	r2, [r8, #36]	; 0x24
    e2a8:	bl	276c <memmove@plt>
    e2ac:	ldr	r7, [sp, #12]
    e2b0:	ldr	r2, [sp, #108]	; 0x6c
    e2b4:	ldr	r3, [r7]
    e2b8:	cmp	r2, r3
    e2bc:	bne	e2d0 <strspn@plt+0xb5b8>
    e2c0:	mov	r0, r8
    e2c4:	add	sp, sp, #116	; 0x74
    e2c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e2cc:	b	6c3c <strspn@plt+0x3f24>
    e2d0:	bl	2838 <__stack_chk_fail@plt>
    e2d4:	ldr	r0, [pc, #108]	; e348 <strspn@plt+0xb630>
    e2d8:	movw	r2, #487	; 0x1e7
    e2dc:	ldr	r1, [pc, #104]	; e34c <strspn@plt+0xb634>
    e2e0:	ldr	r3, [pc, #104]	; e350 <strspn@plt+0xb638>
    e2e4:	add	r0, pc, r0
    e2e8:	add	r1, pc, r1
    e2ec:	add	r3, pc, r3
    e2f0:	bl	32874 <strspn@plt+0x2fb5c>
    e2f4:	strheq	r7, [r4], -r8
    e2f8:	andeq	r0, r0, r8, asr #4
    e2fc:	andeq	sl, r2, ip, lsr sl
    e300:	andeq	sl, r2, r4, ror #20
    e304:	andeq	sl, r2, r4, asr r8
    e308:	andeq	sl, r2, r0, asr r8
    e30c:	andeq	sl, r2, r8, lsr #16
    e310:	andeq	sl, r2, r0, ror #16
    e314:	andeq	sl, r2, r0, lsl #16
    e318:	andeq	sl, r2, r8, lsl #16
    e31c:	strdeq	sl, [r2], -r4
    e320:	andeq	sl, r2, r0, ror #15
    e324:	andeq	sl, r2, r4, asr #15
    e328:	andeq	sl, r2, r0, ror #13
    e32c:	andeq	sl, r2, ip, asr r6
    e330:	andeq	sl, r2, ip, ror #12
    e334:	andeq	sl, r2, r4, ror #12
    e338:			; <UNDEFINED> instruction: 0x0002a5b4
    e33c:	andeq	sl, r2, r0, lsl #12
    e340:	andeq	sl, r2, r4, asr #11
    e344:			; <UNDEFINED> instruction: 0x0002a5b8
    e348:	andeq	r8, r2, r0, lsr r5
    e34c:	andeq	sl, r2, r0, lsr r1
    e350:	andeq	r9, r2, r8, asr #31
    e354:	ldr	r3, [pc, #404]	; e4f0 <strspn@plt+0xb7d8>
    e358:	ldr	r2, [pc, #404]	; e4f4 <strspn@plt+0xb7dc>
    e35c:	add	r3, pc, r3
    e360:	push	{r4, r5, r6, r7, lr}
    e364:	subs	r5, r0, #0
    e368:	ldr	r7, [r3, r2]
    e36c:	sub	sp, sp, #36	; 0x24
    e370:	ldr	r3, [r7]
    e374:	str	r3, [sp, #28]
    e378:	beq	e4cc <strspn@plt+0xb7b4>
    e37c:	ldr	r3, [r5, #4]
    e380:	cmp	r3, #2
    e384:	bne	e4ac <strspn@plt+0xb794>
    e388:	ldr	r6, [r5, #356]	; 0x164
    e38c:	cmp	r6, #2
    e390:	bhi	e3b8 <strspn@plt+0xb6a0>
    e394:	add	r3, r5, r6, lsl #3
    e398:	mov	ip, r6
    e39c:	ldr	r4, [r3, #336]	; 0x150
    e3a0:	cmp	r4, #0
    e3a4:	bne	e3d4 <strspn@plt+0xb6bc>
    e3a8:	add	ip, ip, #1
    e3ac:	add	r3, r3, #8
    e3b0:	cmp	ip, #3
    e3b4:	bne	e39c <strspn@plt+0xb684>
    e3b8:	mov	r0, #0
    e3bc:	ldr	r2, [sp, #28]
    e3c0:	ldr	r3, [r7]
    e3c4:	cmp	r2, r3
    e3c8:	bne	e4ec <strspn@plt+0xb7d4>
    e3cc:	add	sp, sp, #36	; 0x24
    e3d0:	pop	{r4, r5, r6, r7, pc}
    e3d4:	ldrb	r3, [r5, #24]
    e3d8:	lsrs	r3, r3, #7
    e3dc:	beq	e418 <strspn@plt+0xb700>
    e3e0:	add	r1, r5, r6, lsl #3
    e3e4:	rsb	r2, r6, #3
    e3e8:	add	r1, r1, #332	; 0x14c
    e3ec:	ldr	r0, [r5, #12]
    e3f0:	bl	2b5c <writev@plt>
    e3f4:	mov	r4, r0
    e3f8:	cmp	r4, #0
    e3fc:	bge	e458 <strspn@plt+0xb740>
    e400:	bl	2a9c <__errno_location@plt>
    e404:	ldr	r0, [r0]
    e408:	cmp	r0, #11
    e40c:	rsbne	r0, r0, #0
    e410:	bne	e3bc <strspn@plt+0xb6a4>
    e414:	b	e3b8 <strspn@plt+0xb6a0>
    e418:	add	ip, r5, r6, lsl #3
    e41c:	ldr	r0, [r5, #12]
    e420:	mov	r1, sp
    e424:	movw	r2, #16448	; 0x4040
    e428:	add	ip, ip, #332	; 0x14c
    e42c:	str	r3, [sp]
    e430:	str	r3, [sp, #4]
    e434:	rsb	r6, r6, #3
    e438:	str	r3, [sp, #16]
    e43c:	str	r3, [sp, #20]
    e440:	str	r3, [sp, #24]
    e444:	str	ip, [sp, #8]
    e448:	str	r6, [sp, #12]
    e44c:	bl	27fc <sendmsg@plt>
    e450:	subs	r4, r0, #0
    e454:	blt	e470 <strspn@plt+0xb758>
    e458:	add	r0, r5, #332	; 0x14c
    e45c:	mov	r2, r4
    e460:	add	r1, r5, #356	; 0x164
    e464:	bl	d274 <strspn@plt+0xa55c>
    e468:	mov	r0, #1
    e46c:	b	e3bc <strspn@plt+0xb6a4>
    e470:	bl	2a9c <__errno_location@plt>
    e474:	ldr	r3, [r0]
    e478:	cmp	r3, #88	; 0x58
    e47c:	bne	e3f8 <strspn@plt+0xb6e0>
    e480:	ldr	r3, [r5, #356]	; 0x164
    e484:	ldrb	ip, [r5, #24]
    e488:	rsb	r2, r3, #3
    e48c:	ldr	r0, [r5, #12]
    e490:	add	r1, r5, r3, lsl #3
    e494:	orr	ip, ip, #128	; 0x80
    e498:	add	r1, r1, #332	; 0x14c
    e49c:	strb	ip, [r5, #24]
    e4a0:	bl	2b5c <writev@plt>
    e4a4:	mov	r4, r0
    e4a8:	b	e3f8 <strspn@plt+0xb6e0>
    e4ac:	ldr	r0, [pc, #68]	; e4f8 <strspn@plt+0xb7e0>
    e4b0:	mov	r2, #143	; 0x8f
    e4b4:	ldr	r1, [pc, #64]	; e4fc <strspn@plt+0xb7e4>
    e4b8:	ldr	r3, [pc, #64]	; e500 <strspn@plt+0xb7e8>
    e4bc:	add	r0, pc, r0
    e4c0:	add	r1, pc, r1
    e4c4:	add	r3, pc, r3
    e4c8:	bl	32874 <strspn@plt+0x2fb5c>
    e4cc:	ldr	r0, [pc, #48]	; e504 <strspn@plt+0xb7ec>
    e4d0:	mov	r2, #142	; 0x8e
    e4d4:	ldr	r1, [pc, #44]	; e508 <strspn@plt+0xb7f0>
    e4d8:	ldr	r3, [pc, #44]	; e50c <strspn@plt+0xb7f4>
    e4dc:	add	r0, pc, r0
    e4e0:	add	r1, pc, r1
    e4e4:	add	r3, pc, r3
    e4e8:	bl	32874 <strspn@plt+0x2fb5c>
    e4ec:	bl	2838 <__stack_chk_fail@plt>
    e4f0:	andeq	r6, r4, r8, lsl sl
    e4f4:	andeq	r0, r0, r8, asr #4
    e4f8:	andeq	sl, r2, r8, lsr #6
    e4fc:	andeq	r9, r2, r8, asr pc
    e500:	andeq	r9, r2, ip, lsl pc
    e504:	andeq	r8, r2, r8, lsr r3
    e508:	andeq	r9, r2, r8, lsr pc
    e50c:	strdeq	r9, [r2], -ip
    e510:	ldr	r2, [pc, #668]	; e7b4 <strspn@plt+0xba9c>
    e514:	ldr	r1, [pc, #668]	; e7b8 <strspn@plt+0xbaa0>
    e518:	add	r2, pc, r2
    e51c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e520:	sub	sp, sp, #4160	; 0x1040
    e524:	ldr	r7, [r2, r1]
    e528:	sub	sp, sp, #12
    e52c:	ldr	r3, [r0, #36]	; 0x24
    e530:	add	r1, sp, #8192	; 0x2000
    e534:	mov	r5, r0
    e538:	ldr	r2, [r7]
    e53c:	lsl	r4, r3, #1
    e540:	cmp	r4, #255	; 0xff
    e544:	str	r2, [r1, #-4028]	; 0xfffff044
    e548:	movls	r4, #256	; 0x100
    e54c:	bls	e558 <strspn@plt+0xb840>
    e550:	cmp	r4, #65536	; 0x10000
    e554:	movcs	r4, #65536	; 0x10000
    e558:	cmp	r3, r4
    e55c:	bcs	e798 <strspn@plt+0xba80>
    e560:	ldr	r0, [r5, #32]
    e564:	mov	r1, r4
    e568:	bl	285c <realloc@plt>
    e56c:	cmp	r0, #0
    e570:	beq	e7a8 <strspn@plt+0xba90>
    e574:	ldr	r1, [r5, #36]	; 0x24
    e578:	add	r3, sp, #72	; 0x48
    e57c:	ldrb	ip, [r5, #24]
    e580:	sub	r6, r3, #52	; 0x34
    e584:	rsb	r4, r1, r4
    e588:	str	r0, [r5, #32]
    e58c:	ubfx	ip, ip, #6, #1
    e590:	add	r0, r0, r1
    e594:	add	r1, sp, #4160	; 0x1040
    e598:	movw	r2, #61388	; 0xefcc
    e59c:	add	r1, r1, #8
    e5a0:	movt	r2, #65535	; 0xffff
    e5a4:	cmp	ip, #0
    e5a8:	str	r4, [r6, #4]
    e5ac:	str	r0, [r1, r2]
    e5b0:	bne	e6e0 <strspn@plt+0xb9c8>
    e5b4:	sub	lr, r3, #44	; 0x2c
    e5b8:	str	ip, [r3, #-44]	; 0xffffffd4
    e5bc:	str	ip, [r3, #-40]	; 0xffffffd8
    e5c0:	movw	r2, #16448	; 0x4040
    e5c4:	str	ip, [r3, #-20]	; 0xffffffec
    e5c8:	movt	r2, #16384	; 0x4000
    e5cc:	ldr	r0, [r5, #8]
    e5d0:	mov	r1, lr
    e5d4:	sub	r8, r3, #16
    e5d8:	mov	r4, #1
    e5dc:	movw	r3, #4108	; 0x100c
    e5e0:	str	r6, [lr, #8]
    e5e4:	str	r3, [lr, #20]
    e5e8:	str	r8, [lr, #16]
    e5ec:	str	r4, [lr, #12]
    e5f0:	bl	2c28 <recvmsg@plt>
    e5f4:	cmp	r0, #0
    e5f8:	movge	r3, r4
    e5fc:	blt	e768 <strspn@plt+0xba50>
    e600:	cmp	r0, #0
    e604:	beq	e7a0 <strspn@plt+0xba88>
    e608:	cmp	r3, #0
    e60c:	ldr	r3, [r5, #36]	; 0x24
    e610:	add	r0, r3, r0
    e614:	str	r0, [r5, #36]	; 0x24
    e618:	beq	e6b0 <strspn@plt+0xb998>
    e61c:	add	r6, sp, #28
    e620:	ldr	r3, [r6, #20]
    e624:	cmp	r3, #11
    e628:	bls	e6b0 <strspn@plt+0xb998>
    e62c:	ldr	r4, [r6, #16]
    e630:	cmp	r4, #0
    e634:	beq	e6b0 <strspn@plt+0xb998>
    e638:	ldr	sl, [pc, #380]	; e7bc <strspn@plt+0xbaa4>
    e63c:	ldr	r9, [pc, #380]	; e7c0 <strspn@plt+0xbaa8>
    e640:	ldr	r8, [pc, #380]	; e7c4 <strspn@plt+0xbaac>
    e644:	add	sl, pc, sl
    e648:	add	r9, pc, r9
    e64c:	add	r8, pc, r8
    e650:	ldr	fp, [r4, #4]
    e654:	cmp	fp, #1
    e658:	beq	e740 <strspn@plt+0xba28>
    e65c:	bl	331ec <strspn@plt+0x304d4>
    e660:	cmp	r0, #6
    e664:	bgt	e714 <strspn@plt+0xb9fc>
    e668:	ldr	r3, [r4]
    e66c:	cmp	r3, #11
    e670:	bls	e6b0 <strspn@plt+0xb998>
    e674:	add	r3, r3, #3
    e678:	ldr	r0, [r6, #16]
    e67c:	bic	r3, r3, #3
    e680:	ldr	r1, [r6, #20]
    e684:	add	r4, r4, r3
    e688:	add	r2, r4, #12
    e68c:	add	r3, r0, r1
    e690:	cmp	r3, r2
    e694:	bcc	e6b0 <strspn@plt+0xb998>
    e698:	ldr	r2, [r4]
    e69c:	add	r2, r2, #3
    e6a0:	bic	r2, r2, #3
    e6a4:	add	r2, r4, r2
    e6a8:	cmp	r3, r2
    e6ac:	bcs	e650 <strspn@plt+0xb938>
    e6b0:	mov	r0, r5
    e6b4:	bl	dcb4 <strspn@plt+0xaf9c>
    e6b8:	cmp	r0, #0
    e6bc:	moveq	r0, #1
    e6c0:	add	r3, sp, #8192	; 0x2000
    e6c4:	ldr	r2, [r3, #-4028]	; 0xfffff044
    e6c8:	ldr	r3, [r7]
    e6cc:	cmp	r2, r3
    e6d0:	bne	e7b0 <strspn@plt+0xba98>
    e6d4:	add	sp, sp, #4160	; 0x1040
    e6d8:	add	sp, sp, #12
    e6dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e6e0:	mov	r1, r6
    e6e4:	ldr	r0, [r5, #8]
    e6e8:	mov	r2, #1
    e6ec:	bl	2bb0 <readv@plt>
    e6f0:	cmp	r0, #0
    e6f4:	movge	r3, #0
    e6f8:	bge	e600 <strspn@plt+0xb8e8>
    e6fc:	bl	2a9c <__errno_location@plt>
    e700:	ldr	r0, [r0]
    e704:	cmp	r0, #11
    e708:	rsbne	r0, r0, #0
    e70c:	moveq	r0, #0
    e710:	b	e6c0 <strspn@plt+0xb9a8>
    e714:	str	r9, [sp]
    e718:	mov	r1, #0
    e71c:	str	r8, [sp, #4]
    e720:	mov	r2, sl
    e724:	str	fp, [sp, #8]
    e728:	mov	r3, #572	; 0x23c
    e72c:	ldr	ip, [r4, #8]
    e730:	mov	r0, #7
    e734:	str	ip, [sp, #12]
    e738:	bl	32aa8 <strspn@plt+0x2fd90>
    e73c:	b	e668 <strspn@plt+0xb950>
    e740:	ldr	r3, [r4, #8]
    e744:	cmp	r3, #1
    e748:	bne	e65c <strspn@plt+0xb944>
    e74c:	ldr	r1, [r4]
    e750:	add	r0, r4, #12
    e754:	sub	r1, r1, #12
    e758:	lsr	r1, r1, #2
    e75c:	bl	2b018 <strspn@plt+0x28300>
    e760:	mvn	r0, #4
    e764:	b	e6c0 <strspn@plt+0xb9a8>
    e768:	bl	2a9c <__errno_location@plt>
    e76c:	ldr	r0, [r0]
    e770:	cmp	r0, #88	; 0x58
    e774:	bne	e704 <strspn@plt+0xb9ec>
    e778:	ldrb	r3, [r5, #24]
    e77c:	mov	r1, r6
    e780:	mov	r2, r4
    e784:	ldr	r0, [r5, #8]
    e788:	orr	r3, r3, #64	; 0x40
    e78c:	strb	r3, [r5, #24]
    e790:	bl	2bb0 <readv@plt>
    e794:	b	e6f0 <strspn@plt+0xb9d8>
    e798:	mvn	r0, #104	; 0x68
    e79c:	b	e6c0 <strspn@plt+0xb9a8>
    e7a0:	mvn	r0, #103	; 0x67
    e7a4:	b	e6c0 <strspn@plt+0xb9a8>
    e7a8:	mvn	r0, #11
    e7ac:	b	e6c0 <strspn@plt+0xb9a8>
    e7b0:	bl	2838 <__stack_chk_fail@plt>
    e7b4:	andeq	r6, r4, ip, asr r8
    e7b8:	andeq	r0, r0, r8, asr #4
    e7bc:	ldrdeq	r9, [r2], -r4
    e7c0:	andeq	r9, r2, ip, ror #25
    e7c4:			; <UNDEFINED> instruction: 0x0002a1b8
    e7c8:	push	{r4, lr}
    e7cc:	subs	r4, r0, #0
    e7d0:	beq	e7f8 <strspn@plt+0xbae0>
    e7d4:	ldr	r3, [r4, #4]
    e7d8:	cmp	r3, #2
    e7dc:	bne	e818 <strspn@plt+0xbb00>
    e7e0:	bl	dcb4 <strspn@plt+0xaf9c>
    e7e4:	cmp	r0, #0
    e7e8:	popne	{r4, pc}
    e7ec:	mov	r0, r4
    e7f0:	pop	{r4, lr}
    e7f4:	b	e510 <strspn@plt+0xb7f8>
    e7f8:	ldr	r0, [pc, #56]	; e838 <strspn@plt+0xbb20>
    e7fc:	mov	r2, #508	; 0x1fc
    e800:	ldr	r1, [pc, #52]	; e83c <strspn@plt+0xbb24>
    e804:	ldr	r3, [pc, #52]	; e840 <strspn@plt+0xbb28>
    e808:	add	r0, pc, r0
    e80c:	add	r1, pc, r1
    e810:	add	r3, pc, r3
    e814:	bl	32874 <strspn@plt+0x2fb5c>
    e818:	ldr	r0, [pc, #36]	; e844 <strspn@plt+0xbb2c>
    e81c:	movw	r2, #509	; 0x1fd
    e820:	ldr	r1, [pc, #32]	; e848 <strspn@plt+0xbb30>
    e824:	ldr	r3, [pc, #32]	; e84c <strspn@plt+0xbb34>
    e828:	add	r0, pc, r0
    e82c:	add	r1, pc, r1
    e830:	add	r3, pc, r3
    e834:	bl	32874 <strspn@plt+0x2fb5c>
    e838:	andeq	r8, r2, ip
    e83c:	andeq	r9, r2, ip, lsl #24
    e840:	andeq	sl, r2, r4, lsl #5
    e844:			; <UNDEFINED> instruction: 0x00029fbc
    e848:	andeq	r9, r2, ip, ror #23
    e84c:	andeq	sl, r2, r4, ror #4
    e850:	ldr	r3, [r0, #356]	; 0x164
    e854:	cmp	r3, #2
    e858:	bhi	e880 <strspn@plt+0xbb68>
    e85c:	add	r2, r0, r3, lsl #3
    e860:	ldr	r0, [r2, #336]	; 0x150
    e864:	add	r3, r3, #1
    e868:	add	r2, r2, #8
    e86c:	cmp	r0, #0
    e870:	bne	e888 <strspn@plt+0xbb70>
    e874:	cmp	r3, #3
    e878:	bne	e860 <strspn@plt+0xbb48>
    e87c:	bx	lr
    e880:	mov	r0, #0
    e884:	bx	lr
    e888:	mov	r0, #1
    e88c:	bx	lr
    e890:	ldr	r3, [pc, #244]	; e98c <strspn@plt+0xbc74>
    e894:	ldr	r2, [pc, #244]	; e990 <strspn@plt+0xbc78>
    e898:	add	r3, pc, r3
    e89c:	push	{r4, r5, r6, lr}
    e8a0:	subs	r4, r0, #0
    e8a4:	ldr	r6, [r3, r2]
    e8a8:	sub	sp, sp, #16
    e8ac:	ldr	r3, [r6]
    e8b0:	str	r3, [sp, #12]
    e8b4:	beq	e968 <strspn@plt+0xbc50>
    e8b8:	ldrb	r3, [r4, #24]
    e8bc:	add	r5, sp, #16
    e8c0:	mov	r2, #4
    e8c4:	ldr	r0, [r4, #8]
    e8c8:	eor	r3, r3, r2
    e8cc:	str	r2, [sp]
    e8d0:	ubfx	r3, r3, #2, #1
    e8d4:	mov	r1, #1
    e8d8:	str	r3, [r5, #-8]!
    e8dc:	mov	r2, #16
    e8e0:	mov	r3, r5
    e8e4:	bl	2700 <setsockopt@plt>
    e8e8:	ldrb	r3, [r4, #24]
    e8ec:	ldr	r0, [r4, #8]
    e8f0:	mov	r2, #4
    e8f4:	tst	r3, #4
    e8f8:	mov	r1, #1
    e8fc:	mov	r3, r5
    e900:	ldreq	ip, [r4, #976]	; 0x3d0
    e904:	movne	ip, #0
    e908:	str	r2, [sp]
    e90c:	mov	r2, #34	; 0x22
    e910:	ubfxeq	ip, ip, #11, #1
    e914:	str	ip, [sp, #8]
    e918:	bl	2700 <setsockopt@plt>
    e91c:	mov	r1, #8388608	; 0x800000
    e920:	ldr	r0, [r4, #8]
    e924:	bl	2cf14 <strspn@plt+0x2a1fc>
    e928:	mov	r1, #8388608	; 0x800000
    e92c:	ldr	r0, [r4, #12]
    e930:	bl	2ce20 <strspn@plt+0x2a108>
    e934:	ldr	ip, [sp, #12]
    e938:	ldr	r0, [r6]
    e93c:	mov	r1, #1
    e940:	ldrb	r3, [r4, #24]
    e944:	mov	r2, #0
    e948:	cmp	ip, r0
    e94c:	str	r1, [r4, #16]
    e950:	bfc	r3, #0, #1
    e954:	str	r2, [r4, #20]
    e958:	strb	r3, [r4, #24]
    e95c:	bne	e988 <strspn@plt+0xbc70>
    e960:	add	sp, sp, #16
    e964:	pop	{r4, r5, r6, pc}
    e968:	ldr	r0, [pc, #36]	; e994 <strspn@plt+0xbc7c>
    e96c:	movw	r2, #585	; 0x249
    e970:	ldr	r1, [pc, #32]	; e998 <strspn@plt+0xbc80>
    e974:	ldr	r3, [pc, #32]	; e99c <strspn@plt+0xbc84>
    e978:	add	r0, pc, r0
    e97c:	add	r1, pc, r1
    e980:	add	r3, pc, r3
    e984:	bl	32874 <strspn@plt+0x2fb5c>
    e988:	bl	2838 <__stack_chk_fail@plt>
    e98c:	ldrdeq	r6, [r4], -ip
    e990:	andeq	r0, r0, r8, asr #4
    e994:	muleq	r2, ip, lr
    e998:	muleq	r2, ip, sl
    e99c:	andeq	r9, r2, r4, lsl #18
    e9a0:	ldr	r3, [pc, #708]	; ec6c <strspn@plt+0xbf54>
    e9a4:	ldr	r2, [pc, #708]	; ec70 <strspn@plt+0xbf58>
    e9a8:	add	r3, pc, r3
    e9ac:	push	{r4, r5, r6, r7, r8, r9, lr}
    e9b0:	subs	r6, r0, #0
    e9b4:	ldr	r7, [r3, r2]
    e9b8:	sub	sp, sp, #36	; 0x24
    e9bc:	ldr	r3, [r7]
    e9c0:	str	r3, [sp, #28]
    e9c4:	beq	ec2c <strspn@plt+0xbf14>
    e9c8:	add	r1, r6, #376	; 0x178
    e9cc:	ldr	r0, [r6, #8]
    e9d0:	bl	2dfc0 <strspn@plt+0x2b2a8>
    e9d4:	ldrb	r3, [r6, #24]
    e9d8:	add	r1, r6, #388	; 0x184
    e9dc:	mvn	r2, r0
    e9e0:	ldr	r0, [r6, #8]
    e9e4:	lsr	r2, r2, #31
    e9e8:	bfi	r3, r2, #3, #1
    e9ec:	strb	r3, [r6, #24]
    e9f0:	bl	2e0fc <strspn@plt+0x2b3e4>
    e9f4:	adds	r3, r0, #95	; 0x5f
    e9f8:	mov	r4, r0
    e9fc:	movne	r3, #1
    ea00:	ands	r3, r3, r0, lsr #31
    ea04:	beq	ea14 <strspn@plt+0xbcfc>
    ea08:	bl	331ec <strspn@plt+0x304d4>
    ea0c:	cmp	r0, #6
    ea10:	bgt	eb5c <strspn@plt+0xbe44>
    ea14:	mov	r3, #2
    ea18:	mov	r0, #1
    ea1c:	str	r3, [r6, #4]
    ea20:	movw	r4, #30784	; 0x7840
    ea24:	bl	2ec10 <strspn@plt+0x2bef8>
    ea28:	movt	r4, #381	; 0x17d
    ea2c:	mov	ip, #368	; 0x170
    ea30:	mov	r2, #0
    ea34:	mov	r5, #0
    ea38:	mov	r3, r2
    ea3c:	adds	r4, r4, r0
    ea40:	ldr	r0, [r6, #8]
    ea44:	adc	r5, r5, r1
    ea48:	mov	r1, #1
    ea4c:	strd	r4, [r6, ip]
    ea50:	bl	29d2c <strspn@plt+0x27014>
    ea54:	cmp	r0, #0
    ea58:	ble	eb90 <strspn@plt+0xbe78>
    ea5c:	ldr	r0, [r6, #12]
    ea60:	ldr	r3, [r6, #8]
    ea64:	cmp	r0, r3
    ea68:	beq	eaa0 <strspn@plt+0xbd88>
    ea6c:	mov	r2, #0
    ea70:	mov	r1, #1
    ea74:	mov	r3, r2
    ea78:	bl	29d2c <strspn@plt+0x27014>
    ea7c:	cmp	r0, #0
    ea80:	bgt	eaa0 <strspn@plt+0xbd88>
    ea84:	mov	ip, #968	; 0x3c8
    ea88:	mvn	r0, #1
    ea8c:	ldrd	r2, [r6, ip]
    ea90:	mvn	r1, #0
    ea94:	and	r2, r2, r0
    ea98:	and	r3, r3, r1
    ea9c:	strd	r2, [r6, ip]
    eaa0:	ldrb	r3, [r6, #24]
    eaa4:	tst	r3, #16
    eaa8:	bne	ebb0 <strspn@plt+0xbe98>
    eaac:	tst	r3, #32
    eab0:	beq	ebbc <strspn@plt+0xbea4>
    eab4:	ldr	r0, [pc, #440]	; ec74 <strspn@plt+0xbf5c>
    eab8:	mov	r1, #9
    eabc:	mov	r4, #9
    eac0:	add	r0, pc, r0
    eac4:	bl	2bef0 <strspn@plt+0x291d8>
    eac8:	ldr	r1, [pc, #424]	; ec78 <strspn@plt+0xbf60>
    eacc:	add	r1, pc, r1
    ead0:	mov	r5, r0
    ead4:	str	r0, [r6, #360]	; 0x168
    ead8:	cmp	r5, #0
    eadc:	beq	ec20 <strspn@plt+0xbf08>
    eae0:	mov	r0, #968	; 0x3c8
    eae4:	mov	r2, #1
    eae8:	ldrd	r8, [r6, r0]
    eaec:	mov	r3, #0
    eaf0:	and	r2, r2, r8
    eaf4:	and	r3, r3, r9
    eaf8:	ldr	r8, [pc, #380]	; ec7c <strspn@plt+0xbf64>
    eafc:	orrs	r0, r2, r3
    eb00:	add	r8, pc, r8
    eb04:	ldreq	r8, [pc, #372]	; ec80 <strspn@plt+0xbf68>
    eb08:	addeq	r8, pc, r8
    eb0c:	str	r1, [r6, #332]	; 0x14c
    eb10:	add	r0, r1, #1
    eb14:	bl	2a54 <strlen@plt>
    eb18:	lsl	r4, r4, #1
    eb1c:	str	r5, [r6, #340]	; 0x154
    eb20:	str	r4, [r6, #344]	; 0x158
    eb24:	str	r8, [r6, #348]	; 0x15c
    eb28:	add	r3, r0, #1
    eb2c:	mov	r0, r8
    eb30:	str	r3, [r6, #336]	; 0x150
    eb34:	bl	2a54 <strlen@plt>
    eb38:	str	r0, [r6, #352]	; 0x160
    eb3c:	mov	r0, r6
    eb40:	bl	e354 <strspn@plt+0xb63c>
    eb44:	ldr	r2, [sp, #28]
    eb48:	ldr	r3, [r7]
    eb4c:	cmp	r2, r3
    eb50:	bne	ec28 <strspn@plt+0xbf10>
    eb54:	add	sp, sp, #36	; 0x24
    eb58:	pop	{r4, r5, r6, r7, r8, r9, pc}
    eb5c:	ldr	lr, [pc, #288]	; ec84 <strspn@plt+0xbf6c>
    eb60:	mov	r1, r4
    eb64:	ldr	ip, [pc, #284]	; ec88 <strspn@plt+0xbf70>
    eb68:	movw	r3, #615	; 0x267
    eb6c:	ldr	r2, [pc, #280]	; ec8c <strspn@plt+0xbf74>
    eb70:	add	lr, pc, lr
    eb74:	add	ip, pc, ip
    eb78:	str	lr, [sp]
    eb7c:	add	r2, pc, r2
    eb80:	str	ip, [sp, #4]
    eb84:	mov	r0, #7
    eb88:	bl	32aa8 <strspn@plt+0x2fd90>
    eb8c:	b	ea14 <strspn@plt+0xbcfc>
    eb90:	mov	ip, #968	; 0x3c8
    eb94:	mvn	r0, #1
    eb98:	ldrd	r2, [r6, ip]
    eb9c:	mvn	r1, #0
    eba0:	and	r2, r2, r0
    eba4:	and	r3, r3, r1
    eba8:	strd	r2, [r6, ip]
    ebac:	b	ea5c <strspn@plt+0xbd44>
    ebb0:	mov	r0, r6
    ebb4:	bl	e7c8 <strspn@plt+0xbab0>
    ebb8:	b	eb44 <strspn@plt+0xbe2c>
    ebbc:	bl	28a4 <geteuid@plt>
    ebc0:	add	r5, sp, #12
    ebc4:	ldr	ip, [pc, #196]	; ec90 <strspn@plt+0xbf78>
    ebc8:	mov	r1, #13
    ebcc:	mov	r3, r1
    ebd0:	mov	r2, #1
    ebd4:	add	ip, pc, ip
    ebd8:	str	ip, [sp]
    ebdc:	str	r0, [sp, #4]
    ebe0:	mov	r0, r5
    ebe4:	bl	2d0c <__snprintf_chk@plt>
    ebe8:	cmp	r0, #12
    ebec:	bhi	ec4c <strspn@plt+0xbf34>
    ebf0:	mov	r0, r5
    ebf4:	bl	2a54 <strlen@plt>
    ebf8:	mov	r4, r0
    ebfc:	mov	r0, r5
    ec00:	mov	r1, r4
    ec04:	bl	2bef0 <strspn@plt+0x291d8>
    ec08:	ldr	r1, [pc, #132]	; ec94 <strspn@plt+0xbf7c>
    ec0c:	add	r1, pc, r1
    ec10:	add	r1, r1, #20
    ec14:	mov	r5, r0
    ec18:	str	r0, [r6, #360]	; 0x168
    ec1c:	b	ead8 <strspn@plt+0xbdc0>
    ec20:	mvn	r0, #11
    ec24:	b	eb44 <strspn@plt+0xbe2c>
    ec28:	bl	2838 <__stack_chk_fail@plt>
    ec2c:	ldr	r0, [pc, #100]	; ec98 <strspn@plt+0xbf80>
    ec30:	mov	r2, #660	; 0x294
    ec34:	ldr	r1, [pc, #96]	; ec9c <strspn@plt+0xbf84>
    ec38:	ldr	r3, [pc, #96]	; eca0 <strspn@plt+0xbf88>
    ec3c:	add	r0, pc, r0
    ec40:	add	r1, pc, r1
    ec44:	add	r3, pc, r3
    ec48:	bl	32874 <strspn@plt+0x2fb5c>
    ec4c:	ldr	r0, [pc, #80]	; eca4 <strspn@plt+0xbf8c>
    ec50:	movw	r2, #635	; 0x27b
    ec54:	ldr	r1, [pc, #76]	; eca8 <strspn@plt+0xbf90>
    ec58:	ldr	r3, [pc, #76]	; ecac <strspn@plt+0xbf94>
    ec5c:	add	r0, pc, r0
    ec60:	add	r1, pc, r1
    ec64:	add	r3, pc, r3
    ec68:	bl	32874 <strspn@plt+0x2fb5c>
    ec6c:	andeq	r6, r4, ip, asr #7
    ec70:	andeq	r0, r0, r8, asr #4
    ec74:	ldrdeq	r9, [r2], -r8
    ec78:	muleq	r2, r4, r7
    ec7c:	andeq	r9, r2, ip, lsr sp
    ec80:	andeq	r9, r2, r4, asr sp
    ec84:	andeq	r9, r2, r8, lsl #17
    ec88:	strdeq	r9, [r2], -r4
    ec8c:	muleq	r2, ip, r8
    ec90:	andeq	r0, r3, r8, ror #12
    ec94:	andeq	r9, r2, r4, asr r6
    ec98:	ldrdeq	r7, [r2], -r8
    ec9c:	ldrdeq	r9, [r2], -r8
    eca0:	andeq	r9, r2, r4, lsl #15
    eca4:	andeq	r9, r2, r8, asr #24
    eca8:			; <UNDEFINED> instruction: 0x000297b8
    ecac:	muleq	r2, r8, r6
    ecb0:	push	{r4, lr}
    ecb4:	subs	r4, r0, #0
    ecb8:	beq	ed5c <strspn@plt+0xc044>
    ecbc:	ldr	r3, [r4, #8]
    ecc0:	cmp	r3, #0
    ecc4:	bge	edbc <strspn@plt+0xc0a4>
    ecc8:	ldr	r3, [r4, #12]
    eccc:	cmp	r3, #0
    ecd0:	bge	ed9c <strspn@plt+0xc084>
    ecd4:	ldrh	r0, [r4, #148]	; 0x94
    ecd8:	cmp	r0, #0
    ecdc:	beq	ed7c <strspn@plt+0xc064>
    ece0:	movw	r1, #2049	; 0x801
    ece4:	mov	r2, #0
    ece8:	movt	r1, #8
    ecec:	bl	2c64 <socket@plt>
    ecf0:	cmp	r0, #0
    ecf4:	str	r0, [r4, #8]
    ecf8:	blt	ed44 <strspn@plt+0xc02c>
    ecfc:	str	r0, [r4, #12]
    ed00:	mov	r0, r4
    ed04:	bl	e890 <strspn@plt+0xbb78>
    ed08:	ldr	r0, [r4, #8]
    ed0c:	add	r1, r4, #148	; 0x94
    ed10:	ldr	r2, [r4, #276]	; 0x114
    ed14:	bl	2cf4 <connect@plt>
    ed18:	cmp	r0, #0
    ed1c:	blt	ed2c <strspn@plt+0xc014>
    ed20:	mov	r0, r4
    ed24:	pop	{r4, lr}
    ed28:	b	e9a0 <strspn@plt+0xbc88>
    ed2c:	bl	2a9c <__errno_location@plt>
    ed30:	ldr	r0, [r0]
    ed34:	cmp	r0, #115	; 0x73
    ed38:	beq	ed54 <strspn@plt+0xc03c>
    ed3c:	rsb	r0, r0, #0
    ed40:	pop	{r4, pc}
    ed44:	bl	2a9c <__errno_location@plt>
    ed48:	ldr	r0, [r0]
    ed4c:	rsb	r0, r0, #0
    ed50:	pop	{r4, pc}
    ed54:	mov	r0, #1
    ed58:	pop	{r4, pc}
    ed5c:	ldr	r0, [pc, #120]	; eddc <strspn@plt+0xc0c4>
    ed60:	movw	r2, #683	; 0x2ab
    ed64:	ldr	r1, [pc, #116]	; ede0 <strspn@plt+0xc0c8>
    ed68:	ldr	r3, [pc, #116]	; ede4 <strspn@plt+0xc0cc>
    ed6c:	add	r0, pc, r0
    ed70:	add	r1, pc, r1
    ed74:	add	r3, pc, r3
    ed78:	bl	32874 <strspn@plt+0x2fb5c>
    ed7c:	ldr	r0, [pc, #100]	; ede8 <strspn@plt+0xc0d0>
    ed80:	movw	r2, #686	; 0x2ae
    ed84:	ldr	r1, [pc, #96]	; edec <strspn@plt+0xc0d4>
    ed88:	ldr	r3, [pc, #96]	; edf0 <strspn@plt+0xc0d8>
    ed8c:	add	r0, pc, r0
    ed90:	add	r1, pc, r1
    ed94:	add	r3, pc, r3
    ed98:	bl	32874 <strspn@plt+0x2fb5c>
    ed9c:	ldr	r0, [pc, #80]	; edf4 <strspn@plt+0xc0dc>
    eda0:	movw	r2, #685	; 0x2ad
    eda4:	ldr	r1, [pc, #76]	; edf8 <strspn@plt+0xc0e0>
    eda8:	ldr	r3, [pc, #76]	; edfc <strspn@plt+0xc0e4>
    edac:	add	r0, pc, r0
    edb0:	add	r1, pc, r1
    edb4:	add	r3, pc, r3
    edb8:	bl	32874 <strspn@plt+0x2fb5c>
    edbc:	ldr	r0, [pc, #60]	; ee00 <strspn@plt+0xc0e8>
    edc0:	mov	r2, #684	; 0x2ac
    edc4:	ldr	r1, [pc, #56]	; ee04 <strspn@plt+0xc0ec>
    edc8:	ldr	r3, [pc, #56]	; ee08 <strspn@plt+0xc0f0>
    edcc:	add	r0, pc, r0
    edd0:	add	r1, pc, r1
    edd4:	add	r3, pc, r3
    edd8:	bl	32874 <strspn@plt+0x2fb5c>
    eddc:	andeq	r7, r2, r8, lsr #21
    ede0:	andeq	r9, r2, r8, lsr #13
    ede4:	strdeq	r9, [r2], -r0
    ede8:	muleq	r2, r0, fp
    edec:	andeq	r9, r2, r8, lsl #13
    edf0:	ldrdeq	r9, [r2], -r0
    edf4:	andeq	r9, r2, ip, asr fp
    edf8:	andeq	r9, r2, r8, ror #12
    edfc:			; <UNDEFINED> instruction: 0x000295b0
    ee00:	andeq	r9, r2, ip, lsr #22
    ee04:	andeq	r9, r2, r8, asr #12
    ee08:	muleq	r2, r0, r5
    ee0c:	ldr	r3, [pc, #572]	; f050 <strspn@plt+0xc338>
    ee10:	ldr	r2, [pc, #572]	; f054 <strspn@plt+0xc33c>
    ee14:	add	r3, pc, r3
    ee18:	push	{r4, r5, r6, r7, lr}
    ee1c:	subs	r4, r0, #0
    ee20:	ldr	r5, [r3, r2]
    ee24:	sub	sp, sp, #28
    ee28:	ldr	r3, [r5]
    ee2c:	str	r3, [sp, #20]
    ee30:	beq	ef90 <strspn@plt+0xc278>
    ee34:	ldr	r3, [r4, #8]
    ee38:	cmp	r3, #0
    ee3c:	bge	eff0 <strspn@plt+0xc2d8>
    ee40:	ldr	r3, [r4, #12]
    ee44:	cmp	r3, #0
    ee48:	bge	efd0 <strspn@plt+0xc2b8>
    ee4c:	ldr	r3, [r4, #408]	; 0x198
    ee50:	cmp	r3, #0
    ee54:	beq	efb0 <strspn@plt+0xc298>
    ee58:	add	r6, sp, #4
    ee5c:	movw	r1, #2049	; 0x801
    ee60:	mov	r0, #1
    ee64:	movt	r1, #8
    ee68:	mov	r3, r6
    ee6c:	mov	r2, #0
    ee70:	bl	2868 <socketpair@plt>
    ee74:	cmp	r0, #0
    ee78:	blt	ef7c <strspn@plt+0xc264>
    ee7c:	bl	2ba4 <fork@plt>
    ee80:	subs	r7, r0, #0
    ee84:	blt	ef74 <strspn@plt+0xc25c>
    ee88:	bne	ef38 <strspn@plt+0xc220>
    ee8c:	bl	2bdd4 <strspn@plt+0x290bc>
    ee90:	mov	r1, #1
    ee94:	add	r0, sp, #8
    ee98:	bl	2c1d0 <strspn@plt+0x294b8>
    ee9c:	mov	r2, r7
    eea0:	mov	r1, r7
    eea4:	ldr	r0, [sp, #8]
    eea8:	bl	27e4 <dup3@plt>
    eeac:	subs	r2, r0, #0
    eeb0:	bne	f010 <strspn@plt+0xc2f8>
    eeb4:	ldr	r0, [sp, #8]
    eeb8:	mov	r1, #1
    eebc:	bl	27e4 <dup3@plt>
    eec0:	cmp	r0, #1
    eec4:	bne	f030 <strspn@plt+0xc318>
    eec8:	ldr	r0, [sp, #8]
    eecc:	cmp	r0, #1
    eed0:	bls	eed8 <strspn@plt+0xc1c0>
    eed4:	bl	2afb0 <strspn@plt+0x28298>
    eed8:	mov	r0, #0
    eedc:	mov	r1, r0
    eee0:	bl	2c140 <strspn@plt+0x29428>
    eee4:	mov	r1, #0
    eee8:	mov	r0, #1
    eeec:	bl	2c140 <strspn@plt+0x29428>
    eef0:	mov	r0, #0
    eef4:	mov	r1, r0
    eef8:	bl	2c0b0 <strspn@plt+0x29398>
    eefc:	mov	r1, #0
    ef00:	mov	r0, #1
    ef04:	bl	2c0b0 <strspn@plt+0x29398>
    ef08:	ldr	r3, [r4, #412]	; 0x19c
    ef0c:	cmp	r3, #0
    ef10:	addeq	r1, sp, #12
    ef14:	streq	r3, [sp, #16]
    ef18:	ldreq	r2, [r4, #408]	; 0x198
    ef1c:	movne	r1, r3
    ef20:	ldrne	r0, [r4, #408]	; 0x198
    ef24:	moveq	r0, r2
    ef28:	streq	r2, [sp, #12]
    ef2c:	bl	27cc <execvp@plt>
    ef30:	mov	r0, #1
    ef34:	bl	27a8 <_exit@plt>
    ef38:	ldr	r0, [sp, #8]
    ef3c:	bl	2afb0 <strspn@plt+0x28298>
    ef40:	ldr	r3, [sp, #4]
    ef44:	mov	r0, r4
    ef48:	str	r3, [r4, #8]
    ef4c:	str	r3, [r4, #12]
    ef50:	bl	e890 <strspn@plt+0xbb78>
    ef54:	mov	r0, r4
    ef58:	bl	e9a0 <strspn@plt+0xbc88>
    ef5c:	ldr	r2, [sp, #20]
    ef60:	ldr	r3, [r5]
    ef64:	cmp	r2, r3
    ef68:	bne	ef8c <strspn@plt+0xc274>
    ef6c:	add	sp, sp, #28
    ef70:	pop	{r4, r5, r6, r7, pc}
    ef74:	mov	r0, r6
    ef78:	bl	2c4d0 <strspn@plt+0x297b8>
    ef7c:	bl	2a9c <__errno_location@plt>
    ef80:	ldr	r0, [r0]
    ef84:	rsb	r0, r0, #0
    ef88:	b	ef5c <strspn@plt+0xc244>
    ef8c:	bl	2838 <__stack_chk_fail@plt>
    ef90:	ldr	r0, [pc, #192]	; f058 <strspn@plt+0xc340>
    ef94:	movw	r2, #711	; 0x2c7
    ef98:	ldr	r1, [pc, #188]	; f05c <strspn@plt+0xc344>
    ef9c:	ldr	r3, [pc, #188]	; f060 <strspn@plt+0xc348>
    efa0:	add	r0, pc, r0
    efa4:	add	r1, pc, r1
    efa8:	add	r3, pc, r3
    efac:	bl	32874 <strspn@plt+0x2fb5c>
    efb0:	ldr	r0, [pc, #172]	; f064 <strspn@plt+0xc34c>
    efb4:	movw	r2, #714	; 0x2ca
    efb8:	ldr	r1, [pc, #168]	; f068 <strspn@plt+0xc350>
    efbc:	ldr	r3, [pc, #168]	; f06c <strspn@plt+0xc354>
    efc0:	add	r0, pc, r0
    efc4:	add	r1, pc, r1
    efc8:	add	r3, pc, r3
    efcc:	bl	32874 <strspn@plt+0x2fb5c>
    efd0:	ldr	r0, [pc, #152]	; f070 <strspn@plt+0xc358>
    efd4:	movw	r2, #713	; 0x2c9
    efd8:	ldr	r1, [pc, #148]	; f074 <strspn@plt+0xc35c>
    efdc:	ldr	r3, [pc, #148]	; f078 <strspn@plt+0xc360>
    efe0:	add	r0, pc, r0
    efe4:	add	r1, pc, r1
    efe8:	add	r3, pc, r3
    efec:	bl	32874 <strspn@plt+0x2fb5c>
    eff0:	ldr	r0, [pc, #132]	; f07c <strspn@plt+0xc364>
    eff4:	mov	r2, #712	; 0x2c8
    eff8:	ldr	r1, [pc, #128]	; f080 <strspn@plt+0xc368>
    effc:	ldr	r3, [pc, #128]	; f084 <strspn@plt+0xc36c>
    f000:	add	r0, pc, r0
    f004:	add	r1, pc, r1
    f008:	add	r3, pc, r3
    f00c:	bl	32874 <strspn@plt+0x2fb5c>
    f010:	ldr	r0, [pc, #112]	; f088 <strspn@plt+0xc370>
    f014:	mov	r2, #732	; 0x2dc
    f018:	ldr	r1, [pc, #108]	; f08c <strspn@plt+0xc374>
    f01c:	ldr	r3, [pc, #108]	; f090 <strspn@plt+0xc378>
    f020:	add	r0, pc, r0
    f024:	add	r1, pc, r1
    f028:	add	r3, pc, r3
    f02c:	bl	32874 <strspn@plt+0x2fb5c>
    f030:	ldr	r0, [pc, #92]	; f094 <strspn@plt+0xc37c>
    f034:	movw	r2, #733	; 0x2dd
    f038:	ldr	r1, [pc, #88]	; f098 <strspn@plt+0xc380>
    f03c:	ldr	r3, [pc, #88]	; f09c <strspn@plt+0xc384>
    f040:	add	r0, pc, r0
    f044:	add	r1, pc, r1
    f048:	add	r3, pc, r3
    f04c:	bl	32874 <strspn@plt+0x2fb5c>
    f050:	andeq	r5, r4, r0, ror #30
    f054:	andeq	r0, r0, r8, asr #4
    f058:	andeq	r7, r2, r4, ror r8
    f05c:	andeq	r9, r2, r4, ror r4
    f060:	andeq	r9, r2, r0, lsl r4
    f064:	andeq	r9, r2, ip, ror r9
    f068:	andeq	r9, r2, r4, asr r4
    f06c:	strdeq	r9, [r2], -r0
    f070:	andeq	r9, r2, r8, lsr #18
    f074:	andeq	r9, r2, r4, lsr r4
    f078:	ldrdeq	r9, [r2], -r0
    f07c:	strdeq	r9, [r2], -r8
    f080:	andeq	r9, r2, r4, lsl r4
    f084:			; <UNDEFINED> instruction: 0x000293b0
    f088:	andeq	r9, r2, ip, lsr #18
    f08c:	strdeq	r9, [r2], -r4
    f090:	muleq	r2, r0, r3
    f094:	andeq	r9, r2, r8, lsr r9
    f098:	ldrdeq	r9, [r2], -r4
    f09c:	andeq	r9, r2, r0, ror r3
    f0a0:	push	{r4, lr}
    f0a4:	subs	r4, r0, #0
    f0a8:	beq	f0bc <strspn@plt+0xc3a4>
    f0ac:	bl	e890 <strspn@plt+0xbb78>
    f0b0:	mov	r0, r4
    f0b4:	pop	{r4, lr}
    f0b8:	b	e9a0 <strspn@plt+0xbc88>
    f0bc:	ldr	r0, [pc, #24]	; f0dc <strspn@plt+0xc3c4>
    f0c0:	movw	r2, #762	; 0x2fa
    f0c4:	ldr	r1, [pc, #20]	; f0e0 <strspn@plt+0xc3c8>
    f0c8:	ldr	r3, [pc, #20]	; f0e4 <strspn@plt+0xc3cc>
    f0cc:	add	r0, pc, r0
    f0d0:	add	r1, pc, r1
    f0d4:	add	r3, pc, r3
    f0d8:	bl	32874 <strspn@plt+0x2fb5c>
    f0dc:	andeq	r7, r2, r8, asr #14
    f0e0:	andeq	r9, r2, r8, asr #6
    f0e4:	andeq	r9, r2, r4, ror #18
    f0e8:	ldr	r3, [pc, #968]	; f4b8 <strspn@plt+0xc7a0>
    f0ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f0f0:	subs	r9, r0, #0
    f0f4:	add	fp, sp, #32
    f0f8:	ldr	r0, [pc, #956]	; f4bc <strspn@plt+0xc7a4>
    f0fc:	sub	sp, sp, #44	; 0x2c
    f100:	add	r3, pc, r3
    f104:	mov	r4, r1
    f108:	mov	r7, r2
    f10c:	ldr	r8, [r3, r0]
    f110:	ldr	r3, [r8]
    f114:	str	r3, [fp, #-40]	; 0xffffffd8
    f118:	beq	f3c8 <strspn@plt+0xc6b0>
    f11c:	cmp	r1, #0
    f120:	beq	f408 <strspn@plt+0xc6f0>
    f124:	cmp	r2, #0
    f128:	beq	f3e8 <strspn@plt+0xc6d0>
    f12c:	ldr	r3, [r9, #4]
    f130:	sub	r3, r3, #3
    f134:	cmp	r3, #1
    f138:	bhi	f428 <strspn@plt+0xc710>
    f13c:	ldr	r5, [r1, #260]	; 0x104
    f140:	ldr	r3, [r1, #264]	; 0x108
    f144:	add	r5, r5, #7
    f148:	ldr	r2, [r2]
    f14c:	bic	r5, r5, #7
    f150:	add	r3, r3, #16
    f154:	add	r3, r3, r5
    f158:	cmp	r2, r3
    f15c:	bcc	f17c <strspn@plt+0xc464>
    f160:	mov	r0, #0
    f164:	ldr	r2, [fp, #-40]	; 0xffffffd8
    f168:	ldr	r3, [r8]
    f16c:	cmp	r2, r3
    f170:	bne	f3c4 <strspn@plt+0xc6ac>
    f174:	sub	sp, fp, #32
    f178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f17c:	ldrb	r3, [r1, #240]	; 0xf0
    f180:	tst	r3, #1
    f184:	beq	f448 <strspn@plt+0xc730>
    f188:	ldr	r2, [r1, #428]	; 0x1ac
    f18c:	cmp	r2, #0
    f190:	bne	f270 <strspn@plt+0xc558>
    f194:	ldr	r3, [r1, #408]	; 0x198
    f198:	cmp	r3, #0
    f19c:	bne	f468 <strspn@plt+0xc750>
    f1a0:	ldr	sl, [r1, #316]	; 0x13c
    f1a4:	add	sl, sl, #1
    f1a8:	cmp	sl, #1
    f1ac:	addls	r3, r1, #412	; 0x19c
    f1b0:	strls	r3, [r1, #408]	; 0x198
    f1b4:	bls	f1f4 <strspn@plt+0xc4dc>
    f1b8:	mvn	r0, #0
    f1bc:	mov	r1, sl
    f1c0:	bl	352c4 <strspn@plt+0x325ac>
    f1c4:	cmp	r0, #7
    f1c8:	bls	f488 <strspn@plt+0xc770>
    f1cc:	lsl	r0, sl, #3
    f1d0:	bl	2994 <malloc@plt>
    f1d4:	cmp	r0, #0
    f1d8:	str	r0, [r4, #408]	; 0x198
    f1dc:	bne	f1f4 <strspn@plt+0xc4dc>
    f1e0:	mvn	r0, #11
    f1e4:	ldrb	r3, [r4, #240]	; 0xf0
    f1e8:	orr	r3, r3, #128	; 0x80
    f1ec:	strb	r3, [r4, #240]	; 0xf0
    f1f0:	b	f164 <strspn@plt+0xc44c>
    f1f4:	add	r2, r5, #16
    f1f8:	mov	r0, r4
    f1fc:	ldr	r1, [r4, #244]	; 0xf4
    f200:	bl	daa8 <strspn@plt+0xad90>
    f204:	cmp	r0, #0
    f208:	blt	f1e4 <strspn@plt+0xc4cc>
    f20c:	ldr	r3, [r4, #316]	; 0x13c
    f210:	add	r5, r4, #272	; 0x110
    f214:	cmp	r3, #0
    f218:	movne	r6, #0
    f21c:	bne	f250 <strspn@plt+0xc538>
    f220:	b	f264 <strspn@plt+0xc54c>
    f224:	mov	r0, r4
    f228:	ldr	r1, [r5, #4]
    f22c:	ldr	r2, [r5, #12]
    f230:	bl	daa8 <strspn@plt+0xad90>
    f234:	cmp	r0, #0
    f238:	blt	f1e4 <strspn@plt+0xc4cc>
    f23c:	ldr	r3, [r4, #316]	; 0x13c
    f240:	add	r6, r6, #1
    f244:	ldr	r5, [r5]
    f248:	cmp	r6, r3
    f24c:	bcs	f264 <strspn@plt+0xc54c>
    f250:	mov	r0, r5
    f254:	bl	199d0 <strspn@plt+0x16cb8>
    f258:	cmp	r0, #0
    f25c:	bge	f224 <strspn@plt+0xc50c>
    f260:	b	f1e4 <strspn@plt+0xc4cc>
    f264:	ldr	r2, [r4, #428]	; 0x1ac
    f268:	cmp	sl, r2
    f26c:	bne	f498 <strspn@plt+0xc780>
    f270:	lsl	r2, r2, #3
    f274:	ldr	r1, [r4, #408]	; 0x198
    f278:	add	r3, r2, #8
    f27c:	sub	sp, sp, r3
    f280:	mov	r0, sp
    f284:	mov	r5, sp
    f288:	bl	27c0 <memcpy@plt>
    f28c:	sub	r1, fp, #36	; 0x24
    f290:	mov	r3, #0
    f294:	mov	r0, sp
    f298:	str	r3, [r1, #-36]!	; 0xffffffdc
    f29c:	ldr	r2, [r7]
    f2a0:	bl	d274 <strspn@plt+0xa55c>
    f2a4:	ldrb	r3, [r9, #24]
    f2a8:	lsrs	r3, r3, #7
    f2ac:	beq	f2e4 <strspn@plt+0xc5cc>
    f2b0:	ldr	r0, [r9, #12]
    f2b4:	mov	r1, r5
    f2b8:	ldr	r2, [r4, #428]	; 0x1ac
    f2bc:	bl	2b5c <writev@plt>
    f2c0:	mov	r6, r0
    f2c4:	cmp	r6, #0
    f2c8:	bge	f330 <strspn@plt+0xc618>
    f2cc:	bl	2a9c <__errno_location@plt>
    f2d0:	ldr	r0, [r0]
    f2d4:	cmp	r0, #11
    f2d8:	rsbne	r0, r0, #0
    f2dc:	bne	f164 <strspn@plt+0xc44c>
    f2e0:	b	f160 <strspn@plt+0xc448>
    f2e4:	ldr	r2, [r4, #332]	; 0x14c
    f2e8:	str	r3, [fp, #-68]	; 0xffffffbc
    f2ec:	cmp	r2, #0
    f2f0:	str	r3, [fp, #-64]	; 0xffffffc0
    f2f4:	str	r3, [fp, #-60]	; 0xffffffc4
    f2f8:	str	r3, [fp, #-56]	; 0xffffffc8
    f2fc:	str	r3, [fp, #-52]	; 0xffffffcc
    f300:	str	r3, [fp, #-48]	; 0xffffffd0
    f304:	str	r3, [fp, #-44]	; 0xffffffd4
    f308:	bne	f344 <strspn@plt+0xc62c>
    f30c:	ldr	r3, [r4, #428]	; 0x1ac
    f310:	sub	r1, fp, #68	; 0x44
    f314:	ldr	r0, [r9, #12]
    f318:	movw	r2, #16448	; 0x4040
    f31c:	str	r5, [fp, #-60]	; 0xffffffc4
    f320:	str	r3, [fp, #-56]	; 0xffffffc8
    f324:	bl	27fc <sendmsg@plt>
    f328:	subs	r6, r0, #0
    f32c:	blt	f390 <strspn@plt+0xc678>
    f330:	ldr	r3, [r7]
    f334:	mov	r0, #1
    f338:	add	r6, r3, r6
    f33c:	str	r6, [r7]
    f340:	b	f164 <strspn@plt+0xc44c>
    f344:	lsl	r3, r2, #2
    f348:	mov	r1, #1
    f34c:	add	r3, r3, #26
    f350:	bic	r3, r3, #7
    f354:	sub	sp, sp, r3
    f358:	str	sp, [fp, #-52]	; 0xffffffcc
    f35c:	str	r1, [sp, #4]
    f360:	mov	r0, sp
    f364:	str	r1, [sp, #8]
    f368:	ldr	r3, [r4, #332]	; 0x14c
    f36c:	add	r3, r3, #3
    f370:	lsl	r3, r3, #2
    f374:	str	r3, [r0], #12
    f378:	ldr	r2, [r4, #332]	; 0x14c
    f37c:	ldr	r1, [r4, #336]	; 0x150
    f380:	str	r3, [fp, #-48]	; 0xffffffd0
    f384:	lsl	r2, r2, #2
    f388:	bl	27c0 <memcpy@plt>
    f38c:	b	f30c <strspn@plt+0xc5f4>
    f390:	bl	2a9c <__errno_location@plt>
    f394:	ldr	r3, [r0]
    f398:	cmp	r3, #88	; 0x58
    f39c:	bne	f2c4 <strspn@plt+0xc5ac>
    f3a0:	ldrb	r3, [r9, #24]
    f3a4:	mov	r1, r5
    f3a8:	ldr	r0, [r9, #12]
    f3ac:	orr	r3, r3, #128	; 0x80
    f3b0:	strb	r3, [r9, #24]
    f3b4:	ldr	r2, [r4, #428]	; 0x1ac
    f3b8:	bl	2b5c <writev@plt>
    f3bc:	mov	r6, r0
    f3c0:	b	f2c4 <strspn@plt+0xc5ac>
    f3c4:	bl	2838 <__stack_chk_fail@plt>
    f3c8:	ldr	r0, [pc, #240]	; f4c0 <strspn@plt+0xc7a8>
    f3cc:	mov	r2, #776	; 0x308
    f3d0:	ldr	r1, [pc, #236]	; f4c4 <strspn@plt+0xc7ac>
    f3d4:	ldr	r3, [pc, #236]	; f4c8 <strspn@plt+0xc7b0>
    f3d8:	add	r0, pc, r0
    f3dc:	add	r1, pc, r1
    f3e0:	add	r3, pc, r3
    f3e4:	bl	32874 <strspn@plt+0x2fb5c>
    f3e8:	ldr	r0, [pc, #220]	; f4cc <strspn@plt+0xc7b4>
    f3ec:	movw	r2, #778	; 0x30a
    f3f0:	ldr	r1, [pc, #216]	; f4d0 <strspn@plt+0xc7b8>
    f3f4:	ldr	r3, [pc, #216]	; f4d4 <strspn@plt+0xc7bc>
    f3f8:	add	r0, pc, r0
    f3fc:	add	r1, pc, r1
    f400:	add	r3, pc, r3
    f404:	bl	32874 <strspn@plt+0x2fb5c>
    f408:	ldr	r0, [pc, #200]	; f4d8 <strspn@plt+0xc7c0>
    f40c:	movw	r2, #777	; 0x309
    f410:	ldr	r1, [pc, #196]	; f4dc <strspn@plt+0xc7c4>
    f414:	ldr	r3, [pc, #196]	; f4e0 <strspn@plt+0xc7c8>
    f418:	add	r0, pc, r0
    f41c:	add	r1, pc, r1
    f420:	add	r3, pc, r3
    f424:	bl	32874 <strspn@plt+0x2fb5c>
    f428:	ldr	r0, [pc, #180]	; f4e4 <strspn@plt+0xc7cc>
    f42c:	movw	r2, #779	; 0x30b
    f430:	ldr	r1, [pc, #176]	; f4e8 <strspn@plt+0xc7d0>
    f434:	ldr	r3, [pc, #176]	; f4ec <strspn@plt+0xc7d4>
    f438:	add	r0, pc, r0
    f43c:	add	r1, pc, r1
    f440:	add	r3, pc, r3
    f444:	bl	32874 <strspn@plt+0x2fb5c>
    f448:	ldr	r0, [pc, #160]	; f4f0 <strspn@plt+0xc7d8>
    f44c:	mov	r2, #81	; 0x51
    f450:	ldr	r1, [pc, #156]	; f4f4 <strspn@plt+0xc7dc>
    f454:	ldr	r3, [pc, #156]	; f4f8 <strspn@plt+0xc7e0>
    f458:	add	r0, pc, r0
    f45c:	add	r1, pc, r1
    f460:	add	r3, pc, r3
    f464:	bl	32874 <strspn@plt+0x2fb5c>
    f468:	ldr	r0, [pc, #140]	; f4fc <strspn@plt+0xc7e4>
    f46c:	mov	r2, #86	; 0x56
    f470:	ldr	r1, [pc, #136]	; f500 <strspn@plt+0xc7e8>
    f474:	ldr	r3, [pc, #136]	; f504 <strspn@plt+0xc7ec>
    f478:	add	r0, pc, r0
    f47c:	add	r1, pc, r1
    f480:	add	r3, pc, r3
    f484:	bl	32874 <strspn@plt+0x2fb5c>
    f488:	mov	r3, #0
    f48c:	mvn	r0, #11
    f490:	str	r3, [r4, #408]	; 0x198
    f494:	b	f1e4 <strspn@plt+0xc4cc>
    f498:	ldr	r0, [pc, #104]	; f508 <strspn@plt+0xc7f0>
    f49c:	mov	r2, #113	; 0x71
    f4a0:	ldr	r1, [pc, #100]	; f50c <strspn@plt+0xc7f4>
    f4a4:	ldr	r3, [pc, #100]	; f510 <strspn@plt+0xc7f8>
    f4a8:	add	r0, pc, r0
    f4ac:	add	r1, pc, r1
    f4b0:	add	r3, pc, r3
    f4b4:	bl	32874 <strspn@plt+0x2fb5c>
    f4b8:	andeq	r5, r4, r4, ror ip
    f4bc:	andeq	r0, r0, r8, asr #4
    f4c0:	andeq	r9, r2, r4, lsl sp
    f4c4:	andeq	r9, r2, ip, lsr r0
    f4c8:			; <UNDEFINED> instruction: 0x00028eb8
    f4cc:			; <UNDEFINED> instruction: 0x000295b0
    f4d0:	andeq	r9, r2, ip, lsl r0
    f4d4:	muleq	r2, r8, lr
    f4d8:	andeq	lr, r2, r8, asr #22
    f4dc:	strdeq	r8, [r2], -ip
    f4e0:	andeq	r8, r2, r8, ror lr
    f4e4:	andeq	r7, r2, ip, asr r4
    f4e8:	ldrdeq	r8, [r2], -ip
    f4ec:	andeq	r8, r2, r8, asr lr
    f4f0:	andeq	r9, r2, r4, asr r5
    f4f4:			; <UNDEFINED> instruction: 0x00028fbc
    f4f8:			; <UNDEFINED> instruction: 0x00028ebc
    f4fc:	andeq	r9, r2, r0, asr #10
    f500:	muleq	r2, ip, pc	; <UNPREDICTABLE>
    f504:	muleq	r2, ip, lr
    f508:	andeq	r9, r2, ip, lsl r5
    f50c:	andeq	r8, r2, ip, ror #30
    f510:	andeq	r8, r2, ip, ror #28
    f514:	ldr	r3, [pc, #940]	; f8c8 <strspn@plt+0xcbb0>
    f518:	ldr	r2, [pc, #940]	; f8cc <strspn@plt+0xcbb4>
    f51c:	add	r3, pc, r3
    f520:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f524:	sub	sp, sp, #4160	; 0x1040
    f528:	ldr	r2, [r3, r2]
    f52c:	sub	sp, sp, #20
    f530:	add	r1, sp, #8192	; 0x2000
    f534:	subs	r5, r0, #0
    f538:	ldr	r3, [r2]
    f53c:	str	r2, [sp, #20]
    f540:	str	r3, [r1, #-4020]	; 0xfffff04c
    f544:	beq	f8a4 <strspn@plt+0xcb8c>
    f548:	ldr	r3, [r5, #4]
    f54c:	sub	r3, r3, #3
    f550:	cmp	r3, #1
    f554:	bhi	f884 <strspn@plt+0xcb6c>
    f558:	add	r4, sp, #80	; 0x50
    f55c:	sub	r6, r4, #56	; 0x38
    f560:	mov	r1, r6
    f564:	bl	db78 <strspn@plt+0xae60>
    f568:	cmp	r0, #0
    f56c:	blt	f6ec <strspn@plt+0xc9d4>
    f570:	add	r2, sp, #4160	; 0x1040
    f574:	movw	r7, #61384	; 0xefc8
    f578:	add	r2, r2, #16
    f57c:	movt	r7, #65535	; 0xffff
    f580:	ldr	r3, [r5, #36]	; 0x24
    f584:	ldr	r1, [r2, r7]
    f588:	cmp	r3, r1
    f58c:	bcs	f710 <strspn@plt+0xc9f8>
    f590:	ldr	r0, [r5, #32]
    f594:	bl	285c <realloc@plt>
    f598:	cmp	r0, #0
    f59c:	beq	f87c <strspn@plt+0xcb64>
    f5a0:	add	r1, sp, #4160	; 0x1040
    f5a4:	ldrb	r3, [r5, #24]
    f5a8:	add	r1, r1, #16
    f5ac:	str	r0, [r5, #32]
    f5b0:	ubfx	r3, r3, #6, #1
    f5b4:	movw	r2, #61388	; 0xefcc
    f5b8:	ldr	ip, [r1, r7]
    f5bc:	movt	r2, #65535	; 0xffff
    f5c0:	ldr	r1, [r5, #36]	; 0x24
    f5c4:	sub	r7, r4, #52	; 0x34
    f5c8:	cmp	r3, #0
    f5cc:	rsb	ip, r1, ip
    f5d0:	add	r0, r0, r1
    f5d4:	add	r1, sp, #4160	; 0x1040
    f5d8:	str	ip, [r7, #4]
    f5dc:	add	r1, r1, #16
    f5e0:	str	r0, [r1, r2]
    f5e4:	beq	f71c <strspn@plt+0xca04>
    f5e8:	mov	r1, r7
    f5ec:	ldr	r0, [r5, #8]
    f5f0:	mov	r2, #1
    f5f4:	bl	2bb0 <readv@plt>
    f5f8:	cmp	r0, #0
    f5fc:	movge	r3, #0
    f600:	blt	f798 <strspn@plt+0xca80>
    f604:	cmp	r0, #0
    f608:	beq	f874 <strspn@plt+0xcb5c>
    f60c:	cmp	r3, #0
    f610:	ldr	r3, [r5, #36]	; 0x24
    f614:	add	r0, r3, r0
    f618:	str	r0, [r5, #36]	; 0x24
    f61c:	beq	f6b4 <strspn@plt+0xc99c>
    f620:	add	r7, sp, #36	; 0x24
    f624:	ldr	r3, [r7, #20]
    f628:	cmp	r3, #11
    f62c:	bls	f6b4 <strspn@plt+0xc99c>
    f630:	ldr	r4, [r7, #16]
    f634:	cmp	r4, #0
    f638:	beq	f6b4 <strspn@plt+0xc99c>
    f63c:	ldr	fp, [pc, #652]	; f8d0 <strspn@plt+0xcbb8>
    f640:	ldr	sl, [pc, #652]	; f8d4 <strspn@plt+0xcbbc>
    f644:	ldr	r9, [pc, #652]	; f8d8 <strspn@plt+0xcbc0>
    f648:	add	fp, pc, fp
    f64c:	add	sl, pc, sl
    f650:	add	r9, pc, r9
    f654:	ldr	r8, [r4, #4]
    f658:	cmp	r8, #1
    f65c:	beq	f7b0 <strspn@plt+0xca98>
    f660:	bl	331ec <strspn@plt+0x304d4>
    f664:	cmp	r0, #6
    f668:	bgt	f820 <strspn@plt+0xcb08>
    f66c:	ldr	r3, [r4]
    f670:	cmp	r3, #11
    f674:	bls	f6b4 <strspn@plt+0xc99c>
    f678:	add	r3, r3, #3
    f67c:	ldr	r0, [r7, #16]
    f680:	bic	r3, r3, #3
    f684:	ldr	r1, [r7, #20]
    f688:	add	r4, r4, r3
    f68c:	add	r2, r4, #12
    f690:	add	r3, r0, r1
    f694:	cmp	r3, r2
    f698:	bcc	f6b4 <strspn@plt+0xc99c>
    f69c:	ldr	r2, [r4]
    f6a0:	add	r2, r2, #3
    f6a4:	bic	r2, r2, #3
    f6a8:	add	r2, r4, r2
    f6ac:	cmp	r3, r2
    f6b0:	bcs	f654 <strspn@plt+0xc93c>
    f6b4:	mov	r1, r6
    f6b8:	mov	r0, r5
    f6bc:	bl	db78 <strspn@plt+0xae60>
    f6c0:	cmp	r0, #0
    f6c4:	blt	f6ec <strspn@plt+0xc9d4>
    f6c8:	add	r0, sp, #4160	; 0x1040
    f6cc:	movw	r3, #61384	; 0xefc8
    f6d0:	add	r0, r0, #16
    f6d4:	movt	r3, #65535	; 0xffff
    f6d8:	ldr	r2, [r5, #36]	; 0x24
    f6dc:	ldr	r1, [r0, r3]
    f6e0:	cmp	r2, r1
    f6e4:	movcc	r0, #1
    f6e8:	bcs	f710 <strspn@plt+0xc9f8>
    f6ec:	add	r1, sp, #8192	; 0x2000
    f6f0:	ldr	r2, [r1, #-4020]	; 0xfffff04c
    f6f4:	ldr	r1, [sp, #20]
    f6f8:	ldr	r3, [r1]
    f6fc:	cmp	r2, r3
    f700:	bne	f8c4 <strspn@plt+0xcbac>
    f704:	add	sp, sp, #4160	; 0x1040
    f708:	add	sp, sp, #20
    f70c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f710:	mov	r0, r5
    f714:	bl	d870 <strspn@plt+0xab58>
    f718:	b	f6ec <strspn@plt+0xc9d4>
    f71c:	sub	ip, r4, #44	; 0x2c
    f720:	str	r3, [r4, #-44]	; 0xffffffd4
    f724:	str	r3, [r4, #-40]	; 0xffffffd8
    f728:	movw	r2, #16448	; 0x4040
    f72c:	str	r3, [r4, #-20]	; 0xffffffec
    f730:	movt	r2, #16384	; 0x4000
    f734:	ldr	r0, [r5, #8]
    f738:	mov	r1, ip
    f73c:	sub	lr, r4, #16
    f740:	movw	r3, #4108	; 0x100c
    f744:	str	r7, [r4, #-36]	; 0xffffffdc
    f748:	mov	r4, #1
    f74c:	str	r3, [ip, #20]
    f750:	str	lr, [ip, #16]
    f754:	str	r4, [ip, #12]
    f758:	bl	2c28 <recvmsg@plt>
    f75c:	cmp	r0, #0
    f760:	movge	r3, r4
    f764:	bge	f604 <strspn@plt+0xc8ec>
    f768:	bl	2a9c <__errno_location@plt>
    f76c:	ldr	r0, [r0]
    f770:	cmp	r0, #88	; 0x58
    f774:	bne	f7a0 <strspn@plt+0xca88>
    f778:	ldrb	r3, [r5, #24]
    f77c:	mov	r1, r7
    f780:	mov	r2, r4
    f784:	ldr	r0, [r5, #8]
    f788:	orr	r3, r3, #64	; 0x40
    f78c:	strb	r3, [r5, #24]
    f790:	bl	2bb0 <readv@plt>
    f794:	b	f5f8 <strspn@plt+0xc8e0>
    f798:	bl	2a9c <__errno_location@plt>
    f79c:	ldr	r0, [r0]
    f7a0:	cmp	r0, #11
    f7a4:	rsbne	r0, r0, #0
    f7a8:	moveq	r0, #0
    f7ac:	b	f6ec <strspn@plt+0xc9d4>
    f7b0:	ldr	r2, [r4, #8]
    f7b4:	cmp	r2, #1
    f7b8:	bne	f660 <strspn@plt+0xc948>
    f7bc:	ldr	r3, [r4]
    f7c0:	ldrb	r2, [r5, #24]
    f7c4:	sub	r3, r3, #12
    f7c8:	tst	r2, #2
    f7cc:	lsr	r8, r3, #2
    f7d0:	beq	f84c <strspn@plt+0xcb34>
    f7d4:	ldr	r1, [r5, #404]	; 0x194
    f7d8:	ldr	r0, [r5, #400]	; 0x190
    f7dc:	add	r1, r1, #4
    f7e0:	add	r1, r1, r8
    f7e4:	bl	285c <realloc@plt>
    f7e8:	subs	ip, r0, #0
    f7ec:	beq	f860 <strspn@plt+0xcb48>
    f7f0:	ldr	r0, [r5, #404]	; 0x194
    f7f4:	lsl	r2, r8, #2
    f7f8:	add	r1, r4, #12
    f7fc:	str	ip, [sp, #16]
    f800:	add	r0, ip, r0, lsl #2
    f804:	bl	27c0 <memcpy@plt>
    f808:	ldr	ip, [sp, #16]
    f80c:	ldr	r2, [r5, #404]	; 0x194
    f810:	str	ip, [r5, #400]	; 0x190
    f814:	add	r3, r2, r8
    f818:	str	r3, [r5, #404]	; 0x194
    f81c:	b	f66c <strspn@plt+0xc954>
    f820:	str	sl, [sp]
    f824:	mov	r1, #0
    f828:	str	r9, [sp, #4]
    f82c:	mov	r2, fp
    f830:	str	r8, [sp, #8]
    f834:	movw	r3, #1013	; 0x3f5
    f838:	ldr	ip, [r4, #8]
    f83c:	mov	r0, #7
    f840:	str	ip, [sp, #12]
    f844:	bl	32aa8 <strspn@plt+0x2fd90>
    f848:	b	f66c <strspn@plt+0xc954>
    f84c:	add	r0, r4, #12
    f850:	mov	r1, r8
    f854:	bl	2b018 <strspn@plt+0x28300>
    f858:	mvn	r0, #4
    f85c:	b	f6ec <strspn@plt+0xc9d4>
    f860:	add	r0, r4, #12
    f864:	mov	r1, r8
    f868:	bl	2b018 <strspn@plt+0x28300>
    f86c:	mvn	r0, #11
    f870:	b	f6ec <strspn@plt+0xc9d4>
    f874:	mvn	r0, #103	; 0x67
    f878:	b	f6ec <strspn@plt+0xc9d4>
    f87c:	mvn	r0, #11
    f880:	b	f6ec <strspn@plt+0xc9d4>
    f884:	ldr	r0, [pc, #80]	; f8dc <strspn@plt+0xcbc4>
    f888:	movw	r2, #941	; 0x3ad
    f88c:	ldr	r1, [pc, #76]	; f8e0 <strspn@plt+0xcbc8>
    f890:	ldr	r3, [pc, #76]	; f8e4 <strspn@plt+0xcbcc>
    f894:	add	r0, pc, r0
    f898:	add	r1, pc, r1
    f89c:	add	r3, pc, r3
    f8a0:	bl	32874 <strspn@plt+0x2fb5c>
    f8a4:	ldr	r0, [pc, #60]	; f8e8 <strspn@plt+0xcbd0>
    f8a8:	mov	r2, #940	; 0x3ac
    f8ac:	ldr	r1, [pc, #56]	; f8ec <strspn@plt+0xcbd4>
    f8b0:	ldr	r3, [pc, #56]	; f8f0 <strspn@plt+0xcbd8>
    f8b4:	add	r0, pc, r0
    f8b8:	add	r1, pc, r1
    f8bc:	add	r3, pc, r3
    f8c0:	bl	32874 <strspn@plt+0x2fb5c>
    f8c4:	bl	2838 <__stack_chk_fail@plt>
    f8c8:	andeq	r5, r4, r8, asr r8
    f8cc:	andeq	r0, r0, r8, asr #4
    f8d0:	ldrdeq	r8, [r2], -r0
    f8d4:	muleq	r2, r8, ip
    f8d8:			; <UNDEFINED> instruction: 0x000291b4
    f8dc:	andeq	r7, r2, r0
    f8e0:	andeq	r8, r2, r0, lsl #23
    f8e4:	andeq	r8, r2, r0, lsr sl
    f8e8:	andeq	r9, r2, r8, lsr r8
    f8ec:	andeq	r8, r2, r0, ror #22
    f8f0:	andeq	r8, r2, r0, lsl sl
    f8f4:	ldr	r3, [pc, #292]	; fa20 <strspn@plt+0xcd08>
    f8f8:	mov	r2, #0
    f8fc:	push	{r4, r5, r6, r7, lr}
    f900:	mov	r4, r0
    f904:	ldr	r0, [pc, #280]	; fa24 <strspn@plt+0xcd0c>
    f908:	add	r3, pc, r3
    f90c:	ldr	r6, [r4, #4]
    f910:	sub	sp, sp, #36	; 0x24
    f914:	ldr	r1, [r4, #12]
    f918:	mov	r5, #4
    f91c:	ldr	r7, [r3, r0]
    f920:	cmp	r6, #1
    f924:	str	r2, [sp, #24]
    f928:	str	r1, [sp, #20]
    f92c:	ldr	r3, [r7]
    f930:	str	r2, [sp, #12]
    f934:	str	r5, [sp, #16]
    f938:	str	r3, [sp, #28]
    f93c:	strh	r5, [sp, #24]
    f940:	bne	fa00 <strspn@plt+0xcce8>
    f944:	add	r0, sp, #20
    f948:	mov	r1, r6
    f94c:	bl	28b0 <poll@plt>
    f950:	cmp	r0, #0
    f954:	blt	f9d0 <strspn@plt+0xccb8>
    f958:	ldrh	r0, [sp, #26]
    f95c:	ands	r0, r0, #28
    f960:	bne	f97c <strspn@plt+0xcc64>
    f964:	ldr	r2, [sp, #28]
    f968:	ldr	r3, [r7]
    f96c:	cmp	r2, r3
    f970:	bne	f9fc <strspn@plt+0xcce4>
    f974:	add	sp, sp, #36	; 0x24
    f978:	pop	{r4, r5, r6, r7, pc}
    f97c:	ldr	r0, [r4, #12]
    f980:	add	ip, sp, #16
    f984:	mov	r1, r6
    f988:	mov	r2, r5
    f98c:	add	r3, sp, #12
    f990:	str	ip, [sp]
    f994:	bl	2904 <getsockopt@plt>
    f998:	cmp	r0, #0
    f99c:	blt	f9e0 <strspn@plt+0xccc8>
    f9a0:	ldr	r3, [sp, #12]
    f9a4:	cmp	r3, #0
    f9a8:	beq	f9bc <strspn@plt+0xcca4>
    f9ac:	str	r3, [r4, #320]	; 0x140
    f9b0:	mov	r0, r4
    f9b4:	bl	6ca8 <strspn@plt+0x3f90>
    f9b8:	b	f964 <strspn@plt+0xcc4c>
    f9bc:	ldrh	r3, [sp, #26]
    f9c0:	tst	r3, #24
    f9c4:	beq	f9f0 <strspn@plt+0xccd8>
    f9c8:	mov	r3, #111	; 0x6f
    f9cc:	b	f9ac <strspn@plt+0xcc94>
    f9d0:	bl	2a9c <__errno_location@plt>
    f9d4:	ldr	r0, [r0]
    f9d8:	rsb	r0, r0, #0
    f9dc:	b	f964 <strspn@plt+0xcc4c>
    f9e0:	bl	2a9c <__errno_location@plt>
    f9e4:	ldr	r3, [r0]
    f9e8:	str	r3, [r4, #320]	; 0x140
    f9ec:	b	f9b0 <strspn@plt+0xcc98>
    f9f0:	mov	r0, r4
    f9f4:	bl	e9a0 <strspn@plt+0xbc88>
    f9f8:	b	f964 <strspn@plt+0xcc4c>
    f9fc:	bl	2838 <__stack_chk_fail@plt>
    fa00:	ldr	r0, [pc, #32]	; fa28 <strspn@plt+0xcd10>
    fa04:	movw	r2, #1035	; 0x40b
    fa08:	ldr	r1, [pc, #28]	; fa2c <strspn@plt+0xcd14>
    fa0c:	ldr	r3, [pc, #28]	; fa30 <strspn@plt+0xcd18>
    fa10:	add	r0, pc, r0
    fa14:	add	r1, pc, r1
    fa18:	add	r3, pc, r3
    fa1c:	bl	32874 <strspn@plt+0x2fb5c>
    fa20:	andeq	r5, r4, ip, ror #8
    fa24:	andeq	r0, r0, r8, asr #4
    fa28:	andeq	r8, r2, r4, asr #31
    fa2c:	andeq	r8, r2, r4, lsl #20
    fa30:	andeq	r8, r2, r0, ror #18
    fa34:	push	{r4, lr}
    fa38:	subs	r4, r0, #0
    fa3c:	beq	fa8c <strspn@plt+0xcd74>
    fa40:	ldr	r3, [r4, #4]
    fa44:	cmp	r3, #2
    fa48:	bne	faac <strspn@plt+0xcd94>
    fa4c:	mov	r0, #1
    fa50:	bl	2ec10 <strspn@plt+0x2bef8>
    fa54:	mov	r3, #368	; 0x170
    fa58:	ldrd	r2, [r3, r4]
    fa5c:	cmp	r1, r3
    fa60:	cmpeq	r0, r2
    fa64:	bcs	fa84 <strspn@plt+0xcd6c>
    fa68:	mov	r0, r4
    fa6c:	bl	e354 <strspn@plt+0xb63c>
    fa70:	cmp	r0, #0
    fa74:	popne	{r4, pc}
    fa78:	mov	r0, r4
    fa7c:	pop	{r4, lr}
    fa80:	b	e7c8 <strspn@plt+0xbab0>
    fa84:	mvn	r0, #109	; 0x6d
    fa88:	pop	{r4, pc}
    fa8c:	ldr	r0, [pc, #56]	; facc <strspn@plt+0xcdb4>
    fa90:	movw	r2, #1060	; 0x424
    fa94:	ldr	r1, [pc, #52]	; fad0 <strspn@plt+0xcdb8>
    fa98:	ldr	r3, [pc, #52]	; fad4 <strspn@plt+0xcdbc>
    fa9c:	add	r0, pc, r0
    faa0:	add	r1, pc, r1
    faa4:	add	r3, pc, r3
    faa8:	bl	32874 <strspn@plt+0x2fb5c>
    faac:	ldr	r0, [pc, #36]	; fad8 <strspn@plt+0xcdc0>
    fab0:	movw	r2, #1061	; 0x425
    fab4:	ldr	r1, [pc, #32]	; fadc <strspn@plt+0xcdc4>
    fab8:	ldr	r3, [pc, #32]	; fae0 <strspn@plt+0xcdc8>
    fabc:	add	r0, pc, r0
    fac0:	add	r1, pc, r1
    fac4:	add	r3, pc, r3
    fac8:	bl	32874 <strspn@plt+0x2fb5c>
    facc:	andeq	r6, r2, r8, ror sp
    fad0:	andeq	r8, r2, r8, ror r9
    fad4:	strdeq	r8, [r2], -r0
    fad8:	andeq	r8, r2, r8, lsr #26
    fadc:	andeq	r8, r2, r8, asr r9
    fae0:	ldrdeq	r8, [r2], -r0
    fae4:	cmp	r0, #0
    fae8:	push	{r3, r4, r5, r6, r7, lr}
    faec:	beq	fb54 <strspn@plt+0xce3c>
    faf0:	cmp	r2, #0
    faf4:	beq	fb74 <strspn@plt+0xce5c>
    faf8:	ldr	r3, [r0]
    fafc:	mov	r6, #32
    fb00:	mov	r7, #0
    fb04:	mov	r4, #2
    fb08:	add	r3, r3, #7
    fb0c:	mov	r5, #0
    fb10:	bic	r3, r3, #7
    fb14:	str	r3, [r0]
    fb18:	mov	ip, #0
    fb1c:	strd	r6, [r3]
    fb20:	ldr	r3, [r0]
    fb24:	strd	r4, [r3, #8]
    fb28:	ldr	r3, [r0]
    fb2c:	str	r1, [r3, #24]
    fb30:	str	ip, [r3, #28]
    fb34:	ldr	r3, [r0]
    fb38:	str	r2, [r3, #16]
    fb3c:	str	ip, [r3, #20]
    fb40:	ldr	r3, [r0]
    fb44:	ldr	r2, [r3]
    fb48:	add	r3, r3, r2
    fb4c:	str	r3, [r0]
    fb50:	pop	{r3, r4, r5, r6, r7, pc}
    fb54:	ldr	r0, [pc, #56]	; fb94 <strspn@plt+0xce7c>
    fb58:	mov	r2, #70	; 0x46
    fb5c:	ldr	r1, [pc, #52]	; fb98 <strspn@plt+0xce80>
    fb60:	ldr	r3, [pc, #52]	; fb9c <strspn@plt+0xce84>
    fb64:	add	r0, pc, r0
    fb68:	add	r1, pc, r1
    fb6c:	add	r3, pc, r3
    fb70:	bl	32874 <strspn@plt+0x2fb5c>
    fb74:	ldr	r0, [pc, #36]	; fba0 <strspn@plt+0xce88>
    fb78:	mov	r2, #71	; 0x47
    fb7c:	ldr	r1, [pc, #32]	; fba4 <strspn@plt+0xce8c>
    fb80:	ldr	r3, [pc, #32]	; fba8 <strspn@plt+0xce90>
    fb84:	add	r0, pc, r0
    fb88:	add	r1, pc, r1
    fb8c:	add	r3, pc, r3
    fb90:	bl	32874 <strspn@plt+0x2fb5c>
    fb94:	andeq	pc, r2, ip, lsr #28
    fb98:	andeq	r9, r2, ip, lsr #1
    fb9c:	andeq	r9, r2, r0, rrx
    fba0:	muleq	r2, ip, fp
    fba4:	andeq	r9, r2, ip, lsl #1
    fba8:	andeq	r9, r2, r0, asr #32
    fbac:	cmp	r0, #0
    fbb0:	push	{r3, r4, r5, r6, r7, lr}
    fbb4:	mov	r6, r1
    fbb8:	mov	r7, r2
    fbbc:	beq	fc24 <strspn@plt+0xcf0c>
    fbc0:	cmp	r1, #0
    fbc4:	beq	fc44 <strspn@plt+0xcf2c>
    fbc8:	cmp	r2, #0
    fbcc:	popeq	{r3, r4, r5, r6, r7, pc}
    fbd0:	mov	r3, #976	; 0x3d0
    fbd4:	mov	r4, #1
    fbd8:	ldrd	r0, [r0, r3]
    fbdc:	mov	r5, #0
    fbe0:	and	r0, r0, r4
    fbe4:	and	r1, r1, r5
    fbe8:	orrs	r3, r0, r1
    fbec:	popeq	{r3, r4, r5, r6, r7, pc}
    fbf0:	ldrd	r0, [r2, #16]
    fbf4:	mov	r3, #0
    fbf8:	mov	r2, #1000	; 0x3e8
    fbfc:	bl	358d0 <strspn@plt+0x32bb8>
    fc00:	mov	r2, #1000	; 0x3e8
    fc04:	mov	r3, #0
    fc08:	strd	r0, [r6, #208]	; 0xd0
    fc0c:	ldrd	r0, [r7, #8]
    fc10:	bl	358d0 <strspn@plt+0x32bb8>
    fc14:	strd	r0, [r6, #200]	; 0xc8
    fc18:	ldrd	r2, [r7]
    fc1c:	strd	r2, [r6, #216]	; 0xd8
    fc20:	pop	{r3, r4, r5, r6, r7, pc}
    fc24:	ldr	r0, [pc, #56]	; fc64 <strspn@plt+0xcf4c>
    fc28:	mov	r2, #400	; 0x190
    fc2c:	ldr	r1, [pc, #52]	; fc68 <strspn@plt+0xcf50>
    fc30:	ldr	r3, [pc, #52]	; fc6c <strspn@plt+0xcf54>
    fc34:	add	r0, pc, r0
    fc38:	add	r1, pc, r1
    fc3c:	add	r3, pc, r3
    fc40:	bl	32874 <strspn@plt+0x2fb5c>
    fc44:	ldr	r0, [pc, #36]	; fc70 <strspn@plt+0xcf58>
    fc48:	movw	r2, #401	; 0x191
    fc4c:	ldr	r1, [pc, #32]	; fc74 <strspn@plt+0xcf5c>
    fc50:	ldr	r3, [pc, #32]	; fc78 <strspn@plt+0xcf60>
    fc54:	add	r0, pc, r0
    fc58:	add	r1, pc, r1
    fc5c:	add	r3, pc, r3
    fc60:	bl	32874 <strspn@plt+0x2fb5c>
    fc64:			; <UNDEFINED> instruction: 0x000294b8
    fc68:	ldrdeq	r8, [r2], -ip
    fc6c:	ldrdeq	r9, [r2], -r0
    fc70:	andeq	lr, r2, ip, lsl #6
    fc74:			; <UNDEFINED> instruction: 0x00028fbc
    fc78:			; <UNDEFINED> instruction: 0x000295b0
    fc7c:	ldr	r3, [pc, #3548]	; 10a60 <strspn@plt+0xdd48>
    fc80:	ldr	r2, [pc, #3548]	; 10a64 <strspn@plt+0xdd4c>
    fc84:	add	r3, pc, r3
    fc88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fc8c:	subs	fp, r0, #0
    fc90:	ldr	r2, [r3, r2]
    fc94:	sub	sp, sp, #92	; 0x5c
    fc98:	mov	r7, #0
    fc9c:	mov	r5, r1
    fca0:	str	r7, [sp, #80]	; 0x50
    fca4:	ldr	r3, [r2]
    fca8:	str	r2, [sp, #68]	; 0x44
    fcac:	str	r3, [sp, #84]	; 0x54
    fcb0:	beq	10998 <strspn@plt+0xdc80>
    fcb4:	cmp	r1, #0
    fcb8:	beq	10978 <strspn@plt+0xdc60>
    fcbc:	ldrd	r2, [r5, #40]	; 0x28
    fcc0:	movw	r0, #30067	; 0x7573
    fcc4:	movw	r1, #30067	; 0x7573
    fcc8:	movt	r0, #17474	; 0x4442
    fccc:	movt	r1, #17474	; 0x4442
    fcd0:	cmp	r3, r1
    fcd4:	cmpeq	r2, r0
    fcd8:	bne	10a2c <strspn@plt+0xdd14>
    fcdc:	ldr	r6, [r5]
    fce0:	add	r4, r5, #64	; 0x40
    fce4:	str	r7, [sp, #40]	; 0x28
    fce8:	add	r3, r5, r6
    fcec:	cmp	r4, r3
    fcf0:	bcs	10824 <strspn@plt+0xdb0c>
    fcf4:	cmp	r5, r4
    fcf8:	bhi	10824 <strspn@plt+0xdb0c>
    fcfc:	mov	ip, r6
    fd00:	str	r7, [sp, #44]	; 0x2c
    fd04:	str	r7, [sp, #56]	; 0x38
    fd08:	mov	r8, r7
    fd0c:	str	r7, [sp, #64]	; 0x40
    fd10:	mov	r9, r4
    fd14:	str	r7, [sp, #60]	; 0x3c
    fd18:	mov	r6, r7
    fd1c:	str	r7, [sp, #48]	; 0x30
    fd20:	str	r4, [sp, #72]	; 0x48
    fd24:	str	fp, [sp, #76]	; 0x4c
    fd28:	str	r7, [sp, #32]
    fd2c:	b	fd74 <strspn@plt+0xd05c>
    fd30:	cmp	r1, #0
    fd34:	cmpeq	r0, #5
    fd38:	beq	fe00 <strspn@plt+0xd0e8>
    fd3c:	movw	sl, #4107	; 0x100b
    fd40:	mov	fp, #0
    fd44:	cmp	r1, fp
    fd48:	cmpeq	r0, sl
    fd4c:	addeq	sl, r9, #16
    fd50:	streq	sl, [sp, #56]	; 0x38
    fd54:	add	r1, r2, #7
    fd58:	add	r2, r5, ip
    fd5c:	bic	r1, r1, #7
    fd60:	add	r9, r9, r1
    fd64:	cmp	r9, r2
    fd68:	bcs	fe44 <strspn@plt+0xd12c>
    fd6c:	cmp	r5, r9
    fd70:	bhi	fe44 <strspn@plt+0xd12c>
    fd74:	ldrd	r0, [r9, #8]
    fd78:	ldr	r2, [r9]
    fd7c:	cmp	r1, #0
    fd80:	cmpeq	r0, #4
    fd84:	beq	fddc <strspn@plt+0xd0c4>
    fd88:	bhi	fd30 <strspn@plt+0xd018>
    fd8c:	cmp	r1, #0
    fd90:	cmpeq	r0, #3
    fd94:	bne	fd54 <strspn@plt+0xd03c>
    fd98:	cmp	r8, #0
    fd9c:	ldr	r3, [sp, #32]
    fda0:	mov	sl, #0
    fda4:	str	sl, [sp, #44]	; 0x2c
    fda8:	ldrne	r1, [r9, #24]
    fdac:	ldreq	r8, [r9, #24]
    fdb0:	ldreq	fp, [r9, #16]
    fdb4:	addne	r1, r5, r1
    fdb8:	ldrne	r6, [r9, #16]
    fdbc:	addeq	r8, r5, r8
    fdc0:	strne	r1, [sp, #48]	; 0x30
    fdc4:	moveq	r6, fp
    fdc8:	streq	fp, [sp, #60]	; 0x3c
    fdcc:	add	r3, r3, r6
    fdd0:	streq	r8, [sp, #48]	; 0x30
    fdd4:	str	r3, [sp, #32]
    fdd8:	b	fd54 <strspn@plt+0xd03c>
    fddc:	cmp	r8, #0
    fde0:	beq	10824 <strspn@plt+0xdb0c>
    fde4:	ldr	r3, [sp, #32]
    fde8:	mov	fp, #1
    fdec:	ldr	r1, [r9, #24]
    fdf0:	str	fp, [sp, #44]	; 0x2c
    fdf4:	add	r3, r3, r1
    fdf8:	str	r3, [sp, #32]
    fdfc:	b	fd54 <strspn@plt+0xd03c>
    fe00:	sub	r2, r2, #16
    fe04:	ldr	r0, [sp, #40]	; 0x28
    fe08:	lsr	r4, r2, #2
    fe0c:	add	sl, r7, r4
    fe10:	lsl	r1, sl, #2
    fe14:	bl	285c <realloc@plt>
    fe18:	subs	lr, r0, #0
    fe1c:	beq	108a4 <strspn@plt+0xdb8c>
    fe20:	add	r0, lr, r7, lsl #2
    fe24:	lsl	r2, r4, #2
    fe28:	add	r1, r9, #16
    fe2c:	str	lr, [sp, #40]	; 0x28
    fe30:	mov	r7, sl
    fe34:	bl	27c0 <memcpy@plt>
    fe38:	ldr	r2, [r9]
    fe3c:	ldr	ip, [r5]
    fe40:	b	fd54 <strspn@plt+0xd03c>
    fe44:	ldr	ip, [sp, #44]	; 0x2c
    fe48:	str	r6, [sp, #64]	; 0x40
    fe4c:	cmp	ip, #0
    fe50:	ldr	sl, [sp, #32]
    fe54:	ldr	r4, [sp, #72]	; 0x48
    fe58:	ldr	fp, [sp, #76]	; 0x4c
    fe5c:	bne	10824 <strspn@plt+0xdb0c>
    fe60:	cmp	r8, #0
    fe64:	beq	10824 <strspn@plt+0xdb0c>
    fe68:	ldr	r3, [sp, #60]	; 0x3c
    fe6c:	cmp	r3, #15
    fe70:	bls	10824 <strspn@plt+0xdb0c>
    fe74:	ldrb	r3, [r8, #3]
    fe78:	cmp	r3, #2
    fe7c:	bne	10768 <strspn@plt+0xda50>
    fe80:	ldrb	r3, [r8]
    fe84:	cmp	r3, #108	; 0x6c
    fe88:	bne	10768 <strspn@plt+0xda50>
    fe8c:	ldr	ip, [sp, #44]	; 0x2c
    fe90:	mov	r1, r8
    fe94:	ldr	r9, [sp, #64]	; 0x40
    fe98:	mov	r0, fp
    fe9c:	str	sl, [sp, #4]
    fea0:	ldr	r8, [sp, #56]	; 0x38
    fea4:	ldr	sl, [sp, #40]	; 0x28
    fea8:	str	ip, [sp, #16]
    feac:	str	ip, [sp, #24]
    feb0:	add	ip, sp, #80	; 0x50
    feb4:	str	r9, [sp]
    feb8:	ldr	r2, [sp, #60]	; 0x3c
    febc:	str	sl, [sp, #8]
    fec0:	ldr	r3, [sp, #48]	; 0x30
    fec4:	str	r7, [sp, #12]
    fec8:	str	r8, [sp, #20]
    fecc:	str	ip, [sp, #28]
    fed0:	bl	16250 <strspn@plt+0x13538>
    fed4:	cmp	r0, #0
    fed8:	blt	10770 <strspn@plt+0xda58>
    fedc:	ldr	ip, [sp, #80]	; 0x50
    fee0:	mov	r7, #392	; 0x188
    fee4:	ldrd	r2, [fp, r7]
    fee8:	mov	r1, #0
    feec:	mov	r0, #805306368	; 0x30000000
    fef0:	ldrd	r8, [ip, #56]	; 0x38
    fef4:	and	r3, r3, r1
    fef8:	and	r2, r2, r0
    fefc:	orr	r2, r2, r8
    ff00:	orr	r3, r3, r9
    ff04:	strd	r2, [ip, #56]	; 0x38
    ff08:	ldr	r6, [r5]
    ff0c:	add	r1, r5, r6
    ff10:	cmp	r4, r1
    ff14:	bcs	108f8 <strspn@plt+0xdbe0>
    ff18:	ldr	r9, [pc, #2888]	; 10a68 <strspn@plt+0xdd50>
    ff1c:	mov	sl, #0
    ff20:	ldr	r8, [pc, #2884]	; 10a6c <strspn@plt+0xdd54>
    ff24:	add	r9, pc, r9
    ff28:	str	r9, [sp, #60]	; 0x3c
    ff2c:	ldr	r9, [pc, #2876]	; 10a70 <strspn@plt+0xdd58>
    ff30:	add	r8, pc, r8
    ff34:	str	sl, [sp, #56]	; 0x38
    ff38:	add	r9, pc, r9
    ff3c:	str	r8, [sp, #64]	; 0x40
    ff40:	str	r9, [sp, #72]	; 0x48
    ff44:	str	sl, [sp, #44]	; 0x2c
    ff48:	b	10004 <strspn@plt+0xd2ec>
    ff4c:	movw	r2, #4105	; 0x1009
    ff50:	mov	r3, #0
    ff54:	cmp	r9, r3
    ff58:	cmpeq	r8, r2
    ff5c:	beq	10210 <strspn@plt+0xd4f8>
    ff60:	bhi	100d0 <strspn@plt+0xd3b8>
    ff64:	movw	r2, #4102	; 0x1006
    ff68:	mov	r3, #0
    ff6c:	cmp	r9, r3
    ff70:	cmpeq	r8, r2
    ff74:	beq	101f8 <strspn@plt+0xd4e0>
    ff78:	bcc	101e0 <strspn@plt+0xd4c8>
    ff7c:	movw	r2, #4103	; 0x1007
    ff80:	mov	r3, #0
    ff84:	cmp	r9, r3
    ff88:	cmpeq	r8, r2
    ff8c:	beq	10370 <strspn@plt+0xd658>
    ff90:	movw	r2, #4104	; 0x1008
    ff94:	mov	r3, #0
    ff98:	cmp	r9, r3
    ff9c:	cmpeq	r8, r2
    ffa0:	bne	10338 <strspn@plt+0xd620>
    ffa4:	ldr	r1, [sp, #80]	; 0x50
    ffa8:	add	r3, r4, #16
    ffac:	sub	r0, r0, #16
    ffb0:	mov	r8, #16384	; 0x4000
    ffb4:	mov	r9, #0
    ffb8:	str	r0, [r1, #128]	; 0x80
    ffbc:	str	r3, [r1, #124]	; 0x7c
    ffc0:	ldrd	r2, [fp, r7]
    ffc4:	and	r2, r2, r8
    ffc8:	and	r3, r3, r9
    ffcc:	ldrd	r8, [r1, #56]	; 0x38
    ffd0:	orr	r2, r2, r8
    ffd4:	orr	r3, r3, r9
    ffd8:	strd	r2, [r1, #56]	; 0x38
    ffdc:	ldr	sl, [r4]
    ffe0:	ldr	r6, [r5]
    ffe4:	add	sl, sl, #7
    ffe8:	add	r3, r5, r6
    ffec:	bic	sl, sl, #7
    fff0:	add	r4, r4, sl
    fff4:	cmp	r4, r3
    fff8:	bcs	106a4 <strspn@plt+0xd98c>
    fffc:	cmp	r5, r4
   10000:	bhi	106a4 <strspn@plt+0xd98c>
   10004:	ldrd	r8, [r4, #8]
   10008:	movw	r2, #4100	; 0x1004
   1000c:	ldrd	r0, [r4]
   10010:	mov	r3, #0
   10014:	cmp	r9, r3
   10018:	cmpeq	r8, r2
   1001c:	mov	sl, r0
   10020:	beq	102b0 <strspn@plt+0xd598>
   10024:	bhi	ff4c <strspn@plt+0xd234>
   10028:	cmp	r9, #0
   1002c:	cmpeq	r8, #10
   10030:	beq	10268 <strspn@plt+0xd550>
   10034:	bls	1014c <strspn@plt+0xd434>
   10038:	movw	r2, #4097	; 0x1001
   1003c:	mov	r3, #0
   10040:	cmp	r9, r3
   10044:	cmpeq	r8, r2
   10048:	beq	10490 <strspn@plt+0xd778>
   1004c:	bls	101b8 <strspn@plt+0xd4a0>
   10050:	movw	r2, #4098	; 0x1002
   10054:	mov	r3, #0
   10058:	cmp	r9, r3
   1005c:	cmpeq	r8, r2
   10060:	beq	10388 <strspn@plt+0xd670>
   10064:	movw	r2, #4099	; 0x1003
   10068:	mov	r3, #0
   1006c:	cmp	r9, r3
   10070:	cmpeq	r8, r2
   10074:	bne	10338 <strspn@plt+0xd620>
   10078:	ldrd	r2, [fp, r7]
   1007c:	mov	r8, #1024	; 0x400
   10080:	mov	r9, #0
   10084:	and	r2, r2, r8
   10088:	and	r3, r3, r9
   1008c:	orrs	ip, r2, r3
   10090:	beq	ffe4 <strspn@plt+0xd2cc>
   10094:	ldr	r3, [sp, #80]	; 0x50
   10098:	subs	r0, r0, #16
   1009c:	sbc	r1, r1, #0
   100a0:	lsr	r2, r0, #2
   100a4:	orr	r2, r2, r1, lsl #30
   100a8:	ldrd	r0, [r3, #56]	; 0x38
   100ac:	str	r2, [r3, #100]	; 0x64
   100b0:	add	r2, r4, #16
   100b4:	orr	r0, r0, r8
   100b8:	str	r2, [r3, #96]	; 0x60
   100bc:	orr	r1, r1, r9
   100c0:	strd	r0, [r3, #56]	; 0x38
   100c4:	ldr	sl, [r4]
   100c8:	ldr	r6, [r5]
   100cc:	b	ffe4 <strspn@plt+0xd2cc>
   100d0:	movw	r2, #4107	; 0x100b
   100d4:	mov	r3, #0
   100d8:	cmp	r9, r3
   100dc:	cmpeq	r8, r2
   100e0:	beq	ffe4 <strspn@plt+0xd2cc>
   100e4:	bcc	10438 <strspn@plt+0xd720>
   100e8:	movw	r2, #4108	; 0x100c
   100ec:	mov	r3, #0
   100f0:	cmp	r9, r3
   100f4:	cmpeq	r8, r2
   100f8:	beq	103e0 <strspn@plt+0xd6c8>
   100fc:	movw	r2, #4109	; 0x100d
   10100:	mov	r3, #0
   10104:	cmp	r9, r3
   10108:	cmpeq	r8, r2
   1010c:	bne	10338 <strspn@plt+0xd620>
   10110:	ldr	ip, [sp, #80]	; 0x50
   10114:	mov	r0, #1073741824	; 0x40000000
   10118:	mov	r1, #0
   1011c:	add	r3, r4, #16
   10120:	str	r3, [ip, #188]	; 0xbc
   10124:	ldrd	r2, [fp, r7]
   10128:	ldrd	r8, [ip, #56]	; 0x38
   1012c:	and	r2, r2, r0
   10130:	and	r3, r3, r1
   10134:	orr	r2, r2, r8
   10138:	orr	r3, r3, r9
   1013c:	strd	r2, [ip, #56]	; 0x38
   10140:	ldr	sl, [r4]
   10144:	ldr	r6, [r5]
   10148:	b	ffe4 <strspn@plt+0xd2cc>
   1014c:	cmp	r9, #0
   10150:	cmpeq	r8, #4
   10154:	beq	10638 <strspn@plt+0xd920>
   10158:	cmp	r9, #0
   1015c:	cmpeq	r8, #5
   10160:	beq	ffe4 <strspn@plt+0xd2cc>
   10164:	cmp	r9, #0
   10168:	cmpeq	r8, #3
   1016c:	bne	10338 <strspn@plt+0xd620>
   10170:	ldr	ip, [sp, #80]	; 0x50
   10174:	ldrd	r2, [r4, #16]
   10178:	ldr	r9, [sp, #44]	; 0x2c
   1017c:	ldr	r8, [ip, #260]	; 0x104
   10180:	adds	r0, r2, r9
   10184:	mov	r9, #0
   10188:	add	r8, r8, #7
   1018c:	adc	r1, r3, #0
   10190:	bic	r8, r8, #7
   10194:	add	r8, r8, #16
   10198:	str	r8, [sp, #76]	; 0x4c
   1019c:	cmp	r1, r9
   101a0:	cmpeq	r0, r8
   101a4:	bhi	1082c <strspn@plt+0xdb14>
   101a8:	ldr	r9, [sp, #44]	; 0x2c
   101ac:	add	r9, r9, r2
   101b0:	str	r9, [sp, #44]	; 0x2c
   101b4:	b	ffe4 <strspn@plt+0xd2cc>
   101b8:	cmp	r9, #0
   101bc:	cmpeq	r8, #4096	; 0x1000
   101c0:	bne	10338 <strspn@plt+0xd620>
   101c4:	mov	r0, fp
   101c8:	ldr	r1, [sp, #80]	; 0x50
   101cc:	add	r2, r4, #16
   101d0:	bl	fbac <strspn@plt+0xce94>
   101d4:	ldr	sl, [r4]
   101d8:	ldr	r6, [r5]
   101dc:	b	ffe4 <strspn@plt+0xd2cc>
   101e0:	ldr	ip, [sp, #80]	; 0x50
   101e4:	add	r3, r4, #16
   101e8:	mov	r0, #4096	; 0x1000
   101ec:	mov	r1, #0
   101f0:	str	r3, [ip, #116]	; 0x74
   101f4:	b	10124 <strspn@plt+0xd40c>
   101f8:	ldr	ip, [sp, #80]	; 0x50
   101fc:	add	r3, r4, #16
   10200:	mov	r0, #2048	; 0x800
   10204:	mov	r1, #0
   10208:	str	r3, [ip, #112]	; 0x70
   1020c:	b	10124 <strspn@plt+0xd40c>
   10210:	ldr	r1, [sp, #80]	; 0x50
   10214:	add	r3, r4, #16
   10218:	mov	r8, #2064384	; 0x1f8000
   1021c:	mov	r9, #0
   10220:	mov	r0, fp
   10224:	str	r3, [r1, #136]	; 0x88
   10228:	ldrd	r2, [fp, r7]
   1022c:	and	r8, r8, r2
   10230:	and	r9, r9, r3
   10234:	ldrd	r2, [r1, #56]	; 0x38
   10238:	orr	r2, r2, r8
   1023c:	orr	r3, r3, r9
   10240:	strd	r2, [r1, #56]	; 0x38
   10244:	bl	a71c <strspn@plt+0x7a04>
   10248:	subs	r6, r0, #0
   1024c:	blt	10908 <strspn@plt+0xdbf0>
   10250:	ldr	r2, [fp, #1100]	; 0x44c
   10254:	ldr	r3, [sp, #80]	; 0x50
   10258:	str	r2, [r3, #184]	; 0xb8
   1025c:	ldr	sl, [r4]
   10260:	ldr	r6, [r5]
   10264:	b	ffe4 <strspn@plt+0xd2cc>
   10268:	add	r9, r4, #16
   1026c:	str	r9, [sp, #56]	; 0x38
   10270:	mov	r0, r9
   10274:	bl	cf64 <strspn@plt+0xa24c>
   10278:	cmp	r0, #0
   1027c:	bne	ffe4 <strspn@plt+0xd2cc>
   10280:	ldr	r0, [sp, #80]	; 0x50
   10284:	mvn	r6, #73	; 0x49
   10288:	cmp	r0, #0
   1028c:	bne	10704 <strspn@plt+0xd9ec>
   10290:	ldr	r0, [pc, #2012]	; 10a74 <strspn@plt+0xdd5c>
   10294:	movw	r2, #391	; 0x187
   10298:	ldr	r1, [pc, #2008]	; 10a78 <strspn@plt+0xdd60>
   1029c:	ldr	r3, [pc, #2008]	; 10a7c <strspn@plt+0xdd64>
   102a0:	add	r0, pc, r0
   102a4:	add	r1, pc, r1
   102a8:	add	r3, pc, r3
   102ac:	bl	32874 <strspn@plt+0x2fb5c>
   102b0:	add	r8, r4, #24
   102b4:	mov	r0, r8
   102b8:	bl	cf64 <strspn@plt+0xa24c>
   102bc:	cmp	r0, #0
   102c0:	beq	10280 <strspn@plt+0xd568>
   102c4:	ldrd	r2, [fp, r7]
   102c8:	mov	r1, #0
   102cc:	mov	r0, #536870912	; 0x20000000
   102d0:	and	r3, r3, r1
   102d4:	and	r2, r2, r0
   102d8:	orrs	r1, r2, r3
   102dc:	beq	ffe4 <strspn@plt+0xd2cc>
   102e0:	ldr	r3, [sp, #80]	; 0x50
   102e4:	ldr	r6, [r3, #176]	; 0xb0
   102e8:	mov	r0, r6
   102ec:	bl	3220c <strspn@plt+0x2f4f4>
   102f0:	add	r3, r0, #2
   102f4:	mov	r0, r6
   102f8:	lsl	r6, r3, #2
   102fc:	mov	r1, r6
   10300:	bl	285c <realloc@plt>
   10304:	cmp	r0, #0
   10308:	beq	108ec <strspn@plt+0xdbd4>
   1030c:	sub	r6, r6, #8
   10310:	mov	r3, r0
   10314:	mov	r2, #0
   10318:	mov	r9, #0
   1031c:	str	r8, [r3, r6]!
   10320:	mov	r8, #536870912	; 0x20000000
   10324:	str	r2, [r3, #4]
   10328:	ldr	r1, [sp, #80]	; 0x50
   1032c:	ldrd	r2, [r1, #56]	; 0x38
   10330:	str	r0, [r1, #176]	; 0xb0
   10334:	b	ffd0 <strspn@plt+0xd2b8>
   10338:	bl	331ec <strspn@plt+0x304d4>
   1033c:	cmp	r0, #6
   10340:	ble	ffe4 <strspn@plt+0xd2cc>
   10344:	ldr	sl, [sp, #64]	; 0x40
   10348:	mov	r0, #7
   1034c:	mov	r1, #0
   10350:	strd	r8, [sp, #8]
   10354:	ldr	r2, [sp, #60]	; 0x3c
   10358:	movw	r3, #766	; 0x2fe
   1035c:	str	sl, [sp]
   10360:	ldr	sl, [sp, #72]	; 0x48
   10364:	str	sl, [sp, #4]
   10368:	bl	32aa8 <strspn@plt+0x2fd90>
   1036c:	b	101d4 <strspn@plt+0xd4bc>
   10370:	ldr	ip, [sp, #80]	; 0x50
   10374:	add	r3, r4, #16
   10378:	mov	r0, #8192	; 0x2000
   1037c:	mov	r1, #0
   10380:	str	r3, [ip, #120]	; 0x78
   10384:	b	10124 <strspn@plt+0xd40c>
   10388:	ldrd	r2, [r4, #16]
   1038c:	orrs	r9, r2, r3
   10390:	beq	103c0 <strspn@plt+0xd6a8>
   10394:	ldr	ip, [sp, #80]	; 0x50
   10398:	mov	r0, #1
   1039c:	mov	r1, #0
   103a0:	str	r2, [ip, #104]	; 0x68
   103a4:	ldrd	r2, [fp, r7]
   103a8:	ldrd	r8, [ip, #56]	; 0x38
   103ac:	and	r2, r2, r0
   103b0:	and	r3, r3, r1
   103b4:	orr	r2, r2, r8
   103b8:	orr	r3, r3, r9
   103bc:	strd	r2, [ip, #56]	; 0x38
   103c0:	ldrd	r2, [r4, #24]
   103c4:	orrs	sl, r2, r3
   103c8:	beq	101d4 <strspn@plt+0xd4bc>
   103cc:	ldr	ip, [sp, #80]	; 0x50
   103d0:	mov	r0, #2
   103d4:	mov	r1, #0
   103d8:	str	r2, [ip, #108]	; 0x6c
   103dc:	b	10124 <strspn@plt+0xd40c>
   103e0:	ldr	r3, [r4, #16]
   103e4:	cmn	r3, #1
   103e8:	beq	10418 <strspn@plt+0xd700>
   103ec:	ldr	ip, [sp, #80]	; 0x50
   103f0:	mov	r0, #67108864	; 0x4000000
   103f4:	mov	r1, #0
   103f8:	str	r3, [ip, #160]	; 0xa0
   103fc:	ldrd	r2, [fp, r7]
   10400:	ldrd	r8, [ip, #56]	; 0x38
   10404:	and	r2, r2, r0
   10408:	and	r3, r3, r1
   1040c:	orr	r2, r2, r8
   10410:	orr	r3, r3, r9
   10414:	strd	r2, [ip, #56]	; 0x38
   10418:	ldr	r3, [r4, #20]
   1041c:	cmn	r3, #1
   10420:	beq	101d4 <strspn@plt+0xd4bc>
   10424:	ldr	ip, [sp, #80]	; 0x50
   10428:	mov	r0, #134217728	; 0x8000000
   1042c:	mov	r1, #0
   10430:	str	r3, [ip, #164]	; 0xa4
   10434:	b	10124 <strspn@plt+0xd40c>
   10438:	ldr	r6, [r4, #16]
   1043c:	bl	2a83c <strspn@plt+0x27b24>
   10440:	cmp	r6, r0
   10444:	bne	10280 <strspn@plt+0xd568>
   10448:	ldrd	r2, [r4]
   1044c:	ldr	r0, [r4, #16]
   10450:	subs	r2, r2, #20
   10454:	sbc	r3, r3, #0
   10458:	ands	r1, r0, #31
   1045c:	movne	r1, #1
   10460:	add	r0, r1, r0, lsr #5
   10464:	mov	r1, #0
   10468:	lsl	r0, r0, #4
   1046c:	cmp	r3, r1
   10470:	cmpeq	r2, r0
   10474:	bcc	10280 <strspn@plt+0xd568>
   10478:	ldr	ip, [sp, #80]	; 0x50
   1047c:	add	r3, r4, #20
   10480:	mov	r0, #31457280	; 0x1e00000
   10484:	mov	r1, #0
   10488:	str	r3, [ip, #156]	; 0x9c
   1048c:	b	10124 <strspn@plt+0xd40c>
   10490:	ldr	r3, [r4, #16]
   10494:	cmn	r3, #1
   10498:	beq	104c8 <strspn@plt+0xd7b0>
   1049c:	ldr	ip, [sp, #80]	; 0x50
   104a0:	mov	r0, #4
   104a4:	mov	r1, #0
   104a8:	str	r3, [ip, #64]	; 0x40
   104ac:	ldrd	r2, [fp, r7]
   104b0:	ldrd	r8, [ip, #56]	; 0x38
   104b4:	and	r2, r2, r0
   104b8:	and	r3, r3, r1
   104bc:	orr	r2, r2, r8
   104c0:	orr	r3, r3, r9
   104c4:	strd	r2, [ip, #56]	; 0x38
   104c8:	ldr	r3, [r4, #20]
   104cc:	cmn	r3, #1
   104d0:	beq	10500 <strspn@plt+0xd7e8>
   104d4:	ldr	ip, [sp, #80]	; 0x50
   104d8:	mov	r0, #8
   104dc:	mov	r1, #0
   104e0:	str	r3, [ip, #68]	; 0x44
   104e4:	ldrd	r2, [fp, r7]
   104e8:	ldrd	r8, [ip, #56]	; 0x38
   104ec:	and	r2, r2, r0
   104f0:	and	r3, r3, r1
   104f4:	orr	r2, r2, r8
   104f8:	orr	r3, r3, r9
   104fc:	strd	r2, [ip, #56]	; 0x38
   10500:	ldr	r3, [r4, #24]
   10504:	cmn	r3, #1
   10508:	beq	10538 <strspn@plt+0xd820>
   1050c:	ldr	ip, [sp, #80]	; 0x50
   10510:	mov	r0, #16
   10514:	mov	r1, #0
   10518:	str	r3, [ip, #72]	; 0x48
   1051c:	ldrd	r2, [fp, r7]
   10520:	ldrd	r8, [ip, #56]	; 0x38
   10524:	and	r2, r2, r0
   10528:	and	r3, r3, r1
   1052c:	orr	r2, r2, r8
   10530:	orr	r3, r3, r9
   10534:	strd	r2, [ip, #56]	; 0x38
   10538:	ldr	r3, [r4, #28]
   1053c:	cmn	r3, #1
   10540:	beq	10570 <strspn@plt+0xd858>
   10544:	ldr	ip, [sp, #80]	; 0x50
   10548:	mov	r0, #32
   1054c:	mov	r1, #0
   10550:	str	r3, [ip, #76]	; 0x4c
   10554:	ldrd	r2, [fp, r7]
   10558:	ldrd	r8, [ip, #56]	; 0x38
   1055c:	and	r2, r2, r0
   10560:	and	r3, r3, r1
   10564:	orr	r2, r2, r8
   10568:	orr	r3, r3, r9
   1056c:	strd	r2, [ip, #56]	; 0x38
   10570:	ldr	r3, [r4, #32]
   10574:	cmn	r3, #1
   10578:	beq	105a8 <strspn@plt+0xd890>
   1057c:	ldr	ip, [sp, #80]	; 0x50
   10580:	mov	r0, #64	; 0x40
   10584:	mov	r1, #0
   10588:	str	r3, [ip, #80]	; 0x50
   1058c:	ldrd	r2, [fp, r7]
   10590:	ldrd	r8, [ip, #56]	; 0x38
   10594:	and	r2, r2, r0
   10598:	and	r3, r3, r1
   1059c:	orr	r2, r2, r8
   105a0:	orr	r3, r3, r9
   105a4:	strd	r2, [ip, #56]	; 0x38
   105a8:	ldr	r3, [r4, #36]	; 0x24
   105ac:	cmn	r3, #1
   105b0:	beq	105e0 <strspn@plt+0xd8c8>
   105b4:	ldr	ip, [sp, #80]	; 0x50
   105b8:	mov	r0, #128	; 0x80
   105bc:	mov	r1, #0
   105c0:	str	r3, [ip, #84]	; 0x54
   105c4:	ldrd	r2, [fp, r7]
   105c8:	ldrd	r8, [ip, #56]	; 0x38
   105cc:	and	r2, r2, r0
   105d0:	and	r3, r3, r1
   105d4:	orr	r2, r2, r8
   105d8:	orr	r3, r3, r9
   105dc:	strd	r2, [ip, #56]	; 0x38
   105e0:	ldr	r3, [r4, #40]	; 0x28
   105e4:	cmn	r3, #1
   105e8:	beq	10618 <strspn@plt+0xd900>
   105ec:	ldr	ip, [sp, #80]	; 0x50
   105f0:	mov	r0, #256	; 0x100
   105f4:	mov	r1, #0
   105f8:	str	r3, [ip, #88]	; 0x58
   105fc:	ldrd	r2, [fp, r7]
   10600:	ldrd	r8, [ip, #56]	; 0x38
   10604:	and	r2, r2, r0
   10608:	and	r3, r3, r1
   1060c:	orr	r2, r2, r8
   10610:	orr	r3, r3, r9
   10614:	strd	r2, [ip, #56]	; 0x38
   10618:	ldr	r3, [r4, #44]	; 0x2c
   1061c:	cmn	r3, #1
   10620:	beq	101d4 <strspn@plt+0xd4bc>
   10624:	ldr	ip, [sp, #80]	; 0x50
   10628:	mov	r0, #512	; 0x200
   1062c:	mov	r1, #0
   10630:	str	r3, [ip, #92]	; 0x5c
   10634:	b	10124 <strspn@plt+0xd40c>
   10638:	ldr	r0, [sp, #80]	; 0x50
   1063c:	ldr	sl, [sp, #44]	; 0x2c
   10640:	ldr	r3, [r0, #260]	; 0x104
   10644:	add	r3, r3, #7
   10648:	bic	r3, r3, #7
   1064c:	add	r3, r3, #16
   10650:	cmp	r3, sl
   10654:	bhi	10700 <strspn@plt+0xd9e8>
   10658:	bl	170b0 <strspn@plt+0x14398>
   1065c:	cmp	r0, #0
   10660:	beq	108ec <strspn@plt+0xdbd4>
   10664:	ldr	r3, [r4, #32]
   10668:	ldrb	r1, [r0, #36]	; 0x24
   1066c:	ldr	r8, [sp, #44]	; 0x2c
   10670:	str	r3, [r0, #32]
   10674:	orr	r1, r1, #4
   10678:	ldrd	r2, [r4, #16]
   1067c:	strd	r2, [r0, #24]
   10680:	ldr	r3, [r4, #24]
   10684:	strb	r1, [r0, #36]	; 0x24
   10688:	str	r3, [r0, #12]
   1068c:	ldr	r3, [r4, #24]
   10690:	ldr	sl, [r4]
   10694:	add	r8, r8, r3
   10698:	ldr	r6, [r5]
   1069c:	str	r8, [sp, #44]	; 0x2c
   106a0:	b	ffe4 <strspn@plt+0xd2cc>
   106a4:	ldr	r1, [sp, #80]	; 0x50
   106a8:	ldrd	r2, [r1, #56]	; 0x38
   106ac:	mov	r0, #392	; 0x188
   106b0:	mov	r6, #536870912	; 0x20000000
   106b4:	ldrd	r8, [fp, r0]
   106b8:	mov	r7, #0
   106bc:	mov	r0, r1
   106c0:	and	r6, r6, r8
   106c4:	and	r7, r7, r9
   106c8:	orr	r6, r6, r2
   106cc:	orr	r7, r7, r3
   106d0:	strd	r6, [r1, #56]	; 0x38
   106d4:	bl	1d4b8 <strspn@plt+0x1a7a0>
   106d8:	subs	r6, r0, #0
   106dc:	ldr	r0, [sp, #80]	; 0x50
   106e0:	blt	10288 <strspn@plt+0xd570>
   106e4:	ldr	r1, [r0, #244]	; 0xf4
   106e8:	ldrd	r2, [r5, #48]	; 0x30
   106ec:	ldr	r6, [r1, #8]
   106f0:	ldr	r7, [r1, #12]
   106f4:	cmp	r7, r3
   106f8:	cmpeq	r6, r2
   106fc:	beq	10778 <strspn@plt+0xda60>
   10700:	mvn	r6, #73	; 0x49
   10704:	ldr	ip, [r0, #316]	; 0x13c
   10708:	add	r3, r0, #272	; 0x110
   1070c:	cmp	ip, #0
   10710:	movne	r2, #0
   10714:	mvnne	lr, #0
   10718:	beq	1073c <strspn@plt+0xda24>
   1071c:	ldr	r1, [r3, #32]
   10720:	add	r2, r2, #1
   10724:	cmp	r1, #0
   10728:	strge	lr, [r3, #32]
   1072c:	ldr	r3, [r3]
   10730:	ldrge	ip, [r0, #316]	; 0x13c
   10734:	cmp	r2, ip
   10738:	bcc	1071c <strspn@plt+0xda04>
   1073c:	bl	16b80 <strspn@plt+0x13e68>
   10740:	ldr	r0, [sp, #40]	; 0x28
   10744:	bl	2778 <free@plt>
   10748:	ldr	fp, [sp, #68]	; 0x44
   1074c:	ldr	r2, [sp, #84]	; 0x54
   10750:	mov	r0, r6
   10754:	ldr	r3, [fp]
   10758:	cmp	r2, r3
   1075c:	bne	10a28 <strspn@plt+0xdd10>
   10760:	add	sp, sp, #92	; 0x5c
   10764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10768:	mvn	r6, #90	; 0x5a
   1076c:	b	10740 <strspn@plt+0xda28>
   10770:	mov	r6, r0
   10774:	b	10740 <strspn@plt+0xda28>
   10778:	ldrb	r1, [r1, #2]
   1077c:	ldrd	r8, [r5, #8]
   10780:	and	r3, r1, #1
   10784:	eor	ip, r3, #1
   10788:	and	r2, r8, #1
   1078c:	cmp	ip, r2
   10790:	bne	10700 <strspn@plt+0xd9e8>
   10794:	cmp	r3, #0
   10798:	beq	107b0 <strspn@plt+0xda98>
   1079c:	ldrd	r6, [r0, #8]
   107a0:	ldrd	r2, [r5, #56]	; 0x38
   107a4:	cmp	r7, r3
   107a8:	cmpeq	r6, r2
   107ac:	bne	10700 <strspn@plt+0xd9e8>
   107b0:	lsrs	r9, r9, #1
   107b4:	rrx	r8, r8
   107b8:	eor	r1, r8, r1, lsr #1
   107bc:	tst	r1, #1
   107c0:	bne	10700 <strspn@plt+0xd9e8>
   107c4:	ldrd	r2, [r5, #32]
   107c8:	orrs	r9, r2, r3
   107cc:	bne	10910 <strspn@plt+0xdbf8>
   107d0:	mov	r1, r0
   107d4:	mov	r0, fp
   107d8:	bl	16a40 <strspn@plt+0x13d28>
   107dc:	ldr	r0, [sp, #80]	; 0x50
   107e0:	ldr	sl, [sp, #56]	; 0x38
   107e4:	cmp	sl, #0
   107e8:	strne	sl, [r0, #28]
   107ec:	beq	1094c <strspn@plt+0xdc34>
   107f0:	ldrb	r3, [r0, #240]	; 0xf0
   107f4:	mov	sl, #0
   107f8:	str	r5, [r0, #432]	; 0x1b0
   107fc:	mov	r6, #1
   10800:	orr	r3, r3, #96	; 0x60
   10804:	strb	r3, [r0, #240]	; 0xf0
   10808:	ldr	r3, [fp, #44]	; 0x2c
   1080c:	ldr	r2, [fp, #40]	; 0x28
   10810:	add	r1, r3, r6
   10814:	str	sl, [sp, #40]	; 0x28
   10818:	str	r1, [fp, #44]	; 0x2c
   1081c:	str	r0, [r2, r3, lsl #2]
   10820:	b	10740 <strspn@plt+0xda28>
   10824:	mvn	r6, #73	; 0x49
   10828:	b	10740 <strspn@plt+0xda28>
   1082c:	mov	r0, ip
   10830:	bl	170b0 <strspn@plt+0x14398>
   10834:	cmp	r0, #0
   10838:	beq	108ec <strspn@plt+0xdbd4>
   1083c:	ldr	r1, [r4, #24]
   10840:	ldr	r2, [r4, #28]
   10844:	ldr	r9, [sp, #76]	; 0x4c
   10848:	and	r2, r1, r2
   1084c:	ldr	sl, [sp, #44]	; 0x2c
   10850:	cmn	r2, #1
   10854:	ldrb	r3, [r0, #36]	; 0x24
   10858:	movne	r2, #0
   1085c:	moveq	r2, #1
   10860:	cmp	r9, sl
   10864:	bfi	r3, r2, #3, #1
   10868:	strb	r3, [r0, #36]	; 0x24
   1086c:	bhi	108ac <strspn@plt+0xdb94>
   10870:	cmp	r2, #0
   10874:	ldreq	r3, [r4, #24]
   10878:	addeq	r3, r5, r3
   1087c:	streq	r3, [r0, #4]
   10880:	ldr	r3, [r4, #16]
   10884:	str	r3, [r0, #12]
   10888:	ldrb	r3, [r0, #36]	; 0x24
   1088c:	orr	r3, r3, #4
   10890:	strb	r3, [r0, #36]	; 0x24
   10894:	ldr	r2, [r4, #16]
   10898:	ldr	sl, [r4]
   1089c:	ldr	r6, [r5]
   108a0:	b	101a8 <strspn@plt+0xd490>
   108a4:	mvn	r6, #11
   108a8:	b	10740 <strspn@plt+0xda28>
   108ac:	cmp	r2, #0
   108b0:	bne	108d0 <strspn@plt+0xdbb8>
   108b4:	ldr	r3, [r4, #24]
   108b8:	ldr	r8, [sp, #76]	; 0x4c
   108bc:	ldr	r9, [sp, #44]	; 0x2c
   108c0:	add	r3, r8, r3
   108c4:	rsb	r3, r9, r3
   108c8:	add	r3, r5, r3
   108cc:	str	r3, [r0, #4]
   108d0:	ldr	r3, [r4, #16]
   108d4:	ldr	sl, [sp, #76]	; 0x4c
   108d8:	ldr	r8, [sp, #44]	; 0x2c
   108dc:	rsb	r3, sl, r3
   108e0:	add	r3, r3, r8
   108e4:	str	r3, [r0, #12]
   108e8:	b	10888 <strspn@plt+0xdb70>
   108ec:	ldr	r0, [sp, #80]	; 0x50
   108f0:	mvn	r6, #11
   108f4:	b	10288 <strspn@plt+0xd570>
   108f8:	mov	r8, #0
   108fc:	mov	r1, ip
   10900:	str	r8, [sp, #56]	; 0x38
   10904:	b	106ac <strspn@plt+0xd994>
   10908:	ldr	r0, [sp, #80]	; 0x50
   1090c:	b	10288 <strspn@plt+0xd570>
   10910:	ldr	ip, [pc, #360]	; 10a80 <strspn@plt+0xdd68>
   10914:	mov	r1, #26
   10918:	strd	r2, [sp, #8]
   1091c:	add	r0, r0, #456	; 0x1c8
   10920:	add	ip, pc, ip
   10924:	mov	r3, r1
   10928:	mov	r2, #1
   1092c:	str	ip, [sp]
   10930:	bl	2d0c <__snprintf_chk@plt>
   10934:	ldr	r3, [sp, #80]	; 0x50
   10938:	add	r2, r3, #456	; 0x1c8
   1093c:	mov	r0, r3
   10940:	str	r2, [r3, #172]	; 0xac
   10944:	str	r2, [r3, #32]
   10948:	b	107e0 <strspn@plt+0xdac8>
   1094c:	ldrd	r2, [r5, #24]
   10950:	mvn	r6, #0
   10954:	mvn	r7, #0
   10958:	cmp	r3, r7
   1095c:	cmpeq	r2, r6
   10960:	beq	10a1c <strspn@plt+0xdd04>
   10964:	orrs	r9, r2, r3
   10968:	bne	109dc <strspn@plt+0xdcc4>
   1096c:	ldr	r3, [fp, #80]	; 0x50
   10970:	str	r3, [r0, #28]
   10974:	b	107f0 <strspn@plt+0xdad8>
   10978:	ldr	r0, [pc, #260]	; 10a84 <strspn@plt+0xdd6c>
   1097c:	mov	r2, #428	; 0x1ac
   10980:	ldr	r1, [pc, #256]	; 10a88 <strspn@plt+0xdd70>
   10984:	ldr	r3, [pc, #256]	; 10a8c <strspn@plt+0xdd74>
   10988:	add	r0, pc, r0
   1098c:	add	r1, pc, r1
   10990:	add	r3, pc, r3
   10994:	bl	32874 <strspn@plt+0x2fb5c>
   10998:	ldr	r0, [pc, #240]	; 10a90 <strspn@plt+0xdd78>
   1099c:	movw	r2, #427	; 0x1ab
   109a0:	ldr	r1, [pc, #236]	; 10a94 <strspn@plt+0xdd7c>
   109a4:	ldr	r3, [pc, #236]	; 10a98 <strspn@plt+0xdd80>
   109a8:	add	r0, pc, r0
   109ac:	add	r1, pc, r1
   109b0:	add	r3, pc, r3
   109b4:	bl	32874 <strspn@plt+0x2fb5c>
   109b8:	mov	r4, r0
   109bc:	str	r5, [sp, #40]	; 0x28
   109c0:	ldr	r0, [sp, #40]	; 0x28
   109c4:	bl	2778 <free@plt>
   109c8:	mov	r0, r4
   109cc:	bl	2cb8 <_Unwind_Resume@plt>
   109d0:	mov	r4, r0
   109d4:	str	fp, [sp, #40]	; 0x28
   109d8:	b	109c0 <strspn@plt+0xdca8>
   109dc:	ldr	ip, [pc, #184]	; 10a9c <strspn@plt+0xdd84>
   109e0:	mov	r1, #26
   109e4:	add	r0, r0, #480	; 0x1e0
   109e8:	strd	r2, [sp, #8]
   109ec:	add	ip, pc, ip
   109f0:	mov	r3, r1
   109f4:	mov	r2, #1
   109f8:	add	r0, r0, #2
   109fc:	str	ip, [sp]
   10a00:	bl	2d0c <__snprintf_chk@plt>
   10a04:	ldr	r3, [sp, #80]	; 0x50
   10a08:	add	r2, r3, #480	; 0x1e0
   10a0c:	add	r2, r2, #2
   10a10:	mov	r0, r3
   10a14:	str	r2, [r3, #28]
   10a18:	b	107f0 <strspn@plt+0xdad8>
   10a1c:	ldr	r8, [sp, #56]	; 0x38
   10a20:	str	r8, [r0, #28]
   10a24:	b	107f0 <strspn@plt+0xdad8>
   10a28:	bl	2838 <__stack_chk_fail@plt>
   10a2c:	ldr	r0, [pc, #108]	; 10aa0 <strspn@plt+0xdd88>
   10a30:	movw	r2, #429	; 0x1ad
   10a34:	ldr	r1, [pc, #104]	; 10aa4 <strspn@plt+0xdd8c>
   10a38:	ldr	r3, [pc, #104]	; 10aa8 <strspn@plt+0xdd90>
   10a3c:	add	r0, pc, r0
   10a40:	add	r1, pc, r1
   10a44:	add	r3, pc, r3
   10a48:	bl	32874 <strspn@plt+0x2fb5c>
   10a4c:	mov	r4, r0
   10a50:	b	109c0 <strspn@plt+0xdca8>
   10a54:	mov	r4, r0
   10a58:	str	r7, [sp, #40]	; 0x28
   10a5c:	b	109c0 <strspn@plt+0xdca8>
   10a60:	strdeq	r5, [r4], -r0
   10a64:	andeq	r0, r0, r8, asr #4
   10a68:	strdeq	r8, [r2], -r0
   10a6c:	andeq	r9, r2, r8, lsr #5
   10a70:	andeq	r8, r2, r8, lsr #26
   10a74:	andeq	sp, r2, r0, asr #25
   10a78:	andeq	r8, r2, r0, ror r9
   10a7c:	andeq	r8, r2, r8, asr #30
   10a80:	andeq	r6, r2, r8, asr lr
   10a84:	muleq	r2, r8, r8
   10a88:	andeq	r8, r2, r8, lsl #5
   10a8c:	ldrdeq	r8, [r2], -r4
   10a90:	andeq	r8, r2, r4, asr #14
   10a94:	andeq	r8, r2, r8, ror #4
   10a98:			; <UNDEFINED> instruction: 0x000288b4
   10a9c:	andeq	r6, r2, ip, lsl #27
   10aa0:	strdeq	r8, [r2], -ip
   10aa4:	ldrdeq	r8, [r2], -r4
   10aa8:	andeq	r8, r2, r0, lsr #16
   10aac:	ldr	ip, [pc, #432]	; 10c64 <strspn@plt+0xdf4c>
   10ab0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10ab4:	add	ip, pc, ip
   10ab8:	subs	r8, r0, #0
   10abc:	ldr	r0, [pc, #420]	; 10c68 <strspn@plt+0xdf50>
   10ac0:	mov	sl, r3
   10ac4:	mov	r3, ip
   10ac8:	sub	sp, sp, #40	; 0x28
   10acc:	mov	ip, #0
   10ad0:	ldr	r9, [r3, r0]
   10ad4:	str	ip, [sp, #8]
   10ad8:	ldr	r3, [r9]
   10adc:	str	r3, [sp, #36]	; 0x24
   10ae0:	beq	10be4 <strspn@plt+0xdecc>
   10ae4:	cmp	r1, #0
   10ae8:	beq	10c44 <strspn@plt+0xdf2c>
   10aec:	cmp	r2, #0
   10af0:	beq	10c24 <strspn@plt+0xdf0c>
   10af4:	ldrd	r2, [r2, #8]
   10af8:	movw	r6, #32773	; 0x8005
   10afc:	mov	r7, #0
   10b00:	ldrd	r4, [r1, #56]	; 0x38
   10b04:	cmp	r3, r7
   10b08:	cmpeq	r2, r6
   10b0c:	beq	10bc4 <strspn@plt+0xdeac>
   10b10:	ldr	r2, [pc, #340]	; 10c6c <strspn@plt+0xdf54>
   10b14:	add	r3, sp, #24
   10b18:	add	r2, pc, r2
   10b1c:	mov	ip, r3
   10b20:	add	r2, r2, #12
   10b24:	ldm	r2, {r0, r1, r2}
   10b28:	stm	r3, {r0, r1, r2}
   10b2c:	add	r1, sp, #8
   10b30:	mov	r2, r4
   10b34:	mov	r3, r5
   10b38:	str	ip, [sp]
   10b3c:	mov	r0, r8
   10b40:	str	r1, [sp, #4]
   10b44:	bl	17ea0 <strspn@plt+0x15188>
   10b48:	cmp	r0, #0
   10b4c:	blt	10b94 <strspn@plt+0xde7c>
   10b50:	mov	r2, sl
   10b54:	mov	r0, r8
   10b58:	ldr	r1, [sp, #8]
   10b5c:	bl	fbac <strspn@plt+0xce94>
   10b60:	mov	r0, r8
   10b64:	ldr	r1, [sp, #8]
   10b68:	bl	6d84 <strspn@plt+0x406c>
   10b6c:	cmp	r0, #0
   10b70:	blt	10b94 <strspn@plt+0xde7c>
   10b74:	ldr	r3, [r8, #44]	; 0x2c
   10b78:	mov	r4, #1
   10b7c:	ldr	r2, [r8, #40]	; 0x28
   10b80:	ldr	r1, [sp, #8]
   10b84:	add	r0, r3, r4
   10b88:	str	r0, [r8, #44]	; 0x2c
   10b8c:	str	r1, [r2, r3, lsl #2]
   10b90:	b	10ba8 <strspn@plt+0xde90>
   10b94:	mov	r4, r0
   10b98:	ldr	r0, [sp, #8]
   10b9c:	cmp	r0, #0
   10ba0:	beq	10ba8 <strspn@plt+0xde90>
   10ba4:	bl	16b80 <strspn@plt+0x13e68>
   10ba8:	ldr	r2, [sp, #36]	; 0x24
   10bac:	mov	r0, r4
   10bb0:	ldr	r3, [r9]
   10bb4:	cmp	r2, r3
   10bb8:	bne	10be0 <strspn@plt+0xdec8>
   10bbc:	add	sp, sp, #40	; 0x28
   10bc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10bc4:	ldr	r2, [pc, #164]	; 10c70 <strspn@plt+0xdf58>
   10bc8:	add	r3, sp, #12
   10bcc:	add	r2, pc, r2
   10bd0:	mov	ip, r3
   10bd4:	ldm	r2, {r0, r1, r2}
   10bd8:	stm	r3, {r0, r1, r2}
   10bdc:	b	10b2c <strspn@plt+0xde14>
   10be0:	bl	2838 <__stack_chk_fail@plt>
   10be4:	ldr	r0, [pc, #136]	; 10c74 <strspn@plt+0xdf5c>
   10be8:	movw	r2, #1265	; 0x4f1
   10bec:	ldr	r1, [pc, #132]	; 10c78 <strspn@plt+0xdf60>
   10bf0:	ldr	r3, [pc, #132]	; 10c7c <strspn@plt+0xdf64>
   10bf4:	add	r0, pc, r0
   10bf8:	add	r1, pc, r1
   10bfc:	add	r3, pc, r3
   10c00:	bl	32874 <strspn@plt+0x2fb5c>
   10c04:	ldr	r3, [sp, #8]
   10c08:	mov	r4, r0
   10c0c:	cmp	r3, #0
   10c10:	beq	10c1c <strspn@plt+0xdf04>
   10c14:	mov	r0, r3
   10c18:	bl	16b80 <strspn@plt+0x13e68>
   10c1c:	mov	r0, r4
   10c20:	bl	2cb8 <_Unwind_Resume@plt>
   10c24:	ldr	r0, [pc, #84]	; 10c80 <strspn@plt+0xdf68>
   10c28:	movw	r2, #1267	; 0x4f3
   10c2c:	ldr	r1, [pc, #80]	; 10c84 <strspn@plt+0xdf6c>
   10c30:	ldr	r3, [pc, #80]	; 10c88 <strspn@plt+0xdf70>
   10c34:	add	r0, pc, r0
   10c38:	add	r1, pc, r1
   10c3c:	add	r3, pc, r3
   10c40:	bl	32874 <strspn@plt+0x2fb5c>
   10c44:	ldr	r0, [pc, #64]	; 10c8c <strspn@plt+0xdf74>
   10c48:	movw	r2, #1266	; 0x4f2
   10c4c:	ldr	r1, [pc, #60]	; 10c90 <strspn@plt+0xdf78>
   10c50:	ldr	r3, [pc, #60]	; 10c94 <strspn@plt+0xdf7c>
   10c54:	add	r0, pc, r0
   10c58:	add	r1, pc, r1
   10c5c:	add	r3, pc, r3
   10c60:	bl	32874 <strspn@plt+0x2fb5c>
   10c64:	andeq	r4, r4, r0, asr #5
   10c68:	andeq	r0, r0, r8, asr #4
   10c6c:	andeq	r4, r4, r8, lsr r5
   10c70:	andeq	r4, r4, r4, lsl #9
   10c74:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   10c78:	andeq	r8, r2, ip, lsl r0
   10c7c:	ldrdeq	r7, [r2], -r4
   10c80:	andeq	lr, r2, ip, asr sp
   10c84:	ldrdeq	r7, [r2], -ip
   10c88:	muleq	r2, r4, lr
   10c8c:	andeq	sp, r2, ip, asr #11
   10c90:			; <UNDEFINED> instruction: 0x00027fbc
   10c94:	andeq	r7, r2, r4, ror lr
   10c98:	ldr	ip, [pc, #332]	; 10dec <strspn@plt+0xe0d4>
   10c9c:	push	{r4, r5, r6, r7, r8, r9, lr}
   10ca0:	add	ip, pc, ip
   10ca4:	ldr	lr, [pc, #324]	; 10df0 <strspn@plt+0xe0d8>
   10ca8:	sub	sp, sp, #20
   10cac:	mov	r7, r3
   10cb0:	mov	r3, #0
   10cb4:	subs	r5, r0, #0
   10cb8:	mov	r8, r1
   10cbc:	ldr	r4, [ip, lr]
   10cc0:	mov	r6, r2
   10cc4:	str	r3, [sp, #8]
   10cc8:	ldr	r9, [sp, #48]	; 0x30
   10ccc:	ldr	r3, [r4]
   10cd0:	str	r3, [sp, #12]
   10cd4:	beq	10dac <strspn@plt+0xe094>
   10cd8:	ldr	ip, [pc, #276]	; 10df4 <strspn@plt+0xe0dc>
   10cdc:	add	r1, sp, #8
   10ce0:	ldr	r2, [pc, #272]	; 10df8 <strspn@plt+0xe0e0>
   10ce4:	ldr	r3, [pc, #272]	; 10dfc <strspn@plt+0xe0e4>
   10ce8:	add	ip, pc, ip
   10cec:	add	r2, pc, r2
   10cf0:	str	ip, [sp]
   10cf4:	add	r3, pc, r3
   10cf8:	bl	16be0 <strspn@plt+0x13ec8>
   10cfc:	cmp	r0, #0
   10d00:	blt	10d78 <strspn@plt+0xe060>
   10d04:	ldr	r1, [pc, #244]	; 10e00 <strspn@plt+0xe0e8>
   10d08:	mov	r2, r8
   10d0c:	ldr	r0, [sp, #8]
   10d10:	mov	r3, r6
   10d14:	str	r7, [sp]
   10d18:	add	r1, pc, r1
   10d1c:	bl	19750 <strspn@plt+0x16a38>
   10d20:	cmp	r0, #0
   10d24:	blt	10d78 <strspn@plt+0xe060>
   10d28:	mov	r0, r5
   10d2c:	ldr	r1, [sp, #8]
   10d30:	bl	16a40 <strspn@plt+0x13d28>
   10d34:	mov	r0, r5
   10d38:	mov	r2, r9
   10d3c:	ldr	r1, [sp, #8]
   10d40:	bl	fbac <strspn@plt+0xce94>
   10d44:	mov	r0, r5
   10d48:	ldr	r1, [sp, #8]
   10d4c:	bl	6d84 <strspn@plt+0x406c>
   10d50:	cmp	r0, #0
   10d54:	blt	10d78 <strspn@plt+0xe060>
   10d58:	ldr	r3, [r5, #44]	; 0x2c
   10d5c:	mov	r6, #1
   10d60:	ldr	r2, [r5, #40]	; 0x28
   10d64:	ldr	r1, [sp, #8]
   10d68:	add	r0, r3, r6
   10d6c:	str	r0, [r5, #44]	; 0x2c
   10d70:	str	r1, [r2, r3, lsl #2]
   10d74:	b	10d8c <strspn@plt+0xe074>
   10d78:	mov	r6, r0
   10d7c:	ldr	r0, [sp, #8]
   10d80:	cmp	r0, #0
   10d84:	beq	10d8c <strspn@plt+0xe074>
   10d88:	bl	16b80 <strspn@plt+0x13e68>
   10d8c:	ldr	r2, [sp, #12]
   10d90:	mov	r0, r6
   10d94:	ldr	r3, [r4]
   10d98:	cmp	r2, r3
   10d9c:	bne	10da8 <strspn@plt+0xe090>
   10da0:	add	sp, sp, #20
   10da4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   10da8:	bl	2838 <__stack_chk_fail@plt>
   10dac:	ldr	r0, [pc, #80]	; 10e04 <strspn@plt+0xe0ec>
   10db0:	movw	r2, #1178	; 0x49a
   10db4:	ldr	r1, [pc, #76]	; 10e08 <strspn@plt+0xe0f0>
   10db8:	ldr	r3, [pc, #76]	; 10e0c <strspn@plt+0xe0f4>
   10dbc:	add	r0, pc, r0
   10dc0:	add	r1, pc, r1
   10dc4:	add	r3, pc, r3
   10dc8:	bl	32874 <strspn@plt+0x2fb5c>
   10dcc:	ldr	r3, [sp, #8]
   10dd0:	mov	r4, r0
   10dd4:	cmp	r3, #0
   10dd8:	beq	10de4 <strspn@plt+0xe0cc>
   10ddc:	mov	r0, r3
   10de0:	bl	16b80 <strspn@plt+0x13e68>
   10de4:	mov	r0, r4
   10de8:	bl	2cb8 <_Unwind_Resume@plt>
   10dec:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   10df0:	andeq	r0, r0, r8, asr #4
   10df4:	ldrdeq	r6, [r2], -r8
   10df8:	andeq	r6, r2, r8, lsl #9
   10dfc:	andeq	r6, r2, r8, ror #8
   10e00:	andeq	r7, r2, ip, ror #30
   10e04:	andeq	r8, r2, r0, lsr r3
   10e08:	andeq	r7, r2, r4, asr lr
   10e0c:	andeq	r8, r2, r0, ror r4
   10e10:	ldr	ip, [pc, #272]	; 10f28 <strspn@plt+0xe210>
   10e14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10e18:	subs	r9, r0, #0
   10e1c:	ldr	r0, [pc, #264]	; 10f2c <strspn@plt+0xe214>
   10e20:	add	ip, pc, ip
   10e24:	mov	r8, r3
   10e28:	sub	sp, sp, #40	; 0x28
   10e2c:	mov	r3, ip
   10e30:	mov	sl, r2
   10e34:	ldr	r6, [ip, r0]
   10e38:	ldr	r3, [r6]
   10e3c:	str	r3, [sp, #36]	; 0x24
   10e40:	beq	10f08 <strspn@plt+0xe1f0>
   10e44:	cmp	r1, #0
   10e48:	beq	10ee8 <strspn@plt+0xe1d0>
   10e4c:	cmp	r2, #0
   10e50:	beq	10ec8 <strspn@plt+0xe1b0>
   10e54:	ldrd	r4, [r2, #16]
   10e58:	add	r7, sp, #8
   10e5c:	ldr	r3, [pc, #204]	; 10f30 <strspn@plt+0xe218>
   10e60:	mov	r1, #1
   10e64:	mov	r2, #25
   10e68:	mov	r0, r7
   10e6c:	add	r3, pc, r3
   10e70:	strd	r4, [sp]
   10e74:	bl	2aa8 <__sprintf_chk@plt>
   10e78:	ldrd	r4, [sl, #8]
   10e7c:	movw	r2, #32771	; 0x8003
   10e80:	mov	r3, #0
   10e84:	cmp	r5, r3
   10e88:	cmpeq	r4, r2
   10e8c:	mov	r1, r7
   10e90:	mov	r0, r9
   10e94:	str	r8, [sp]
   10e98:	movne	r2, r7
   10e9c:	moveq	r2, #0
   10ea0:	moveq	r3, r7
   10ea4:	movne	r3, #0
   10ea8:	bl	10c98 <strspn@plt+0xdf80>
   10eac:	ldr	r2, [sp, #36]	; 0x24
   10eb0:	ldr	r3, [r6]
   10eb4:	cmp	r2, r3
   10eb8:	bne	10ec4 <strspn@plt+0xe1ac>
   10ebc:	add	sp, sp, #40	; 0x28
   10ec0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10ec4:	bl	2838 <__stack_chk_fail@plt>
   10ec8:	ldr	r0, [pc, #100]	; 10f34 <strspn@plt+0xe21c>
   10ecc:	movw	r2, #1245	; 0x4dd
   10ed0:	ldr	r1, [pc, #96]	; 10f38 <strspn@plt+0xe220>
   10ed4:	ldr	r3, [pc, #96]	; 10f3c <strspn@plt+0xe224>
   10ed8:	add	r0, pc, r0
   10edc:	add	r1, pc, r1
   10ee0:	add	r3, pc, r3
   10ee4:	bl	32874 <strspn@plt+0x2fb5c>
   10ee8:	ldr	r0, [pc, #80]	; 10f40 <strspn@plt+0xe228>
   10eec:	movw	r2, #1244	; 0x4dc
   10ef0:	ldr	r1, [pc, #76]	; 10f44 <strspn@plt+0xe22c>
   10ef4:	ldr	r3, [pc, #76]	; 10f48 <strspn@plt+0xe230>
   10ef8:	add	r0, pc, r0
   10efc:	add	r1, pc, r1
   10f00:	add	r3, pc, r3
   10f04:	bl	32874 <strspn@plt+0x2fb5c>
   10f08:	ldr	r0, [pc, #60]	; 10f4c <strspn@plt+0xe234>
   10f0c:	movw	r2, #1243	; 0x4db
   10f10:	ldr	r1, [pc, #56]	; 10f50 <strspn@plt+0xe238>
   10f14:	ldr	r3, [pc, #56]	; 10f54 <strspn@plt+0xe23c>
   10f18:	add	r0, pc, r0
   10f1c:	add	r1, pc, r1
   10f20:	add	r3, pc, r3
   10f24:	bl	32874 <strspn@plt+0x2fb5c>
   10f28:	andeq	r3, r4, r4, asr pc
   10f2c:	andeq	r0, r0, r8, asr #4
   10f30:	andeq	r6, r2, ip, lsl #18
   10f34:			; <UNDEFINED> instruction: 0x0002eab8
   10f38:	andeq	r7, r2, r8, lsr sp
   10f3c:	andeq	r8, r2, ip, asr #7
   10f40:	andeq	sp, r2, r8, lsr #6
   10f44:	andeq	r7, r2, r8, lsl sp
   10f48:	andeq	r8, r2, ip, lsr #7
   10f4c:	ldrdeq	r8, [r2], -r4
   10f50:	strdeq	r7, [r2], -r8
   10f54:	andeq	r8, r2, ip, lsl #7
   10f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f5c:	subs	fp, r0, #0
   10f60:	ldr	r4, [pc, #432]	; 11118 <strspn@plt+0xe400>
   10f64:	mov	ip, r3
   10f68:	ldr	r0, [pc, #428]	; 1111c <strspn@plt+0xe404>
   10f6c:	sub	sp, sp, #84	; 0x54
   10f70:	add	r4, pc, r4
   10f74:	mov	sl, r2
   10f78:	ldr	r0, [r4, r0]
   10f7c:	mov	r3, r4
   10f80:	ldr	r3, [r0]
   10f84:	str	r0, [sp, #12]
   10f88:	str	r3, [sp, #76]	; 0x4c
   10f8c:	beq	110b8 <strspn@plt+0xe3a0>
   10f90:	cmp	r1, #0
   10f94:	beq	110f8 <strspn@plt+0xe3e0>
   10f98:	cmp	r2, #0
   10f9c:	beq	110d8 <strspn@plt+0xe3c0>
   10fa0:	ldrd	r4, [r2, #8]
   10fa4:	cmp	r5, #0
   10fa8:	cmpeq	r4, #32768	; 0x8000
   10fac:	beq	10fcc <strspn@plt+0xe2b4>
   10fb0:	ldrd	r6, [r2, #24]
   10fb4:	mov	r8, #24
   10fb8:	mov	r9, #0
   10fbc:	and	r6, r6, r8
   10fc0:	and	r7, r7, r9
   10fc4:	orrs	r1, r6, r7
   10fc8:	beq	11084 <strspn@plt+0xe36c>
   10fcc:	mov	r3, #0
   10fd0:	strb	r3, [sp, #48]	; 0x30
   10fd4:	movw	r2, #32769	; 0x8001
   10fd8:	mov	r3, #0
   10fdc:	cmp	r5, r3
   10fe0:	cmpeq	r4, r2
   10fe4:	beq	11004 <strspn@plt+0xe2ec>
   10fe8:	ldrd	r2, [sl, #40]	; 0x28
   10fec:	mov	r1, #0
   10ff0:	mov	r0, #24
   10ff4:	and	r3, r3, r1
   10ff8:	and	r2, r2, r0
   10ffc:	orrs	r1, r2, r3
   11000:	beq	11054 <strspn@plt+0xe33c>
   11004:	ldrb	r0, [sp, #48]	; 0x30
   11008:	cmp	r0, #0
   1100c:	bne	1102c <strspn@plt+0xe314>
   11010:	ldr	r1, [sp, #12]
   11014:	ldr	r2, [sp, #76]	; 0x4c
   11018:	ldr	r3, [r1]
   1101c:	cmp	r2, r3
   11020:	bne	110b4 <strspn@plt+0xe39c>
   11024:	add	sp, sp, #84	; 0x54
   11028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1102c:	add	r6, sp, #80	; 0x50
   11030:	mov	r3, #0
   11034:	strb	r3, [r6, #-60]!	; 0xffffffc4
   11038:	str	ip, [sp]
   1103c:	mov	r0, fp
   11040:	add	r1, sl, #48	; 0x30
   11044:	mov	r3, r6
   11048:	add	r2, sp, #48	; 0x30
   1104c:	bl	10c98 <strspn@plt+0xdf80>
   11050:	b	11010 <strspn@plt+0xe2f8>
   11054:	ldrd	r4, [sl, #32]
   11058:	add	r6, sp, #20
   1105c:	ldr	r3, [pc, #188]	; 11120 <strspn@plt+0xe408>
   11060:	mov	r1, #1
   11064:	mov	r2, #25
   11068:	mov	r0, r6
   1106c:	add	r3, pc, r3
   11070:	strd	r4, [sp]
   11074:	str	ip, [sp, #8]
   11078:	bl	2aa8 <__sprintf_chk@plt>
   1107c:	ldr	ip, [sp, #8]
   11080:	b	11038 <strspn@plt+0xe320>
   11084:	ldrd	r4, [r2, #16]
   11088:	add	r0, sp, #48	; 0x30
   1108c:	ldr	r3, [pc, #144]	; 11124 <strspn@plt+0xe40c>
   11090:	mov	r1, #1
   11094:	mov	r2, #25
   11098:	str	ip, [sp, #8]
   1109c:	strd	r4, [sp]
   110a0:	add	r3, pc, r3
   110a4:	bl	2aa8 <__sprintf_chk@plt>
   110a8:	ldrd	r4, [sl, #8]
   110ac:	ldr	ip, [sp, #8]
   110b0:	b	10fd4 <strspn@plt+0xe2bc>
   110b4:	bl	2838 <__stack_chk_fail@plt>
   110b8:	ldr	r0, [pc, #104]	; 11128 <strspn@plt+0xe410>
   110bc:	movw	r2, #1214	; 0x4be
   110c0:	ldr	r1, [pc, #100]	; 1112c <strspn@plt+0xe414>
   110c4:	ldr	r3, [pc, #100]	; 11130 <strspn@plt+0xe418>
   110c8:	add	r0, pc, r0
   110cc:	add	r1, pc, r1
   110d0:	add	r3, pc, r3
   110d4:	bl	32874 <strspn@plt+0x2fb5c>
   110d8:	ldr	r0, [pc, #84]	; 11134 <strspn@plt+0xe41c>
   110dc:	mov	r2, #1216	; 0x4c0
   110e0:	ldr	r1, [pc, #80]	; 11138 <strspn@plt+0xe420>
   110e4:	ldr	r3, [pc, #80]	; 1113c <strspn@plt+0xe424>
   110e8:	add	r0, pc, r0
   110ec:	add	r1, pc, r1
   110f0:	add	r3, pc, r3
   110f4:	bl	32874 <strspn@plt+0x2fb5c>
   110f8:	ldr	r0, [pc, #64]	; 11140 <strspn@plt+0xe428>
   110fc:	movw	r2, #1215	; 0x4bf
   11100:	ldr	r1, [pc, #60]	; 11144 <strspn@plt+0xe42c>
   11104:	ldr	r3, [pc, #60]	; 11148 <strspn@plt+0xe430>
   11108:	add	r0, pc, r0
   1110c:	add	r1, pc, r1
   11110:	add	r3, pc, r3
   11114:	bl	32874 <strspn@plt+0x2fb5c>
   11118:	andeq	r3, r4, r4, lsl #28
   1111c:	andeq	r0, r0, r8, asr #4
   11120:	andeq	r6, r2, ip, lsl #14
   11124:	ldrdeq	r6, [r2], -r8
   11128:	andeq	r8, r2, r4, lsr #32
   1112c:	andeq	r7, r2, r8, asr #22
   11130:	andeq	r8, r2, ip, ror r1
   11134:	andeq	lr, r2, r8, lsr #17
   11138:	andeq	r7, r2, r8, lsr #22
   1113c:	andeq	r8, r2, ip, asr r1
   11140:	andeq	sp, r2, r8, lsl r1
   11144:	andeq	r7, r2, r8, lsl #22
   11148:	andeq	r8, r2, ip, lsr r1
   1114c:	ldr	ip, [pc, #464]	; 11324 <strspn@plt+0xe60c>
   11150:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11154:	subs	r9, r0, #0
   11158:	ldr	r0, [pc, #456]	; 11328 <strspn@plt+0xe610>
   1115c:	add	ip, pc, ip
   11160:	mov	r7, r2
   11164:	sub	sp, sp, #32
   11168:	mov	r2, ip
   1116c:	mov	r5, r1
   11170:	ldr	r8, [ip, r0]
   11174:	ldr	r6, [sp, #64]	; 0x40
   11178:	ldr	r2, [r8]
   1117c:	str	r2, [sp, #28]
   11180:	beq	11300 <strspn@plt+0xe5e8>
   11184:	cmp	r1, #0
   11188:	beq	112e0 <strspn@plt+0xe5c8>
   1118c:	cmp	r3, #63	; 0x3f
   11190:	bhi	112c0 <strspn@plt+0xe5a8>
   11194:	cmp	r6, #0
   11198:	beq	112a0 <strspn@plt+0xe588>
   1119c:	cmp	r3, #9
   111a0:	movw	r2, #29281	; 0x7261
   111a4:	movt	r2, #103	; 0x67
   111a8:	str	r2, [sp, #8]
   111ac:	bls	11290 <strspn@plt+0xe578>
   111b0:	movw	r2, #52429	; 0xcccd
   111b4:	movt	r2, #52428	; 0xcccc
   111b8:	add	r4, sp, #13
   111bc:	umull	r1, r2, r2, r3
   111c0:	lsr	r2, r2, #3
   111c4:	add	r1, r2, #48	; 0x30
   111c8:	strb	r1, [sp, #11]
   111cc:	add	r2, r2, r2, lsl #2
   111d0:	sub	r3, r3, r2, lsl #1
   111d4:	add	r3, r3, #48	; 0x30
   111d8:	strb	r3, [sp, #12]
   111dc:	add	sl, sp, #8
   111e0:	mov	ip, #0
   111e4:	str	r6, [sp]
   111e8:	mov	r0, r9
   111ec:	mov	r1, r5
   111f0:	mov	r3, sl
   111f4:	mov	r2, r7
   111f8:	strb	ip, [r4]
   111fc:	bl	2194c <strspn@plt+0x1ec34>
   11200:	ldr	ip, [pc, #292]	; 1132c <strspn@plt+0xe614>
   11204:	mov	r2, #46	; 0x2e
   11208:	str	r2, [sp, #4]
   1120c:	add	ip, pc, ip
   11210:	str	r6, [sp]
   11214:	mov	r3, sl
   11218:	ldm	ip!, {r0, r1, r2}
   1121c:	str	r0, [r4]
   11220:	mov	r0, r9
   11224:	str	r1, [r4, #4]
   11228:	mov	r1, r5
   1122c:	str	r2, [r4, #8]
   11230:	mov	r2, r7
   11234:	bl	21aa4 <strspn@plt+0x1ed8c>
   11238:	ldr	ip, [pc, #240]	; 11330 <strspn@plt+0xe618>
   1123c:	mov	r2, #47	; 0x2f
   11240:	str	r2, [sp, #4]
   11244:	add	ip, pc, ip
   11248:	str	r6, [sp]
   1124c:	mov	r3, sl
   11250:	ldm	ip!, {r0, r1, r2}
   11254:	ldrh	ip, [ip]
   11258:	str	r0, [r4]
   1125c:	mov	r0, r9
   11260:	str	r1, [r4, #4]
   11264:	mov	r1, r5
   11268:	str	r2, [r4, #8]
   1126c:	mov	r2, r7
   11270:	strh	ip, [r4, #12]
   11274:	bl	21aa4 <strspn@plt+0x1ed8c>
   11278:	ldr	r2, [sp, #28]
   1127c:	ldr	r3, [r8]
   11280:	cmp	r2, r3
   11284:	bne	11320 <strspn@plt+0xe608>
   11288:	add	sp, sp, #32
   1128c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11290:	add	r3, r3, #48	; 0x30
   11294:	add	r4, sp, #12
   11298:	strb	r3, [sp, #11]
   1129c:	b	111dc <strspn@plt+0xe4c4>
   112a0:	ldr	r0, [pc, #140]	; 11334 <strspn@plt+0xe61c>
   112a4:	mov	r2, #152	; 0x98
   112a8:	ldr	r1, [pc, #136]	; 11338 <strspn@plt+0xe620>
   112ac:	ldr	r3, [pc, #136]	; 1133c <strspn@plt+0xe624>
   112b0:	add	r0, pc, r0
   112b4:	add	r1, pc, r1
   112b8:	add	r3, pc, r3
   112bc:	bl	32874 <strspn@plt+0x2fb5c>
   112c0:	ldr	r0, [pc, #120]	; 11340 <strspn@plt+0xe628>
   112c4:	mov	r2, #151	; 0x97
   112c8:	ldr	r1, [pc, #116]	; 11344 <strspn@plt+0xe62c>
   112cc:	ldr	r3, [pc, #116]	; 11348 <strspn@plt+0xe630>
   112d0:	add	r0, pc, r0
   112d4:	add	r1, pc, r1
   112d8:	add	r3, pc, r3
   112dc:	bl	32874 <strspn@plt+0x2fb5c>
   112e0:	ldr	r0, [pc, #100]	; 1134c <strspn@plt+0xe634>
   112e4:	mov	r2, #150	; 0x96
   112e8:	ldr	r1, [pc, #96]	; 11350 <strspn@plt+0xe638>
   112ec:	ldr	r3, [pc, #96]	; 11354 <strspn@plt+0xe63c>
   112f0:	add	r0, pc, r0
   112f4:	add	r1, pc, r1
   112f8:	add	r3, pc, r3
   112fc:	bl	32874 <strspn@plt+0x2fb5c>
   11300:	ldr	r0, [pc, #80]	; 11358 <strspn@plt+0xe640>
   11304:	mov	r2, #149	; 0x95
   11308:	ldr	r1, [pc, #76]	; 1135c <strspn@plt+0xe644>
   1130c:	ldr	r3, [pc, #76]	; 11360 <strspn@plt+0xe648>
   11310:	add	r0, pc, r0
   11314:	add	r1, pc, r1
   11318:	add	r3, pc, r3
   1131c:	bl	32874 <strspn@plt+0x2fb5c>
   11320:	bl	2838 <__stack_chk_fail@plt>
   11324:	andeq	r3, r4, r8, lsl ip
   11328:	andeq	r0, r0, r8, asr #4
   1132c:	muleq	r2, r0, sl
   11330:	muleq	r2, ip, r7
   11334:	andeq	sp, r2, r0, lsr r0
   11338:	andeq	r7, r2, r0, ror #18
   1133c:	andeq	r7, r2, ip, ror #30
   11340:	andeq	r7, r2, r4, asr #19
   11344:	andeq	r7, r2, r0, asr #18
   11348:	andeq	r7, r2, ip, asr #30
   1134c:	muleq	r2, r8, r9
   11350:	andeq	r7, r2, r0, lsr #18
   11354:	andeq	r7, r2, ip, lsr #30
   11358:	andeq	fp, r2, r4, ror r0
   1135c:	andeq	r7, r2, r0, lsl #18
   11360:	andeq	r7, r2, ip, lsl #30
   11364:	push	{r4, r5, r6, lr}
   11368:	subs	r5, r2, #0
   1136c:	mov	r4, r0
   11370:	mov	r6, r1
   11374:	beq	1139c <strspn@plt+0xe684>
   11378:	bl	2ac08 <strspn@plt+0x27ef0>
   1137c:	sub	r5, r5, #1
   11380:	add	r3, r5, r0
   11384:	rsb	r1, r0, #0
   11388:	and	r1, r1, r3
   1138c:	mov	r0, r6
   11390:	bl	2b8c <munmap@plt>
   11394:	cmp	r0, #0
   11398:	blt	113a8 <strspn@plt+0xe690>
   1139c:	mov	r0, r4
   113a0:	pop	{r4, r5, r6, lr}
   113a4:	b	2afb0 <strspn@plt+0x28298>
   113a8:	ldr	r0, [pc, #24]	; 113c8 <strspn@plt+0xe6b0>
   113ac:	movw	r2, #1428	; 0x594
   113b0:	ldr	r1, [pc, #20]	; 113cc <strspn@plt+0xe6b4>
   113b4:	ldr	r3, [pc, #20]	; 113d0 <strspn@plt+0xe6b8>
   113b8:	add	r0, pc, r0
   113bc:	add	r1, pc, r1
   113c0:	add	r3, pc, r3
   113c4:	bl	32874 <strspn@plt+0x2fb5c>
   113c8:	strdeq	r7, [r2], -r0
   113cc:	andeq	r7, r2, r8, asr r8
   113d0:	andeq	r7, r2, r0, ror r7
   113d4:	push	{r3, r4, r5, lr}
   113d8:	subs	r4, r0, #0
   113dc:	mov	r5, r1
   113e0:	beq	1142c <strspn@plt+0xe714>
   113e4:	cmp	r1, #0
   113e8:	beq	1144c <strspn@plt+0xe734>
   113ec:	ldr	r1, [pc, #120]	; 1146c <strspn@plt+0xe754>
   113f0:	mov	r2, #3
   113f4:	add	r1, pc, r1
   113f8:	bl	2cc4 <strncmp@plt>
   113fc:	cmp	r0, #0
   11400:	bne	11424 <strspn@plt+0xe70c>
   11404:	adds	r4, r4, #3
   11408:	popeq	{r3, r4, r5, pc}
   1140c:	mov	r0, r4
   11410:	mov	r1, r5
   11414:	bl	2b624 <strspn@plt+0x2890c>
   11418:	cmp	r0, #0
   1141c:	movge	r0, #1
   11420:	pop	{r3, r4, r5, pc}
   11424:	mov	r0, #0
   11428:	pop	{r3, r4, r5, pc}
   1142c:	ldr	r0, [pc, #60]	; 11470 <strspn@plt+0xe758>
   11430:	mov	r2, #56	; 0x38
   11434:	ldr	r1, [pc, #56]	; 11474 <strspn@plt+0xe75c>
   11438:	ldr	r3, [pc, #56]	; 11478 <strspn@plt+0xe760>
   1143c:	add	r0, pc, r0
   11440:	add	r1, pc, r1
   11444:	add	r3, pc, r3
   11448:	bl	32874 <strspn@plt+0x2fb5c>
   1144c:	ldr	r0, [pc, #40]	; 1147c <strspn@plt+0xe764>
   11450:	mov	r2, #57	; 0x39
   11454:	ldr	r1, [pc, #36]	; 11480 <strspn@plt+0xe768>
   11458:	ldr	r3, [pc, #36]	; 11484 <strspn@plt+0xe76c>
   1145c:	add	r0, pc, r0
   11460:	add	r1, pc, r1
   11464:	add	r3, pc, r3
   11468:	bl	32874 <strspn@plt+0x2fb5c>
   1146c:	ldrdeq	r7, [r2], -ip
   11470:	andeq	sl, r2, r4, lsl #14
   11474:	ldrdeq	r7, [r2], -r4
   11478:	andeq	r7, r2, r8, asr r7
   1147c:	muleq	r3, r4, r4
   11480:			; <UNDEFINED> instruction: 0x000277b4
   11484:	andeq	r7, r2, r8, lsr r7
   11488:	ldr	r1, [pc, #216]	; 11568 <strspn@plt+0xe850>
   1148c:	cmp	r0, #0
   11490:	ldr	ip, [pc, #212]	; 1156c <strspn@plt+0xe854>
   11494:	add	r1, pc, r1
   11498:	push	{r4, r5, r6, r7, lr}
   1149c:	sub	sp, sp, #44	; 0x2c
   114a0:	ldr	r7, [r1, ip]
   114a4:	mov	r6, #0
   114a8:	strd	r2, [sp, #24]
   114ac:	mov	r4, #32
   114b0:	mov	r5, #0
   114b4:	str	r6, [sp, #8]
   114b8:	ldr	r3, [r7]
   114bc:	str	r6, [sp, #12]
   114c0:	str	r6, [sp, #16]
   114c4:	str	r3, [sp, #36]	; 0x24
   114c8:	str	r6, [sp, #20]
   114cc:	strd	r4, [sp]
   114d0:	beq	11548 <strspn@plt+0xe830>
   114d4:	ldrb	r3, [r0, #24]
   114d8:	tst	r3, #1
   114dc:	beq	11528 <strspn@plt+0xe810>
   114e0:	ldr	r0, [r0, #8]
   114e4:	movw	r1, #38275	; 0x9583
   114e8:	mov	r2, sp
   114ec:	movt	r1, #16416	; 0x4020
   114f0:	bl	2910 <ioctl@plt>
   114f4:	cmp	r0, #0
   114f8:	movge	r0, r6
   114fc:	bge	1150c <strspn@plt+0xe7f4>
   11500:	bl	2a9c <__errno_location@plt>
   11504:	ldr	r0, [r0]
   11508:	rsb	r0, r0, #0
   1150c:	ldr	r2, [sp, #36]	; 0x24
   11510:	ldr	r3, [r7]
   11514:	cmp	r2, r3
   11518:	bne	11524 <strspn@plt+0xe80c>
   1151c:	add	sp, sp, #44	; 0x2c
   11520:	pop	{r4, r5, r6, r7, pc}
   11524:	bl	2838 <__stack_chk_fail@plt>
   11528:	ldr	r0, [pc, #64]	; 11570 <strspn@plt+0xe858>
   1152c:	movw	r2, #1039	; 0x40f
   11530:	ldr	r1, [pc, #60]	; 11574 <strspn@plt+0xe85c>
   11534:	ldr	r3, [pc, #60]	; 11578 <strspn@plt+0xe860>
   11538:	add	r0, pc, r0
   1153c:	add	r1, pc, r1
   11540:	add	r3, pc, r3
   11544:	bl	32874 <strspn@plt+0x2fb5c>
   11548:	ldr	r0, [pc, #44]	; 1157c <strspn@plt+0xe864>
   1154c:	movw	r2, #1038	; 0x40e
   11550:	ldr	r1, [pc, #40]	; 11580 <strspn@plt+0xe868>
   11554:	ldr	r3, [pc, #40]	; 11584 <strspn@plt+0xe86c>
   11558:	add	r0, pc, r0
   1155c:	add	r1, pc, r1
   11560:	add	r3, pc, r3
   11564:	bl	32874 <strspn@plt+0x2fb5c>
   11568:	andeq	r3, r4, r0, ror #17
   1156c:	andeq	r0, r0, r8, asr #4
   11570:	muleq	r2, ip, r7
   11574:	ldrdeq	r7, [r2], -r8
   11578:	andeq	r7, r2, r8, asr #12
   1157c:	muleq	r2, r4, fp
   11580:			; <UNDEFINED> instruction: 0x000276b8
   11584:	andeq	r7, r2, r8, lsr #12
   11588:	ldr	r3, [pc, #1512]	; 11b78 <strspn@plt+0xee60>
   1158c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11590:	add	fp, sp, #32
   11594:	ldr	r2, [pc, #1504]	; 11b7c <strspn@plt+0xee64>
   11598:	sub	sp, sp, #52	; 0x34
   1159c:	add	r3, pc, r3
   115a0:	subs	r7, r0, #0
   115a4:	ldr	r2, [r3, r2]
   115a8:	ldr	r3, [r2]
   115ac:	str	r2, [fp, #-64]	; 0xffffffc0
   115b0:	str	r3, [fp, #-40]	; 0xffffffd8
   115b4:	beq	11ad8 <strspn@plt+0xedc0>
   115b8:	ldrb	r3, [r7, #24]
   115bc:	tst	r3, #16
   115c0:	bne	11aa8 <strspn@plt+0xed90>
   115c4:	ldr	r9, [r7, #1104]	; 0x450
   115c8:	mov	r3, #1
   115cc:	str	r3, [r7, #28]
   115d0:	cmp	r9, #0
   115d4:	beq	11948 <strspn@plt+0xec30>
   115d8:	mov	r0, r9
   115dc:	bl	34e40 <strspn@plt+0x32128>
   115e0:	subs	r4, r0, #0
   115e4:	strne	r4, [fp, #-68]	; 0xffffffbc
   115e8:	beq	11ab8 <strspn@plt+0xeda0>
   115ec:	mov	r0, r4
   115f0:	bl	2a54 <strlen@plt>
   115f4:	ldrb	r3, [r7, #25]
   115f8:	tst	r3, #16
   115fc:	add	r5, r0, #24
   11600:	mov	r8, r0
   11604:	bic	r5, r5, #7
   11608:	ldr	r0, [r7, #1096]	; 0x448
   1160c:	addne	r5, r5, #144	; 0x90
   11610:	addeq	r5, r5, #96	; 0x60
   11614:	tst	r3, #32
   11618:	addne	r5, r5, #40	; 0x28
   1161c:	cmp	r0, #0
   11620:	moveq	sl, r0
   11624:	beq	1163c <strspn@plt+0xe924>
   11628:	bl	2a54 <strlen@plt>
   1162c:	add	r3, r0, #24
   11630:	mov	sl, r0
   11634:	bic	r3, r3, #7
   11638:	add	r5, r5, r3
   1163c:	add	r3, r5, #21
   11640:	mov	r2, r5
   11644:	bic	r3, r3, #7
   11648:	mov	r1, #0
   1164c:	sub	sp, sp, r3
   11650:	mov	r9, #0
   11654:	add	r0, sp, #16
   11658:	bl	2ad8 <memset@plt>
   1165c:	mov	r1, #968	; 0x3c8
   11660:	mov	ip, #976	; 0x3d0
   11664:	add	lr, r8, #17
   11668:	mov	r6, r0
   1166c:	str	r5, [r0]
   11670:	mov	r0, #0
   11674:	str	r0, [r6, #4]
   11678:	ldrd	r2, [r7, r1]
   1167c:	mov	r5, #0
   11680:	mov	r1, r4
   11684:	mov	r4, #16777216	; 0x1000000
   11688:	strd	r2, [r6, #8]
   1168c:	mvn	r2, #0
   11690:	mvn	r3, #0
   11694:	strd	r2, [r6, #24]
   11698:	ldrd	r2, [r7, ip]
   1169c:	strd	r4, [r6, #56]	; 0x38
   116a0:	add	r4, r6, #96	; 0x60
   116a4:	str	r0, [r6, #100]	; 0x64
   116a8:	add	r0, r6, #112	; 0x70
   116ac:	strd	r2, [r6, #32]
   116b0:	add	r2, r8, #1
   116b4:	str	lr, [r6, #96]	; 0x60
   116b8:	movw	r8, #4109	; 0x100d
   116bc:	strd	r8, [r6, #104]	; 0x68
   116c0:	bl	27c0 <memcpy@plt>
   116c4:	ldr	r5, [r6, #96]	; 0x60
   116c8:	ldrb	r3, [r7, #25]
   116cc:	add	r5, r5, #7
   116d0:	tst	r3, #16
   116d4:	bic	r5, r5, #7
   116d8:	add	ip, r4, r5
   116dc:	beq	11718 <strspn@plt+0xea00>
   116e0:	add	lr, r7, #1040	; 0x410
   116e4:	mov	r2, #48	; 0x30
   116e8:	mov	r3, #0
   116ec:	movw	r0, #4097	; 0x1001
   116f0:	strd	r2, [r4, r5]
   116f4:	mov	r1, #0
   116f8:	strd	r0, [ip, #8]
   116fc:	add	r4, ip, #16
   11700:	ldm	lr!, {r0, r1, r2, r3}
   11704:	add	ip, ip, #48	; 0x30
   11708:	stmia	r4!, {r0, r1, r2, r3}
   1170c:	ldm	lr, {r0, r1, r2, r3}
   11710:	stm	r4, {r0, r1, r2, r3}
   11714:	ldrb	r3, [r7, #25]
   11718:	tst	r3, #32
   1171c:	bne	11828 <strspn@plt+0xeb10>
   11720:	ldr	r3, [r7, #1096]	; 0x448
   11724:	cmp	r3, #0
   11728:	beq	11758 <strspn@plt+0xea40>
   1172c:	add	r3, sl, #17
   11730:	movw	r0, #4107	; 0x100b
   11734:	str	r3, [ip]
   11738:	mov	r1, #0
   1173c:	mov	r3, #0
   11740:	strd	r0, [ip, #8]
   11744:	str	r3, [ip, #4]
   11748:	add	r2, sl, #1
   1174c:	add	r0, ip, #16
   11750:	ldr	r1, [r7, #1096]	; 0x448
   11754:	bl	27c0 <memcpy@plt>
   11758:	movw	r1, #38272	; 0x9580
   1175c:	ldr	r0, [r7, #8]
   11760:	movt	r1, #49248	; 0xc060
   11764:	mov	r2, r6
   11768:	bl	2910 <ioctl@plt>
   1176c:	cmp	r0, #0
   11770:	blt	11938 <strspn@plt+0xec20>
   11774:	ldr	r8, [r7, #420]	; 0x1a4
   11778:	cmp	r8, #0
   1177c:	beq	11a2c <strspn@plt+0xed14>
   11780:	ldrd	r2, [r6, #40]	; 0x28
   11784:	mvn	r0, #0
   11788:	mov	r1, #0
   1178c:	cmp	r3, r1
   11790:	cmpeq	r2, r0
   11794:	ldr	r2, [r6, #64]	; 0x40
   11798:	bhi	11860 <strspn@plt+0xeb48>
   1179c:	ldr	r1, [r7, #420]	; 0x1a4
   117a0:	ldr	r3, [r6, #68]	; 0x44
   117a4:	add	lr, r1, r2
   117a8:	ldr	r5, [r1, r2]
   117ac:	add	ip, lr, #8
   117b0:	add	r5, lr, r5
   117b4:	cmp	ip, r5
   117b8:	bcs	119d0 <strspn@plt+0xecb8>
   117bc:	cmp	lr, ip
   117c0:	bhi	119d0 <strspn@plt+0xecb8>
   117c4:	mov	r4, #0
   117c8:	b	117d4 <strspn@plt+0xeabc>
   117cc:	cmp	lr, ip
   117d0:	bhi	117fc <strspn@plt+0xeae4>
   117d4:	ldrd	r0, [ip, #8]
   117d8:	cmp	r1, #0
   117dc:	cmpeq	r0, #7
   117e0:	ldr	r1, [ip]
   117e4:	addeq	r4, ip, #16
   117e8:	add	r1, r1, #7
   117ec:	bic	r1, r1, #7
   117f0:	add	ip, ip, r1
   117f4:	cmp	ip, r5
   117f8:	bcc	117cc <strspn@plt+0xeab4>
   117fc:	cmp	r4, #0
   11800:	beq	119d0 <strspn@plt+0xecb8>
   11804:	ldr	r0, [r4]
   11808:	ldr	r1, [r4, #8]
   1180c:	bl	21c38 <strspn@plt+0x1ef20>
   11810:	cmp	r0, #0
   11814:	bne	11898 <strspn@plt+0xeb80>
   11818:	ldr	r2, [r6, #64]	; 0x40
   1181c:	mvn	r4, #94	; 0x5e
   11820:	ldr	r3, [r6, #68]	; 0x44
   11824:	b	11868 <strspn@plt+0xeb50>
   11828:	add	lr, r7, #1072	; 0x430
   1182c:	mov	r2, #40	; 0x28
   11830:	mov	r3, #0
   11834:	movw	r0, #4098	; 0x1002
   11838:	strd	r2, [ip]
   1183c:	mov	r1, #0
   11840:	strd	r0, [ip, #8]
   11844:	add	r4, ip, #16
   11848:	ldm	lr!, {r0, r1, r2, r3}
   1184c:	add	ip, ip, #40	; 0x28
   11850:	stmia	r4!, {r0, r1, r2, r3}
   11854:	ldm	lr, {r0, r1}
   11858:	stm	r4, {r0, r1}
   1185c:	b	11720 <strspn@plt+0xea08>
   11860:	ldr	r3, [r6, #68]	; 0x44
   11864:	mvn	r4, #94	; 0x5e
   11868:	mov	r0, r7
   1186c:	bl	11488 <strspn@plt+0xe770>
   11870:	ldr	r0, [fp, #-68]	; 0xffffffbc
   11874:	bl	2778 <free@plt>
   11878:	mov	r0, r4
   1187c:	ldr	r4, [fp, #-64]	; 0xffffffc0
   11880:	ldr	r2, [fp, #-40]	; 0xffffffd8
   11884:	ldr	r3, [r4]
   11888:	cmp	r2, r3
   1188c:	bne	11ac0 <strspn@plt+0xeda8>
   11890:	sub	sp, fp, #32
   11894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11898:	ldr	r3, [r4]
   1189c:	add	r0, r7, #80	; 0x50
   118a0:	ldr	r2, [pc, #728]	; 11b80 <strspn@plt+0xee68>
   118a4:	mov	r1, #1
   118a8:	str	r3, [r7, #1108]	; 0x454
   118ac:	add	r2, pc, r2
   118b0:	ldr	r3, [r4, #8]
   118b4:	str	r3, [r7, #1112]	; 0x458
   118b8:	ldrd	r4, [r6, #48]	; 0x30
   118bc:	strd	r4, [sp]
   118c0:	bl	2964 <__asprintf_chk@plt>
   118c4:	cmp	r0, #0
   118c8:	blt	11a7c <strspn@plt+0xed64>
   118cc:	ldrd	r2, [r6, #48]	; 0x30
   118d0:	add	ip, r6, #80	; 0x50
   118d4:	ldrb	r4, [r7, #24]
   118d8:	mov	r0, #2
   118dc:	mov	r1, #108	; 0x6c
   118e0:	add	lr, r7, #296	; 0x128
   118e4:	orr	r4, r4, #5
   118e8:	strd	r2, [r7, #88]	; 0x58
   118ec:	strb	r4, [r7, #24]
   118f0:	ldr	r2, [r6, #8]
   118f4:	uxtb	r3, r4
   118f8:	str	r0, [r7, #16]
   118fc:	str	r1, [r7, #20]
   11900:	bfi	r3, r2, #1, #1
   11904:	strb	r3, [r7, #24]
   11908:	ldm	ip!, {r0, r1, r2, r3}
   1190c:	str	r0, [r7, #296]	; 0x128
   11910:	mov	r0, r7
   11914:	str	r1, [lr, #4]
   11918:	str	r2, [lr, #8]
   1191c:	str	r3, [lr, #12]
   11920:	ldrd	r2, [r6, #64]	; 0x40
   11924:	bl	11488 <strspn@plt+0xe770>
   11928:	mov	r0, r7
   1192c:	bl	6c3c <strspn@plt+0x3f24>
   11930:	mov	r4, r0
   11934:	b	11870 <strspn@plt+0xeb58>
   11938:	bl	2a9c <__errno_location@plt>
   1193c:	ldr	r4, [r0]
   11940:	rsb	r4, r4, #0
   11944:	b	11870 <strspn@plt+0xeb58>
   11948:	sub	r4, fp, #60	; 0x3c
   1194c:	mov	r0, #16
   11950:	str	r9, [fp, #-60]	; 0xffffffc4
   11954:	mov	r1, r4
   11958:	str	r9, [fp, #-56]	; 0xffffffc8
   1195c:	str	r9, [fp, #-52]	; 0xffffffcc
   11960:	str	r9, [fp, #-48]	; 0xffffffd0
   11964:	strb	r9, [fp, #-44]	; 0xffffffd4
   11968:	bl	2b08 <prctl@plt>
   1196c:	cmp	r0, #0
   11970:	blt	11b4c <strspn@plt+0xee34>
   11974:	ldrb	r9, [fp, #-60]	; 0xffffffc4
   11978:	cmp	r9, #0
   1197c:	bne	119d8 <strspn@plt+0xecc0>
   11980:	ldrb	r3, [r7, #25]
   11984:	lsrs	r3, r3, #7
   11988:	beq	119b4 <strspn@plt+0xec9c>
   1198c:	ldr	r4, [pc, #496]	; 11b84 <strspn@plt+0xee6c>
   11990:	str	r9, [fp, #-68]	; 0xffffffbc
   11994:	add	r4, pc, r4
   11998:	mov	r0, r4
   1199c:	bl	34f60 <strspn@plt+0x32248>
   119a0:	cmp	r0, #0
   119a4:	str	r0, [r7, #1104]	; 0x450
   119a8:	bne	115ec <strspn@plt+0xe8d4>
   119ac:	mvn	r4, #11
   119b0:	b	11870 <strspn@plt+0xeb58>
   119b4:	ldrb	r2, [r7, #26]
   119b8:	ands	r9, r2, #1
   119bc:	beq	11a8c <strspn@plt+0xed74>
   119c0:	ldr	r4, [pc, #448]	; 11b88 <strspn@plt+0xee70>
   119c4:	str	r3, [fp, #-68]	; 0xffffffbc
   119c8:	add	r4, pc, r4
   119cc:	b	11998 <strspn@plt+0xec80>
   119d0:	mvn	r4, #94	; 0x5e
   119d4:	b	11868 <strspn@plt+0xeb50>
   119d8:	mov	r0, r4
   119dc:	bl	34e40 <strspn@plt+0x32128>
   119e0:	subs	r5, r0, #0
   119e4:	beq	11ac4 <strspn@plt+0xedac>
   119e8:	ldrb	r3, [r7, #25]
   119ec:	lsrs	r3, r3, #7
   119f0:	bne	11a9c <strspn@plt+0xed84>
   119f4:	ldrb	r3, [r7, #26]
   119f8:	ldr	r0, [pc, #396]	; 11b8c <strspn@plt+0xee74>
   119fc:	tst	r3, #1
   11a00:	add	r0, pc, r0
   11a04:	ldreq	r0, [pc, #388]	; 11b90 <strspn@plt+0xee78>
   11a08:	addeq	r0, pc, r0
   11a0c:	mov	r1, r5
   11a10:	bl	2bb14 <strspn@plt+0x28dfc>
   11a14:	subs	r4, r0, #0
   11a18:	beq	11ac4 <strspn@plt+0xedac>
   11a1c:	mov	r0, r5
   11a20:	str	r4, [fp, #-68]	; 0xffffffbc
   11a24:	bl	2778 <free@plt>
   11a28:	b	11998 <strspn@plt+0xec80>
   11a2c:	ldr	r1, [r7, #8]
   11a30:	mov	r2, #1
   11a34:	mov	r3, r2
   11a38:	mov	r4, #0
   11a3c:	mov	r5, #0
   11a40:	mov	r0, r8
   11a44:	str	r1, [sp]
   11a48:	mov	r1, #16777216	; 0x1000000
   11a4c:	strd	r4, [sp, #8]
   11a50:	bl	27d8 <mmap64@plt>
   11a54:	cmn	r0, #1
   11a58:	str	r0, [r7, #420]	; 0x1a4
   11a5c:	bne	11780 <strspn@plt+0xea68>
   11a60:	str	r8, [r7, #420]	; 0x1a4
   11a64:	bl	2a9c <__errno_location@plt>
   11a68:	ldr	r2, [r6, #64]	; 0x40
   11a6c:	ldr	r3, [r6, #68]	; 0x44
   11a70:	ldr	r4, [r0]
   11a74:	rsb	r4, r4, #0
   11a78:	b	11868 <strspn@plt+0xeb50>
   11a7c:	ldr	r2, [r6, #64]	; 0x40
   11a80:	mvn	r4, #11
   11a84:	ldr	r3, [r6, #68]	; 0x44
   11a88:	b	11868 <strspn@plt+0xeb50>
   11a8c:	ldr	r4, [pc, #256]	; 11b94 <strspn@plt+0xee7c>
   11a90:	str	r9, [fp, #-68]	; 0xffffffbc
   11a94:	add	r4, pc, r4
   11a98:	b	11998 <strspn@plt+0xec80>
   11a9c:	ldr	r0, [pc, #244]	; 11b98 <strspn@plt+0xee80>
   11aa0:	add	r0, pc, r0
   11aa4:	b	11a0c <strspn@plt+0xecf4>
   11aa8:	mov	r9, #0
   11aac:	mvn	r4, #21
   11ab0:	str	r9, [fp, #-68]	; 0xffffffbc
   11ab4:	b	11870 <strspn@plt+0xeb58>
   11ab8:	str	r4, [fp, #-68]	; 0xffffffbc
   11abc:	b	119ac <strspn@plt+0xec94>
   11ac0:	bl	2838 <__stack_chk_fail@plt>
   11ac4:	mov	r0, r5
   11ac8:	mov	r8, #0
   11acc:	str	r8, [fp, #-68]	; 0xffffffbc
   11ad0:	bl	2778 <free@plt>
   11ad4:	b	119ac <strspn@plt+0xec94>
   11ad8:	ldr	r0, [pc, #188]	; 11b9c <strspn@plt+0xee84>
   11adc:	mov	r2, #852	; 0x354
   11ae0:	ldr	r1, [pc, #184]	; 11ba0 <strspn@plt+0xee88>
   11ae4:	ldr	r3, [pc, #184]	; 11ba4 <strspn@plt+0xee8c>
   11ae8:	add	r0, pc, r0
   11aec:	add	r1, pc, r1
   11af0:	add	r3, pc, r3
   11af4:	bl	32874 <strspn@plt+0x2fb5c>
   11af8:	mov	r4, r0
   11afc:	str	r7, [fp, #-68]	; 0xffffffbc
   11b00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   11b04:	bl	2778 <free@plt>
   11b08:	mov	r0, r4
   11b0c:	bl	2cb8 <_Unwind_Resume@plt>
   11b10:	mov	r4, r0
   11b14:	b	11b00 <strspn@plt+0xede8>
   11b18:	mov	r4, r0
   11b1c:	mov	r0, r5
   11b20:	mov	r5, #0
   11b24:	bl	2778 <free@plt>
   11b28:	str	r5, [fp, #-68]	; 0xffffffbc
   11b2c:	b	11b00 <strspn@plt+0xede8>
   11b30:	mov	r4, r0
   11b34:	mov	r5, #0
   11b38:	b	11b1c <strspn@plt+0xee04>
   11b3c:	mov	r5, #0
   11b40:	mov	r4, r0
   11b44:	str	r5, [fp, #-68]	; 0xffffffbc
   11b48:	b	11b00 <strspn@plt+0xede8>
   11b4c:	ldr	r0, [pc, #84]	; 11ba8 <strspn@plt+0xee90>
   11b50:	mov	r2, #872	; 0x368
   11b54:	ldr	r1, [pc, #80]	; 11bac <strspn@plt+0xee94>
   11b58:	ldr	r3, [pc, #80]	; 11bb0 <strspn@plt+0xee98>
   11b5c:	add	r0, pc, r0
   11b60:	add	r1, pc, r1
   11b64:	add	r3, pc, r3
   11b68:	bl	32874 <strspn@plt+0x2fb5c>
   11b6c:	mov	r4, r0
   11b70:	str	r9, [fp, #-68]	; 0xffffffbc
   11b74:	b	11b00 <strspn@plt+0xede8>
   11b78:	ldrdeq	r3, [r4], -r8
   11b7c:	andeq	r0, r0, r8, asr #4
   11b80:	andeq	r5, r2, ip, asr #29
   11b84:	andeq	r7, r2, r0, ror r3
   11b88:	andeq	r7, r2, r8, asr #6
   11b8c:	strdeq	r7, [r2], -r4
   11b90:	andeq	r7, r2, r8, ror #5
   11b94:	andeq	r7, r2, ip, ror #4
   11b98:	andeq	r7, r2, r4, asr #4
   11b9c:	andeq	r4, r2, ip, lsr #26
   11ba0:	andeq	r7, r2, r8, lsr #2
   11ba4:	andeq	r7, r2, r8, lsr #15
   11ba8:			; <UNDEFINED> instruction: 0x000271bc
   11bac:	strheq	r7, [r2], -r4
   11bb0:	andeq	r7, r2, r4, lsr r7
   11bb4:	push	{r4, lr}
   11bb8:	subs	r4, r0, #0
   11bbc:	beq	11c30 <strspn@plt+0xef18>
   11bc0:	ldr	r3, [r4, #8]
   11bc4:	cmp	r3, #0
   11bc8:	bge	11c90 <strspn@plt+0xef78>
   11bcc:	ldr	r3, [r4, #12]
   11bd0:	cmp	r3, #0
   11bd4:	bge	11c70 <strspn@plt+0xef58>
   11bd8:	ldr	r0, [r4, #280]	; 0x118
   11bdc:	cmp	r0, #0
   11be0:	beq	11c50 <strspn@plt+0xef38>
   11be4:	ldrb	r3, [r4, #24]
   11be8:	tst	r3, #16
   11bec:	bne	11c28 <strspn@plt+0xef10>
   11bf0:	movw	r1, #258	; 0x102
   11bf4:	movt	r1, #8
   11bf8:	bl	2958 <open64@plt>
   11bfc:	cmp	r0, #0
   11c00:	str	r0, [r4, #8]
   11c04:	blt	11c18 <strspn@plt+0xef00>
   11c08:	str	r0, [r4, #12]
   11c0c:	mov	r0, r4
   11c10:	pop	{r4, lr}
   11c14:	b	11588 <strspn@plt+0xe870>
   11c18:	bl	2a9c <__errno_location@plt>
   11c1c:	ldr	r0, [r0]
   11c20:	rsb	r0, r0, #0
   11c24:	pop	{r4, pc}
   11c28:	mvn	r0, #21
   11c2c:	pop	{r4, pc}
   11c30:	ldr	r0, [pc, #120]	; 11cb0 <strspn@plt+0xef98>
   11c34:	movw	r2, #1014	; 0x3f6
   11c38:	ldr	r1, [pc, #116]	; 11cb4 <strspn@plt+0xef9c>
   11c3c:	ldr	r3, [pc, #116]	; 11cb8 <strspn@plt+0xefa0>
   11c40:	add	r0, pc, r0
   11c44:	add	r1, pc, r1
   11c48:	add	r3, pc, r3
   11c4c:	bl	32874 <strspn@plt+0x2fb5c>
   11c50:	ldr	r0, [pc, #100]	; 11cbc <strspn@plt+0xefa4>
   11c54:	movw	r2, #1017	; 0x3f9
   11c58:	ldr	r1, [pc, #96]	; 11cc0 <strspn@plt+0xefa8>
   11c5c:	ldr	r3, [pc, #96]	; 11cc4 <strspn@plt+0xefac>
   11c60:	add	r0, pc, r0
   11c64:	add	r1, pc, r1
   11c68:	add	r3, pc, r3
   11c6c:	bl	32874 <strspn@plt+0x2fb5c>
   11c70:	ldr	r0, [pc, #80]	; 11cc8 <strspn@plt+0xefb0>
   11c74:	mov	r2, #1016	; 0x3f8
   11c78:	ldr	r1, [pc, #76]	; 11ccc <strspn@plt+0xefb4>
   11c7c:	ldr	r3, [pc, #76]	; 11cd0 <strspn@plt+0xefb8>
   11c80:	add	r0, pc, r0
   11c84:	add	r1, pc, r1
   11c88:	add	r3, pc, r3
   11c8c:	bl	32874 <strspn@plt+0x2fb5c>
   11c90:	ldr	r0, [pc, #60]	; 11cd4 <strspn@plt+0xefbc>
   11c94:	movw	r2, #1015	; 0x3f7
   11c98:	ldr	r1, [pc, #56]	; 11cd8 <strspn@plt+0xefc0>
   11c9c:	ldr	r3, [pc, #56]	; 11cdc <strspn@plt+0xefc4>
   11ca0:	add	r0, pc, r0
   11ca4:	add	r1, pc, r1
   11ca8:	add	r3, pc, r3
   11cac:	bl	32874 <strspn@plt+0x2fb5c>
   11cb0:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   11cb4:	ldrdeq	r6, [r2], -r0
   11cb8:	strdeq	r6, [r2], -ip
   11cbc:	andeq	r7, r2, r4, ror #1
   11cc0:			; <UNDEFINED> instruction: 0x00026fb0
   11cc4:	ldrdeq	r6, [r2], -ip
   11cc8:	andeq	r6, r2, r8, lsl #25
   11ccc:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   11cd0:			; <UNDEFINED> instruction: 0x00026ebc
   11cd4:	andeq	r6, r2, r8, asr ip
   11cd8:	andeq	r6, r2, r0, ror pc
   11cdc:	muleq	r2, ip, lr
   11ce0:	push	{r4, r5, r6, lr}
   11ce4:	subs	r5, r0, #0
   11ce8:	mov	r6, r1
   11cec:	beq	11d9c <strspn@plt+0xf084>
   11cf0:	cmp	r1, #0
   11cf4:	beq	11dbc <strspn@plt+0xf0a4>
   11cf8:	ldr	r1, [r1]
   11cfc:	add	r4, r6, #64	; 0x40
   11d00:	add	r3, r6, r1
   11d04:	cmp	r4, r3
   11d08:	bcc	11d38 <strspn@plt+0xf020>
   11d0c:	b	11d84 <strspn@plt+0xf06c>
   11d10:	cmp	r3, #0
   11d14:	cmpeq	r2, #4
   11d18:	beq	11d74 <strspn@plt+0xf05c>
   11d1c:	ldr	r2, [r4]
   11d20:	add	r3, r6, r1
   11d24:	add	r2, r2, #7
   11d28:	bic	r2, r2, #7
   11d2c:	add	r4, r4, r2
   11d30:	cmp	r4, r3
   11d34:	bcs	11d84 <strspn@plt+0xf06c>
   11d38:	cmp	r6, r4
   11d3c:	bhi	11d84 <strspn@plt+0xf06c>
   11d40:	ldrd	r2, [r4, #8]
   11d44:	cmp	r3, #0
   11d48:	cmpeq	r2, #5
   11d4c:	bne	11d10 <strspn@plt+0xeff8>
   11d50:	ldrd	r2, [r4]
   11d54:	add	r0, r4, #16
   11d58:	subs	r2, r2, #16
   11d5c:	sbc	r3, r3, #0
   11d60:	lsr	r1, r2, #2
   11d64:	orr	r1, r1, r3, lsl #30
   11d68:	bl	2b018 <strspn@plt+0x28300>
   11d6c:	ldr	r1, [r6]
   11d70:	b	11d1c <strspn@plt+0xf004>
   11d74:	ldr	r0, [r4, #32]
   11d78:	bl	2afb0 <strspn@plt+0x28298>
   11d7c:	ldr	r1, [r6]
   11d80:	b	11d1c <strspn@plt+0xf004>
   11d84:	ldr	r3, [r5, #420]	; 0x1a4
   11d88:	mov	r0, r5
   11d8c:	rsb	r2, r3, r6
   11d90:	pop	{r4, r5, r6, lr}
   11d94:	asr	r3, r2, #31
   11d98:	b	11488 <strspn@plt+0xe770>
   11d9c:	ldr	r0, [pc, #56]	; 11ddc <strspn@plt+0xf0c4>
   11da0:	movw	r2, #1051	; 0x41b
   11da4:	ldr	r1, [pc, #52]	; 11de0 <strspn@plt+0xf0c8>
   11da8:	ldr	r3, [pc, #52]	; 11de4 <strspn@plt+0xf0cc>
   11dac:	add	r0, pc, r0
   11db0:	add	r1, pc, r1
   11db4:	add	r3, pc, r3
   11db8:	bl	32874 <strspn@plt+0x2fb5c>
   11dbc:	ldr	r0, [pc, #36]	; 11de8 <strspn@plt+0xf0d0>
   11dc0:	movw	r2, #1052	; 0x41c
   11dc4:	ldr	r1, [pc, #32]	; 11dec <strspn@plt+0xf0d4>
   11dc8:	ldr	r3, [pc, #32]	; 11df0 <strspn@plt+0xf0d8>
   11dcc:	add	r0, pc, r0
   11dd0:	add	r1, pc, r1
   11dd4:	add	r3, pc, r3
   11dd8:	bl	32874 <strspn@plt+0x2fb5c>
   11ddc:	andeq	r7, r2, r0, asr #6
   11de0:	andeq	r6, r2, r4, ror #28
   11de4:	andeq	r6, r2, r8, lsl #28
   11de8:	andeq	ip, r2, r4, asr r4
   11dec:	andeq	r6, r2, r4, asr #28
   11df0:	andeq	r6, r2, r8, ror #27
   11df4:	ldr	r3, [pc, #3292]	; 12ad8 <strspn@plt+0xfdc0>
   11df8:	ldr	ip, [pc, #3292]	; 12adc <strspn@plt+0xfdc4>
   11dfc:	add	r3, pc, r3
   11e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e04:	mov	r7, r2
   11e08:	mov	r2, r3
   11e0c:	sub	sp, sp, #180	; 0xb4
   11e10:	ldr	ip, [r2, ip]
   11e14:	subs	r9, r0, #0
   11e18:	mov	r3, #0
   11e1c:	mov	r8, r1
   11e20:	str	r3, [sp, #112]	; 0x70
   11e24:	ldr	r2, [ip]
   11e28:	str	ip, [sp, #16]
   11e2c:	str	r3, [sp, #116]	; 0x74
   11e30:	str	r3, [sp, #120]	; 0x78
   11e34:	str	r3, [sp, #124]	; 0x7c
   11e38:	str	r2, [sp, #172]	; 0xac
   11e3c:	str	r3, [sp, #128]	; 0x80
   11e40:	str	r3, [sp, #132]	; 0x84
   11e44:	str	r3, [sp, #136]	; 0x88
   11e48:	str	r3, [sp, #140]	; 0x8c
   11e4c:	str	r3, [sp, #144]	; 0x90
   11e50:	str	r3, [sp, #148]	; 0x94
   11e54:	str	r3, [sp, #152]	; 0x98
   11e58:	str	r3, [sp, #156]	; 0x9c
   11e5c:	str	r3, [sp, #160]	; 0xa0
   11e60:	str	r3, [sp, #164]	; 0xa4
   11e64:	beq	129a4 <strspn@plt+0xfc8c>
   11e68:	cmp	r1, #0
   11e6c:	beq	129e4 <strspn@plt+0xfccc>
   11e70:	ldr	r3, [r9, #4]
   11e74:	cmp	r3, #4
   11e78:	bne	129c4 <strspn@plt+0xfcac>
   11e7c:	bl	6e80 <strspn@plt+0x4168>
   11e80:	cmp	r0, #0
   11e84:	blt	11f54 <strspn@plt+0xf23c>
   11e88:	ldrb	r3, [r8, #240]	; 0xf0
   11e8c:	tst	r3, #1
   11e90:	beq	12a04 <strspn@plt+0xfcec>
   11e94:	ldr	r3, [r8, #432]	; 0x1b0
   11e98:	cmp	r3, #0
   11e9c:	beq	11f78 <strspn@plt+0xf260>
   11ea0:	cmp	r7, #0
   11ea4:	mov	r0, #56	; 0x38
   11ea8:	mov	r1, #0
   11eac:	mov	sl, #0
   11eb0:	str	r3, [sp, #136]	; 0x88
   11eb4:	strd	r0, [sp, #112]	; 0x70
   11eb8:	str	sl, [sp, #140]	; 0x8c
   11ebc:	beq	12214 <strspn@plt+0xf4fc>
   11ec0:	ldrd	r6, [r3, #8]
   11ec4:	mov	r4, #1
   11ec8:	mov	r5, #0
   11ecc:	movw	r1, #38288	; 0x9590
   11ed0:	orr	r6, r6, r4
   11ed4:	orr	r7, r7, r5
   11ed8:	strd	r6, [r3, #8]
   11edc:	add	r2, sp, #112	; 0x70
   11ee0:	ldrd	r6, [sp, #120]	; 0x78
   11ee4:	movt	r1, #16440	; 0x4038
   11ee8:	ldr	r0, [r9, #12]
   11eec:	orr	r4, r4, r6
   11ef0:	orr	r5, r5, r7
   11ef4:	strd	r4, [sp, #120]	; 0x78
   11ef8:	bl	2910 <ioctl@plt>
   11efc:	cmp	r0, #0
   11f00:	blt	12230 <strspn@plt+0xf518>
   11f04:	ldr	r6, [r9, #420]	; 0x1a4
   11f08:	ldr	r3, [sp, #144]	; 0x90
   11f0c:	adds	r6, r6, r3
   11f10:	beq	12a44 <strspn@plt+0xfd2c>
   11f14:	ldrd	r4, [r6, #40]	; 0x28
   11f18:	movw	r2, #30067	; 0x7573
   11f1c:	movw	r3, #30067	; 0x7573
   11f20:	movt	r2, #17474	; 0x4442
   11f24:	movt	r3, #17474	; 0x4442
   11f28:	cmp	r5, r3
   11f2c:	cmpeq	r4, r2
   11f30:	beq	12370 <strspn@plt+0xf658>
   11f34:	bl	331ec <strspn@plt+0x304d4>
   11f38:	cmp	r0, #6
   11f3c:	bgt	122d0 <strspn@plt+0xf5b8>
   11f40:	mov	r0, r9
   11f44:	mov	r1, r6
   11f48:	bl	11ce0 <strspn@plt+0xefc8>
   11f4c:	mov	r4, #1
   11f50:	b	11f58 <strspn@plt+0xf240>
   11f54:	mov	r4, r0
   11f58:	ldr	fp, [sp, #16]
   11f5c:	mov	r0, r4
   11f60:	ldr	r2, [sp, #172]	; 0xac
   11f64:	ldr	r3, [fp]
   11f68:	cmp	r2, r3
   11f6c:	bne	129a0 <strspn@plt+0xfc88>
   11f70:	add	sp, sp, #180	; 0xb4
   11f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f78:	ldr	r3, [r8, #28]
   11f7c:	cmp	r3, #0
   11f80:	str	r3, [sp, #20]
   11f84:	beq	125c8 <strspn@plt+0xf8b0>
   11f88:	ldr	r0, [sp, #20]
   11f8c:	add	r1, sp, #64	; 0x40
   11f90:	bl	113d4 <strspn@plt+0xe6bc>
   11f94:	cmp	r0, #0
   11f98:	blt	11f54 <strspn@plt+0xf23c>
   11f9c:	ldr	r2, [r8, #4]
   11fa0:	movne	r6, #0
   11fa4:	ldr	r3, [r8, #316]	; 0x13c
   11fa8:	ldr	r2, [r2, #1108]	; 0x454
   11fac:	add	r3, r3, #1
   11fb0:	add	r2, r2, #31
   11fb4:	add	r3, r3, r3, lsl #2
   11fb8:	bic	r2, r2, #7
   11fbc:	add	r3, r2, r3, lsl #3
   11fc0:	add	r3, r3, #64	; 0x40
   11fc4:	str	r3, [sp, #24]
   11fc8:	bne	11ff0 <strspn@plt+0xf2d8>
   11fcc:	ldr	r0, [sp, #20]
   11fd0:	mov	r6, #1
   11fd4:	bl	2a54 <strlen@plt>
   11fd8:	ldr	sl, [sp, #24]
   11fdc:	add	r3, r0, #24
   11fe0:	mov	r5, r0
   11fe4:	bic	r3, r3, #7
   11fe8:	add	sl, sl, r3
   11fec:	str	sl, [sp, #24]
   11ff0:	ldr	r3, [r8, #332]	; 0x14c
   11ff4:	cmp	r3, #0
   11ff8:	beq	12014 <strspn@plt+0xf2fc>
   11ffc:	lsl	r3, r3, #2
   12000:	ldr	fp, [sp, #24]
   12004:	add	r3, r3, #23
   12008:	bic	r3, r3, #7
   1200c:	add	fp, fp, r3
   12010:	str	fp, [sp, #24]
   12014:	mov	r0, #8
   12018:	ldr	r1, [sp, #24]
   1201c:	bl	2718 <memalign@plt>
   12020:	cmp	r0, #0
   12024:	str	r0, [r8, #432]	; 0x1b0
   12028:	beq	12490 <strspn@plt+0xf778>
   1202c:	ldrb	r3, [r8, #240]	; 0xf0
   12030:	mov	r1, #0
   12034:	ldr	r2, [sp, #24]
   12038:	orr	r3, r3, #16
   1203c:	strb	r3, [r8, #240]	; 0xf0
   12040:	bl	2ad8 <memset@plt>
   12044:	ldr	r2, [r8, #244]	; 0xf4
   12048:	ldr	r1, [r8, #432]	; 0x1b0
   1204c:	ldrb	r3, [r2, #2]
   12050:	ldrb	r0, [r2, #1]
   12054:	and	r2, r3, #1
   12058:	and	r3, r3, #2
   1205c:	cmp	r0, #4
   12060:	eor	r2, r2, #1
   12064:	orr	r2, r2, r3
   12068:	moveq	r0, #4
   1206c:	movne	r0, #0
   12070:	cmp	r6, #0
   12074:	orr	r2, r2, r0
   12078:	asr	r3, r2, #31
   1207c:	strd	r2, [r1, #8]
   12080:	bne	12360 <strspn@plt+0xf648>
   12084:	ldr	ip, [sp, #20]
   12088:	ldr	r1, [r8, #432]	; 0x1b0
   1208c:	cmp	ip, #0
   12090:	ldrdne	r2, [sp, #64]	; 0x40
   12094:	mvneq	r2, #0
   12098:	mvneq	r3, #0
   1209c:	strd	r2, [r1, #24]
   120a0:	ldr	r1, [r8, #432]	; 0x1b0
   120a4:	movw	r2, #30067	; 0x7573
   120a8:	movw	r3, #30067	; 0x7573
   120ac:	movt	r2, #17474	; 0x4442
   120b0:	movt	r3, #17474	; 0x4442
   120b4:	strd	r2, [r1, #40]	; 0x28
   120b8:	ldr	r2, [r8, #244]	; 0xf4
   120bc:	ldr	r3, [r8, #432]	; 0x1b0
   120c0:	ldr	r1, [r2, #8]
   120c4:	ldr	r2, [r2, #12]
   120c8:	str	r1, [r3, #48]	; 0x30
   120cc:	str	r2, [r3, #52]	; 0x34
   120d0:	ldrd	r2, [r8, #224]	; 0xe0
   120d4:	ldr	r1, [r8, #432]	; 0x1b0
   120d8:	strd	r2, [r1, #16]
   120dc:	ldr	r3, [r8, #244]	; 0xf4
   120e0:	ldrb	r3, [r3, #2]
   120e4:	tst	r3, #1
   120e8:	beq	12578 <strspn@plt+0xf860>
   120ec:	ldr	r1, [r8, #432]	; 0x1b0
   120f0:	ldrd	r2, [r8, #8]
   120f4:	strd	r2, [r1, #56]	; 0x38
   120f8:	ldr	r3, [r8, #432]	; 0x1b0
   120fc:	cmp	r6, #0
   12100:	add	r2, r3, #64	; 0x40
   12104:	str	r2, [sp, #56]	; 0x38
   12108:	bne	1251c <strspn@plt+0xf804>
   1210c:	ldr	r2, [r8, #260]	; 0x104
   12110:	add	sl, sp, #56	; 0x38
   12114:	ldr	r1, [r8, #244]	; 0xf4
   12118:	add	r6, r8, #272	; 0x110
   1211c:	add	r2, r2, #7
   12120:	mov	r0, sl
   12124:	bic	r2, r2, #7
   12128:	add	r2, r2, #16
   1212c:	bl	fae4 <strspn@plt+0xcdcc>
   12130:	ldr	r3, [r8, #316]	; 0x13c
   12134:	cmp	r3, #0
   12138:	movne	fp, #0
   1213c:	bne	121cc <strspn@plt+0xf4b4>
   12140:	b	124a8 <strspn@plt+0xf790>
   12144:	ldr	r5, [sp, #20]
   12148:	cmp	r5, #0
   1214c:	beq	121f0 <strspn@plt+0xf4d8>
   12150:	ldr	ip, [r6, #12]
   12154:	ldrd	r2, [r6, #24]
   12158:	cmp	ip, #0
   1215c:	beq	12a24 <strspn@plt+0xfd0c>
   12160:	ldr	lr, [sp, #56]	; 0x38
   12164:	mvn	r4, #0
   12168:	mov	r5, #0
   1216c:	and	r2, r2, r4
   12170:	add	lr, lr, #7
   12174:	and	r3, r3, r5
   12178:	bic	lr, lr, #7
   1217c:	mov	r5, #0
   12180:	str	lr, [sp, #56]	; 0x38
   12184:	mov	r4, #40	; 0x28
   12188:	strd	r4, [lr]
   1218c:	ldr	lr, [sp, #56]	; 0x38
   12190:	ldr	r5, [lr]
   12194:	strd	r2, [lr, #16]
   12198:	mov	r3, #0
   1219c:	mov	r2, #4
   121a0:	str	r0, [lr, #32]
   121a4:	strd	r2, [lr, #8]
   121a8:	add	r3, lr, r5
   121ac:	str	ip, [lr, #24]
   121b0:	str	r1, [lr, #28]
   121b4:	str	r3, [sp, #56]	; 0x38
   121b8:	ldr	r3, [r8, #316]	; 0x13c
   121bc:	add	fp, fp, #1
   121c0:	ldr	r6, [r6]
   121c4:	cmp	fp, r3
   121c8:	bcs	124a8 <strspn@plt+0xf790>
   121cc:	ldrb	r3, [r6, #36]	; 0x24
   121d0:	ubfx	r1, r3, #3, #1
   121d4:	cmp	r1, #0
   121d8:	bne	1247c <strspn@plt+0xf764>
   121dc:	ldr	r0, [r6, #32]
   121e0:	cmp	r0, #0
   121e4:	blt	121f0 <strspn@plt+0xf4d8>
   121e8:	tst	r3, #4
   121ec:	bne	12144 <strspn@plt+0xf42c>
   121f0:	mov	r0, r6
   121f4:	bl	199d0 <strspn@plt+0x16cb8>
   121f8:	cmp	r0, #0
   121fc:	blt	12494 <strspn@plt+0xf77c>
   12200:	mov	r0, sl
   12204:	ldr	r1, [r6, #4]
   12208:	ldr	r2, [r6, #12]
   1220c:	bl	fae4 <strspn@plt+0xcdcc>
   12210:	b	121b8 <strspn@plt+0xf4a0>
   12214:	movw	r1, #38288	; 0x9590
   12218:	ldr	r0, [r9, #12]
   1221c:	movt	r1, #16440	; 0x4038
   12220:	add	r2, sp, #112	; 0x70
   12224:	bl	2910 <ioctl@plt>
   12228:	cmp	r0, sl
   1222c:	bge	11f4c <strspn@plt+0xf234>
   12230:	mov	r3, #0
   12234:	str	r3, [sp, #72]	; 0x48
   12238:	str	r3, [sp, #76]	; 0x4c
   1223c:	str	r3, [sp, #80]	; 0x50
   12240:	bl	2a9c <__errno_location@plt>
   12244:	ldr	r4, [r0]
   12248:	cmp	r4, #11
   1224c:	cmpne	r4, #4
   12250:	beq	122bc <strspn@plt+0xf5a4>
   12254:	cmp	r4, #6
   12258:	cmpne	r4, #3
   1225c:	bne	12308 <strspn@plt+0xf5f0>
   12260:	ldr	r3, [r8, #244]	; 0xf4
   12264:	add	r6, sp, #72	; 0x48
   12268:	ldrb	r3, [r3, #1]
   1226c:	cmp	r3, #1
   12270:	beq	123e0 <strspn@plt+0xf6c8>
   12274:	bl	331ec <strspn@plt+0x304d4>
   12278:	cmp	r0, #6
   1227c:	ble	122bc <strspn@plt+0xf5a4>
   12280:	ldr	lr, [pc, #2136]	; 12ae0 <strspn@plt+0xfdc8>
   12284:	mov	r0, #7
   12288:	ldr	ip, [pc, #2132]	; 12ae4 <strspn@plt+0xfdcc>
   1228c:	mov	r1, #0
   12290:	ldr	r2, [pc, #2128]	; 12ae8 <strspn@plt+0xfdd0>
   12294:	add	lr, pc, lr
   12298:	add	ip, pc, ip
   1229c:	movw	r3, #1109	; 0x455
   122a0:	add	r2, pc, r2
   122a4:	str	lr, [sp]
   122a8:	add	r6, sp, #72	; 0x48
   122ac:	str	ip, [sp, #4]
   122b0:	ldr	ip, [r8, #28]
   122b4:	str	ip, [sp, #8]
   122b8:	bl	32aa8 <strspn@plt+0x2fd90>
   122bc:	add	r6, sp, #72	; 0x48
   122c0:	mov	r4, #0
   122c4:	mov	r0, r6
   122c8:	bl	c75c <strspn@plt+0x9a44>
   122cc:	b	11f58 <strspn@plt+0xf240>
   122d0:	ldr	r2, [pc, #2068]	; 12aec <strspn@plt+0xfdd4>
   122d4:	mov	r1, sl
   122d8:	ldr	ip, [pc, #2064]	; 12af0 <strspn@plt+0xfdd8>
   122dc:	movw	r3, #1160	; 0x488
   122e0:	add	r2, pc, r2
   122e4:	str	r2, [sp, #4]
   122e8:	ldr	r2, [pc, #2052]	; 12af4 <strspn@plt+0xfddc>
   122ec:	add	ip, pc, ip
   122f0:	strd	r4, [sp, #8]
   122f4:	mov	r0, #7
   122f8:	str	ip, [sp]
   122fc:	add	r2, pc, r2
   12300:	bl	32aa8 <strspn@plt+0x2fd90>
   12304:	b	11f40 <strspn@plt+0xf228>
   12308:	cmp	r4, #99	; 0x63
   1230c:	rsbne	r4, r4, #0
   12310:	addne	r6, sp, #72	; 0x48
   12314:	bne	122c4 <strspn@plt+0xf5ac>
   12318:	ldr	r3, [r8, #244]	; 0xf4
   1231c:	add	r6, sp, #72	; 0x48
   12320:	ldrb	r3, [r3, #1]
   12324:	cmp	r3, #1
   12328:	beq	12974 <strspn@plt+0xfc5c>
   1232c:	bl	331ec <strspn@plt+0x304d4>
   12330:	cmp	r0, #6
   12334:	ble	122bc <strspn@plt+0xf5a4>
   12338:	ldr	lr, [pc, #1976]	; 12af8 <strspn@plt+0xfde0>
   1233c:	mov	r0, #7
   12340:	ldr	ip, [pc, #1972]	; 12afc <strspn@plt+0xfde4>
   12344:	mov	r1, #0
   12348:	ldr	r2, [pc, #1968]	; 12b00 <strspn@plt+0xfde8>
   1234c:	add	lr, pc, lr
   12350:	add	ip, pc, ip
   12354:	mov	r3, #1120	; 0x460
   12358:	add	r2, pc, r2
   1235c:	b	122a4 <strspn@plt+0xf58c>
   12360:	ldr	r1, [r8, #432]	; 0x1b0
   12364:	ldrd	r2, [r8, #232]	; 0xe8
   12368:	strd	r2, [r1, #24]
   1236c:	b	120a0 <strspn@plt+0xf388>
   12370:	mov	r0, r9
   12374:	mov	r1, r6
   12378:	bl	fc7c <strspn@plt+0xcf64>
   1237c:	subs	r4, r0, #0
   12380:	bge	11f4c <strspn@plt+0xf234>
   12384:	mov	r0, r9
   12388:	mov	r1, r6
   1238c:	bl	11ce0 <strspn@plt+0xefc8>
   12390:	cmn	r4, #91	; 0x5b
   12394:	cmnne	r4, #74	; 0x4a
   12398:	bne	11f58 <strspn@plt+0xf240>
   1239c:	bl	331ec <strspn@plt+0x304d4>
   123a0:	cmp	r0, #6
   123a4:	ble	11f4c <strspn@plt+0xf234>
   123a8:	ldr	lr, [pc, #1876]	; 12b04 <strspn@plt+0xfdec>
   123ac:	mov	r1, r4
   123b0:	ldr	ip, [pc, #1872]	; 12b08 <strspn@plt+0xfdf0>
   123b4:	movw	r3, #1155	; 0x483
   123b8:	ldr	r2, [pc, #1868]	; 12b0c <strspn@plt+0xfdf4>
   123bc:	add	lr, pc, lr
   123c0:	add	ip, pc, ip
   123c4:	str	lr, [sp]
   123c8:	add	r2, pc, r2
   123cc:	str	ip, [sp, #4]
   123d0:	mov	r0, #7
   123d4:	mov	r4, #1
   123d8:	bl	32aa8 <strspn@plt+0x2fd90>
   123dc:	b	11f58 <strspn@plt+0xf240>
   123e0:	ldr	r1, [pc, #1832]	; 12b10 <strspn@plt+0xfdf8>
   123e4:	mov	r0, r6
   123e8:	ldr	r2, [pc, #1828]	; 12b14 <strspn@plt+0xfdfc>
   123ec:	add	r1, pc, r1
   123f0:	ldr	r3, [r8, #28]
   123f4:	add	r2, pc, r2
   123f8:	bl	c954 <strspn@plt+0x9c3c>
   123fc:	ldr	r3, [r8, #244]	; 0xf4
   12400:	ldrb	r2, [r3, #3]
   12404:	ldr	r1, [r3, #8]
   12408:	cmp	r2, #2
   1240c:	ldrb	r2, [r3]
   12410:	beq	1295c <strspn@plt+0xfc44>
   12414:	cmp	r2, #108	; 0x6c
   12418:	ldreq	r2, [r3, #8]
   1241c:	revne	r2, r1
   12420:	mov	r3, #0
   12424:	add	r1, sp, #64	; 0x40
   12428:	str	r6, [sp]
   1242c:	mov	r0, r9
   12430:	str	r1, [sp, #4]
   12434:	bl	17ea0 <strspn@plt+0x15188>
   12438:	cmp	r0, #0
   1243c:	blt	12914 <strspn@plt+0xfbfc>
   12440:	mov	r0, r9
   12444:	ldr	r1, [sp, #64]	; 0x40
   12448:	bl	6d84 <strspn@plt+0x406c>
   1244c:	cmp	r0, #0
   12450:	blt	12914 <strspn@plt+0xfbfc>
   12454:	ldr	r3, [r9, #44]	; 0x2c
   12458:	mov	r4, #1
   1245c:	ldr	r2, [r9, #40]	; 0x28
   12460:	mov	r0, r6
   12464:	ldr	r1, [sp, #64]	; 0x40
   12468:	add	ip, r3, r4
   1246c:	str	ip, [r9, #44]	; 0x2c
   12470:	str	r1, [r2, r3, lsl #2]
   12474:	bl	c75c <strspn@plt+0x9a44>
   12478:	b	11f58 <strspn@plt+0xf240>
   1247c:	mov	r0, sl
   12480:	mov	r1, #0
   12484:	ldr	r2, [r6, #12]
   12488:	bl	fae4 <strspn@plt+0xcdcc>
   1248c:	b	121b8 <strspn@plt+0xf4a0>
   12490:	mvn	r0, #11
   12494:	ldrb	r3, [r8, #240]	; 0xf0
   12498:	mov	r4, r0
   1249c:	orr	r3, r3, #128	; 0x80
   124a0:	strb	r3, [r8, #240]	; 0xf0
   124a4:	b	11f58 <strspn@plt+0xf240>
   124a8:	ldr	r3, [r8, #244]	; 0xf4
   124ac:	ldrb	r3, [r3, #1]
   124b0:	cmp	r3, #4
   124b4:	beq	12668 <strspn@plt+0xf950>
   124b8:	ldr	r3, [r8, #332]	; 0x14c
   124bc:	cmp	r3, #0
   124c0:	bne	12608 <strspn@plt+0xf8f0>
   124c4:	ldr	r2, [sp, #56]	; 0x38
   124c8:	ldr	r1, [r8, #432]	; 0x1b0
   124cc:	mov	fp, #0
   124d0:	ldr	sl, [sp, #24]
   124d4:	mov	r5, fp
   124d8:	rsb	r2, r1, r2
   124dc:	asr	r3, r2, #31
   124e0:	strd	r2, [r1]
   124e4:	ldr	r3, [r8, #432]	; 0x1b0
   124e8:	mov	r4, sl
   124ec:	ldrd	r0, [r3]
   124f0:	cmp	r1, r5
   124f4:	cmpeq	r0, r4
   124f8:	bls	11ea0 <strspn@plt+0xf188>
   124fc:	ldr	r0, [pc, #1556]	; 12b18 <strspn@plt+0xfe00>
   12500:	movw	r2, #378	; 0x17a
   12504:	ldr	r1, [pc, #1552]	; 12b1c <strspn@plt+0xfe04>
   12508:	ldr	r3, [pc, #1552]	; 12b20 <strspn@plt+0xfe08>
   1250c:	add	r0, pc, r0
   12510:	add	r1, pc, r1
   12514:	add	r3, pc, r3
   12518:	bl	32874 <strspn@plt+0x2fb5c>
   1251c:	ldr	r4, [sp, #20]
   12520:	cmp	r4, #0
   12524:	beq	12a98 <strspn@plt+0xfd80>
   12528:	add	r3, r3, #71	; 0x47
   1252c:	add	r1, r5, #17
   12530:	bic	r3, r3, #7
   12534:	str	r3, [sp, #56]	; 0x38
   12538:	add	r2, r5, #1
   1253c:	mov	r0, #0
   12540:	str	r1, [r3]
   12544:	mov	r4, #10
   12548:	ldr	ip, [sp, #56]	; 0x38
   1254c:	mov	r5, #0
   12550:	str	r0, [r3, #4]
   12554:	ldr	r1, [sp, #20]
   12558:	add	r0, ip, #16
   1255c:	strd	r4, [ip, #8]
   12560:	bl	27c0 <memcpy@plt>
   12564:	ldr	r3, [sp, #56]	; 0x38
   12568:	ldr	r2, [r3]
   1256c:	add	r3, r3, r2
   12570:	str	r3, [sp, #56]	; 0x38
   12574:	b	1210c <strspn@plt+0xf3f4>
   12578:	mov	r0, #6
   1257c:	add	r1, sp, #72	; 0x48
   12580:	bl	2c70 <clock_gettime@plt>
   12584:	cmp	r0, #0
   12588:	bne	12a64 <strspn@plt+0xfd4c>
   1258c:	ldr	r2, [r8, #448]	; 0x1c0
   12590:	mov	ip, #1000	; 0x3e8
   12594:	ldr	lr, [r8, #452]	; 0x1c4
   12598:	mov	r1, #51712	; 0xca00
   1259c:	ldr	r0, [sp, #76]	; 0x4c
   125a0:	movt	r1, #15258	; 0x3b9a
   125a4:	umull	r2, r3, r2, ip
   125a8:	ldr	r4, [sp, #72]	; 0x48
   125ac:	ldr	sl, [r8, #432]	; 0x1b0
   125b0:	adds	r2, r2, r0
   125b4:	mla	r3, ip, lr, r3
   125b8:	adc	r3, r3, r0, asr #31
   125bc:	smlal	r2, r3, r1, r4
   125c0:	strd	r2, [sl, #56]	; 0x38
   125c4:	b	120f8 <strspn@plt+0xf3e0>
   125c8:	ldr	r4, [r8, #508]	; 0x1fc
   125cc:	cmp	r4, #0
   125d0:	str	r4, [sp, #20]
   125d4:	bne	11f88 <strspn@plt+0xf270>
   125d8:	ldr	r2, [r8, #4]
   125dc:	ldr	r3, [r8, #316]	; 0x13c
   125e0:	ldr	r6, [sp, #20]
   125e4:	ldr	r2, [r2, #1108]	; 0x454
   125e8:	add	r3, r3, #1
   125ec:	add	r2, r2, #31
   125f0:	add	r3, r3, r3, lsl #2
   125f4:	bic	r2, r2, #7
   125f8:	add	r3, r2, r3, lsl #3
   125fc:	add	r3, r3, #64	; 0x40
   12600:	str	r3, [sp, #24]
   12604:	b	11ff0 <strspn@plt+0xf2d8>
   12608:	ldr	r1, [r8, #336]	; 0x150
   1260c:	cmp	r1, #0
   12610:	beq	12ab8 <strspn@plt+0xfda0>
   12614:	ldr	r2, [sp, #56]	; 0x38
   12618:	add	r0, r3, #4
   1261c:	mov	lr, #0
   12620:	mov	r4, #5
   12624:	add	r3, r2, #7
   12628:	lsl	r0, r0, #2
   1262c:	bic	r3, r3, #7
   12630:	str	r3, [sp, #56]	; 0x38
   12634:	sub	r2, r0, #16
   12638:	mov	r5, #0
   1263c:	str	r0, [r3]
   12640:	ldr	ip, [sp, #56]	; 0x38
   12644:	str	lr, [r3, #4]
   12648:	add	r0, ip, #16
   1264c:	strd	r4, [ip, #8]
   12650:	bl	27c0 <memcpy@plt>
   12654:	ldr	r3, [sp, #56]	; 0x38
   12658:	ldr	r2, [r3]
   1265c:	add	r2, r3, r2
   12660:	str	r2, [sp, #56]	; 0x38
   12664:	b	124c8 <strspn@plt+0xf7b0>
   12668:	ldr	ip, [r8, #4]
   1266c:	mov	r0, #0
   12670:	ldr	r4, [sp, #56]	; 0x38
   12674:	mov	r2, #8
   12678:	mov	r3, #0
   1267c:	mov	r1, r0
   12680:	add	r4, r4, #7
   12684:	ldr	ip, [ip, #1108]	; 0x454
   12688:	bic	r4, r4, #7
   1268c:	add	r5, r4, #24
   12690:	strd	r2, [r4, #8]
   12694:	add	r3, ip, #24
   12698:	str	r0, [r4, #4]
   1269c:	mov	r0, r5
   126a0:	str	r3, [r4]
   126a4:	add	r3, r4, r3
   126a8:	ldr	r2, [r8, #4]
   126ac:	str	r3, [sp, #56]	; 0x38
   126b0:	ldr	r2, [r2, #1108]	; 0x454
   126b4:	bl	2ad8 <memset@plt>
   126b8:	mov	r2, #0
   126bc:	mov	r3, #0
   126c0:	strd	r2, [r4, #16]
   126c4:	ldr	r3, [r8, #244]	; 0xf4
   126c8:	ldr	r4, [r8, #4]
   126cc:	ldrb	r0, [r3, #1]
   126d0:	bl	d20c <strspn@plt+0xa4f4>
   126d4:	ldr	r3, [pc, #1096]	; 12b24 <strspn@plt+0xfe0c>
   126d8:	ldr	r1, [r4, #1108]	; 0x454
   126dc:	ldr	r2, [r4, #1112]	; 0x458
   126e0:	add	r3, pc, r3
   126e4:	str	r0, [sp]
   126e8:	mov	r0, r5
   126ec:	bl	2194c <strspn@plt+0x1ec34>
   126f0:	ldr	ip, [r8, #20]
   126f4:	cmp	ip, #0
   126f8:	beq	1271c <strspn@plt+0xfa04>
   126fc:	ldr	r2, [r8, #4]
   12700:	mov	r0, r5
   12704:	ldr	r3, [pc, #1052]	; 12b28 <strspn@plt+0xfe10>
   12708:	ldr	r1, [r2, #1108]	; 0x454
   1270c:	add	r3, pc, r3
   12710:	ldr	r2, [r2, #1112]	; 0x458
   12714:	str	ip, [sp]
   12718:	bl	2194c <strspn@plt+0x1ec34>
   1271c:	ldr	ip, [r8, #24]
   12720:	cmp	ip, #0
   12724:	beq	12748 <strspn@plt+0xfa30>
   12728:	ldr	r2, [r8, #4]
   1272c:	mov	r0, r5
   12730:	ldr	r3, [pc, #1012]	; 12b2c <strspn@plt+0xfe14>
   12734:	ldr	r1, [r2, #1108]	; 0x454
   12738:	add	r3, pc, r3
   1273c:	ldr	r2, [r2, #1112]	; 0x458
   12740:	str	ip, [sp]
   12744:	bl	2194c <strspn@plt+0x1ec34>
   12748:	ldr	ip, [r8, #16]
   1274c:	cmp	ip, #0
   12750:	beq	127c4 <strspn@plt+0xfaac>
   12754:	ldr	r2, [r8, #4]
   12758:	mov	r0, r5
   1275c:	ldr	r3, [pc, #972]	; 12b30 <strspn@plt+0xfe18>
   12760:	ldr	r4, [pc, #972]	; 12b34 <strspn@plt+0xfe1c>
   12764:	ldr	r1, [r2, #1108]	; 0x454
   12768:	add	r3, pc, r3
   1276c:	ldr	r2, [r2, #1112]	; 0x458
   12770:	add	r4, pc, r4
   12774:	str	ip, [sp]
   12778:	bl	2194c <strspn@plt+0x1ec34>
   1277c:	ldr	r2, [r8, #4]
   12780:	ldr	ip, [r8, #16]
   12784:	mov	r3, r4
   12788:	mov	r0, r5
   1278c:	ldr	r1, [r2, #1108]	; 0x454
   12790:	ldr	r2, [r2, #1112]	; 0x458
   12794:	str	ip, [sp]
   12798:	bl	2194c <strspn@plt+0x1ec34>
   1279c:	ldr	r2, [r8, #4]
   127a0:	ldr	lr, [r8, #16]
   127a4:	mov	ip, #47	; 0x2f
   127a8:	mov	r3, r4
   127ac:	mov	r0, r5
   127b0:	ldr	r1, [r2, #1108]	; 0x454
   127b4:	ldr	r2, [r2, #1112]	; 0x458
   127b8:	str	lr, [sp]
   127bc:	str	ip, [sp, #4]
   127c0:	bl	21aa4 <strspn@plt+0x1ed8c>
   127c4:	mov	r0, r8
   127c8:	mov	r1, #1
   127cc:	bl	1c94c <strspn@plt+0x19c34>
   127d0:	cmp	r0, #0
   127d4:	blt	12494 <strspn@plt+0xf77c>
   127d8:	ldr	ip, [pc, #856]	; 12b38 <strspn@plt+0xfe20>
   127dc:	add	sl, sp, #55	; 0x37
   127e0:	ldr	r4, [pc, #852]	; 12b3c <strspn@plt+0xfe24>
   127e4:	add	fp, sp, #60	; 0x3c
   127e8:	add	ip, pc, ip
   127ec:	str	sl, [sp, #28]
   127f0:	add	sl, sp, #92	; 0x5c
   127f4:	add	r6, sp, #72	; 0x48
   127f8:	add	r4, pc, r4
   127fc:	str	r6, [sp, #32]
   12800:	str	r4, [sp, #36]	; 0x24
   12804:	mov	r6, ip
   12808:	add	r4, sp, #96	; 0x60
   1280c:	str	r4, [sp, #20]
   12810:	mov	r4, #0
   12814:	str	r9, [sp, #40]	; 0x28
   12818:	str	r7, [sp, #44]	; 0x2c
   1281c:	mov	r0, r8
   12820:	add	r1, sp, #55	; 0x37
   12824:	ldr	r2, [sp, #32]
   12828:	bl	1b4e4 <strspn@plt+0x187cc>
   1282c:	cmp	r0, #0
   12830:	blt	12494 <strspn@plt+0xf77c>
   12834:	ldrb	r9, [sp, #55]	; 0x37
   12838:	add	ip, sp, #80	; 0x50
   1283c:	add	r3, sp, #84	; 0x54
   12840:	ldm	r6, {r0, r1, r2}
   12844:	stm	r3, {r0, r1, r2}
   12848:	ldr	r2, [ip, #4]!
   1284c:	cmp	r9, r2
   12850:	beq	1291c <strspn@plt+0xfc04>
   12854:	cmp	ip, sl
   12858:	bne	12840 <strspn@plt+0xfb28>
   1285c:	cmp	r9, #97	; 0x61
   12860:	bne	12908 <strspn@plt+0xfbf0>
   12864:	ldr	ip, [sp, #36]	; 0x24
   12868:	ldr	r7, [sp, #72]	; 0x48
   1286c:	add	r3, ip, #24
   12870:	ldr	ip, [sp, #20]
   12874:	ldm	r3, {r0, r1, r2, r3}
   12878:	stm	ip, {r0, r1, r2, r3}
   1287c:	mov	r1, r7
   12880:	add	r0, sp, #96	; 0x60
   12884:	bl	32024 <strspn@plt+0x2f30c>
   12888:	cmp	r0, #0
   1288c:	beq	12908 <strspn@plt+0xfbf0>
   12890:	mov	r1, r9
   12894:	mov	r2, r7
   12898:	mov	r0, r8
   1289c:	bl	1b92c <strspn@plt+0x18c14>
   128a0:	cmp	r0, #0
   128a4:	bge	128cc <strspn@plt+0xfbb4>
   128a8:	b	12494 <strspn@plt+0xf77c>
   128ac:	ldr	ip, [r8, #4]
   128b0:	mov	r0, r5
   128b4:	ldr	lr, [sp, #60]	; 0x3c
   128b8:	mov	r3, r4
   128bc:	ldr	r1, [ip, #1108]	; 0x454
   128c0:	ldr	r2, [ip, #1112]	; 0x458
   128c4:	str	lr, [sp]
   128c8:	bl	1114c <strspn@plt+0xe434>
   128cc:	ldr	r1, [sp, #72]	; 0x48
   128d0:	mov	r0, r8
   128d4:	mov	r2, fp
   128d8:	ldrb	r1, [r1]
   128dc:	bl	1ab14 <strspn@plt+0x17dfc>
   128e0:	cmp	r0, #0
   128e4:	bgt	128ac <strspn@plt+0xfb94>
   128e8:	bne	12494 <strspn@plt+0xf77c>
   128ec:	mov	r0, r8
   128f0:	bl	1b354 <strspn@plt+0x1863c>
   128f4:	cmp	r0, #0
   128f8:	blt	12494 <strspn@plt+0xf77c>
   128fc:	add	r4, r4, #1
   12900:	cmp	r4, #64	; 0x40
   12904:	bne	1281c <strspn@plt+0xfb04>
   12908:	ldr	r9, [sp, #40]	; 0x28
   1290c:	ldr	r7, [sp, #44]	; 0x2c
   12910:	b	124b8 <strspn@plt+0xf7a0>
   12914:	mov	r4, r0
   12918:	b	122c4 <strspn@plt+0xf5ac>
   1291c:	mov	r1, r9
   12920:	mov	r0, r8
   12924:	mov	r2, fp
   12928:	bl	1ab14 <strspn@plt+0x17dfc>
   1292c:	cmp	r0, #0
   12930:	blt	12494 <strspn@plt+0xf77c>
   12934:	ldr	r2, [r8, #4]
   12938:	mov	r0, r5
   1293c:	ldr	ip, [sp, #60]	; 0x3c
   12940:	mov	r3, r4
   12944:	ldr	r1, [r2, #1108]	; 0x454
   12948:	ldr	r2, [r2, #1112]	; 0x458
   1294c:	str	ip, [sp]
   12950:	bl	1114c <strspn@plt+0xe434>
   12954:	ldrb	r9, [sp, #55]	; 0x37
   12958:	b	1285c <strspn@plt+0xfb44>
   1295c:	cmp	r2, #108	; 0x6c
   12960:	ldr	r2, [r3, #12]
   12964:	beq	12994 <strspn@plt+0xfc7c>
   12968:	rev	r2, r2
   1296c:	rev	r3, r1
   12970:	b	12424 <strspn@plt+0xf70c>
   12974:	ldr	r1, [pc, #452]	; 12b40 <strspn@plt+0xfe28>
   12978:	mov	r0, r6
   1297c:	ldr	r2, [pc, #448]	; 12b44 <strspn@plt+0xfe2c>
   12980:	add	r1, pc, r1
   12984:	ldr	r3, [r8, #28]
   12988:	add	r2, pc, r2
   1298c:	bl	c954 <strspn@plt+0x9c3c>
   12990:	b	123fc <strspn@plt+0xf6e4>
   12994:	ldr	r2, [r3, #8]
   12998:	ldr	r3, [r3, #12]
   1299c:	b	12424 <strspn@plt+0xf70c>
   129a0:	bl	2838 <__stack_chk_fail@plt>
   129a4:	ldr	r0, [pc, #412]	; 12b48 <strspn@plt+0xfe30>
   129a8:	movw	r2, #1068	; 0x42c
   129ac:	ldr	r1, [pc, #408]	; 12b4c <strspn@plt+0xfe34>
   129b0:	ldr	r3, [pc, #408]	; 12b50 <strspn@plt+0xfe38>
   129b4:	add	r0, pc, r0
   129b8:	add	r1, pc, r1
   129bc:	add	r3, pc, r3
   129c0:	bl	32874 <strspn@plt+0x2fb5c>
   129c4:	ldr	r0, [pc, #392]	; 12b54 <strspn@plt+0xfe3c>
   129c8:	movw	r2, #1070	; 0x42e
   129cc:	ldr	r1, [pc, #388]	; 12b58 <strspn@plt+0xfe40>
   129d0:	ldr	r3, [pc, #388]	; 12b5c <strspn@plt+0xfe44>
   129d4:	add	r0, pc, r0
   129d8:	add	r1, pc, r1
   129dc:	add	r3, pc, r3
   129e0:	bl	32874 <strspn@plt+0x2fb5c>
   129e4:	ldr	r0, [pc, #372]	; 12b60 <strspn@plt+0xfe48>
   129e8:	movw	r2, #1069	; 0x42d
   129ec:	ldr	r1, [pc, #368]	; 12b64 <strspn@plt+0xfe4c>
   129f0:	ldr	r3, [pc, #368]	; 12b68 <strspn@plt+0xfe50>
   129f4:	add	r0, pc, r0
   129f8:	add	r1, pc, r1
   129fc:	add	r3, pc, r3
   12a00:	bl	32874 <strspn@plt+0x2fb5c>
   12a04:	ldr	r0, [pc, #352]	; 12b6c <strspn@plt+0xfe54>
   12a08:	mov	r2, #253	; 0xfd
   12a0c:	ldr	r1, [pc, #348]	; 12b70 <strspn@plt+0xfe58>
   12a10:	ldr	r3, [pc, #348]	; 12b74 <strspn@plt+0xfe5c>
   12a14:	add	r0, pc, r0
   12a18:	add	r1, pc, r1
   12a1c:	add	r3, pc, r3
   12a20:	bl	32874 <strspn@plt+0x2fb5c>
   12a24:	ldr	r0, [pc, #332]	; 12b78 <strspn@plt+0xfe60>
   12a28:	mov	r2, #90	; 0x5a
   12a2c:	ldr	r1, [pc, #328]	; 12b7c <strspn@plt+0xfe64>
   12a30:	ldr	r3, [pc, #328]	; 12b80 <strspn@plt+0xfe68>
   12a34:	add	r0, pc, r0
   12a38:	add	r1, pc, r1
   12a3c:	add	r3, pc, r3
   12a40:	bl	32874 <strspn@plt+0x2fb5c>
   12a44:	ldr	r0, [pc, #312]	; 12b84 <strspn@plt+0xfe6c>
   12a48:	movw	r2, #1145	; 0x479
   12a4c:	ldr	r1, [pc, #308]	; 12b88 <strspn@plt+0xfe70>
   12a50:	ldr	r3, [pc, #308]	; 12b8c <strspn@plt+0xfe74>
   12a54:	add	r0, pc, r0
   12a58:	add	r1, pc, r1
   12a5c:	add	r3, pc, r3
   12a60:	bl	32874 <strspn@plt+0x2fb5c>
   12a64:	ldr	r0, [pc, #292]	; 12b90 <strspn@plt+0xfe78>
   12a68:	movw	r2, #325	; 0x145
   12a6c:	ldr	r1, [pc, #288]	; 12b94 <strspn@plt+0xfe7c>
   12a70:	ldr	r3, [pc, #288]	; 12b98 <strspn@plt+0xfe80>
   12a74:	add	r0, pc, r0
   12a78:	add	r1, pc, r1
   12a7c:	add	r3, pc, r3
   12a80:	bl	32874 <strspn@plt+0x2fb5c>
   12a84:	mov	r4, r0
   12a88:	mov	r0, r6
   12a8c:	bl	c75c <strspn@plt+0x9a44>
   12a90:	mov	r0, r4
   12a94:	bl	2cb8 <_Unwind_Resume@plt>
   12a98:	ldr	r0, [pc, #252]	; 12b9c <strspn@plt+0xfe84>
   12a9c:	mov	r2, #104	; 0x68
   12aa0:	ldr	r1, [pc, #248]	; 12ba0 <strspn@plt+0xfe88>
   12aa4:	ldr	r3, [pc, #248]	; 12ba4 <strspn@plt+0xfe8c>
   12aa8:	add	r0, pc, r0
   12aac:	add	r1, pc, r1
   12ab0:	add	r3, pc, r3
   12ab4:	bl	32874 <strspn@plt+0x2fb5c>
   12ab8:	ldr	r0, [pc, #232]	; 12ba8 <strspn@plt+0xfe90>
   12abc:	mov	r2, #134	; 0x86
   12ac0:	ldr	r1, [pc, #228]	; 12bac <strspn@plt+0xfe94>
   12ac4:	ldr	r3, [pc, #228]	; 12bb0 <strspn@plt+0xfe98>
   12ac8:	add	r0, pc, r0
   12acc:	add	r1, pc, r1
   12ad0:	add	r3, pc, r3
   12ad4:	bl	32874 <strspn@plt+0x2fb5c>
   12ad8:	andeq	r2, r4, r8, ror pc
   12adc:	andeq	r0, r0, r8, asr #4
   12ae0:	andeq	r6, r2, r8, ror #31
   12ae4:	andeq	r6, r2, r0, asr #22
   12ae8:	andeq	r6, r2, r4, ror r9
   12aec:	ldrdeq	r6, [r2], -r4
   12af0:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   12af4:	andeq	r6, r2, r8, lsl r9
   12af8:	andeq	r6, r2, r0, lsr pc
   12afc:	strdeq	r6, [r2], -r0
   12b00:			; <UNDEFINED> instruction: 0x000268bc
   12b04:	andeq	r6, r2, r0, asr #29
   12b08:	andeq	r6, r2, ip, asr #21
   12b0c:	andeq	r6, r2, ip, asr #16
   12b10:	andeq	r5, r2, r0, ror fp
   12b14:	andeq	r6, r2, r8, asr #19
   12b18:	muleq	r2, r8, r8
   12b1c:	andeq	r6, r2, r4, lsl #14
   12b20:	andeq	r6, r2, r4, lsl #12
   12b24:	andeq	r5, r2, r4, asr #5
   12b28:	andeq	r5, r2, r8, lsr #5
   12b2c:	muleq	r2, ip, r2
   12b30:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   12b34:	andeq	r5, r2, ip, ror #4
   12b38:	ldrdeq	r6, [r2], -ip
   12b3c:	andeq	r2, r4, r8, asr r8
   12b40:	ldrdeq	r5, [r2], -ip
   12b44:	muleq	r2, r8, r4
   12b48:	andeq	r6, r2, r8, lsr r7
   12b4c:	andeq	r6, r2, ip, asr r2
   12b50:	andeq	r6, r2, r4, lsr #4
   12b54:	andeq	r6, r2, ip, ror r3
   12b58:	andeq	r6, r2, ip, lsr r2
   12b5c:	andeq	r6, r2, r4, lsl #4
   12b60:	andeq	fp, r2, ip, ror #10
   12b64:	andeq	r6, r2, ip, lsl r2
   12b68:	andeq	r6, r2, r4, ror #3
   12b6c:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   12b70:	strdeq	r6, [r2], -ip
   12b74:	strdeq	r6, [r2], -ip
   12b78:	andeq	r5, r2, ip, ror #25
   12b7c:	ldrdeq	r6, [r2], -ip
   12b80:	andeq	r6, r2, r0, asr #3
   12b84:	andeq	fp, r2, ip, asr #15
   12b88:			; <UNDEFINED> instruction: 0x000261bc
   12b8c:	andeq	r6, r2, r4, lsl #3
   12b90:	strdeq	r6, [r2], -r8
   12b94:	muleq	r2, ip, r1
   12b98:	muleq	r2, ip, r0
   12b9c:	muleq	r2, r8, r0
   12ba0:	andeq	r6, r2, r8, ror #2
   12ba4:	andeq	r6, r2, r4, lsl r7
   12ba8:	ldrdeq	r6, [r2], -r8
   12bac:	andeq	r6, r2, r8, asr #2
   12bb0:	andeq	r6, r2, r0, lsr r7
   12bb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bb8:	sub	sp, sp, #116	; 0x74
   12bbc:	ldr	lr, [pc, #984]	; 12f9c <strspn@plt+0x10284>
   12bc0:	add	r4, sp, #40	; 0x28
   12bc4:	ldr	ip, [pc, #980]	; 12fa0 <strspn@plt+0x10288>
   12bc8:	mov	r9, r3
   12bcc:	add	lr, pc, lr
   12bd0:	mov	r5, r0
   12bd4:	mov	r7, r1
   12bd8:	mov	r8, r2
   12bdc:	ldr	r6, [lr, ip]
   12be0:	mov	r3, lr
   12be4:	mov	r0, r4
   12be8:	mov	r1, #0
   12bec:	mov	r2, #64	; 0x40
   12bf0:	mov	sl, #64	; 0x40
   12bf4:	ldr	r3, [r6]
   12bf8:	mov	fp, #0
   12bfc:	str	r3, [sp, #108]	; 0x6c
   12c00:	bl	2ad8 <memset@plt>
   12c04:	cmp	r5, #0
   12c08:	strd	sl, [sp, #40]	; 0x28
   12c0c:	beq	12f7c <strspn@plt+0x10264>
   12c10:	mov	r0, r5
   12c14:	bl	6e80 <strspn@plt+0x4168>
   12c18:	cmp	r0, #0
   12c1c:	blt	12c94 <strspn@plt+0xff7c>
   12c20:	cmp	r7, #0
   12c24:	bne	12cac <strspn@plt+0xff94>
   12c28:	mov	r2, r4
   12c2c:	movw	r1, #38289	; 0x9591
   12c30:	ldr	r0, [r5, #8]
   12c34:	movt	r1, #32832	; 0x8040
   12c38:	bl	2910 <ioctl@plt>
   12c3c:	cmp	r0, #0
   12c40:	blt	12ccc <strspn@plt+0xffb4>
   12c44:	ldr	r0, [r5, #420]	; 0x1a4
   12c48:	movw	r2, #30067	; 0x7573
   12c4c:	ldr	r1, [sp, #80]	; 0x50
   12c50:	movt	r2, #17474	; 0x4442
   12c54:	movw	r3, #30067	; 0x7573
   12c58:	movt	r3, #17474	; 0x4442
   12c5c:	add	sl, r0, r1
   12c60:	ldrd	r8, [sl, #40]	; 0x28
   12c64:	cmp	r9, r3
   12c68:	cmpeq	r8, r2
   12c6c:	beq	12eb0 <strspn@plt+0x10198>
   12c70:	orrs	r3, r8, r9
   12c74:	beq	12d4c <strspn@plt+0x10034>
   12c78:	bl	331ec <strspn@plt+0x304d4>
   12c7c:	cmp	r0, #6
   12c80:	bgt	12e78 <strspn@plt+0x10160>
   12c84:	mov	r0, r5
   12c88:	mov	r1, sl
   12c8c:	bl	11ce0 <strspn@plt+0xefc8>
   12c90:	mov	r0, #1
   12c94:	ldr	r2, [sp, #108]	; 0x6c
   12c98:	ldr	r3, [r6]
   12c9c:	cmp	r2, r3
   12ca0:	bne	12f78 <strspn@plt+0x10260>
   12ca4:	add	sp, sp, #116	; 0x74
   12ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cac:	ldrd	r2, [sp, #48]	; 0x30
   12cb0:	mov	r0, #4
   12cb4:	mov	r1, #0
   12cb8:	strd	r8, [sp, #64]	; 0x40
   12cbc:	orr	r2, r2, r0
   12cc0:	orr	r3, r3, r1
   12cc4:	strd	r2, [sp, #48]	; 0x30
   12cc8:	b	12c28 <strspn@plt+0xff10>
   12ccc:	bl	2a9c <__errno_location@plt>
   12cd0:	ldr	r0, [r0]
   12cd4:	cmp	r0, #11
   12cd8:	beq	12e30 <strspn@plt+0x10118>
   12cdc:	cmp	r0, #75	; 0x4b
   12ce0:	rsbne	r0, r0, #0
   12ce4:	bne	12c94 <strspn@plt+0xff7c>
   12ce8:	bl	331ec <strspn@plt+0x304d4>
   12cec:	cmp	r0, #6
   12cf0:	ble	12e30 <strspn@plt+0x10118>
   12cf4:	ldr	r3, [r5, #1104]	; 0x450
   12cf8:	mov	r0, #7
   12cfc:	ldr	r2, [pc, #672]	; 12fa4 <strspn@plt+0x1028c>
   12d00:	mov	r1, #0
   12d04:	ldrd	r4, [sp, #72]	; 0x48
   12d08:	cmp	r3, #0
   12d0c:	add	r2, pc, r2
   12d10:	ldr	lr, [pc, #656]	; 12fa8 <strspn@plt+0x10290>
   12d14:	str	r2, [sp, #4]
   12d18:	ldr	ip, [pc, #652]	; 12fac <strspn@plt+0x10294>
   12d1c:	add	lr, pc, lr
   12d20:	ldr	r2, [pc, #648]	; 12fb0 <strspn@plt+0x10298>
   12d24:	movne	lr, r3
   12d28:	add	ip, pc, ip
   12d2c:	movw	r3, #1353	; 0x549
   12d30:	str	lr, [sp, #8]
   12d34:	add	r2, pc, r2
   12d38:	str	ip, [sp]
   12d3c:	strd	r4, [sp, #16]
   12d40:	bl	32aa8 <strspn@plt+0x2fd90>
   12d44:	mov	r0, #0
   12d48:	b	12c94 <strspn@plt+0xff7c>
   12d4c:	ldr	r3, [r0, r1]
   12d50:	add	r4, sl, #64	; 0x40
   12d54:	add	r3, sl, r3
   12d58:	cmp	r4, r3
   12d5c:	bcs	12f0c <strspn@plt+0x101f4>
   12d60:	cmp	sl, r4
   12d64:	bhi	12f0c <strspn@plt+0x101f4>
   12d68:	mov	r3, #0
   12d6c:	str	r3, [sp, #28]
   12d70:	ldr	r3, [pc, #572]	; 12fb4 <strspn@plt+0x1029c>
   12d74:	mov	r7, #0
   12d78:	ldr	fp, [pc, #568]	; 12fb8 <strspn@plt+0x102a0>
   12d7c:	add	r3, pc, r3
   12d80:	str	r3, [sp, #32]
   12d84:	ldr	r3, [pc, #560]	; 12fbc <strspn@plt+0x102a4>
   12d88:	add	fp, pc, fp
   12d8c:	add	r3, pc, r3
   12d90:	str	r3, [sp, #36]	; 0x24
   12d94:	b	12de0 <strspn@plt+0x100c8>
   12d98:	subs	r0, r8, #32768	; 0x8000
   12d9c:	sbc	r1, r9, #0
   12da0:	cmp	r1, #0
   12da4:	cmpeq	r0, #6
   12da8:	bhi	12df8 <strspn@plt+0x100e0>
   12dac:	cmp	r7, #0
   12db0:	bne	12f38 <strspn@plt+0x10220>
   12db4:	mov	r7, r4
   12db8:	ldr	r2, [r4]
   12dbc:	ldr	r3, [sl]
   12dc0:	add	r2, r2, #7
   12dc4:	bic	r2, r2, #7
   12dc8:	add	r3, sl, r3
   12dcc:	add	r4, r4, r2
   12dd0:	cmp	r4, r3
   12dd4:	bcs	12e38 <strspn@plt+0x10120>
   12dd8:	cmp	sl, r4
   12ddc:	bhi	12e38 <strspn@plt+0x10120>
   12de0:	ldrd	r8, [r4, #8]
   12de4:	cmp	r9, #0
   12de8:	cmpeq	r8, #4096	; 0x1000
   12dec:	addeq	r3, r4, #16
   12df0:	streq	r3, [sp, #28]
   12df4:	bne	12d98 <strspn@plt+0x10080>
   12df8:	bl	331ec <strspn@plt+0x304d4>
   12dfc:	cmp	r0, #6
   12e00:	ble	12db8 <strspn@plt+0x100a0>
   12e04:	ldr	r3, [sp, #32]
   12e08:	mov	r1, #0
   12e0c:	strd	r8, [sp, #8]
   12e10:	mov	r2, fp
   12e14:	mov	r0, #7
   12e18:	str	r3, [sp]
   12e1c:	ldr	r3, [sp, #36]	; 0x24
   12e20:	str	r3, [sp, #4]
   12e24:	movw	r3, #1320	; 0x528
   12e28:	bl	32aa8 <strspn@plt+0x2fd90>
   12e2c:	b	12db8 <strspn@plt+0x100a0>
   12e30:	mov	r0, #0
   12e34:	b	12c94 <strspn@plt+0xff7c>
   12e38:	cmp	r7, #0
   12e3c:	beq	12f0c <strspn@plt+0x101f4>
   12e40:	ldr	r4, [r7, #8]
   12e44:	mov	r2, r7
   12e48:	ldr	lr, [pc, #368]	; 12fc0 <strspn@plt+0x102a8>
   12e4c:	mov	r0, r5
   12e50:	sub	r4, r4, #32768	; 0x8000
   12e54:	ldr	r3, [sp, #28]
   12e58:	add	lr, pc, lr
   12e5c:	mov	r1, sl
   12e60:	ldr	r4, [lr, r4, lsl #2]
   12e64:	blx	r4
   12e68:	mov	r4, r0
   12e6c:	cmp	r4, #0
   12e70:	bgt	12c90 <strspn@plt+0xff78>
   12e74:	b	12f1c <strspn@plt+0x10204>
   12e78:	ldr	r2, [pc, #324]	; 12fc4 <strspn@plt+0x102ac>
   12e7c:	mov	r1, #0
   12e80:	ldr	lr, [pc, #320]	; 12fc8 <strspn@plt+0x102b0>
   12e84:	movw	r3, #1373	; 0x55d
   12e88:	add	r2, pc, r2
   12e8c:	str	r2, [sp, #4]
   12e90:	ldr	r2, [pc, #308]	; 12fcc <strspn@plt+0x102b4>
   12e94:	add	lr, pc, lr
   12e98:	strd	r8, [sp, #8]
   12e9c:	mov	r0, #7
   12ea0:	str	lr, [sp]
   12ea4:	add	r2, pc, r2
   12ea8:	bl	32aa8 <strspn@plt+0x2fd90>
   12eac:	b	12c84 <strspn@plt+0xff6c>
   12eb0:	mov	r0, r5
   12eb4:	mov	r1, sl
   12eb8:	bl	fc7c <strspn@plt+0xcf64>
   12ebc:	cmn	r0, #91	; 0x5b
   12ec0:	cmnne	r0, #74	; 0x4a
   12ec4:	mov	r4, r0
   12ec8:	bne	12e6c <strspn@plt+0x10154>
   12ecc:	bl	331ec <strspn@plt+0x304d4>
   12ed0:	cmp	r0, #6
   12ed4:	ble	12c84 <strspn@plt+0xff6c>
   12ed8:	ldr	r7, [pc, #240]	; 12fd0 <strspn@plt+0x102b8>
   12edc:	mov	r1, r4
   12ee0:	ldr	lr, [pc, #236]	; 12fd4 <strspn@plt+0x102bc>
   12ee4:	movw	r3, #1366	; 0x556
   12ee8:	add	r7, pc, r7
   12eec:	ldr	r2, [pc, #228]	; 12fd8 <strspn@plt+0x102c0>
   12ef0:	add	lr, pc, lr
   12ef4:	mov	r0, #7
   12ef8:	mov	r4, r7
   12efc:	add	r2, pc, r2
   12f00:	stm	sp, {r4, lr}
   12f04:	bl	32aa8 <strspn@plt+0x2fd90>
   12f08:	b	12c84 <strspn@plt+0xff6c>
   12f0c:	bl	331ec <strspn@plt+0x304d4>
   12f10:	cmp	r0, #6
   12f14:	movle	r4, #0
   12f18:	bgt	12f40 <strspn@plt+0x10228>
   12f1c:	mov	r0, r5
   12f20:	mov	r1, sl
   12f24:	bl	11ce0 <strspn@plt+0xefc8>
   12f28:	cmp	r4, #0
   12f2c:	movne	r0, r4
   12f30:	bne	12c94 <strspn@plt+0xff7c>
   12f34:	b	12c90 <strspn@plt+0xff78>
   12f38:	mvn	r4, #73	; 0x49
   12f3c:	b	12f1c <strspn@plt+0x10204>
   12f40:	ldr	r4, [pc, #148]	; 12fdc <strspn@plt+0x102c4>
   12f44:	mov	r1, #0
   12f48:	ldr	lr, [pc, #144]	; 12fe0 <strspn@plt+0x102c8>
   12f4c:	movw	r3, #1324	; 0x52c
   12f50:	ldr	r2, [pc, #140]	; 12fe4 <strspn@plt+0x102cc>
   12f54:	add	r4, pc, r4
   12f58:	add	lr, pc, lr
   12f5c:	str	r4, [sp]
   12f60:	add	r2, pc, r2
   12f64:	str	lr, [sp, #4]
   12f68:	mov	r0, #7
   12f6c:	mov	r4, r1
   12f70:	bl	32aa8 <strspn@plt+0x2fd90>
   12f74:	b	12f1c <strspn@plt+0x10204>
   12f78:	bl	2838 <__stack_chk_fail@plt>
   12f7c:	ldr	r0, [pc, #100]	; 12fe8 <strspn@plt+0x102d0>
   12f80:	movw	r2, #1336	; 0x538
   12f84:	ldr	r1, [pc, #96]	; 12fec <strspn@plt+0x102d4>
   12f88:	ldr	r3, [pc, #96]	; 12ff0 <strspn@plt+0x102d8>
   12f8c:	add	r0, pc, r0
   12f90:	add	r1, pc, r1
   12f94:	add	r3, pc, r3
   12f98:	bl	32874 <strspn@plt+0x2fb5c>
   12f9c:	andeq	r2, r4, r8, lsr #3
   12fa0:	andeq	r0, r0, r8, asr #4
   12fa4:	ldrdeq	r6, [r2], -ip
   12fa8:	strdeq	r3, [r2], -ip
   12fac:	andeq	r5, r2, r0, lsr lr
   12fb0:	andeq	r5, r2, r0, ror #29
   12fb4:	andeq	r5, r2, r4, ror #26
   12fb8:	andeq	r5, r2, ip, lsl #29
   12fbc:	ldrdeq	r5, [r2], -r4
   12fc0:	strdeq	r1, [r4], -ip
   12fc4:	andeq	r6, r2, ip, lsr #32
   12fc8:	andeq	r5, r2, r4, asr #25
   12fcc:	andeq	r5, r2, r0, ror sp
   12fd0:	andeq	r5, r2, r0, ror ip
   12fd4:	andeq	r6, r2, r8, lsr r0
   12fd8:	andeq	r5, r2, r8, lsl sp
   12fdc:	andeq	r5, r2, ip, lsl #23
   12fe0:	strdeq	r5, [r2], -r0
   12fe4:			; <UNDEFINED> instruction: 0x00025cb4
   12fe8:	andeq	r6, r2, r0, ror #2
   12fec:	andeq	r5, r2, r4, lsl #25
   12ff0:	andeq	r6, r2, ip, lsr #6
   12ff4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12ff8:	subs	r9, r1, #0
   12ffc:	mov	r4, r0
   13000:	mov	r7, r2
   13004:	mov	r6, r3
   13008:	beq	130e0 <strspn@plt+0x103c8>
   1300c:	cmp	r2, #0
   13010:	beq	13140 <strspn@plt+0x10428>
   13014:	cmp	r3, #0
   13018:	beq	13120 <strspn@plt+0x10408>
   1301c:	cmp	r0, #0
   13020:	beq	130d8 <strspn@plt+0x103c0>
   13024:	ldrb	r3, [r0, #24]
   13028:	tst	r3, #1
   1302c:	beq	130d8 <strspn@plt+0x103c0>
   13030:	add	r8, r0, #424	; 0x1a8
   13034:	mov	r0, r8
   13038:	bl	2790 <pthread_mutex_lock@plt>
   1303c:	cmp	r0, #0
   13040:	blt	13100 <strspn@plt+0x103e8>
   13044:	ldr	r5, [r4, #960]	; 0x3c0
   13048:	cmp	r5, #0
   1304c:	beq	130ac <strspn@plt+0x10394>
   13050:	add	r3, r5, #27
   13054:	sub	r5, r5, #1
   13058:	str	r5, [r4, #960]	; 0x3c0
   1305c:	ldr	r2, [r4, r3, lsl #4]
   13060:	add	ip, r4, r3, lsl #4
   13064:	cmp	r2, #0
   13068:	blt	131a8 <strspn@plt+0x10490>
   1306c:	ldr	r2, [ip, #8]
   13070:	cmp	r2, #0
   13074:	ldr	r2, [ip, #4]
   13078:	bne	13180 <strspn@plt+0x10468>
   1307c:	str	r2, [r9]
   13080:	mov	r0, r8
   13084:	ldr	r2, [ip, #8]
   13088:	str	r2, [r7]
   1308c:	ldr	r2, [ip, #12]
   13090:	str	r2, [r6]
   13094:	ldr	r4, [r4, r3, lsl #4]
   13098:	bl	26b8 <pthread_mutex_unlock@plt>
   1309c:	cmp	r0, #0
   130a0:	blt	13160 <strspn@plt+0x10448>
   130a4:	mov	r0, r4
   130a8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   130ac:	mov	r0, r8
   130b0:	bl	26b8 <pthread_mutex_unlock@plt>
   130b4:	cmp	r0, #0
   130b8:	blt	131c8 <strspn@plt+0x104b0>
   130bc:	ldr	r0, [r4, #1104]	; 0x450
   130c0:	bl	3508c <strspn@plt+0x32374>
   130c4:	cmp	r0, #0
   130c8:	strge	r5, [r9]
   130cc:	strge	r5, [r7]
   130d0:	strge	r5, [r6]
   130d4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   130d8:	mvn	r0, #94	; 0x5e
   130dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   130e0:	ldr	r0, [pc, #256]	; 131e8 <strspn@plt+0x104d0>
   130e4:	movw	r2, #1387	; 0x56b
   130e8:	ldr	r1, [pc, #252]	; 131ec <strspn@plt+0x104d4>
   130ec:	ldr	r3, [pc, #252]	; 131f0 <strspn@plt+0x104d8>
   130f0:	add	r0, pc, r0
   130f4:	add	r1, pc, r1
   130f8:	add	r3, pc, r3
   130fc:	bl	32874 <strspn@plt+0x2fb5c>
   13100:	ldr	r0, [pc, #236]	; 131f4 <strspn@plt+0x104dc>
   13104:	movw	r2, #1394	; 0x572
   13108:	ldr	r1, [pc, #232]	; 131f8 <strspn@plt+0x104e0>
   1310c:	ldr	r3, [pc, #232]	; 131fc <strspn@plt+0x104e4>
   13110:	add	r0, pc, r0
   13114:	add	r1, pc, r1
   13118:	add	r3, pc, r3
   1311c:	bl	32874 <strspn@plt+0x2fb5c>
   13120:	ldr	r0, [pc, #216]	; 13200 <strspn@plt+0x104e8>
   13124:	movw	r2, #1389	; 0x56d
   13128:	ldr	r1, [pc, #212]	; 13204 <strspn@plt+0x104ec>
   1312c:	ldr	r3, [pc, #212]	; 13208 <strspn@plt+0x104f0>
   13130:	add	r0, pc, r0
   13134:	add	r1, pc, r1
   13138:	add	r3, pc, r3
   1313c:	bl	32874 <strspn@plt+0x2fb5c>
   13140:	ldr	r0, [pc, #196]	; 1320c <strspn@plt+0x104f4>
   13144:	movw	r2, #1388	; 0x56c
   13148:	ldr	r1, [pc, #192]	; 13210 <strspn@plt+0x104f8>
   1314c:	ldr	r3, [pc, #192]	; 13214 <strspn@plt+0x104fc>
   13150:	add	r0, pc, r0
   13154:	add	r1, pc, r1
   13158:	add	r3, pc, r3
   1315c:	bl	32874 <strspn@plt+0x2fb5c>
   13160:	ldr	r0, [pc, #176]	; 13218 <strspn@plt+0x10500>
   13164:	movw	r2, #1421	; 0x58d
   13168:	ldr	r1, [pc, #172]	; 1321c <strspn@plt+0x10504>
   1316c:	ldr	r3, [pc, #172]	; 13220 <strspn@plt+0x10508>
   13170:	add	r0, pc, r0
   13174:	add	r1, pc, r1
   13178:	add	r3, pc, r3
   1317c:	bl	32874 <strspn@plt+0x2fb5c>
   13180:	cmp	r2, #0
   13184:	bne	1307c <strspn@plt+0x10364>
   13188:	ldr	r0, [pc, #148]	; 13224 <strspn@plt+0x1050c>
   1318c:	movw	r2, #1414	; 0x586
   13190:	ldr	r1, [pc, #144]	; 13228 <strspn@plt+0x10510>
   13194:	ldr	r3, [pc, #144]	; 1322c <strspn@plt+0x10514>
   13198:	add	r0, pc, r0
   1319c:	add	r1, pc, r1
   131a0:	add	r3, pc, r3
   131a4:	bl	32874 <strspn@plt+0x2fb5c>
   131a8:	ldr	r0, [pc, #128]	; 13230 <strspn@plt+0x10518>
   131ac:	movw	r2, #1413	; 0x585
   131b0:	ldr	r1, [pc, #124]	; 13234 <strspn@plt+0x1051c>
   131b4:	ldr	r3, [pc, #124]	; 13238 <strspn@plt+0x10520>
   131b8:	add	r0, pc, r0
   131bc:	add	r1, pc, r1
   131c0:	add	r3, pc, r3
   131c4:	bl	32874 <strspn@plt+0x2fb5c>
   131c8:	ldr	r0, [pc, #108]	; 1323c <strspn@plt+0x10524>
   131cc:	movw	r2, #1399	; 0x577
   131d0:	ldr	r1, [pc, #104]	; 13240 <strspn@plt+0x10528>
   131d4:	ldr	r3, [pc, #104]	; 13244 <strspn@plt+0x1052c>
   131d8:	add	r0, pc, r0
   131dc:	add	r1, pc, r1
   131e0:	add	r3, pc, r3
   131e4:	bl	32874 <strspn@plt+0x2fb5c>
   131e8:	strdeq	r3, [r2], -r8
   131ec:	andeq	r5, r2, r0, lsr #22
   131f0:	andeq	r5, r2, r8, lsl #20
   131f4:	andeq	r5, r2, r8, ror lr
   131f8:	andeq	r5, r2, r0, lsl #22
   131fc:	andeq	r5, r2, r8, ror #19
   13200:	andeq	r5, r2, ip, asr #28
   13204:	andeq	r5, r2, r0, ror #21
   13208:	andeq	r5, r2, r8, asr #19
   1320c:	andeq	r5, r2, r4, lsr #28
   13210:	andeq	r5, r2, r0, asr #21
   13214:	andeq	r5, r2, r8, lsr #19
   13218:	andeq	r5, r2, ip, asr #28
   1321c:	andeq	r5, r2, r0, lsr #21
   13220:	andeq	r5, r2, r8, lsl #19
   13224:	andeq	r5, r2, r4, ror #28
   13228:	andeq	r5, r2, r8, ror sl
   1322c:	andeq	r5, r2, r0, ror #18
   13230:	andeq	r5, r2, r8, lsr lr
   13234:	andeq	r5, r2, r8, asr sl
   13238:	andeq	r5, r2, r0, asr #18
   1323c:	andeq	r5, r2, r4, ror #27
   13240:	andeq	r5, r2, r8, lsr sl
   13244:	andeq	r5, r2, r0, lsr #18
   13248:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1324c:	sub	sp, sp, #28
   13250:	mov	r5, r1
   13254:	mov	r9, r3
   13258:	mov	r8, r0
   1325c:	mov	sl, r2
   13260:	bl	2ac08 <strspn@plt+0x27ef0>
   13264:	cmp	r5, #0
   13268:	ldr	r3, [sp, #64]	; 0x40
   1326c:	mov	r4, r0
   13270:	blt	133f8 <strspn@plt+0x106e0>
   13274:	adds	r2, r9, #0
   13278:	movne	r2, #1
   1327c:	cmp	sl, #0
   13280:	movne	r2, #0
   13284:	cmp	r2, #0
   13288:	bne	13418 <strspn@plt+0x10700>
   1328c:	cmp	r8, #0
   13290:	beq	132a0 <strspn@plt+0x10588>
   13294:	ldrb	r2, [r8, #24]
   13298:	tst	r2, #1
   1329c:	bne	132b8 <strspn@plt+0x105a0>
   132a0:	mov	r0, r5
   132a4:	mov	r1, sl
   132a8:	mov	r2, r9
   132ac:	add	sp, sp, #28
   132b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132b4:	b	11364 <strspn@plt+0xe64c>
   132b8:	add	fp, r8, #424	; 0x1a8
   132bc:	str	r3, [sp, #4]
   132c0:	mov	r0, fp
   132c4:	bl	2790 <pthread_mutex_lock@plt>
   132c8:	ldr	r3, [sp, #4]
   132cc:	cmp	r0, #0
   132d0:	blt	13438 <strspn@plt+0x10720>
   132d4:	ldr	r2, [r8, #960]	; 0x3c0
   132d8:	cmp	r2, #31
   132dc:	bhi	133c8 <strspn@plt+0x106b0>
   132e0:	movw	r0, #65535	; 0xffff
   132e4:	movt	r0, #1
   132e8:	add	r0, r4, r0
   132ec:	rsb	ip, r4, #0
   132f0:	add	lr, r2, #28
   132f4:	and	ip, ip, r0
   132f8:	mov	r7, #0
   132fc:	mov	r0, r9
   13300:	mov	r6, ip
   13304:	mov	r1, #0
   13308:	strd	r6, [sp, #8]
   1330c:	cmp	r7, r1
   13310:	cmpeq	r6, r0
   13314:	add	r6, r8, lr, lsl #4
   13318:	add	r2, r2, #1
   1331c:	str	r2, [r8, #960]	; 0x3c0
   13320:	str	r5, [r8, lr, lsl #4]
   13324:	str	sl, [r6, #4]
   13328:	strcs	r9, [r6, #8]
   1332c:	strcs	r3, [r6, #12]
   13330:	bcc	1334c <strspn@plt+0x10634>
   13334:	mov	r0, fp
   13338:	bl	26b8 <pthread_mutex_unlock@plt>
   1333c:	cmp	r0, #0
   13340:	blt	13458 <strspn@plt+0x10740>
   13344:	add	sp, sp, #28
   13348:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1334c:	mov	r0, r5
   13350:	ldrd	r2, [sp, #8]
   13354:	str	ip, [sp, #4]
   13358:	bl	35258 <strspn@plt+0x32540>
   1335c:	ldr	ip, [sp, #4]
   13360:	cmp	r0, #0
   13364:	blt	13478 <strspn@plt+0x10760>
   13368:	str	ip, [sp, #4]
   1336c:	bl	2ac08 <strspn@plt+0x27ef0>
   13370:	ldr	ip, [sp, #4]
   13374:	sub	r9, r9, #1
   13378:	rsb	r9, ip, r9
   1337c:	mov	r3, r0
   13380:	rsb	r1, r3, #0
   13384:	add	r3, r9, r3
   13388:	add	r0, sl, ip
   1338c:	and	r1, r1, r3
   13390:	bl	2b8c <munmap@plt>
   13394:	ldr	ip, [sp, #4]
   13398:	cmp	r0, #0
   1339c:	strge	ip, [r6, #12]
   133a0:	strge	ip, [r6, #8]
   133a4:	bge	13334 <strspn@plt+0x1061c>
   133a8:	ldr	r0, [pc, #232]	; 13498 <strspn@plt+0x10780>
   133ac:	movw	r2, #1461	; 0x5b5
   133b0:	ldr	r1, [pc, #228]	; 1349c <strspn@plt+0x10784>
   133b4:	ldr	r3, [pc, #228]	; 134a0 <strspn@plt+0x10788>
   133b8:	add	r0, pc, r0
   133bc:	add	r1, pc, r1
   133c0:	add	r3, pc, r3
   133c4:	bl	32874 <strspn@plt+0x2fb5c>
   133c8:	mov	r0, fp
   133cc:	bl	26b8 <pthread_mutex_unlock@plt>
   133d0:	cmp	r0, #0
   133d4:	bge	132a0 <strspn@plt+0x10588>
   133d8:	ldr	r0, [pc, #196]	; 134a4 <strspn@plt+0x1078c>
   133dc:	movw	r2, #1448	; 0x5a8
   133e0:	ldr	r1, [pc, #192]	; 134a8 <strspn@plt+0x10790>
   133e4:	ldr	r3, [pc, #192]	; 134ac <strspn@plt+0x10794>
   133e8:	add	r0, pc, r0
   133ec:	add	r1, pc, r1
   133f0:	add	r3, pc, r3
   133f4:	bl	32874 <strspn@plt+0x2fb5c>
   133f8:	ldr	r0, [pc, #176]	; 134b0 <strspn@plt+0x10798>
   133fc:	movw	r2, #1437	; 0x59d
   13400:	ldr	r1, [pc, #172]	; 134b4 <strspn@plt+0x1079c>
   13404:	ldr	r3, [pc, #172]	; 134b8 <strspn@plt+0x107a0>
   13408:	add	r0, pc, r0
   1340c:	add	r1, pc, r1
   13410:	add	r3, pc, r3
   13414:	bl	32874 <strspn@plt+0x2fb5c>
   13418:	ldr	r0, [pc, #156]	; 134bc <strspn@plt+0x107a4>
   1341c:	movw	r2, #1438	; 0x59e
   13420:	ldr	r1, [pc, #152]	; 134c0 <strspn@plt+0x107a8>
   13424:	ldr	r3, [pc, #152]	; 134c4 <strspn@plt+0x107ac>
   13428:	add	r0, pc, r0
   1342c:	add	r1, pc, r1
   13430:	add	r3, pc, r3
   13434:	bl	32874 <strspn@plt+0x2fb5c>
   13438:	ldr	r0, [pc, #136]	; 134c8 <strspn@plt+0x107b0>
   1343c:	movw	r2, #1445	; 0x5a5
   13440:	ldr	r1, [pc, #132]	; 134cc <strspn@plt+0x107b4>
   13444:	ldr	r3, [pc, #132]	; 134d0 <strspn@plt+0x107b8>
   13448:	add	r0, pc, r0
   1344c:	add	r1, pc, r1
   13450:	add	r3, pc, r3
   13454:	bl	32874 <strspn@plt+0x2fb5c>
   13458:	ldr	r0, [pc, #116]	; 134d4 <strspn@plt+0x107bc>
   1345c:	movw	r2, #1468	; 0x5bc
   13460:	ldr	r1, [pc, #112]	; 134d8 <strspn@plt+0x107c0>
   13464:	ldr	r3, [pc, #112]	; 134dc <strspn@plt+0x107c4>
   13468:	add	r0, pc, r0
   1346c:	add	r1, pc, r1
   13470:	add	r3, pc, r3
   13474:	bl	32874 <strspn@plt+0x2fb5c>
   13478:	ldr	r0, [pc, #96]	; 134e0 <strspn@plt+0x107c8>
   1347c:	movw	r2, #1460	; 0x5b4
   13480:	ldr	r1, [pc, #92]	; 134e4 <strspn@plt+0x107cc>
   13484:	ldr	r3, [pc, #92]	; 134e8 <strspn@plt+0x107d0>
   13488:	add	r0, pc, r0
   1348c:	add	r1, pc, r1
   13490:	add	r3, pc, r3
   13494:	bl	32874 <strspn@plt+0x2fb5c>
   13498:	andeq	r5, r2, r0, lsr #25
   1349c:	andeq	r5, r2, r8, asr r8
   134a0:			; <UNDEFINED> instruction: 0x000257b0
   134a4:	ldrdeq	r5, [r2], -r4
   134a8:	andeq	r5, r2, r8, lsr #16
   134ac:	andeq	r5, r2, r0, lsl #15
   134b0:	muleq	r2, ip, r8
   134b4:	andeq	r5, r2, r8, lsl #16
   134b8:	andeq	r5, r2, r0, ror #14
   134bc:	strdeq	r5, [r2], -r4
   134c0:	andeq	r5, r2, r8, ror #15
   134c4:	andeq	r5, r2, r0, asr #14
   134c8:	andeq	r5, r2, r0, asr #22
   134cc:	andeq	r5, r2, r8, asr #15
   134d0:	andeq	r5, r2, r0, lsr #14
   134d4:	andeq	r5, r2, r4, asr fp
   134d8:	andeq	r5, r2, r8, lsr #15
   134dc:	andeq	r5, r2, r0, lsl #14
   134e0:	andeq	r5, r2, ip, lsr #23
   134e4:	andeq	r5, r2, r8, lsl #15
   134e8:	andeq	r5, r2, r0, ror #13
   134ec:	push	{r4, r5, r6, lr}
   134f0:	subs	r6, r0, #0
   134f4:	beq	13534 <strspn@plt+0x1081c>
   134f8:	ldr	r3, [r6, #960]	; 0x3c0
   134fc:	cmp	r3, #0
   13500:	popeq	{r4, r5, r6, pc}
   13504:	mov	r4, r6
   13508:	mov	r5, #0
   1350c:	ldr	r0, [r4, #448]	; 0x1c0
   13510:	add	r5, r5, #1
   13514:	ldr	r1, [r4, #452]	; 0x1c4
   13518:	add	r4, r4, #16
   1351c:	ldr	r2, [r4, #440]	; 0x1b8
   13520:	bl	11364 <strspn@plt+0xe64c>
   13524:	ldr	r3, [r6, #960]	; 0x3c0
   13528:	cmp	r3, r5
   1352c:	bhi	1350c <strspn@plt+0x107f4>
   13530:	pop	{r4, r5, r6, pc}
   13534:	ldr	r0, [pc, #24]	; 13554 <strspn@plt+0x1083c>
   13538:	movw	r2, #1474	; 0x5c2
   1353c:	ldr	r1, [pc, #20]	; 13558 <strspn@plt+0x10840>
   13540:	ldr	r3, [pc, #20]	; 1355c <strspn@plt+0x10844>
   13544:	add	r0, pc, r0
   13548:	add	r1, pc, r1
   1354c:	add	r3, pc, r3
   13550:	bl	32874 <strspn@plt+0x2fb5c>
   13554:	ldrdeq	r3, [r2], -r0
   13558:	andeq	r5, r2, ip, asr #13
   1355c:	andeq	r5, r2, r0, ror #24
   13560:	mov	r2, #1020	; 0x3fc
   13564:	mov	r3, #0
   13568:	and	r2, r2, r0
   1356c:	and	r3, r3, r1
   13570:	orrs	ip, r2, r3
   13574:	push	{r4, r5}
   13578:	mov	r4, #3
   1357c:	mov	r5, #0
   13580:	and	r4, r4, r0
   13584:	and	r5, r5, r1
   13588:	movne	r2, #2
   1358c:	movne	r3, #0
   13590:	orrs	ip, r4, r5
   13594:	movne	r4, #4
   13598:	movne	r5, #0
   1359c:	orrne	r2, r2, r4
   135a0:	orrne	r3, r3, r5
   135a4:	mov	r4, #2048	; 0x800
   135a8:	mov	r5, #0
   135ac:	and	r4, r4, r0
   135b0:	and	r5, r5, r1
   135b4:	orrs	ip, r4, r5
   135b8:	movne	r4, #64	; 0x40
   135bc:	movne	r5, #0
   135c0:	orrne	r2, r2, r4
   135c4:	orrne	r3, r3, r5
   135c8:	mov	r4, #4096	; 0x1000
   135cc:	mov	r5, #0
   135d0:	and	r4, r4, r0
   135d4:	and	r5, r5, r1
   135d8:	orrs	ip, r4, r5
   135dc:	movne	r4, #32
   135e0:	movne	r5, #0
   135e4:	orrne	r2, r2, r4
   135e8:	orrne	r3, r3, r5
   135ec:	mov	r4, #8192	; 0x2000
   135f0:	mov	r5, #0
   135f4:	and	r4, r4, r0
   135f8:	and	r5, r5, r1
   135fc:	orrs	ip, r4, r5
   13600:	movne	r4, #128	; 0x80
   13604:	movne	r5, #0
   13608:	orrne	r2, r2, r4
   1360c:	orrne	r3, r3, r5
   13610:	mov	r4, #16384	; 0x4000
   13614:	mov	r5, #0
   13618:	and	r4, r4, r0
   1361c:	and	r5, r5, r1
   13620:	orrs	ip, r4, r5
   13624:	movne	r4, #256	; 0x100
   13628:	movne	r5, #0
   1362c:	orrne	r2, r2, r4
   13630:	orrne	r3, r3, r5
   13634:	mov	r4, #2064384	; 0x1f8000
   13638:	mov	r5, #0
   1363c:	and	r4, r4, r0
   13640:	and	r5, r5, r1
   13644:	orrs	ip, r4, r5
   13648:	movne	r4, #512	; 0x200
   1364c:	movne	r5, #0
   13650:	orrne	r2, r2, r4
   13654:	orrne	r3, r3, r5
   13658:	mov	r4, #31457280	; 0x1e00000
   1365c:	mov	r5, #0
   13660:	and	r4, r4, r0
   13664:	and	r5, r5, r1
   13668:	orrs	ip, r4, r5
   1366c:	movne	r4, #1024	; 0x400
   13670:	movne	r5, #0
   13674:	orrne	r2, r2, r4
   13678:	orrne	r3, r3, r5
   1367c:	mov	r4, #33554432	; 0x2000000
   13680:	mov	r5, #0
   13684:	and	r4, r4, r0
   13688:	and	r5, r5, r1
   1368c:	orrs	ip, r4, r5
   13690:	movne	r4, #2048	; 0x800
   13694:	movne	r5, #0
   13698:	orrne	r2, r2, r4
   1369c:	orrne	r3, r3, r5
   136a0:	mov	r4, #201326592	; 0xc000000
   136a4:	mov	r5, #0
   136a8:	and	r4, r4, r0
   136ac:	and	r5, r5, r1
   136b0:	orrs	ip, r4, r5
   136b4:	movne	r4, #4096	; 0x1000
   136b8:	movne	r5, #0
   136bc:	orrne	r2, r2, r4
   136c0:	orrne	r3, r3, r5
   136c4:	mov	r4, #536870912	; 0x20000000
   136c8:	mov	r5, #0
   136cc:	and	r4, r4, r0
   136d0:	and	r5, r5, r1
   136d4:	orrs	ip, r4, r5
   136d8:	movne	r4, #16
   136dc:	movne	r5, #0
   136e0:	orrne	r2, r2, r4
   136e4:	orrne	r3, r3, r5
   136e8:	mov	r4, #1073741824	; 0x40000000
   136ec:	mov	r5, #0
   136f0:	and	r4, r4, r0
   136f4:	and	r5, r5, r1
   136f8:	orrs	ip, r4, r5
   136fc:	movne	r4, #8192	; 0x2000
   13700:	movne	r5, #0
   13704:	orrne	r2, r2, r4
   13708:	orrne	r3, r3, r5
   1370c:	mov	r4, #1024	; 0x400
   13710:	mov	r5, #0
   13714:	and	r0, r0, r4
   13718:	and	r1, r1, r5
   1371c:	orrs	ip, r0, r1
   13720:	pop	{r4, r5}
   13724:	movne	r0, #8
   13728:	movne	r1, #0
   1372c:	orrne	r2, r2, r0
   13730:	orrne	r3, r3, r1
   13734:	mov	r0, r2
   13738:	mov	r1, r3
   1373c:	bx	lr
   13740:	ldr	r2, [pc, #676]	; 139ec <strspn@plt+0x10cd4>
   13744:	mvn	r3, #0
   13748:	ldr	r1, [pc, #672]	; 139f0 <strspn@plt+0x10cd8>
   1374c:	add	r2, pc, r2
   13750:	push	{r4, r5, r6, lr}
   13754:	subs	r4, r0, #0
   13758:	ldr	r5, [r2, r1]
   1375c:	sub	sp, sp, #152	; 0x98
   13760:	str	r3, [sp, #8]
   13764:	ldr	r2, [r5]
   13768:	str	r3, [sp, #12]
   1376c:	str	r3, [sp, #16]
   13770:	str	r2, [sp, #148]	; 0x94
   13774:	beq	1390c <strspn@plt+0x10bf4>
   13778:	ldr	r3, [r4, #8]
   1377c:	cmp	r3, #0
   13780:	bge	13950 <strspn@plt+0x10c38>
   13784:	ldr	r3, [r4, #12]
   13788:	cmp	r3, #0
   1378c:	bge	13994 <strspn@plt+0x10c7c>
   13790:	ldr	r0, [r4, #288]	; 0x120
   13794:	cmp	r0, #0
   13798:	ble	13970 <strspn@plt+0x10c58>
   1379c:	add	r3, sp, #16
   137a0:	add	r1, sp, #8
   137a4:	str	r3, [sp]
   137a8:	add	r2, sp, #12
   137ac:	mov	r3, #0
   137b0:	bl	2db88 <strspn@plt+0x2ae70>
   137b4:	cmp	r0, #0
   137b8:	blt	1388c <strspn@plt+0x10b74>
   137bc:	movw	r1, #2049	; 0x801
   137c0:	ldrh	r0, [r4, #148]	; 0x94
   137c4:	movt	r1, #8
   137c8:	mov	r2, #0
   137cc:	bl	2c64 <socket@plt>
   137d0:	cmp	r0, #0
   137d4:	str	r0, [r4, #8]
   137d8:	blt	138c4 <strspn@plt+0x10bac>
   137dc:	str	r0, [r4, #12]
   137e0:	mov	r0, r4
   137e4:	bl	e890 <strspn@plt+0xbb78>
   137e8:	bl	2ba4 <fork@plt>
   137ec:	cmp	r0, #0
   137f0:	blt	138c4 <strspn@plt+0x10bac>
   137f4:	bne	13854 <strspn@plt+0x10b3c>
   137f8:	ldr	r0, [sp, #8]
   137fc:	mvn	r2, #0
   13800:	ldr	r1, [sp, #12]
   13804:	ldr	r3, [sp, #16]
   13808:	bl	2ded4 <strspn@plt+0x2b1bc>
   1380c:	cmp	r0, #0
   13810:	blt	138d4 <strspn@plt+0x10bbc>
   13814:	bl	2ba4 <fork@plt>
   13818:	cmp	r0, #0
   1381c:	blt	138d4 <strspn@plt+0x10bbc>
   13820:	bne	138dc <strspn@plt+0x10bc4>
   13824:	ldr	r0, [r4, #8]
   13828:	add	r1, r4, #148	; 0x94
   1382c:	ldr	r2, [r4, #276]	; 0x114
   13830:	bl	2cf4 <connect@plt>
   13834:	cmp	r0, #0
   13838:	bge	139c4 <strspn@plt+0x10cac>
   1383c:	bl	2a9c <__errno_location@plt>
   13840:	ldr	r3, [r0]
   13844:	cmp	r3, #115	; 0x73
   13848:	bne	138d4 <strspn@plt+0x10bbc>
   1384c:	mov	r0, #1
   13850:	bl	27a8 <_exit@plt>
   13854:	add	r1, sp, #20
   13858:	bl	2c73c <strspn@plt+0x29a24>
   1385c:	cmp	r0, #0
   13860:	blt	1388c <strspn@plt+0x10b74>
   13864:	ldr	r3, [sp, #28]
   13868:	cmp	r3, #1
   1386c:	bne	13900 <strspn@plt+0x10be8>
   13870:	ldr	r6, [sp, #40]	; 0x28
   13874:	cmp	r6, #1
   13878:	beq	13890 <strspn@plt+0x10b78>
   1387c:	cmp	r6, #0
   13880:	bne	13900 <strspn@plt+0x10be8>
   13884:	mov	r0, r4
   13888:	bl	e9a0 <strspn@plt+0xbc88>
   1388c:	mov	r6, r0
   13890:	ldr	r0, [sp, #16]
   13894:	bl	2afb0 <strspn@plt+0x28298>
   13898:	ldr	r0, [sp, #12]
   1389c:	bl	2afb0 <strspn@plt+0x28298>
   138a0:	ldr	r0, [sp, #8]
   138a4:	bl	2afb0 <strspn@plt+0x28298>
   138a8:	ldr	r2, [sp, #148]	; 0x94
   138ac:	ldr	r3, [r5]
   138b0:	mov	r0, r6
   138b4:	cmp	r2, r3
   138b8:	bne	13908 <strspn@plt+0x10bf0>
   138bc:	add	sp, sp, #152	; 0x98
   138c0:	pop	{r4, r5, r6, pc}
   138c4:	bl	2a9c <__errno_location@plt>
   138c8:	ldr	r6, [r0]
   138cc:	rsb	r6, r6, #0
   138d0:	b	13890 <strspn@plt+0x10b78>
   138d4:	mov	r0, #255	; 0xff
   138d8:	bl	27a8 <_exit@plt>
   138dc:	add	r1, sp, #20
   138e0:	bl	2c73c <strspn@plt+0x29a24>
   138e4:	cmp	r0, #0
   138e8:	blt	138d4 <strspn@plt+0x10bbc>
   138ec:	ldr	r3, [sp, #28]
   138f0:	cmp	r3, #1
   138f4:	bne	138d4 <strspn@plt+0x10bbc>
   138f8:	ldr	r0, [sp, #40]	; 0x28
   138fc:	bl	27a8 <_exit@plt>
   13900:	mvn	r6, #4
   13904:	b	13890 <strspn@plt+0x10b78>
   13908:	bl	2838 <__stack_chk_fail@plt>
   1390c:	ldr	r0, [pc, #224]	; 139f4 <strspn@plt+0x10cdc>
   13910:	mov	r2, #37	; 0x25
   13914:	ldr	r1, [pc, #220]	; 139f8 <strspn@plt+0x10ce0>
   13918:	ldr	r3, [pc, #220]	; 139fc <strspn@plt+0x10ce4>
   1391c:	add	r0, pc, r0
   13920:	add	r1, pc, r1
   13924:	add	r3, pc, r3
   13928:	bl	32874 <strspn@plt+0x2fb5c>
   1392c:	mov	r4, r0
   13930:	ldr	r0, [sp, #16]
   13934:	bl	2afb0 <strspn@plt+0x28298>
   13938:	ldr	r0, [sp, #12]
   1393c:	bl	2afb0 <strspn@plt+0x28298>
   13940:	ldr	r0, [sp, #8]
   13944:	bl	2afb0 <strspn@plt+0x28298>
   13948:	mov	r0, r4
   1394c:	bl	2cb8 <_Unwind_Resume@plt>
   13950:	ldr	r0, [pc, #168]	; 13a00 <strspn@plt+0x10ce8>
   13954:	mov	r2, #38	; 0x26
   13958:	ldr	r1, [pc, #164]	; 13a04 <strspn@plt+0x10cec>
   1395c:	ldr	r3, [pc, #164]	; 13a08 <strspn@plt+0x10cf0>
   13960:	add	r0, pc, r0
   13964:	add	r1, pc, r1
   13968:	add	r3, pc, r3
   1396c:	bl	32874 <strspn@plt+0x2fb5c>
   13970:	ldr	r0, [r4, #284]	; 0x11c
   13974:	cmp	r0, #0
   13978:	beq	139cc <strspn@plt+0x10cb4>
   1397c:	add	r1, r4, #288	; 0x120
   13980:	bl	2d970 <strspn@plt+0x2ac58>
   13984:	cmp	r0, #0
   13988:	blt	1388c <strspn@plt+0x10b74>
   1398c:	ldr	r0, [r4, #288]	; 0x120
   13990:	b	1379c <strspn@plt+0x10a84>
   13994:	ldr	r0, [pc, #112]	; 13a0c <strspn@plt+0x10cf4>
   13998:	mov	r2, #39	; 0x27
   1399c:	ldr	r1, [pc, #108]	; 13a10 <strspn@plt+0x10cf8>
   139a0:	ldr	r3, [pc, #108]	; 13a14 <strspn@plt+0x10cfc>
   139a4:	add	r0, pc, r0
   139a8:	add	r1, pc, r1
   139ac:	add	r3, pc, r3
   139b0:	bl	32874 <strspn@plt+0x2fb5c>
   139b4:	mov	r4, r0
   139b8:	b	13940 <strspn@plt+0x10c28>
   139bc:	mov	r4, r0
   139c0:	b	13938 <strspn@plt+0x10c20>
   139c4:	mov	r0, #0
   139c8:	bl	27a8 <_exit@plt>
   139cc:	ldr	r0, [pc, #68]	; 13a18 <strspn@plt+0x10d00>
   139d0:	mov	r2, #40	; 0x28
   139d4:	ldr	r1, [pc, #64]	; 13a1c <strspn@plt+0x10d04>
   139d8:	ldr	r3, [pc, #64]	; 13a20 <strspn@plt+0x10d08>
   139dc:	add	r0, pc, r0
   139e0:	add	r1, pc, r1
   139e4:	add	r3, pc, r3
   139e8:	bl	32874 <strspn@plt+0x2fb5c>
   139ec:	andeq	r1, r4, r8, lsr #12
   139f0:	andeq	r0, r0, r8, asr #4
   139f4:	strdeq	r2, [r2], -r8
   139f8:	andeq	r5, r2, r0, lsl #20
   139fc:	ldrdeq	r5, [r2], -ip
   13a00:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   13a04:			; <UNDEFINED> instruction: 0x000259bc
   13a08:	muleq	r2, r8, r9
   13a0c:	andeq	r4, r2, r4, ror #30
   13a10:	andeq	r5, r2, r8, ror r9
   13a14:	andeq	r5, r2, r4, asr r9
   13a18:	andeq	r5, r2, ip, ror #18
   13a1c:	andeq	r5, r2, r0, asr #18
   13a20:	andeq	r5, r2, ip, lsl r9
   13a24:	ldr	r1, [pc, #1060]	; 13e50 <strspn@plt+0x11138>
   13a28:	mov	r2, #0
   13a2c:	push	{r4, r5, r6, r7, lr}
   13a30:	mov	r4, r0
   13a34:	ldr	r0, [pc, #1048]	; 13e54 <strspn@plt+0x1113c>
   13a38:	add	r1, pc, r1
   13a3c:	ldr	r3, [pc, #1044]	; 13e58 <strspn@plt+0x11140>
   13a40:	sub	sp, sp, #212	; 0xd4
   13a44:	add	r5, sp, #24
   13a48:	cmp	r4, #0
   13a4c:	ldr	r6, [r1, r0]
   13a50:	add	r3, pc, r3
   13a54:	mvn	ip, #0
   13a58:	str	r2, [sp, #32]
   13a5c:	ldm	r3, {r0, r1}
   13a60:	mov	r3, #16
   13a64:	ldr	lr, [r6]
   13a68:	str	r2, [sp, #36]	; 0x24
   13a6c:	str	r2, [sp, #40]	; 0x28
   13a70:	str	r2, [sp, #44]	; 0x2c
   13a74:	str	r2, [sp, #48]	; 0x30
   13a78:	str	r2, [sp, #52]	; 0x34
   13a7c:	str	r2, [sp, #56]	; 0x38
   13a80:	str	r2, [sp, #60]	; 0x3c
   13a84:	str	r2, [sp, #72]	; 0x48
   13a88:	add	r2, sp, #32
   13a8c:	str	ip, [sp, #8]
   13a90:	stm	r5, {r0, r1}
   13a94:	str	ip, [sp, #12]
   13a98:	str	lr, [sp, #204]	; 0xcc
   13a9c:	str	ip, [sp, #16]
   13aa0:	str	ip, [sp, #20]
   13aa4:	str	r2, [sp, #64]	; 0x40
   13aa8:	str	r3, [sp, #68]	; 0x44
   13aac:	beq	13d58 <strspn@plt+0x11040>
   13ab0:	ldr	r3, [r4, #8]
   13ab4:	cmp	r3, #0
   13ab8:	bge	13dac <strspn@plt+0x11094>
   13abc:	ldr	r3, [r4, #12]
   13ac0:	cmp	r3, #0
   13ac4:	bge	13df0 <strspn@plt+0x110d8>
   13ac8:	ldr	r0, [r4, #288]	; 0x120
   13acc:	cmp	r0, #0
   13ad0:	ble	13dcc <strspn@plt+0x110b4>
   13ad4:	add	r3, sp, #16
   13ad8:	add	r1, sp, #8
   13adc:	str	r3, [sp]
   13ae0:	add	r2, sp, #12
   13ae4:	mov	r3, #0
   13ae8:	bl	2db88 <strspn@plt+0x2ae70>
   13aec:	cmp	r0, #0
   13af0:	blt	13c94 <strspn@plt+0x10f7c>
   13af4:	mov	r0, #1
   13af8:	mov	r1, #2
   13afc:	mov	r2, #0
   13b00:	mov	r3, r5
   13b04:	bl	2868 <socketpair@plt>
   13b08:	cmp	r0, #0
   13b0c:	blt	13cdc <strspn@plt+0x10fc4>
   13b10:	bl	2ba4 <fork@plt>
   13b14:	subs	r7, r0, #0
   13b18:	blt	13cdc <strspn@plt+0x10fc4>
   13b1c:	bne	13bc0 <strspn@plt+0x10ea8>
   13b20:	ldr	r0, [sp, #24]
   13b24:	bl	2afb0 <strspn@plt+0x28298>
   13b28:	str	r0, [sp, #24]
   13b2c:	add	r0, sp, #8
   13b30:	mvn	r2, #0
   13b34:	ldm	r0, {r0, r1, r3}
   13b38:	bl	2ded4 <strspn@plt+0x2b1bc>
   13b3c:	cmp	r0, #0
   13b40:	blt	13d08 <strspn@plt+0x10ff0>
   13b44:	bl	2ba4 <fork@plt>
   13b48:	cmp	r0, #0
   13b4c:	blt	13d08 <strspn@plt+0x10ff0>
   13b50:	bne	13cec <strspn@plt+0x10fd4>
   13b54:	movw	r1, #258	; 0x102
   13b58:	ldr	r0, [r4, #280]	; 0x118
   13b5c:	movt	r1, #8
   13b60:	bl	2958 <open64@plt>
   13b64:	cmp	r0, #0
   13b68:	str	r0, [sp, #20]
   13b6c:	blt	13d08 <strspn@plt+0x10ff0>
   13b70:	ldr	r3, [sp, #68]	; 0x44
   13b74:	mov	ip, #16
   13b78:	mov	r2, #1
   13b7c:	add	r1, sp, #48	; 0x30
   13b80:	cmp	r3, #11
   13b84:	ldrhi	r3, [sp, #64]	; 0x40
   13b88:	movls	r3, #0
   13b8c:	str	ip, [r3]
   13b90:	ldr	r0, [sp, #20]
   13b94:	str	r2, [r3, #4]
   13b98:	str	r2, [r3, #8]
   13b9c:	mov	r2, #16384	; 0x4000
   13ba0:	str	r0, [r3, #12]
   13ba4:	ldr	r0, [sp, #28]
   13ba8:	str	ip, [sp, #68]	; 0x44
   13bac:	bl	27fc <sendmsg@plt>
   13bb0:	cmp	r0, #0
   13bb4:	blt	13d08 <strspn@plt+0x10ff0>
   13bb8:	mov	r0, #0
   13bbc:	bl	27a8 <_exit@plt>
   13bc0:	ldr	r0, [sp, #28]
   13bc4:	bl	2afb0 <strspn@plt+0x28298>
   13bc8:	str	r0, [sp, #28]
   13bcc:	add	r1, sp, #76	; 0x4c
   13bd0:	mov	r0, r7
   13bd4:	bl	2c73c <strspn@plt+0x29a24>
   13bd8:	cmp	r0, #0
   13bdc:	blt	13c94 <strspn@plt+0x10f7c>
   13be0:	ldr	r3, [sp, #84]	; 0x54
   13be4:	cmp	r3, #1
   13be8:	bne	13d4c <strspn@plt+0x11034>
   13bec:	ldr	r3, [sp, #96]	; 0x60
   13bf0:	cmp	r3, #0
   13bf4:	bne	13d4c <strspn@plt+0x11034>
   13bf8:	mov	r2, #16384	; 0x4000
   13bfc:	ldr	r0, [sp, #24]
   13c00:	movt	r2, #16384	; 0x4000
   13c04:	add	r1, sp, #48	; 0x30
   13c08:	bl	2c28 <recvmsg@plt>
   13c0c:	cmp	r0, #0
   13c10:	blt	13cdc <strspn@plt+0x10fc4>
   13c14:	ldr	ip, [sp, #68]	; 0x44
   13c18:	cmp	ip, #11
   13c1c:	bls	13c78 <strspn@plt+0x10f60>
   13c20:	ldr	r0, [sp, #64]	; 0x40
   13c24:	cmp	r0, #0
   13c28:	beq	13c78 <strspn@plt+0x10f60>
   13c2c:	ldr	r2, [r0]
   13c30:	add	ip, r0, ip
   13c34:	ldr	r3, [r0, #4]
   13c38:	cmp	r3, #1
   13c3c:	beq	13d10 <strspn@plt+0x10ff8>
   13c40:	cmp	r2, #11
   13c44:	bls	13c78 <strspn@plt+0x10f60>
   13c48:	add	r2, r2, #3
   13c4c:	bic	r2, r2, #3
   13c50:	add	r0, r0, r2
   13c54:	add	r3, r0, #12
   13c58:	cmp	ip, r3
   13c5c:	bcc	13c78 <strspn@plt+0x10f60>
   13c60:	ldr	r2, [r0]
   13c64:	add	r3, r2, #3
   13c68:	bic	r3, r3, #3
   13c6c:	add	r3, r0, r3
   13c70:	cmp	ip, r3
   13c74:	bcs	13c34 <strspn@plt+0x10f1c>
   13c78:	ldr	r3, [sp, #20]
   13c7c:	mov	r0, r4
   13c80:	mvn	r2, #0
   13c84:	str	r2, [sp, #20]
   13c88:	str	r3, [r4, #12]
   13c8c:	str	r3, [r4, #8]
   13c90:	bl	11588 <strspn@plt+0xe870>
   13c94:	mov	r4, r0
   13c98:	ldr	r0, [sp, #20]
   13c9c:	bl	2afb0 <strspn@plt+0x28298>
   13ca0:	ldr	r0, [sp, #16]
   13ca4:	bl	2afb0 <strspn@plt+0x28298>
   13ca8:	ldr	r0, [sp, #12]
   13cac:	bl	2afb0 <strspn@plt+0x28298>
   13cb0:	ldr	r0, [sp, #8]
   13cb4:	bl	2afb0 <strspn@plt+0x28298>
   13cb8:	mov	r0, r5
   13cbc:	bl	2c4d0 <strspn@plt+0x297b8>
   13cc0:	ldr	r2, [sp, #204]	; 0xcc
   13cc4:	ldr	r3, [r6]
   13cc8:	mov	r0, r4
   13ccc:	cmp	r2, r3
   13cd0:	bne	13d54 <strspn@plt+0x1103c>
   13cd4:	add	sp, sp, #212	; 0xd4
   13cd8:	pop	{r4, r5, r6, r7, pc}
   13cdc:	bl	2a9c <__errno_location@plt>
   13ce0:	ldr	r4, [r0]
   13ce4:	rsb	r4, r4, #0
   13ce8:	b	13c98 <strspn@plt+0x10f80>
   13cec:	add	r1, sp, #76	; 0x4c
   13cf0:	bl	2c73c <strspn@plt+0x29a24>
   13cf4:	cmp	r0, #0
   13cf8:	blt	13d08 <strspn@plt+0x10ff0>
   13cfc:	ldr	r3, [sp, #84]	; 0x54
   13d00:	cmp	r3, #1
   13d04:	beq	13d3c <strspn@plt+0x11024>
   13d08:	mov	r0, #1
   13d0c:	bl	27a8 <_exit@plt>
   13d10:	ldr	r3, [r0, #8]
   13d14:	cmp	r3, #1
   13d18:	bne	13c40 <strspn@plt+0x10f28>
   13d1c:	sub	r2, r2, #12
   13d20:	lsr	r1, r2, #2
   13d24:	cmp	r1, #1
   13d28:	bne	13d44 <strspn@plt+0x1102c>
   13d2c:	ldr	r3, [r0, #12]
   13d30:	str	r3, [sp, #20]
   13d34:	ldr	r2, [r0]
   13d38:	b	13c40 <strspn@plt+0x10f28>
   13d3c:	ldr	r0, [sp, #96]	; 0x60
   13d40:	bl	27a8 <_exit@plt>
   13d44:	add	r0, r0, #12
   13d48:	bl	2b018 <strspn@plt+0x28300>
   13d4c:	mvn	r4, #4
   13d50:	b	13c98 <strspn@plt+0x10f80>
   13d54:	bl	2838 <__stack_chk_fail@plt>
   13d58:	ldr	r0, [pc, #252]	; 13e5c <strspn@plt+0x11144>
   13d5c:	mov	r2, #138	; 0x8a
   13d60:	ldr	r1, [pc, #248]	; 13e60 <strspn@plt+0x11148>
   13d64:	ldr	r3, [pc, #248]	; 13e64 <strspn@plt+0x1114c>
   13d68:	add	r0, pc, r0
   13d6c:	add	r1, pc, r1
   13d70:	add	r3, pc, r3
   13d74:	bl	32874 <strspn@plt+0x2fb5c>
   13d78:	mov	r4, r0
   13d7c:	ldr	r0, [sp, #20]
   13d80:	bl	2afb0 <strspn@plt+0x28298>
   13d84:	ldr	r0, [sp, #16]
   13d88:	bl	2afb0 <strspn@plt+0x28298>
   13d8c:	ldr	r0, [sp, #12]
   13d90:	bl	2afb0 <strspn@plt+0x28298>
   13d94:	ldr	r0, [sp, #8]
   13d98:	bl	2afb0 <strspn@plt+0x28298>
   13d9c:	mov	r0, r5
   13da0:	bl	2c4d0 <strspn@plt+0x297b8>
   13da4:	mov	r0, r4
   13da8:	bl	2cb8 <_Unwind_Resume@plt>
   13dac:	ldr	r0, [pc, #180]	; 13e68 <strspn@plt+0x11150>
   13db0:	mov	r2, #139	; 0x8b
   13db4:	ldr	r1, [pc, #176]	; 13e6c <strspn@plt+0x11154>
   13db8:	ldr	r3, [pc, #176]	; 13e70 <strspn@plt+0x11158>
   13dbc:	add	r0, pc, r0
   13dc0:	add	r1, pc, r1
   13dc4:	add	r3, pc, r3
   13dc8:	bl	32874 <strspn@plt+0x2fb5c>
   13dcc:	ldr	r0, [r4, #284]	; 0x11c
   13dd0:	cmp	r0, #0
   13dd4:	beq	13e10 <strspn@plt+0x110f8>
   13dd8:	add	r1, r4, #288	; 0x120
   13ddc:	bl	2d970 <strspn@plt+0x2ac58>
   13de0:	cmp	r0, #0
   13de4:	blt	13c94 <strspn@plt+0x10f7c>
   13de8:	ldr	r0, [r4, #288]	; 0x120
   13dec:	b	13ad4 <strspn@plt+0x10dbc>
   13df0:	ldr	r0, [pc, #124]	; 13e74 <strspn@plt+0x1115c>
   13df4:	mov	r2, #140	; 0x8c
   13df8:	ldr	r1, [pc, #120]	; 13e78 <strspn@plt+0x11160>
   13dfc:	ldr	r3, [pc, #120]	; 13e7c <strspn@plt+0x11164>
   13e00:	add	r0, pc, r0
   13e04:	add	r1, pc, r1
   13e08:	add	r3, pc, r3
   13e0c:	bl	32874 <strspn@plt+0x2fb5c>
   13e10:	ldr	r0, [pc, #104]	; 13e80 <strspn@plt+0x11168>
   13e14:	mov	r2, #141	; 0x8d
   13e18:	ldr	r1, [pc, #100]	; 13e84 <strspn@plt+0x1116c>
   13e1c:	ldr	r3, [pc, #100]	; 13e88 <strspn@plt+0x11170>
   13e20:	add	r0, pc, r0
   13e24:	add	r1, pc, r1
   13e28:	add	r3, pc, r3
   13e2c:	bl	32874 <strspn@plt+0x2fb5c>
   13e30:	mov	r4, r0
   13e34:	b	13d9c <strspn@plt+0x11084>
   13e38:	mov	r4, r0
   13e3c:	b	13d94 <strspn@plt+0x1107c>
   13e40:	mov	r4, r0
   13e44:	b	13d8c <strspn@plt+0x11074>
   13e48:	mov	r4, r0
   13e4c:	b	13d84 <strspn@plt+0x1106c>
   13e50:	andeq	r1, r4, ip, lsr r3
   13e54:	andeq	r0, r0, r8, asr #4
   13e58:	andeq	r5, r2, r8, lsl #17
   13e5c:	andeq	r2, r2, ip, lsr #21
   13e60:			; <UNDEFINED> instruction: 0x000255b4
   13e64:	andeq	r5, r2, r0, ror r5
   13e68:	andeq	r4, r2, ip, lsr fp
   13e6c:	andeq	r5, r2, r0, ror #10
   13e70:	andeq	r5, r2, ip, lsl r5
   13e74:	andeq	r4, r2, r8, lsl #22
   13e78:	andeq	r5, r2, ip, lsl r5
   13e7c:	ldrdeq	r5, [r2], -r8
   13e80:	andeq	r5, r2, r8, lsr #10
   13e84:	strdeq	r5, [r2], -ip
   13e88:			; <UNDEFINED> instruction: 0x000254b8
   13e8c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13e90:	subs	r4, r0, #0
   13e94:	mov	r9, r3
   13e98:	beq	141b8 <strspn@plt+0x114a0>
   13e9c:	ldrb	r3, [r4, #240]	; 0xf0
   13ea0:	lsrs	r0, r3, #7
   13ea4:	bne	14148 <strspn@plt+0x11430>
   13ea8:	ldr	r7, [r4, #260]	; 0x104
   13eac:	rsb	r6, r1, #0
   13eb0:	add	r5, r7, #15
   13eb4:	add	r7, r7, #16
   13eb8:	add	r1, r5, r1
   13ebc:	and	r6, r6, r1
   13ec0:	adds	r8, r6, r2
   13ec4:	bcs	13fc4 <strspn@plt+0x112ac>
   13ec8:	cmp	r7, r8
   13ecc:	beq	1413c <strspn@plt+0x11424>
   13ed0:	tst	r3, #8
   13ed4:	bne	13fac <strspn@plt+0x11294>
   13ed8:	add	r0, r8, #7
   13edc:	bic	r0, r0, #7
   13ee0:	bl	2994 <malloc@plt>
   13ee4:	subs	r5, r0, #0
   13ee8:	beq	13fc4 <strspn@plt+0x112ac>
   13eec:	ldr	r3, [r4, #244]	; 0xf4
   13ef0:	mov	ip, r5
   13ef4:	ldr	r0, [r3]
   13ef8:	ldr	r1, [r3, #4]
   13efc:	ldr	r2, [r3, #8]
   13f00:	ldr	r3, [r3, #12]
   13f04:	stmia	ip!, {r0, r1, r2, r3}
   13f08:	cmp	r7, r6
   13f0c:	bcc	14128 <strspn@plt+0x11410>
   13f10:	ldr	r1, [r4, #16]
   13f14:	sub	r8, r8, #16
   13f18:	ldr	ip, [r4, #244]	; 0xf4
   13f1c:	cmp	r1, #0
   13f20:	str	r8, [r4, #260]	; 0x104
   13f24:	str	r5, [r4, #244]	; 0xf4
   13f28:	beq	13fd8 <strspn@plt+0x112c0>
   13f2c:	cmp	r5, ip
   13f30:	beq	141d8 <strspn@plt+0x114c0>
   13f34:	cmp	ip, r1
   13f38:	bls	140e4 <strspn@plt+0x113cc>
   13f3c:	ldr	r3, [r4, #20]
   13f40:	str	r1, [r4, #16]
   13f44:	cmp	r3, #0
   13f48:	bne	13ff0 <strspn@plt+0x112d8>
   13f4c:	mov	r2, #0
   13f50:	ldr	r3, [r4, #24]
   13f54:	str	r2, [r4, #20]
   13f58:	cmp	r3, #0
   13f5c:	beq	14168 <strspn@plt+0x11450>
   13f60:	cmp	r5, ip
   13f64:	bne	14018 <strspn@plt+0x11300>
   13f68:	ldr	r2, [r4, #28]
   13f6c:	str	r3, [r4, #24]
   13f70:	cmp	r2, #0
   13f74:	beq	14150 <strspn@plt+0x11438>
   13f78:	ldr	r3, [r4, #32]
   13f7c:	str	r2, [r4, #28]
   13f80:	cmp	r3, #0
   13f84:	beq	141b0 <strspn@plt+0x11498>
   13f88:	cmp	r5, ip
   13f8c:	bne	14068 <strspn@plt+0x11350>
   13f90:	ldr	r2, [r4, #36]	; 0x24
   13f94:	str	r3, [r4, #32]
   13f98:	cmp	r2, #0
   13f9c:	movne	r3, r2
   13fa0:	bne	140a8 <strspn@plt+0x11390>
   13fa4:	mov	r3, #0
   13fa8:	b	140a8 <strspn@plt+0x11390>
   13fac:	add	r1, r8, #7
   13fb0:	ldr	r0, [r4, #244]	; 0xf4
   13fb4:	bic	r1, r1, #7
   13fb8:	bl	285c <realloc@plt>
   13fbc:	subs	r5, r0, #0
   13fc0:	bne	13f08 <strspn@plt+0x111f0>
   13fc4:	ldrb	r3, [r4, #240]	; 0xf0
   13fc8:	mov	r0, #0
   13fcc:	orr	r3, r3, #128	; 0x80
   13fd0:	strb	r3, [r4, #240]	; 0xf0
   13fd4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13fd8:	ldr	r3, [r4, #20]
   13fdc:	str	r1, [r4, #16]
   13fe0:	cmp	r3, #0
   13fe4:	beq	13f4c <strspn@plt+0x11234>
   13fe8:	cmp	r5, ip
   13fec:	beq	14158 <strspn@plt+0x11440>
   13ff0:	cmp	ip, r3
   13ff4:	bhi	14004 <strspn@plt+0x112ec>
   13ff8:	add	r2, ip, r7
   13ffc:	cmp	r3, r2
   14000:	bcc	1411c <strspn@plt+0x11404>
   14004:	mov	r2, r3
   14008:	ldr	r3, [r4, #24]
   1400c:	str	r2, [r4, #20]
   14010:	cmp	r3, #0
   14014:	beq	14168 <strspn@plt+0x11450>
   14018:	cmp	r3, ip
   1401c:	bcc	1402c <strspn@plt+0x11314>
   14020:	add	r2, ip, r7
   14024:	cmp	r3, r2
   14028:	bcc	14110 <strspn@plt+0x113f8>
   1402c:	mov	r2, r3
   14030:	ldr	r3, [r4, #28]
   14034:	str	r2, [r4, #24]
   14038:	cmp	r3, #0
   1403c:	beq	14150 <strspn@plt+0x11438>
   14040:	cmp	ip, r3
   14044:	bhi	14054 <strspn@plt+0x1133c>
   14048:	add	r2, ip, r7
   1404c:	cmp	r3, r2
   14050:	bcc	14104 <strspn@plt+0x113ec>
   14054:	mov	r2, r3
   14058:	ldr	r3, [r4, #32]
   1405c:	str	r2, [r4, #28]
   14060:	cmp	r3, #0
   14064:	beq	141b0 <strspn@plt+0x11498>
   14068:	cmp	ip, r3
   1406c:	bhi	1407c <strspn@plt+0x11364>
   14070:	add	r2, ip, r7
   14074:	cmp	r3, r2
   14078:	bcc	140f8 <strspn@plt+0x113e0>
   1407c:	mov	r2, r3
   14080:	ldr	r3, [r4, #36]	; 0x24
   14084:	str	r2, [r4, #32]
   14088:	cmp	r3, #0
   1408c:	beq	13fa4 <strspn@plt+0x1128c>
   14090:	cmp	ip, r3
   14094:	bhi	140a8 <strspn@plt+0x11390>
   14098:	add	r7, ip, r7
   1409c:	cmp	r3, r7
   140a0:	rsbcc	r3, ip, r3
   140a4:	addcc	r3, r5, r3
   140a8:	ldrb	r2, [r4, #240]	; 0xf0
   140ac:	cmp	r9, #0
   140b0:	str	r3, [r4, #36]	; 0x24
   140b4:	orr	r3, r2, #8
   140b8:	strb	r3, [r4, #240]	; 0xf0
   140bc:	beq	140dc <strspn@plt+0x113c4>
   140c0:	ldr	r3, [r4, #552]	; 0x228
   140c4:	cmp	r3, #9
   140c8:	bhi	13fc4 <strspn@plt+0x112ac>
   140cc:	add	r2, r3, #128	; 0x80
   140d0:	add	r3, r3, #1
   140d4:	str	r3, [r4, #552]	; 0x228
   140d8:	str	r8, [r4, r2, lsl #2]
   140dc:	add	r0, r5, r6
   140e0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   140e4:	add	r3, ip, r7
   140e8:	cmp	r1, r3
   140ec:	rsbcc	r1, ip, r1
   140f0:	addcc	r1, r5, r1
   140f4:	b	13f3c <strspn@plt+0x11224>
   140f8:	rsb	r3, ip, r3
   140fc:	add	r2, r5, r3
   14100:	b	14080 <strspn@plt+0x11368>
   14104:	rsb	r3, ip, r3
   14108:	add	r2, r5, r3
   1410c:	b	14058 <strspn@plt+0x11340>
   14110:	rsb	r3, ip, r3
   14114:	add	r2, r5, r3
   14118:	b	14030 <strspn@plt+0x11318>
   1411c:	rsb	r3, ip, r3
   14120:	add	r2, r5, r3
   14124:	b	14008 <strspn@plt+0x112f0>
   14128:	add	r0, r5, r7
   1412c:	mov	r1, #0
   14130:	rsb	r2, r7, r6
   14134:	bl	2ad8 <memset@plt>
   14138:	b	13f10 <strspn@plt+0x111f8>
   1413c:	ldr	r0, [r4, #244]	; 0xf4
   14140:	add	r0, r0, r7
   14144:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14148:	mov	r0, #0
   1414c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14150:	mov	r2, #0
   14154:	b	13f78 <strspn@plt+0x11260>
   14158:	ldr	r2, [r4, #24]
   1415c:	str	r3, [r4, #20]
   14160:	cmp	r2, #0
   14164:	bne	1416c <strspn@plt+0x11454>
   14168:	mov	r2, #0
   1416c:	ldr	r3, [r4, #28]
   14170:	str	r2, [r4, #24]
   14174:	cmp	r3, #0
   14178:	beq	14150 <strspn@plt+0x11438>
   1417c:	cmp	r5, ip
   14180:	bne	14040 <strspn@plt+0x11328>
   14184:	ldr	r2, [r4, #32]
   14188:	str	r3, [r4, #28]
   1418c:	cmp	r2, #0
   14190:	beq	141b0 <strspn@plt+0x11498>
   14194:	ldr	r3, [r4, #36]	; 0x24
   14198:	str	r2, [r4, #32]
   1419c:	cmp	r3, #0
   141a0:	beq	13fa4 <strspn@plt+0x1128c>
   141a4:	cmp	r5, ip
   141a8:	bne	14090 <strspn@plt+0x11378>
   141ac:	b	140a8 <strspn@plt+0x11390>
   141b0:	mov	r2, #0
   141b4:	b	14194 <strspn@plt+0x1147c>
   141b8:	ldr	r0, [pc, #44]	; 141ec <strspn@plt+0x114d4>
   141bc:	mov	r2, #187	; 0xbb
   141c0:	ldr	r1, [pc, #40]	; 141f0 <strspn@plt+0x114d8>
   141c4:	ldr	r3, [pc, #40]	; 141f4 <strspn@plt+0x114dc>
   141c8:	add	r0, pc, r0
   141cc:	add	r1, pc, r1
   141d0:	add	r3, pc, r3
   141d4:	bl	32874 <strspn@plt+0x2fb5c>
   141d8:	ldr	r2, [r4, #20]
   141dc:	str	r1, [r4, #16]
   141e0:	cmp	r2, #0
   141e4:	bne	13f50 <strspn@plt+0x11238>
   141e8:	b	13f4c <strspn@plt+0x11234>
   141ec:	muleq	r2, r8, sp
   141f0:	andeq	r5, r2, r8, asr #13
   141f4:	andeq	r5, r2, r8, lsr #12
   141f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   141fc:	subs	r7, r0, #0
   14200:	mov	r4, r2
   14204:	mov	r5, r3
   14208:	ldrb	sl, [sp, #32]
   1420c:	ldr	r8, [sp, #36]	; 0x24
   14210:	ldr	r9, [sp, #40]	; 0x28
   14214:	beq	1430c <strspn@plt+0x115f4>
   14218:	cmp	r5, #0
   1421c:	cmpeq	r4, #255	; 0xff
   14220:	bhi	142fc <strspn@plt+0x115e4>
   14224:	mov	r0, r8
   14228:	bl	2a54 <strlen@plt>
   1422c:	ldr	r3, [r7, #244]	; 0xf4
   14230:	mov	r1, #8
   14234:	ldrb	r3, [r3, #3]
   14238:	cmp	r3, #2
   1423c:	mov	r6, r0
   14240:	mov	r0, r7
   14244:	beq	142a0 <strspn@plt+0x11588>
   14248:	mov	r3, #0
   1424c:	add	r2, r6, #9
   14250:	bl	13e8c <strspn@plt+0x11174>
   14254:	subs	r3, r0, #0
   14258:	beq	14304 <strspn@plt+0x115ec>
   1425c:	add	ip, r3, #8
   14260:	strb	r4, [r3]
   14264:	mov	lr, #1
   14268:	mov	r4, #0
   1426c:	strb	sl, [r3, #2]
   14270:	mov	r1, r8
   14274:	str	r6, [r3, #4]
   14278:	add	r2, r6, #1
   1427c:	mov	r0, ip
   14280:	strb	lr, [r3, #1]
   14284:	strb	r4, [r3, #3]
   14288:	bl	27c0 <memcpy@plt>
   1428c:	cmp	r9, r4
   14290:	beq	142f4 <strspn@plt+0x115dc>
   14294:	str	r0, [r9]
   14298:	mov	r0, r4
   1429c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   142a0:	add	r2, r6, #11
   142a4:	mov	r3, #1
   142a8:	bl	13e8c <strspn@plt+0x11174>
   142ac:	subs	r7, r0, #0
   142b0:	beq	14304 <strspn@plt+0x115ec>
   142b4:	mov	r3, r7
   142b8:	mov	r2, r6
   142bc:	strd	r4, [r3], #8
   142c0:	mov	r1, r8
   142c4:	mov	r0, r3
   142c8:	add	r6, r7, r6
   142cc:	bl	27c0 <memcpy@plt>
   142d0:	cmp	r9, #0
   142d4:	strb	sl, [r6, #10]
   142d8:	mov	r3, r0
   142dc:	mov	r0, #0
   142e0:	strb	r0, [r6, #8]
   142e4:	strb	r0, [r6, #9]
   142e8:	beq	142f4 <strspn@plt+0x115dc>
   142ec:	str	r3, [r9]
   142f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   142f4:	mov	r0, #0
   142f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   142fc:	mvn	r0, #21
   14300:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14304:	mvn	r0, #11
   14308:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1430c:	ldr	r0, [pc, #24]	; 1432c <strspn@plt+0x11614>
   14310:	movw	r2, #261	; 0x105
   14314:	ldr	r1, [pc, #20]	; 14330 <strspn@plt+0x11618>
   14318:	ldr	r3, [pc, #20]	; 14334 <strspn@plt+0x1161c>
   1431c:	add	r0, pc, r0
   14320:	add	r1, pc, r1
   14324:	add	r3, pc, r3
   14328:	bl	32874 <strspn@plt+0x2fb5c>
   1432c:	andeq	r9, r2, r4, asr #24
   14330:	andeq	r5, r2, r4, ror r5
   14334:			; <UNDEFINED> instruction: 0x000253b8
   14338:	push	{r3, r4, r5, lr}
   1433c:	subs	r4, r0, #0
   14340:	beq	143e8 <strspn@plt+0x116d0>
   14344:	cmp	r1, #0
   14348:	blt	143c4 <strspn@plt+0x116ac>
   1434c:	ldrb	r3, [r4, #240]	; 0xf0
   14350:	tst	r3, #4
   14354:	beq	143bc <strspn@plt+0x116a4>
   14358:	mov	r0, r1
   1435c:	mov	r2, #3
   14360:	movw	r1, #1030	; 0x406
   14364:	bl	2a84 <fcntl@plt>
   14368:	subs	r5, r0, #0
   1436c:	blt	143ac <strspn@plt+0x11694>
   14370:	ldr	r1, [r4, #332]	; 0x14c
   14374:	ldr	r0, [r4, #336]	; 0x150
   14378:	add	r1, r1, #1
   1437c:	lsl	r1, r1, #2
   14380:	bl	285c <realloc@plt>
   14384:	subs	r3, r0, #0
   14388:	beq	143cc <strspn@plt+0x116b4>
   1438c:	ldr	r2, [r4, #332]	; 0x14c
   14390:	mov	r0, r5
   14394:	str	r3, [r4, #336]	; 0x150
   14398:	str	r5, [r3, r2, lsl #2]
   1439c:	ldrb	r3, [r4, #240]	; 0xf0
   143a0:	orr	r3, r3, #32
   143a4:	strb	r3, [r4, #240]	; 0xf0
   143a8:	pop	{r3, r4, r5, pc}
   143ac:	bl	2a9c <__errno_location@plt>
   143b0:	ldr	r0, [r0]
   143b4:	rsb	r0, r0, #0
   143b8:	pop	{r3, r4, r5, pc}
   143bc:	mvn	r0, #94	; 0x5e
   143c0:	pop	{r3, r4, r5, pc}
   143c4:	mvn	r0, #21
   143c8:	pop	{r3, r4, r5, pc}
   143cc:	ldrb	r3, [r4, #240]	; 0xf0
   143d0:	mov	r0, r5
   143d4:	orr	r3, r3, #128	; 0x80
   143d8:	strb	r3, [r4, #240]	; 0xf0
   143dc:	bl	2afb0 <strspn@plt+0x28298>
   143e0:	mvn	r0, #11
   143e4:	pop	{r3, r4, r5, pc}
   143e8:	ldr	r0, [pc, #24]	; 14408 <strspn@plt+0x116f0>
   143ec:	movw	r2, #1468	; 0x5bc
   143f0:	ldr	r1, [pc, #20]	; 1440c <strspn@plt+0x116f4>
   143f4:	ldr	r3, [pc, #20]	; 14410 <strspn@plt+0x116f8>
   143f8:	add	r0, pc, r0
   143fc:	add	r1, pc, r1
   14400:	add	r3, pc, r3
   14404:	bl	32874 <strspn@plt+0x2fb5c>
   14408:	andeq	r9, r2, r8, ror #22
   1440c:	muleq	r2, r8, r4
   14410:			; <UNDEFINED> instruction: 0x000251b0
   14414:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14418:	subs	r9, r0, #0
   1441c:	sub	sp, sp, #16
   14420:	mov	r6, r1
   14424:	mov	r7, r2
   14428:	mov	r8, r3
   1442c:	beq	146a4 <strspn@plt+0x1198c>
   14430:	cmp	r1, #0
   14434:	beq	14684 <strspn@plt+0x1196c>
   14438:	ldrb	r3, [r1, #36]	; 0x24
   1443c:	tst	r3, #4
   14440:	bne	14664 <strspn@plt+0x1194c>
   14444:	ldrb	r3, [r9, #240]	; 0xf0
   14448:	lsrs	r3, r3, #7
   1444c:	bne	1462c <strspn@plt+0x11914>
   14450:	ldr	r0, [r1, #4]
   14454:	ldr	r4, [r1, #32]
   14458:	cmp	r0, #0
   1445c:	beq	145fc <strspn@plt+0x118e4>
   14460:	cmp	r4, #0
   14464:	blt	14570 <strspn@plt+0x11858>
   14468:	ldr	r3, [r6, #20]
   1446c:	cmp	r3, #0
   14470:	bne	14564 <strspn@plt+0x1184c>
   14474:	cmp	r7, #0
   14478:	lslne	r5, r7, #1
   1447c:	moveq	r5, #1
   14480:	bl	2ac08 <strspn@plt+0x27ef0>
   14484:	add	r2, r5, r0
   14488:	rsb	r3, r0, #0
   1448c:	sub	r2, r2, #1
   14490:	mov	r0, r4
   14494:	and	r4, r2, r3
   14498:	mov	r3, #0
   1449c:	mov	r2, r4
   144a0:	bl	35258 <strspn@plt+0x32540>
   144a4:	cmp	r0, #0
   144a8:	blt	145e8 <strspn@plt+0x118d0>
   144ac:	ldr	r0, [r6, #4]
   144b0:	str	r4, [r6, #20]
   144b4:	cmp	r0, #0
   144b8:	ldreq	r4, [r6, #16]
   144bc:	beq	144d0 <strspn@plt+0x117b8>
   144c0:	ldr	r1, [r6, #16]
   144c4:	cmp	r7, r1
   144c8:	bls	1452c <strspn@plt+0x11814>
   144cc:	mov	r4, r1
   144d0:	cmp	r7, #0
   144d4:	movne	sl, r7
   144d8:	moveq	sl, #1
   144dc:	bl	2ac08 <strspn@plt+0x27ef0>
   144e0:	cmp	r4, #0
   144e4:	add	sl, sl, r0
   144e8:	rsb	r0, r0, #0
   144ec:	sub	sl, sl, #1
   144f0:	and	sl, sl, r0
   144f4:	beq	145b0 <strspn@plt+0x11898>
   144f8:	mov	r1, r4
   144fc:	ldr	r0, [r6, #8]
   14500:	mov	r2, sl
   14504:	mov	r3, #1
   14508:	bl	2c7c <mremap@plt>
   1450c:	cmn	r0, #1
   14510:	beq	14634 <strspn@plt+0x1191c>
   14514:	mov	r4, #0
   14518:	mov	r5, #0
   1451c:	str	r0, [r6, #4]
   14520:	str	r0, [r6, #8]
   14524:	str	sl, [r6, #16]
   14528:	strd	r4, [r6, #24]
   1452c:	ldrb	r3, [r6, #36]	; 0x24
   14530:	orr	r3, r3, #2
   14534:	strb	r3, [r6, #36]	; 0x24
   14538:	cmp	r8, #0
   1453c:	beq	14554 <strspn@plt+0x1183c>
   14540:	ldr	r3, [r6, #4]
   14544:	cmp	r3, #0
   14548:	ldrne	r2, [r6, #12]
   1454c:	addne	r3, r3, r2
   14550:	str	r3, [r8]
   14554:	mov	r0, #0
   14558:	str	r7, [r6, #12]
   1455c:	add	sp, sp, #16
   14560:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14564:	cmp	r3, r7
   14568:	bcs	144b4 <strspn@plt+0x1179c>
   1456c:	b	14474 <strspn@plt+0x1175c>
   14570:	ldr	r3, [r6, #20]
   14574:	cmp	r3, #0
   14578:	bne	145dc <strspn@plt+0x118c4>
   1457c:	cmp	r7, #0
   14580:	lslne	r4, r7, #1
   14584:	moveq	r4, #64	; 0x40
   14588:	mov	r1, r4
   1458c:	bl	285c <realloc@plt>
   14590:	cmp	r0, #0
   14594:	beq	14650 <strspn@plt+0x11938>
   14598:	ldrb	r3, [r6, #36]	; 0x24
   1459c:	str	r0, [r6, #4]
   145a0:	orr	r3, r3, #1
   145a4:	str	r4, [r6, #20]
   145a8:	strb	r3, [r6, #36]	; 0x24
   145ac:	b	14538 <strspn@plt+0x11820>
   145b0:	ldr	r3, [r6, #32]
   145b4:	mov	r5, #0
   145b8:	mov	r0, r4
   145bc:	mov	r1, sl
   145c0:	mov	r4, #0
   145c4:	mov	r2, #3
   145c8:	str	r3, [sp]
   145cc:	mov	r3, #1
   145d0:	strd	r4, [sp, #8]
   145d4:	bl	27d8 <mmap64@plt>
   145d8:	b	1450c <strspn@plt+0x117f4>
   145dc:	cmp	r7, r3
   145e0:	bls	14538 <strspn@plt+0x11820>
   145e4:	b	1457c <strspn@plt+0x11864>
   145e8:	ldrb	r3, [r9, #240]	; 0xf0
   145ec:	orr	r3, r3, #128	; 0x80
   145f0:	strb	r3, [r9, #240]	; 0xf0
   145f4:	add	sp, sp, #16
   145f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   145fc:	cmp	r4, #0
   14600:	bge	14468 <strspn@plt+0x11750>
   14604:	ldr	r0, [r9, #4]
   14608:	add	r1, r1, #4
   1460c:	add	r2, r6, #16
   14610:	add	r3, r6, #20
   14614:	bl	12ff4 <strspn@plt+0x102dc>
   14618:	mov	r4, r0
   1461c:	ldr	r0, [r6, #4]
   14620:	str	r4, [r6, #32]
   14624:	str	r0, [r6, #8]
   14628:	b	14460 <strspn@plt+0x11748>
   1462c:	mvn	r0, #11
   14630:	b	1455c <strspn@plt+0x11844>
   14634:	ldrb	r3, [r9, #240]	; 0xf0
   14638:	orr	r3, r3, #128	; 0x80
   1463c:	strb	r3, [r9, #240]	; 0xf0
   14640:	bl	2a9c <__errno_location@plt>
   14644:	ldr	r0, [r0]
   14648:	rsb	r0, r0, #0
   1464c:	b	1455c <strspn@plt+0x11844>
   14650:	ldrb	r3, [r9, #240]	; 0xf0
   14654:	mvn	r0, #11
   14658:	orr	r3, r3, #128	; 0x80
   1465c:	strb	r3, [r9, #240]	; 0xf0
   14660:	b	1455c <strspn@plt+0x11844>
   14664:	ldr	r0, [pc, #88]	; 146c4 <strspn@plt+0x119ac>
   14668:	movw	r2, #1257	; 0x4e9
   1466c:	ldr	r1, [pc, #84]	; 146c8 <strspn@plt+0x119b0>
   14670:	ldr	r3, [pc, #84]	; 146cc <strspn@plt+0x119b4>
   14674:	add	r0, pc, r0
   14678:	add	r1, pc, r1
   1467c:	add	r3, pc, r3
   14680:	bl	32874 <strspn@plt+0x2fb5c>
   14684:	ldr	r0, [pc, #68]	; 146d0 <strspn@plt+0x119b8>
   14688:	movw	r2, #1256	; 0x4e8
   1468c:	ldr	r1, [pc, #64]	; 146d4 <strspn@plt+0x119bc>
   14690:	ldr	r3, [pc, #64]	; 146d8 <strspn@plt+0x119c0>
   14694:	add	r0, pc, r0
   14698:	add	r1, pc, r1
   1469c:	add	r3, pc, r3
   146a0:	bl	32874 <strspn@plt+0x2fb5c>
   146a4:	ldr	r0, [pc, #48]	; 146dc <strspn@plt+0x119c4>
   146a8:	movw	r2, #1255	; 0x4e7
   146ac:	ldr	r1, [pc, #44]	; 146e0 <strspn@plt+0x119c8>
   146b0:	ldr	r3, [pc, #44]	; 146e4 <strspn@plt+0x119cc>
   146b4:	add	r0, pc, r0
   146b8:	add	r1, pc, r1
   146bc:	add	r3, pc, r3
   146c0:	bl	32874 <strspn@plt+0x2fb5c>
   146c4:	andeq	r5, r2, ip, asr #4
   146c8:	andeq	r5, r2, ip, lsl r2
   146cc:	andeq	r5, r2, ip, ror r0
   146d0:	andeq	r5, r2, r4, lsr #4
   146d4:	strdeq	r5, [r2], -ip
   146d8:	andeq	r5, r2, ip, asr r0
   146dc:	andeq	r9, r2, ip, lsr #17
   146e0:	ldrdeq	r5, [r2], -ip
   146e4:	andeq	r5, r2, ip, lsr r0
   146e8:	push	{r3, r4, r5, lr}
   146ec:	mov	r4, r1
   146f0:	mov	r2, r4
   146f4:	mov	r1, #0
   146f8:	mov	r5, r0
   146fc:	bl	2b38 <memchr@plt>
   14700:	cmp	r0, #0
   14704:	beq	14710 <strspn@plt+0x119f8>
   14708:	mov	r0, #0
   1470c:	pop	{r3, r4, r5, pc}
   14710:	ldrb	r0, [r5, r4]
   14714:	rsbs	r0, r0, #1
   14718:	movcc	r0, #0
   1471c:	pop	{r3, r4, r5, pc}
   14720:	cmp	r0, #0
   14724:	push	{r3, lr}
   14728:	beq	1475c <strspn@plt+0x11a44>
   1472c:	ldr	r3, [r0, #400]	; 0x190
   14730:	cmp	r3, #0
   14734:	beq	14754 <strspn@plt+0x11a3c>
   14738:	ldr	r2, [r0, #396]	; 0x18c
   1473c:	cmp	r2, #0
   14740:	beq	1477c <strspn@plt+0x11a64>
   14744:	rsb	r3, r3, r3, lsl #3
   14748:	add	r0, r2, r3, lsl #3
   1474c:	sub	r0, r0, #56	; 0x38
   14750:	pop	{r3, pc}
   14754:	add	r0, r0, #340	; 0x154
   14758:	pop	{r3, pc}
   1475c:	ldr	r0, [pc, #56]	; 1479c <strspn@plt+0x11a84>
   14760:	mov	r2, #108	; 0x6c
   14764:	ldr	r1, [pc, #52]	; 147a0 <strspn@plt+0x11a88>
   14768:	ldr	r3, [pc, #52]	; 147a4 <strspn@plt+0x11a8c>
   1476c:	add	r0, pc, r0
   14770:	add	r1, pc, r1
   14774:	add	r3, pc, r3
   14778:	bl	32874 <strspn@plt+0x2fb5c>
   1477c:	ldr	r0, [pc, #36]	; 147a8 <strspn@plt+0x11a90>
   14780:	mov	r2, #113	; 0x71
   14784:	ldr	r1, [pc, #32]	; 147ac <strspn@plt+0x11a94>
   14788:	ldr	r3, [pc, #32]	; 147b0 <strspn@plt+0x11a98>
   1478c:	add	r0, pc, r0
   14790:	add	r1, pc, r1
   14794:	add	r3, pc, r3
   14798:	bl	32874 <strspn@plt+0x2fb5c>
   1479c:	strdeq	r9, [r2], -r4
   147a0:	andeq	r5, r2, r4, lsr #2
   147a4:	andeq	r5, r2, ip, lsr r9
   147a8:	andeq	r5, r2, r4, asr #2
   147ac:	andeq	r5, r2, r4, lsl #2
   147b0:	andeq	r5, r2, ip, lsl r9
   147b4:	push	{r3, r4, r5, lr}
   147b8:	mov	r5, r0
   147bc:	bl	14720 <strspn@plt+0x11a08>
   147c0:	mov	r4, r0
   147c4:	ldr	r0, [r0, #12]
   147c8:	bl	2778 <free@plt>
   147cc:	ldr	r0, [r4, #52]	; 0x34
   147d0:	bl	2778 <free@plt>
   147d4:	ldr	r0, [r4, #32]
   147d8:	bl	2778 <free@plt>
   147dc:	ldr	r3, [r5, #400]	; 0x190
   147e0:	cmp	r3, #0
   147e4:	subne	r3, r3, #1
   147e8:	strne	r3, [r5, #400]	; 0x190
   147ec:	pop	{r3, r4, r5, pc}
   147f0:	cmp	r0, #0
   147f4:	push	{r4, lr}
   147f8:	beq	14854 <strspn@plt+0x11b3c>
   147fc:	cmp	r1, #0
   14800:	popeq	{r4, pc}
   14804:	ldr	ip, [r0, #400]	; 0x190
   14808:	ldr	r4, [r0, #396]	; 0x18c
   1480c:	rsb	r2, ip, ip, lsl #3
   14810:	mov	r3, r4
   14814:	add	r2, r4, r2, lsl #3
   14818:	cmp	r4, r2
   1481c:	popcs	{r4, pc}
   14820:	ldr	r2, [r3, #28]
   14824:	add	r3, r3, #56	; 0x38
   14828:	cmp	r2, #0
   1482c:	ldrne	ip, [r2]
   14830:	addne	ip, ip, r1
   14834:	strne	ip, [r2]
   14838:	ldrne	ip, [r0, #400]	; 0x190
   1483c:	ldrne	r4, [r0, #396]	; 0x18c
   14840:	rsb	r2, ip, ip, lsl #3
   14844:	add	r2, r4, r2, lsl #3
   14848:	cmp	r3, r2
   1484c:	bcc	14820 <strspn@plt+0x11b08>
   14850:	pop	{r4, pc}
   14854:	ldr	r0, [pc, #24]	; 14874 <strspn@plt+0x11b5c>
   14858:	movw	r2, #1350	; 0x546
   1485c:	ldr	r1, [pc, #20]	; 14878 <strspn@plt+0x11b60>
   14860:	ldr	r3, [pc, #20]	; 1487c <strspn@plt+0x11b64>
   14864:	add	r0, pc, r0
   14868:	add	r1, pc, r1
   1486c:	add	r3, pc, r3
   14870:	bl	32874 <strspn@plt+0x2fb5c>
   14874:	strdeq	r9, [r2], -ip
   14878:	andeq	r5, r2, ip, lsr #32
   1487c:	andeq	r5, r2, r0, asr #19
   14880:	cmp	r0, #0
   14884:	push	{r3, lr}
   14888:	beq	148b8 <strspn@plt+0x11ba0>
   1488c:	bl	14720 <strspn@plt+0x11a08>
   14890:	ldr	r3, [r0, #12]
   14894:	cmp	r3, #0
   14898:	beq	148b0 <strspn@plt+0x11b98>
   1489c:	ldr	r2, [r0, #4]
   148a0:	ldrb	r0, [r3, r2]
   148a4:	rsbs	r0, r0, #1
   148a8:	movcc	r0, #0
   148ac:	pop	{r3, pc}
   148b0:	mov	r0, #1
   148b4:	pop	{r3, pc}
   148b8:	ldr	r0, [pc, #24]	; 148d8 <strspn@plt+0x11bc0>
   148bc:	movw	r2, #3130	; 0xc3a
   148c0:	ldr	r1, [pc, #20]	; 148dc <strspn@plt+0x11bc4>
   148c4:	ldr	r3, [pc, #20]	; 148e0 <strspn@plt+0x11bc8>
   148c8:	add	r0, pc, r0
   148cc:	add	r1, pc, r1
   148d0:	add	r3, pc, r3
   148d4:	bl	32874 <strspn@plt+0x2fb5c>
   148d8:	muleq	r2, r8, r6
   148dc:	andeq	r4, r2, r8, asr #31
   148e0:	andeq	r4, r2, r4, asr #25
   148e4:	cmp	r0, #0
   148e8:	push	{r3, r4, r5, r6, r7, lr}
   148ec:	beq	149c8 <strspn@plt+0x11cb0>
   148f0:	cmp	r1, #0
   148f4:	beq	149a8 <strspn@plt+0x11c90>
   148f8:	cmp	r2, #0
   148fc:	beq	14988 <strspn@plt+0x11c70>
   14900:	ldr	r4, [r1]
   14904:	sub	r5, r2, #1
   14908:	rsb	r2, r2, #0
   1490c:	ldr	r7, [r0, #260]	; 0x104
   14910:	add	r5, r5, r4
   14914:	ldr	ip, [r0, #244]	; 0xf4
   14918:	and	r5, r5, r2
   1491c:	add	r3, r5, r3
   14920:	add	r6, ip, #16
   14924:	cmp	r7, r3
   14928:	bcc	14980 <strspn@plt+0x11c68>
   1492c:	cmp	r4, r5
   14930:	bcs	14964 <strspn@plt+0x11c4c>
   14934:	ldrb	r0, [r6, r4]
   14938:	add	r2, r6, r4
   1493c:	cmp	r0, #0
   14940:	bne	14980 <strspn@plt+0x11c68>
   14944:	add	ip, ip, #15
   14948:	add	ip, ip, r5
   1494c:	b	1495c <strspn@plt+0x11c44>
   14950:	ldrb	r0, [r2, #1]!
   14954:	cmp	r0, #0
   14958:	bne	14980 <strspn@plt+0x11c68>
   1495c:	cmp	r2, ip
   14960:	bne	14950 <strspn@plt+0x11c38>
   14964:	ldr	r2, [sp, #24]
   14968:	mov	r0, #1
   1496c:	cmp	r2, #0
   14970:	addne	r5, r6, r5
   14974:	strne	r5, [r2]
   14978:	str	r3, [r1]
   1497c:	pop	{r3, r4, r5, r6, r7, pc}
   14980:	mvn	r0, #73	; 0x49
   14984:	pop	{r3, r4, r5, r6, r7, pc}
   14988:	ldr	r0, [pc, #88]	; 149e8 <strspn@plt+0x11cd0>
   1498c:	mov	r2, #4864	; 0x1300
   14990:	ldr	r1, [pc, #84]	; 149ec <strspn@plt+0x11cd4>
   14994:	ldr	r3, [pc, #84]	; 149f0 <strspn@plt+0x11cd8>
   14998:	add	r0, pc, r0
   1499c:	add	r1, pc, r1
   149a0:	add	r3, pc, r3
   149a4:	bl	32874 <strspn@plt+0x2fb5c>
   149a8:	ldr	r0, [pc, #68]	; 149f4 <strspn@plt+0x11cdc>
   149ac:	movw	r2, #4863	; 0x12ff
   149b0:	ldr	r1, [pc, #64]	; 149f8 <strspn@plt+0x11ce0>
   149b4:	ldr	r3, [pc, #64]	; 149fc <strspn@plt+0x11ce4>
   149b8:	add	r0, pc, r0
   149bc:	add	r1, pc, r1
   149c0:	add	r3, pc, r3
   149c4:	bl	32874 <strspn@plt+0x2fb5c>
   149c8:	ldr	r0, [pc, #48]	; 14a00 <strspn@plt+0x11ce8>
   149cc:	movw	r2, #4862	; 0x12fe
   149d0:	ldr	r1, [pc, #44]	; 14a04 <strspn@plt+0x11cec>
   149d4:	ldr	r3, [pc, #44]	; 14a08 <strspn@plt+0x11cf0>
   149d8:	add	r0, pc, r0
   149dc:	add	r1, pc, r1
   149e0:	add	r3, pc, r3
   149e4:	bl	32874 <strspn@plt+0x2fb5c>
   149e8:	andeq	r4, r2, r0, asr pc
   149ec:	strdeq	r4, [r2], -r8
   149f0:	andeq	r4, r2, r0, ror lr
   149f4:	andeq	r4, r2, r8, lsr #30
   149f8:	ldrdeq	r4, [r2], -r8
   149fc:	andeq	r4, r2, r0, asr lr
   14a00:	andeq	r9, r2, r8, lsl #11
   14a04:			; <UNDEFINED> instruction: 0x00024eb8
   14a08:	andeq	r4, r2, r0, lsr lr
   14a0c:	push	{r4, r5, r6, lr}
   14a10:	subs	r5, r0, #0
   14a14:	mov	r6, r1
   14a18:	beq	14ab4 <strspn@plt+0x11d9c>
   14a1c:	mov	r0, #576	; 0x240
   14a20:	mov	r1, #1
   14a24:	bl	26c4 <calloc@plt>
   14a28:	subs	r4, r0, #0
   14a2c:	beq	14a94 <strspn@plt+0x11d7c>
   14a30:	mov	r3, r4
   14a34:	mov	r2, #108	; 0x6c
   14a38:	mov	r1, #1
   14a3c:	str	r1, [r3], #560	; 0x230
   14a40:	strb	r6, [r4, #561]	; 0x231
   14a44:	str	r3, [r4, #244]	; 0xf4
   14a48:	strb	r2, [r4, #560]	; 0x230
   14a4c:	ldrb	r2, [r5, #16]
   14a50:	strb	r2, [r4, #563]	; 0x233
   14a54:	ldrb	r3, [r5, #24]
   14a58:	ubfx	r3, r3, #1, #1
   14a5c:	cmp	r3, #0
   14a60:	beq	14a9c <strspn@plt+0x11d84>
   14a64:	subs	r2, r2, #2
   14a68:	ldrb	r1, [r4, #341]	; 0x155
   14a6c:	rsbs	ip, r2, #0
   14a70:	mov	r0, r5
   14a74:	adcs	ip, ip, r2
   14a78:	ldrb	r2, [r4, #240]	; 0xf0
   14a7c:	bfi	r1, ip, #0, #1
   14a80:	strb	r1, [r4, #341]	; 0x155
   14a84:	bfi	r2, r3, #2, #1
   14a88:	strb	r2, [r4, #240]	; 0xf0
   14a8c:	bl	6cf0 <strspn@plt+0x3fd8>
   14a90:	str	r0, [r4, #4]
   14a94:	mov	r0, r4
   14a98:	pop	{r4, r5, r6, pc}
   14a9c:	ldr	r3, [r5, #4]
   14aa0:	sub	r3, r3, #3
   14aa4:	cmp	r3, r1
   14aa8:	movls	r3, #0
   14aac:	movhi	r3, #1
   14ab0:	b	14a64 <strspn@plt+0x11d4c>
   14ab4:	ldr	r0, [pc, #24]	; 14ad4 <strspn@plt+0x11dbc>
   14ab8:	movw	r2, #641	; 0x281
   14abc:	ldr	r1, [pc, #20]	; 14ad8 <strspn@plt+0x11dc0>
   14ac0:	ldr	r3, [pc, #20]	; 14adc <strspn@plt+0x11dc4>
   14ac4:	add	r0, pc, r0
   14ac8:	add	r1, pc, r1
   14acc:	add	r3, pc, r3
   14ad0:	bl	32874 <strspn@plt+0x2fb5c>
   14ad4:	andeq	r4, r2, r8, lsr #12
   14ad8:	andeq	r4, r2, ip, asr #27
   14adc:	andeq	r4, r2, r8, ror #23
   14ae0:	push	{r3, r4, r5, lr}
   14ae4:	subs	r4, r0, #0
   14ae8:	mov	r5, r1
   14aec:	beq	14b60 <strspn@plt+0x11e48>
   14af0:	bl	14720 <strspn@plt+0x11a08>
   14af4:	ldrb	r3, [r0]
   14af8:	cmp	r3, #97	; 0x61
   14afc:	beq	14b08 <strspn@plt+0x11df0>
   14b00:	mov	r0, #0
   14b04:	pop	{r3, r4, r5, pc}
   14b08:	ldr	r3, [r4, #244]	; 0xf4
   14b0c:	ldrb	r2, [r3, #3]
   14b10:	cmp	r2, #2
   14b14:	beq	14b4c <strspn@plt+0x11e34>
   14b18:	ldr	r2, [r0, #28]
   14b1c:	cmp	r2, #0
   14b20:	beq	14b80 <strspn@plt+0x11e68>
   14b24:	ldrb	r1, [r3]
   14b28:	ldr	r3, [r0, #20]
   14b2c:	cmp	r1, #108	; 0x6c
   14b30:	ldr	r0, [r2]
   14b34:	revne	r0, r0
   14b38:	add	r0, r0, r3
   14b3c:	cmp	r0, r5
   14b40:	movhi	r0, #0
   14b44:	movls	r0, #1
   14b48:	pop	{r3, r4, r5, pc}
   14b4c:	ldr	r0, [r0, #24]
   14b50:	cmp	r0, r5
   14b54:	movhi	r0, #0
   14b58:	movls	r0, #1
   14b5c:	pop	{r3, r4, r5, pc}
   14b60:	ldr	r0, [pc, #56]	; 14ba0 <strspn@plt+0x11e88>
   14b64:	movw	r2, #3139	; 0xc43
   14b68:	ldr	r1, [pc, #52]	; 14ba4 <strspn@plt+0x11e8c>
   14b6c:	ldr	r3, [pc, #52]	; 14ba8 <strspn@plt+0x11e90>
   14b70:	add	r0, pc, r0
   14b74:	add	r1, pc, r1
   14b78:	add	r3, pc, r3
   14b7c:	bl	32874 <strspn@plt+0x2fb5c>
   14b80:	ldr	r0, [pc, #36]	; 14bac <strspn@plt+0x11e94>
   14b84:	movw	r2, #3148	; 0xc4c
   14b88:	ldr	r1, [pc, #32]	; 14bb0 <strspn@plt+0x11e98>
   14b8c:	ldr	r3, [pc, #32]	; 14bb4 <strspn@plt+0x11e9c>
   14b90:	add	r0, pc, r0
   14b94:	add	r1, pc, r1
   14b98:	add	r3, pc, r3
   14b9c:	bl	32874 <strspn@plt+0x2fb5c>
   14ba0:	strdeq	r9, [r2], -r0
   14ba4:	andeq	r4, r2, r0, lsr #26
   14ba8:	andeq	r4, r2, r0, lsl #24
   14bac:	andeq	r4, r2, r4, ror #26
   14bb0:	andeq	r4, r2, r0, lsl #26
   14bb4:	andeq	r4, r2, r0, ror #23
   14bb8:	ldr	ip, [pc, #248]	; 14cb8 <strspn@plt+0x11fa0>
   14bbc:	push	{r4, r5, r6, lr}
   14bc0:	subs	r4, r0, #0
   14bc4:	ldr	r0, [pc, #240]	; 14cbc <strspn@plt+0x11fa4>
   14bc8:	add	ip, pc, ip
   14bcc:	mov	r6, r3
   14bd0:	sub	sp, sp, #16
   14bd4:	ldr	r5, [ip, r0]
   14bd8:	ldr	r3, [r5]
   14bdc:	str	r3, [sp, #12]
   14be0:	beq	14c98 <strspn@plt+0x11f80>
   14be4:	cmp	r1, #0
   14be8:	beq	14c78 <strspn@plt+0x11f60>
   14bec:	ldr	r3, [r4, #244]	; 0xf4
   14bf0:	ldrb	r3, [r3, #3]
   14bf4:	cmp	r3, #2
   14bf8:	beq	14c5c <strspn@plt+0x11f44>
   14bfc:	mov	r2, #4
   14c00:	add	ip, sp, #8
   14c04:	mov	r3, r2
   14c08:	mov	r0, r4
   14c0c:	str	ip, [sp]
   14c10:	bl	148e4 <strspn@plt+0x11bcc>
   14c14:	cmp	r0, #0
   14c18:	blt	14c44 <strspn@plt+0x11f2c>
   14c1c:	cmp	r6, #0
   14c20:	beq	14c6c <strspn@plt+0x11f54>
   14c24:	ldr	r2, [r4, #244]	; 0xf4
   14c28:	ldr	r3, [sp, #8]
   14c2c:	ldrb	r2, [r2]
   14c30:	ldr	r3, [r3]
   14c34:	cmp	r2, #108	; 0x6c
   14c38:	revne	r3, r3
   14c3c:	mov	r0, #0
   14c40:	str	r3, [r6]
   14c44:	ldr	r2, [sp, #12]
   14c48:	ldr	r3, [r5]
   14c4c:	cmp	r2, r3
   14c50:	bne	14c74 <strspn@plt+0x11f5c>
   14c54:	add	sp, sp, #16
   14c58:	pop	{r4, r5, r6, pc}
   14c5c:	cmp	r2, #4
   14c60:	beq	14bfc <strspn@plt+0x11ee4>
   14c64:	mvn	r0, #73	; 0x49
   14c68:	b	14c44 <strspn@plt+0x11f2c>
   14c6c:	mov	r0, r6
   14c70:	b	14c44 <strspn@plt+0x11f2c>
   14c74:	bl	2838 <__stack_chk_fail@plt>
   14c78:	ldr	r0, [pc, #64]	; 14cc0 <strspn@plt+0x11fa8>
   14c7c:	movw	r2, #4879	; 0x130f
   14c80:	ldr	r1, [pc, #60]	; 14cc4 <strspn@plt+0x11fac>
   14c84:	ldr	r3, [pc, #60]	; 14cc8 <strspn@plt+0x11fb0>
   14c88:	add	r0, pc, r0
   14c8c:	add	r1, pc, r1
   14c90:	add	r3, pc, r3
   14c94:	bl	32874 <strspn@plt+0x2fb5c>
   14c98:	ldr	r0, [pc, #44]	; 14ccc <strspn@plt+0x11fb4>
   14c9c:	movw	r2, #4878	; 0x130e
   14ca0:	ldr	r1, [pc, #40]	; 14cd0 <strspn@plt+0x11fb8>
   14ca4:	ldr	r3, [pc, #40]	; 14cd4 <strspn@plt+0x11fbc>
   14ca8:	add	r0, pc, r0
   14cac:	add	r1, pc, r1
   14cb0:	add	r3, pc, r3
   14cb4:	bl	32874 <strspn@plt+0x2fb5c>
   14cb8:	andeq	r0, r4, ip, lsr #3
   14cbc:	andeq	r0, r0, r8, asr #4
   14cc0:	andeq	r4, r2, ip, ror ip
   14cc4:	andeq	r4, r2, r8, lsl #24
   14cc8:	andeq	r5, r2, r8, lsl r5
   14ccc:			; <UNDEFINED> instruction: 0x000292b8
   14cd0:	andeq	r4, r2, r8, ror #23
   14cd4:	strdeq	r5, [r2], -r8
   14cd8:	push	{r4, lr}
   14cdc:	subs	r4, r0, #0
   14ce0:	bne	14cf0 <strspn@plt+0x11fd8>
   14ce4:	b	14d18 <strspn@plt+0x12000>
   14ce8:	mov	r0, r4
   14cec:	bl	147b4 <strspn@plt+0x11a9c>
   14cf0:	ldr	r3, [r4, #400]	; 0x190
   14cf4:	cmp	r3, #0
   14cf8:	bne	14ce8 <strspn@plt+0x11fd0>
   14cfc:	ldr	r0, [r4, #396]	; 0x18c
   14d00:	bl	2778 <free@plt>
   14d04:	mov	r3, #0
   14d08:	str	r3, [r4, #396]	; 0x18c
   14d0c:	str	r3, [r4, #404]	; 0x194
   14d10:	str	r3, [r4, #344]	; 0x158
   14d14:	pop	{r4, pc}
   14d18:	ldr	r0, [pc, #24]	; 14d38 <strspn@plt+0x12020>
   14d1c:	mov	r2, #134	; 0x86
   14d20:	ldr	r1, [pc, #20]	; 14d3c <strspn@plt+0x12024>
   14d24:	ldr	r3, [pc, #20]	; 14d40 <strspn@plt+0x12028>
   14d28:	add	r0, pc, r0
   14d2c:	add	r1, pc, r1
   14d30:	add	r3, pc, r3
   14d34:	bl	32874 <strspn@plt+0x2fb5c>
   14d38:	andeq	r9, r2, r8, lsr r2
   14d3c:	andeq	r4, r2, r8, ror #22
   14d40:	andeq	r5, r2, ip, lsr r5
   14d44:	push	{r4, r5, r6, r7, lr}
   14d48:	subs	r5, r0, #0
   14d4c:	sub	sp, sp, #12
   14d50:	beq	14f8c <strspn@plt+0x12274>
   14d54:	ldrb	r3, [r5, #240]	; 0xf0
   14d58:	tst	r3, #8
   14d5c:	bne	14edc <strspn@plt+0x121c4>
   14d60:	ldr	r3, [r5, #316]	; 0x13c
   14d64:	add	r7, r5, #272	; 0x110
   14d68:	cmp	r3, #0
   14d6c:	movne	r4, r7
   14d70:	bne	14dcc <strspn@plt+0x120b4>
   14d74:	b	14e34 <strspn@plt+0x1211c>
   14d78:	ldrd	r2, [r4, #24]
   14d7c:	orrs	r0, r2, r3
   14d80:	bne	14f6c <strspn@plt+0x12254>
   14d84:	ldmib	r4, {r2, r3}
   14d88:	cmp	r2, r3
   14d8c:	bne	14f4c <strspn@plt+0x12234>
   14d90:	ldr	ip, [r4, #20]
   14d94:	ldr	r0, [r5, #4]
   14d98:	ldr	r3, [r4, #16]
   14d9c:	str	ip, [sp]
   14da0:	bl	13248 <strspn@plt+0x10530>
   14da4:	cmp	r7, r4
   14da8:	beq	14db4 <strspn@plt+0x1209c>
   14dac:	mov	r0, r4
   14db0:	bl	2778 <free@plt>
   14db4:	ldr	r3, [r5, #316]	; 0x13c
   14db8:	sub	r3, r3, #1
   14dbc:	str	r3, [r5, #316]	; 0x13c
   14dc0:	cmp	r3, #0
   14dc4:	beq	14e34 <strspn@plt+0x1211c>
   14dc8:	mov	r4, r6
   14dcc:	ldr	r1, [r4, #32]
   14dd0:	ldr	r6, [r4]
   14dd4:	cmp	r1, #0
   14dd8:	ldrb	r3, [r4, #36]	; 0x24
   14ddc:	blt	14e18 <strspn@plt+0x12100>
   14de0:	tst	r3, #4
   14de4:	beq	14d78 <strspn@plt+0x12060>
   14de8:	ldr	r3, [r4, #16]
   14dec:	cmp	r3, #0
   14df0:	beq	14e0c <strspn@plt+0x120f4>
   14df4:	mov	r1, r3
   14df8:	ldr	r0, [r4, #8]
   14dfc:	bl	2b8c <munmap@plt>
   14e00:	cmp	r0, #0
   14e04:	bne	14f2c <strspn@plt+0x12214>
   14e08:	ldr	r1, [r4, #32]
   14e0c:	mov	r0, r1
   14e10:	bl	2afb0 <strspn@plt+0x28298>
   14e14:	b	14da4 <strspn@plt+0x1208c>
   14e18:	tst	r3, #2
   14e1c:	bne	14ecc <strspn@plt+0x121b4>
   14e20:	tst	r3, #1
   14e24:	beq	14da4 <strspn@plt+0x1208c>
   14e28:	ldr	r0, [r4, #4]
   14e2c:	bl	2778 <free@plt>
   14e30:	b	14da4 <strspn@plt+0x1208c>
   14e34:	ldrb	r2, [r5, #240]	; 0xf0
   14e38:	mov	r3, #0
   14e3c:	str	r3, [r5, #312]	; 0x138
   14e40:	tst	r2, #64	; 0x40
   14e44:	str	r3, [r5, #324]	; 0x144
   14e48:	str	r3, [r5, #328]	; 0x148
   14e4c:	bne	14f0c <strspn@plt+0x121f4>
   14e50:	tst	r2, #16
   14e54:	bne	14f00 <strspn@plt+0x121e8>
   14e58:	ldr	r0, [r5, #4]
   14e5c:	bl	8028 <strspn@plt+0x5310>
   14e60:	ldrb	r3, [r5, #240]	; 0xf0
   14e64:	tst	r3, #32
   14e68:	bne	14ee8 <strspn@plt+0x121d0>
   14e6c:	ldr	r0, [r5, #408]	; 0x198
   14e70:	add	r3, r5, #412	; 0x19c
   14e74:	cmp	r0, r3
   14e78:	beq	14e80 <strspn@plt+0x12168>
   14e7c:	bl	2778 <free@plt>
   14e80:	ldr	r0, [r5, #508]	; 0x1fc
   14e84:	cmp	r0, #0
   14e88:	beq	14e98 <strspn@plt+0x12180>
   14e8c:	bl	2778 <free@plt>
   14e90:	mov	r3, #0
   14e94:	str	r3, [r5, #508]	; 0x1fc
   14e98:	mov	r0, r5
   14e9c:	bl	14cd8 <strspn@plt+0x11fc0>
   14ea0:	ldr	r3, [r5, #400]	; 0x190
   14ea4:	cmp	r3, #0
   14ea8:	bne	14fac <strspn@plt+0x12294>
   14eac:	mov	r0, r5
   14eb0:	bl	147b4 <strspn@plt+0x11a9c>
   14eb4:	add	r0, r5, #48	; 0x30
   14eb8:	bl	1edf0 <strspn@plt+0x1c0d8>
   14ebc:	mov	r0, r5
   14ec0:	add	sp, sp, #12
   14ec4:	pop	{r4, r5, r6, r7, lr}
   14ec8:	b	2778 <free@plt>
   14ecc:	ldr	r0, [r4, #8]
   14ed0:	ldr	r1, [r4, #16]
   14ed4:	bl	2b8c <munmap@plt>
   14ed8:	b	14da4 <strspn@plt+0x1208c>
   14edc:	ldr	r0, [r5, #244]	; 0xf4
   14ee0:	bl	2778 <free@plt>
   14ee4:	b	14d60 <strspn@plt+0x12048>
   14ee8:	ldr	r0, [r5, #336]	; 0x150
   14eec:	ldr	r1, [r5, #332]	; 0x14c
   14ef0:	bl	2b018 <strspn@plt+0x28300>
   14ef4:	ldr	r0, [r5, #336]	; 0x150
   14ef8:	bl	2778 <free@plt>
   14efc:	b	14e6c <strspn@plt+0x12154>
   14f00:	ldr	r0, [r5, #432]	; 0x1b0
   14f04:	bl	2778 <free@plt>
   14f08:	b	14e58 <strspn@plt+0x12140>
   14f0c:	ldr	r0, [r5, #4]
   14f10:	ldr	r2, [r5, #432]	; 0x1b0
   14f14:	ldr	r3, [r0, #420]	; 0x1a4
   14f18:	rsb	r2, r3, r2
   14f1c:	asr	r3, r2, #31
   14f20:	bl	11488 <strspn@plt+0xe770>
   14f24:	ldrb	r2, [r5, #240]	; 0xf0
   14f28:	b	14e50 <strspn@plt+0x12138>
   14f2c:	ldr	r0, [pc, #152]	; 14fcc <strspn@plt+0x122b4>
   14f30:	mov	r2, #74	; 0x4a
   14f34:	ldr	r1, [pc, #148]	; 14fd0 <strspn@plt+0x122b8>
   14f38:	ldr	r3, [pc, #148]	; 14fd4 <strspn@plt+0x122bc>
   14f3c:	add	r0, pc, r0
   14f40:	add	r1, pc, r1
   14f44:	add	r3, pc, r3
   14f48:	bl	32874 <strspn@plt+0x2fb5c>
   14f4c:	ldr	r0, [pc, #132]	; 14fd8 <strspn@plt+0x122c0>
   14f50:	mov	r2, #70	; 0x46
   14f54:	ldr	r1, [pc, #128]	; 14fdc <strspn@plt+0x122c4>
   14f58:	ldr	r3, [pc, #128]	; 14fe0 <strspn@plt+0x122c8>
   14f5c:	add	r0, pc, r0
   14f60:	add	r1, pc, r1
   14f64:	add	r3, pc, r3
   14f68:	bl	32874 <strspn@plt+0x2fb5c>
   14f6c:	ldr	r0, [pc, #112]	; 14fe4 <strspn@plt+0x122cc>
   14f70:	mov	r2, #69	; 0x45
   14f74:	ldr	r1, [pc, #108]	; 14fe8 <strspn@plt+0x122d0>
   14f78:	ldr	r3, [pc, #108]	; 14fec <strspn@plt+0x122d4>
   14f7c:	add	r0, pc, r0
   14f80:	add	r1, pc, r1
   14f84:	add	r3, pc, r3
   14f88:	bl	32874 <strspn@plt+0x2fb5c>
   14f8c:	ldr	r0, [pc, #92]	; 14ff0 <strspn@plt+0x122d8>
   14f90:	mov	r2, #147	; 0x93
   14f94:	ldr	r1, [pc, #88]	; 14ff4 <strspn@plt+0x122dc>
   14f98:	ldr	r3, [pc, #88]	; 14ff8 <strspn@plt+0x122e0>
   14f9c:	add	r0, pc, r0
   14fa0:	add	r1, pc, r1
   14fa4:	add	r3, pc, r3
   14fa8:	bl	32874 <strspn@plt+0x2fb5c>
   14fac:	ldr	r0, [pc, #72]	; 14ffc <strspn@plt+0x122e4>
   14fb0:	mov	r2, #176	; 0xb0
   14fb4:	ldr	r1, [pc, #68]	; 15000 <strspn@plt+0x122e8>
   14fb8:	ldr	r3, [pc, #68]	; 15004 <strspn@plt+0x122ec>
   14fbc:	add	r0, pc, r0
   14fc0:	add	r1, pc, r1
   14fc4:	add	r3, pc, r3
   14fc8:	bl	32874 <strspn@plt+0x2fb5c>
   14fcc:	andeq	r4, r2, r4, lsl #20
   14fd0:	andeq	r4, r2, r4, asr r9
   14fd4:	andeq	r4, r2, r4, lsl #16
   14fd8:	andeq	r4, r2, r4, asr #19
   14fdc:	andeq	r4, r2, r4, lsr r9
   14fe0:	andeq	r4, r2, r4, ror #15
   14fe4:	andeq	r4, r2, ip, lsl #19
   14fe8:	andeq	r4, r2, r4, lsl r9
   14fec:	andeq	r4, r2, r4, asr #15
   14ff0:	andeq	r8, r2, r4, asr #31
   14ff4:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   14ff8:	andeq	r4, r2, ip, asr #7
   14ffc:			; <UNDEFINED> instruction: 0x000249b0
   15000:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   15004:	andeq	r4, r2, ip, lsr #7
   15008:	subs	r1, r0, #0
   1500c:	push	{r3, r4, r5, lr}
   15010:	mov	r4, r2
   15014:	mov	r5, r3
   15018:	beq	150c4 <strspn@plt+0x123ac>
   1501c:	cmp	r5, #0
   15020:	cmpeq	r4, #255	; 0xff
   15024:	bhi	150b4 <strspn@plt+0x1239c>
   15028:	ldr	r3, [r1, #244]	; 0xf4
   1502c:	mov	r1, #8
   15030:	ldrb	r3, [r3, #3]
   15034:	cmp	r3, #2
   15038:	beq	1507c <strspn@plt+0x12364>
   1503c:	mov	r3, #0
   15040:	mov	r2, r1
   15044:	bl	13e8c <strspn@plt+0x11174>
   15048:	subs	r3, r0, #0
   1504c:	beq	150bc <strspn@plt+0x123a4>
   15050:	ldr	r1, [sp, #16]
   15054:	mov	r2, #0
   15058:	mov	r0, r2
   1505c:	strb	r2, [r3, #3]
   15060:	strb	r4, [r3]
   15064:	mov	r2, #117	; 0x75
   15068:	str	r1, [r3, #4]
   1506c:	mov	r1, #1
   15070:	strb	r2, [r3, #2]
   15074:	strb	r1, [r3, #1]
   15078:	pop	{r3, r4, r5, pc}
   1507c:	mov	r3, #1
   15080:	mov	r2, #14
   15084:	bl	13e8c <strspn@plt+0x11174>
   15088:	subs	r3, r0, #0
   1508c:	beq	150bc <strspn@plt+0x123a4>
   15090:	ldr	r1, [sp, #16]
   15094:	mov	r2, #0
   15098:	mov	r0, r2
   1509c:	strb	r2, [r3, #12]
   150a0:	strd	r4, [r3]
   150a4:	mov	r2, #117	; 0x75
   150a8:	str	r1, [r3, #8]
   150ac:	strb	r2, [r3, #13]
   150b0:	pop	{r3, r4, r5, pc}
   150b4:	mvn	r0, #21
   150b8:	pop	{r3, r4, r5, pc}
   150bc:	mvn	r0, #11
   150c0:	pop	{r3, r4, r5, pc}
   150c4:	ldr	r0, [pc, #24]	; 150e4 <strspn@plt+0x123cc>
   150c8:	movw	r2, #361	; 0x169
   150cc:	ldr	r1, [pc, #20]	; 150e8 <strspn@plt+0x123d0>
   150d0:	ldr	r3, [pc, #20]	; 150ec <strspn@plt+0x123d4>
   150d4:	add	r0, pc, r0
   150d8:	add	r1, pc, r1
   150dc:	add	r3, pc, r3
   150e0:	bl	32874 <strspn@plt+0x2fb5c>
   150e4:	andeq	r8, r2, ip, lsl #29
   150e8:			; <UNDEFINED> instruction: 0x000247bc
   150ec:	andeq	r4, r2, r4, asr r3
   150f0:	push	{r3, r4, r5, lr}
   150f4:	subs	r3, r0, #0
   150f8:	mov	r5, r1
   150fc:	beq	15180 <strspn@plt+0x12468>
   15100:	ldr	r3, [r3, #244]	; 0xf4
   15104:	ldrb	r3, [r3, #3]
   15108:	cmp	r3, #2
   1510c:	bne	15160 <strspn@plt+0x12448>
   15110:	bl	14720 <strspn@plt+0x11a08>
   15114:	mov	r4, r0
   15118:	ldrb	r0, [r0, #1]
   1511c:	ands	r0, r0, #1
   15120:	popeq	{r3, r4, r5, pc}
   15124:	ldr	r2, [r4, #36]	; 0x24
   15128:	mov	r3, #4
   1512c:	add	r1, r4, #40	; 0x28
   15130:	add	r0, r4, #32
   15134:	add	r2, r2, #1
   15138:	bl	2d3dc <strspn@plt+0x2a6c4>
   1513c:	cmp	r0, #0
   15140:	ldrne	r3, [r4, #36]	; 0x24
   15144:	movne	r0, #0
   15148:	ldrne	r2, [r4, #32]
   1514c:	mvneq	r0, #11
   15150:	addne	r1, r3, #1
   15154:	strne	r1, [r4, #36]	; 0x24
   15158:	strne	r5, [r2, r3, lsl #2]
   1515c:	pop	{r3, r4, r5, pc}
   15160:	ldr	r0, [pc, #56]	; 151a0 <strspn@plt+0x12488>
   15164:	movw	r2, #1330	; 0x532
   15168:	ldr	r1, [pc, #52]	; 151a4 <strspn@plt+0x1248c>
   1516c:	ldr	r3, [pc, #52]	; 151a8 <strspn@plt+0x12490>
   15170:	add	r0, pc, r0
   15174:	add	r1, pc, r1
   15178:	add	r3, pc, r3
   1517c:	bl	32874 <strspn@plt+0x2fb5c>
   15180:	ldr	r0, [pc, #36]	; 151ac <strspn@plt+0x12494>
   15184:	movw	r2, #1329	; 0x531
   15188:	ldr	r1, [pc, #32]	; 151b0 <strspn@plt+0x12498>
   1518c:	ldr	r3, [pc, #32]	; 151b4 <strspn@plt+0x1249c>
   15190:	add	r0, pc, r0
   15194:	add	r1, pc, r1
   15198:	add	r3, pc, r3
   1519c:	bl	32874 <strspn@plt+0x2fb5c>
   151a0:	andeq	r4, r2, r4, lsl r8
   151a4:	andeq	r4, r2, r0, lsr #14
   151a8:	andeq	r4, r2, r0, lsl pc
   151ac:	ldrdeq	r8, [r2], -r0
   151b0:	andeq	r4, r2, r0, lsl #14
   151b4:	strdeq	r4, [r2], -r0
   151b8:	ldr	r3, [pc, #784]	; 154d0 <strspn@plt+0x127b8>
   151bc:	cmp	r0, #0
   151c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151c4:	add	fp, sp, #32
   151c8:	ldr	ip, [pc, #772]	; 154d4 <strspn@plt+0x127bc>
   151cc:	sub	sp, sp, #20
   151d0:	add	r3, pc, r3
   151d4:	mov	r4, r1
   151d8:	mov	r6, r2
   151dc:	ldr	r5, [r3, ip]
   151e0:	ldr	r3, [r5]
   151e4:	str	r3, [fp, #-40]	; 0xffffffd8
   151e8:	beq	15430 <strspn@plt+0x12718>
   151ec:	cmp	r1, #0
   151f0:	beq	15470 <strspn@plt+0x12758>
   151f4:	cmp	r2, #0
   151f8:	beq	15450 <strspn@plt+0x12738>
   151fc:	ldr	r3, [r0, #244]	; 0xf4
   15200:	ldrb	r3, [r3, #3]
   15204:	cmp	r3, #2
   15208:	movne	r0, #0
   1520c:	beq	15228 <strspn@plt+0x12510>
   15210:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15214:	ldr	r3, [r5]
   15218:	cmp	r2, r3
   1521c:	bne	1542c <strspn@plt+0x12714>
   15220:	sub	sp, fp, #32
   15224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15228:	ldrb	r3, [r1]
   1522c:	cmp	r3, #97	; 0x61
   15230:	beq	1529c <strspn@plt+0x12584>
   15234:	cmp	r3, #114	; 0x72
   15238:	cmpne	r3, #0
   1523c:	bne	1526c <strspn@plt+0x12554>
   15240:	ldr	r2, [r4, #44]	; 0x2c
   15244:	ldr	r3, [r4, #36]	; 0x24
   15248:	add	r2, r2, #1
   1524c:	cmp	r2, r3
   15250:	bcc	152f4 <strspn@plt+0x125dc>
   15254:	ldr	r2, [r4, #24]
   15258:	mov	r3, #0
   1525c:	str	r2, [r6]
   15260:	mov	r0, r3
   15264:	str	r3, [r4, #48]	; 0x30
   15268:	b	15210 <strspn@plt+0x124f8>
   1526c:	cmp	r3, #101	; 0x65
   15270:	beq	15240 <strspn@plt+0x12528>
   15274:	cmp	r3, #118	; 0x76
   15278:	beq	15254 <strspn@plt+0x1253c>
   1527c:	ldr	r0, [pc, #596]	; 154d8 <strspn@plt+0x127c0>
   15280:	movw	r2, #3284	; 0xcd4
   15284:	ldr	r1, [pc, #592]	; 154dc <strspn@plt+0x127c4>
   15288:	ldr	r3, [pc, #592]	; 154e0 <strspn@plt+0x127c8>
   1528c:	add	r0, pc, r0
   15290:	add	r1, pc, r1
   15294:	add	r3, pc, r3
   15298:	bl	32b0c <strspn@plt+0x2fdf4>
   1529c:	ldr	r8, [r1, #12]
   152a0:	mov	r0, r8
   152a4:	bl	25070 <strspn@plt+0x22358>
   152a8:	subs	r7, r0, #0
   152ac:	blt	153d0 <strspn@plt+0x126b8>
   152b0:	ldr	r8, [r4, #24]
   152b4:	mov	r1, r7
   152b8:	ldr	r9, [r4, #20]
   152bc:	ldr	sl, [r4, #44]	; 0x2c
   152c0:	rsb	r0, r9, r8
   152c4:	bl	352c4 <strspn@plt+0x325ac>
   152c8:	add	sl, sl, #1
   152cc:	cmp	sl, r0
   152d0:	bcs	153c8 <strspn@plt+0x126b0>
   152d4:	mla	r9, sl, r7, r9
   152d8:	str	r9, [r6]
   152dc:	ldr	r3, [r4, #44]	; 0x2c
   152e0:	str	r7, [r4, #48]	; 0x30
   152e4:	add	r3, r3, #1
   152e8:	str	r3, [r4, #44]	; 0x2c
   152ec:	mov	r0, #0
   152f0:	b	15210 <strspn@plt+0x124f8>
   152f4:	ldr	r0, [r4, #12]
   152f8:	sub	r1, fp, #48	; 0x30
   152fc:	ldr	r3, [r4, #4]
   15300:	add	r0, r0, r3
   15304:	bl	207e0 <strspn@plt+0x1dac8>
   15308:	cmp	r0, #0
   1530c:	blt	15210 <strspn@plt+0x124f8>
   15310:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15314:	sub	r1, fp, #44	; 0x2c
   15318:	ldr	r3, [r4, #4]
   1531c:	ldr	r0, [r4, #12]
   15320:	add	r3, r2, r3
   15324:	add	r0, r0, r3
   15328:	bl	207e0 <strspn@plt+0x1dac8>
   1532c:	cmp	r0, #0
   15330:	blt	15210 <strspn@plt+0x124f8>
   15334:	ldr	r7, [fp, #-44]	; 0xffffffd4
   15338:	mov	r9, sp
   1533c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15340:	mov	r8, #0
   15344:	add	r0, r7, #8
   15348:	ldr	r3, [r4, #4]
   1534c:	bic	r0, r0, #7
   15350:	ldr	r1, [r4, #12]
   15354:	sub	sp, sp, r0
   15358:	add	r3, r2, r3
   1535c:	add	r1, r1, r3
   15360:	mov	r2, r7
   15364:	mov	r0, sp
   15368:	bl	27c0 <memcpy@plt>
   1536c:	strb	r8, [sp, r7]
   15370:	mov	r0, sp
   15374:	bl	24d90 <strspn@plt+0x22078>
   15378:	mov	sp, r9
   1537c:	subs	r2, r0, #0
   15380:	ble	15490 <strspn@plt+0x12778>
   15384:	ldr	ip, [r4, #44]	; 0x2c
   15388:	rsb	r3, r2, #0
   1538c:	ldr	r1, [r4, #32]
   15390:	mov	r0, r8
   15394:	ldr	r1, [r1, ip, lsl #2]
   15398:	sub	r1, r1, #1
   1539c:	add	r2, r1, r2
   153a0:	and	r3, r3, r2
   153a4:	str	r3, [r6]
   153a8:	ldr	r2, [r4, #44]	; 0x2c
   153ac:	ldr	r1, [r4, #32]
   153b0:	add	r2, r2, #1
   153b4:	ldr	r1, [r1, r2, lsl #2]
   153b8:	str	r2, [r4, #44]	; 0x2c
   153bc:	rsb	r3, r3, r1
   153c0:	str	r3, [r4, #48]	; 0x30
   153c4:	b	15210 <strspn@plt+0x124f8>
   153c8:	mov	r2, r8
   153cc:	b	15258 <strspn@plt+0x12540>
   153d0:	ldr	r7, [r4, #44]	; 0x2c
   153d4:	ldr	r3, [r4, #36]	; 0x24
   153d8:	add	r2, r7, #1
   153dc:	cmp	r2, r3
   153e0:	bcs	15254 <strspn@plt+0x1253c>
   153e4:	mov	r0, r8
   153e8:	bl	24d90 <strspn@plt+0x22078>
   153ec:	cmp	r0, #0
   153f0:	ble	154b0 <strspn@plt+0x12798>
   153f4:	ldr	r3, [r4, #32]
   153f8:	rsb	r2, r0, #0
   153fc:	ldr	r3, [r3, r7, lsl #2]
   15400:	sub	r3, r3, #1
   15404:	add	r0, r3, r0
   15408:	and	r2, r2, r0
   1540c:	str	r2, [r6]
   15410:	ldr	r3, [r4, #44]	; 0x2c
   15414:	ldr	r1, [r4, #32]
   15418:	add	r3, r3, #1
   1541c:	ldr	r1, [r1, r3, lsl #2]
   15420:	rsb	r2, r2, r1
   15424:	str	r2, [r4, #48]	; 0x30
   15428:	b	152e8 <strspn@plt+0x125d0>
   1542c:	bl	2838 <__stack_chk_fail@plt>
   15430:	ldr	r0, [pc, #172]	; 154e4 <strspn@plt+0x127cc>
   15434:	movw	r2, #3213	; 0xc8d
   15438:	ldr	r1, [pc, #168]	; 154e8 <strspn@plt+0x127d0>
   1543c:	ldr	r3, [pc, #168]	; 154ec <strspn@plt+0x127d4>
   15440:	add	r0, pc, r0
   15444:	add	r1, pc, r1
   15448:	add	r3, pc, r3
   1544c:	bl	32874 <strspn@plt+0x2fb5c>
   15450:	ldr	r0, [pc, #152]	; 154f0 <strspn@plt+0x127d8>
   15454:	movw	r2, #3215	; 0xc8f
   15458:	ldr	r1, [pc, #148]	; 154f4 <strspn@plt+0x127dc>
   1545c:	ldr	r3, [pc, #148]	; 154f8 <strspn@plt+0x127e0>
   15460:	add	r0, pc, r0
   15464:	add	r1, pc, r1
   15468:	add	r3, pc, r3
   1546c:	bl	32874 <strspn@plt+0x2fb5c>
   15470:	ldr	r0, [pc, #132]	; 154fc <strspn@plt+0x127e4>
   15474:	movw	r2, #3214	; 0xc8e
   15478:	ldr	r1, [pc, #128]	; 15500 <strspn@plt+0x127e8>
   1547c:	ldr	r3, [pc, #128]	; 15504 <strspn@plt+0x127ec>
   15480:	add	r0, pc, r0
   15484:	add	r1, pc, r1
   15488:	add	r3, pc, r3
   1548c:	bl	32874 <strspn@plt+0x2fb5c>
   15490:	ldr	r0, [pc, #112]	; 15508 <strspn@plt+0x127f0>
   15494:	movw	r2, #3274	; 0xcca
   15498:	ldr	r1, [pc, #108]	; 1550c <strspn@plt+0x127f4>
   1549c:	ldr	r3, [pc, #108]	; 15510 <strspn@plt+0x127f8>
   154a0:	add	r0, pc, r0
   154a4:	add	r1, pc, r1
   154a8:	add	r3, pc, r3
   154ac:	bl	32874 <strspn@plt+0x2fb5c>
   154b0:	ldr	r0, [pc, #92]	; 15514 <strspn@plt+0x127fc>
   154b4:	movw	r2, #3233	; 0xca1
   154b8:	ldr	r1, [pc, #88]	; 15518 <strspn@plt+0x12800>
   154bc:	ldr	r3, [pc, #88]	; 1551c <strspn@plt+0x12804>
   154c0:	add	r0, pc, r0
   154c4:	add	r1, pc, r1
   154c8:	add	r3, pc, r3
   154cc:	bl	32874 <strspn@plt+0x2fb5c>
   154d0:	andeq	pc, r3, r4, lsr #23
   154d4:	andeq	r0, r0, r8, asr #4
   154d8:	andeq	r4, r2, r4, lsr #14
   154dc:	andeq	r4, r2, r4, lsl #12
   154e0:	andeq	r4, r2, ip, asr #11
   154e4:	andeq	r8, r2, r0, lsr #22
   154e8:	andeq	r4, r2, r0, asr r4
   154ec:	andeq	r4, r2, r8, lsl r4
   154f0:	andeq	r4, r2, r0, lsl #9
   154f4:	andeq	r4, r2, r0, lsr r4
   154f8:	strdeq	r4, [r2], -r8
   154fc:	strdeq	fp, [r2], -ip
   15500:	andeq	r4, r2, r0, lsl r4
   15504:	ldrdeq	r4, [r2], -r8
   15508:	andeq	r4, r2, r0, lsl #10
   1550c:	strdeq	r4, [r2], -r0
   15510:			; <UNDEFINED> instruction: 0x000243b8
   15514:	andeq	r4, r2, r0, ror #9
   15518:	ldrdeq	r4, [r2], -r0
   1551c:	muleq	r2, r8, r3
   15520:	push	{r4, lr}
   15524:	mov	r4, r0
   15528:	bl	146e8 <strspn@plt+0x119d0>
   1552c:	cmp	r0, #0
   15530:	popeq	{r4, pc}
   15534:	mov	r0, r4
   15538:	mov	r1, #1
   1553c:	pop	{r4, lr}
   15540:	b	208b8 <strspn@plt+0x1dba0>
   15544:	ldr	ip, [pc, #320]	; 1568c <strspn@plt+0x12974>
   15548:	push	{r4, r5, r6, r7, r8, r9, lr}
   1554c:	add	ip, pc, ip
   15550:	ldr	r4, [pc, #312]	; 15690 <strspn@plt+0x12978>
   15554:	mov	r8, r3
   15558:	sub	sp, sp, #20
   1555c:	subs	r6, r0, #0
   15560:	mov	r7, r2
   15564:	mov	r5, r1
   15568:	ldr	r4, [ip, r4]
   1556c:	ldr	r3, [r4]
   15570:	str	r3, [sp, #12]
   15574:	beq	1566c <strspn@plt+0x12954>
   15578:	cmp	r1, #0
   1557c:	beq	1564c <strspn@plt+0x12934>
   15580:	ldr	r3, [r6, #244]	; 0xf4
   15584:	ldrb	r3, [r3, #3]
   15588:	cmp	r3, #2
   1558c:	beq	15614 <strspn@plt+0x128fc>
   15590:	mov	r2, #1
   15594:	add	r9, sp, #8
   15598:	mov	r3, r2
   1559c:	str	r9, [sp]
   155a0:	bl	148e4 <strspn@plt+0x11bcc>
   155a4:	cmp	r0, #0
   155a8:	blt	155fc <strspn@plt+0x128e4>
   155ac:	ldr	r3, [sp, #8]
   155b0:	mov	r2, #1
   155b4:	mov	r0, r6
   155b8:	mov	r1, r5
   155bc:	ldrb	r7, [r3]
   155c0:	str	r9, [sp]
   155c4:	add	r3, r7, r2
   155c8:	bl	148e4 <strspn@plt+0x11bcc>
   155cc:	cmp	r0, #0
   155d0:	blt	155fc <strspn@plt+0x128e4>
   155d4:	mov	r1, r7
   155d8:	ldr	r0, [sp, #8]
   155dc:	bl	15520 <strspn@plt+0x12808>
   155e0:	cmp	r0, #0
   155e4:	beq	15640 <strspn@plt+0x12928>
   155e8:	cmp	r8, #0
   155ec:	ldrne	r3, [sp, #8]
   155f0:	movne	r0, #0
   155f4:	moveq	r0, r8
   155f8:	strne	r3, [r8]
   155fc:	ldr	r2, [sp, #12]
   15600:	ldr	r3, [r4]
   15604:	cmp	r2, r3
   15608:	bne	15648 <strspn@plt+0x12930>
   1560c:	add	sp, sp, #20
   15610:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15614:	cmp	r2, #0
   15618:	beq	15640 <strspn@plt+0x12928>
   1561c:	add	r3, sp, #8
   15620:	mov	r2, #1
   15624:	str	r3, [sp]
   15628:	mov	r3, r7
   1562c:	bl	148e4 <strspn@plt+0x11bcc>
   15630:	cmp	r0, #0
   15634:	subge	r7, r7, #1
   15638:	bge	155d4 <strspn@plt+0x128bc>
   1563c:	b	155fc <strspn@plt+0x128e4>
   15640:	mvn	r0, #73	; 0x49
   15644:	b	155fc <strspn@plt+0x128e4>
   15648:	bl	2838 <__stack_chk_fail@plt>
   1564c:	ldr	r0, [pc, #64]	; 15694 <strspn@plt+0x1297c>
   15650:	movw	r2, #4985	; 0x1379
   15654:	ldr	r1, [pc, #60]	; 15698 <strspn@plt+0x12980>
   15658:	ldr	r3, [pc, #60]	; 1569c <strspn@plt+0x12984>
   1565c:	add	r0, pc, r0
   15660:	add	r1, pc, r1
   15664:	add	r3, pc, r3
   15668:	bl	32874 <strspn@plt+0x2fb5c>
   1566c:	ldr	r0, [pc, #44]	; 156a0 <strspn@plt+0x12988>
   15670:	movw	r2, #4984	; 0x1378
   15674:	ldr	r1, [pc, #40]	; 156a4 <strspn@plt+0x1298c>
   15678:	ldr	r3, [pc, #40]	; 156a8 <strspn@plt+0x12990>
   1567c:	add	r0, pc, r0
   15680:	add	r1, pc, r1
   15684:	add	r3, pc, r3
   15688:	bl	32874 <strspn@plt+0x2fb5c>
   1568c:	andeq	pc, r3, r8, lsr #16
   15690:	andeq	r0, r0, r8, asr #4
   15694:	andeq	r4, r2, r8, lsr #5
   15698:	andeq	r4, r2, r4, lsr r2
   1569c:	andeq	r4, r2, r0, lsl r2
   156a0:	andeq	r8, r2, r4, ror #17
   156a4:	andeq	r4, r2, r4, lsl r2
   156a8:	strdeq	r4, [r2], -r0
   156ac:	push	{r4, lr}
   156b0:	mov	r4, r0
   156b4:	bl	146e8 <strspn@plt+0x119d0>
   156b8:	cmp	r0, #0
   156bc:	popeq	{r4, pc}
   156c0:	mov	r0, r4
   156c4:	bl	334c0 <strspn@plt+0x307a8>
   156c8:	adds	r0, r0, #0
   156cc:	movne	r0, #1
   156d0:	pop	{r4, pc}
   156d4:	push	{r4, r5, r6, r7, r8, r9, lr}
   156d8:	mov	r4, r2
   156dc:	ldr	r5, [pc, #364]	; 15850 <strspn@plt+0x12b38>
   156e0:	sub	sp, sp, #28
   156e4:	ldr	ip, [pc, #360]	; 15854 <strspn@plt+0x12b3c>
   156e8:	subs	r6, r0, #0
   156ec:	add	r5, pc, r5
   156f0:	mov	r7, r1
   156f4:	mov	r9, r3
   156f8:	ldr	r8, [sp, #56]	; 0x38
   156fc:	mov	r2, r5
   15700:	ldr	r5, [r5, ip]
   15704:	ldr	r2, [r5]
   15708:	str	r2, [sp, #20]
   1570c:	beq	15830 <strspn@plt+0x12b18>
   15710:	cmp	r4, #0
   15714:	beq	15810 <strspn@plt+0x12af8>
   15718:	ldr	r2, [r6, #244]	; 0xf4
   1571c:	ldrb	r2, [r2, #3]
   15720:	cmp	r2, #2
   15724:	beq	157c4 <strspn@plt+0x12aac>
   15728:	mov	r1, r4
   1572c:	mov	r2, #4
   15730:	add	r3, sp, #12
   15734:	bl	14bb8 <strspn@plt+0x11ea0>
   15738:	cmp	r0, #0
   1573c:	blt	157ac <strspn@plt+0x12a94>
   15740:	ldr	r3, [sp, #12]
   15744:	add	r2, sp, #16
   15748:	mov	r0, r6
   1574c:	str	r2, [sp]
   15750:	mov	r1, r4
   15754:	add	r3, r3, #1
   15758:	mov	r2, #1
   1575c:	bl	148e4 <strspn@plt+0x11bcc>
   15760:	cmp	r0, #0
   15764:	blt	157ac <strspn@plt+0x12a94>
   15768:	ldr	r1, [sp, #12]
   1576c:	cmp	r7, #0
   15770:	beq	157f4 <strspn@plt+0x12adc>
   15774:	ldr	r4, [sp, #16]
   15778:	mov	r0, r4
   1577c:	bl	146e8 <strspn@plt+0x119d0>
   15780:	cmp	r0, #0
   15784:	beq	15804 <strspn@plt+0x12aec>
   15788:	mov	r0, r4
   1578c:	blx	r7
   15790:	cmp	r0, #0
   15794:	beq	15804 <strspn@plt+0x12aec>
   15798:	cmp	r8, #0
   1579c:	moveq	r0, r8
   157a0:	ldrne	r3, [sp, #16]
   157a4:	movne	r0, #0
   157a8:	strne	r3, [r8]
   157ac:	ldr	r2, [sp, #20]
   157b0:	ldr	r3, [r5]
   157b4:	cmp	r2, r3
   157b8:	bne	1580c <strspn@plt+0x12af4>
   157bc:	add	sp, sp, #28
   157c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   157c4:	cmp	r3, #0
   157c8:	beq	15804 <strspn@plt+0x12aec>
   157cc:	add	ip, sp, #16
   157d0:	mov	r1, r4
   157d4:	mov	r2, #1
   157d8:	str	ip, [sp]
   157dc:	bl	148e4 <strspn@plt+0x11bcc>
   157e0:	cmp	r0, #0
   157e4:	blt	157ac <strspn@plt+0x12a94>
   157e8:	sub	r1, r9, #1
   157ec:	str	r1, [sp, #12]
   157f0:	b	1576c <strspn@plt+0x12a54>
   157f4:	ldr	r0, [sp, #16]
   157f8:	bl	156ac <strspn@plt+0x12994>
   157fc:	cmp	r0, #0
   15800:	bne	15798 <strspn@plt+0x12a80>
   15804:	mvn	r0, #73	; 0x49
   15808:	b	157ac <strspn@plt+0x12a94>
   1580c:	bl	2838 <__stack_chk_fail@plt>
   15810:	ldr	r0, [pc, #64]	; 15858 <strspn@plt+0x12b40>
   15814:	movw	r2, #4935	; 0x1347
   15818:	ldr	r1, [pc, #60]	; 1585c <strspn@plt+0x12b44>
   1581c:	ldr	r3, [pc, #60]	; 15860 <strspn@plt+0x12b48>
   15820:	add	r0, pc, r0
   15824:	add	r1, pc, r1
   15828:	add	r3, pc, r3
   1582c:	bl	32874 <strspn@plt+0x2fb5c>
   15830:	ldr	r0, [pc, #44]	; 15864 <strspn@plt+0x12b4c>
   15834:	movw	r2, #4934	; 0x1346
   15838:	ldr	r1, [pc, #40]	; 15868 <strspn@plt+0x12b50>
   1583c:	ldr	r3, [pc, #40]	; 1586c <strspn@plt+0x12b54>
   15840:	add	r0, pc, r0
   15844:	add	r1, pc, r1
   15848:	add	r3, pc, r3
   1584c:	bl	32874 <strspn@plt+0x2fb5c>
   15850:	andeq	pc, r3, r8, lsl #13
   15854:	andeq	r0, r0, r8, asr #4
   15858:	andeq	r4, r2, r4, ror #1
   1585c:	andeq	r4, r2, r0, ror r0
   15860:	andeq	r3, r2, ip, lsr #27
   15864:	andeq	r8, r2, r0, lsr #14
   15868:	andeq	r4, r2, r0, asr r0
   1586c:	andeq	r3, r2, ip, lsl #27
   15870:	ldr	ip, [pc, #1176]	; 15d10 <strspn@plt+0x12ff8>
   15874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15878:	subs	r7, r0, #0
   1587c:	add	fp, sp, #32
   15880:	ldr	r0, [pc, #1164]	; 15d14 <strspn@plt+0x12ffc>
   15884:	sub	sp, sp, #52	; 0x34
   15888:	add	ip, pc, ip
   1588c:	str	ip, [fp, #-64]	; 0xffffffc0
   15890:	mov	r4, r3
   15894:	mov	r5, r1
   15898:	ldr	r0, [ip, r0]
   1589c:	mov	r6, r2
   158a0:	ldr	r3, [r0]
   158a4:	str	r0, [fp, #-68]	; 0xffffffbc
   158a8:	str	r3, [fp, #-40]	; 0xffffffd8
   158ac:	beq	15cb0 <strspn@plt+0x12f98>
   158b0:	cmp	r1, #0
   158b4:	beq	15c90 <strspn@plt+0x12f78>
   158b8:	cmp	r4, #0
   158bc:	beq	15c70 <strspn@plt+0x12f58>
   158c0:	ldr	r3, [r7, #244]	; 0xf4
   158c4:	ldrb	r3, [r3, #3]
   158c8:	cmp	r3, #2
   158cc:	beq	15cd0 <strspn@plt+0x12fb8>
   158d0:	ldr	r8, [r1]
   158d4:	sub	ip, fp, #52	; 0x34
   158d8:	str	ip, [fp, #-60]	; 0xffffffc4
   158dc:	sub	ip, fp, #44	; 0x2c
   158e0:	str	ip, [fp, #-56]	; 0xffffffc8
   158e4:	sub	ip, fp, #48	; 0x30
   158e8:	str	ip, [fp, #-72]	; 0xffffffb8
   158ec:	cmn	r6, #1
   158f0:	beq	15904 <strspn@plt+0x12bec>
   158f4:	ldr	r3, [r5]
   158f8:	rsb	r3, r8, r3
   158fc:	cmp	r6, r3
   15900:	bls	159a8 <strspn@plt+0x12c90>
   15904:	ldr	sl, [r4]
   15908:	ldrb	r9, [sl]
   1590c:	cmp	r9, #0
   15910:	beq	15c00 <strspn@plt+0x12ee8>
   15914:	cmp	r9, #115	; 0x73
   15918:	beq	15a64 <strspn@plt+0x12d4c>
   1591c:	cmp	r9, #111	; 0x6f
   15920:	beq	15a88 <strspn@plt+0x12d70>
   15924:	cmp	r9, #103	; 0x67
   15928:	beq	15ab4 <strspn@plt+0x12d9c>
   1592c:	mov	r0, r9
   15930:	bl	209a0 <strspn@plt+0x1dc88>
   15934:	subs	r3, r0, #0
   15938:	beq	159c8 <strspn@plt+0x12cb0>
   1593c:	mov	r0, r9
   15940:	bl	20a18 <strspn@plt+0x1dd00>
   15944:	mov	sl, r0
   15948:	mov	r0, r9
   1594c:	bl	20a44 <strspn@plt+0x1dd2c>
   15950:	cmp	sl, #0
   15954:	cmpgt	r0, #0
   15958:	mov	r3, r0
   1595c:	movgt	r2, #0
   15960:	movle	r2, #1
   15964:	ble	15c50 <strspn@plt+0x12f38>
   15968:	str	r2, [sp]
   1596c:	mov	r0, r7
   15970:	mov	r2, sl
   15974:	mov	r1, r5
   15978:	bl	148e4 <strspn@plt+0x11bcc>
   1597c:	cmp	r0, #0
   15980:	blt	159ac <strspn@plt+0x12c94>
   15984:	ldr	r3, [r4]
   15988:	cmn	r6, #1
   1598c:	add	r3, r3, #1
   15990:	str	r3, [r4]
   15994:	beq	15904 <strspn@plt+0x12bec>
   15998:	ldr	r3, [r5]
   1599c:	rsb	r3, r8, r3
   159a0:	cmp	r6, r3
   159a4:	bhi	15904 <strspn@plt+0x12bec>
   159a8:	mov	r0, #0
   159ac:	ldr	ip, [fp, #-68]	; 0xffffffbc
   159b0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   159b4:	ldr	r3, [ip]
   159b8:	cmp	r2, r3
   159bc:	bne	15c2c <strspn@plt+0x12f14>
   159c0:	sub	sp, fp, #32
   159c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   159c8:	cmp	r9, #97	; 0x61
   159cc:	beq	15ad4 <strspn@plt+0x12dbc>
   159d0:	cmp	r9, #118	; 0x76
   159d4:	beq	15bc4 <strspn@plt+0x12eac>
   159d8:	cmp	r9, #114	; 0x72
   159dc:	cmpne	r9, #101	; 0x65
   159e0:	bne	15c08 <strspn@plt+0x12ef0>
   159e4:	mov	r0, sl
   159e8:	sub	r1, fp, #52	; 0x34
   159ec:	bl	207e0 <strspn@plt+0x1dac8>
   159f0:	cmp	r0, #0
   159f4:	blt	159ac <strspn@plt+0x12c94>
   159f8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   159fc:	cmp	r2, #1
   15a00:	bls	15c30 <strspn@plt+0x12f18>
   15a04:	add	r3, r2, #6
   15a08:	mov	sl, sp
   15a0c:	bic	r3, r3, #7
   15a10:	ldr	r1, [r4]
   15a14:	sub	sp, sp, r3
   15a18:	sub	r2, r2, #1
   15a1c:	add	r9, sp, #8
   15a20:	add	r1, r1, #1
   15a24:	mov	r0, r9
   15a28:	bl	2ae4 <strncpy@plt>
   15a2c:	mov	r0, r7
   15a30:	mov	r1, r5
   15a34:	mvn	r2, #0
   15a38:	sub	r3, fp, #44	; 0x2c
   15a3c:	str	r9, [fp, #-44]	; 0xffffffd4
   15a40:	bl	15870 <strspn@plt+0x12b58>
   15a44:	cmp	r0, #0
   15a48:	blt	15c10 <strspn@plt+0x12ef8>
   15a4c:	ldr	r2, [r4]
   15a50:	mov	sp, sl
   15a54:	ldr	r3, [fp, #-52]	; 0xffffffcc
   15a58:	add	r3, r2, r3
   15a5c:	str	r3, [r4]
   15a60:	b	158ec <strspn@plt+0x12bd4>
   15a64:	mov	r1, #0
   15a68:	mov	r0, r7
   15a6c:	str	r1, [sp]
   15a70:	mov	r3, r1
   15a74:	mov	r2, r5
   15a78:	bl	156d4 <strspn@plt+0x129bc>
   15a7c:	cmp	r0, #0
   15a80:	bge	15984 <strspn@plt+0x12c6c>
   15a84:	b	159ac <strspn@plt+0x12c94>
   15a88:	ldr	ip, [fp, #-64]	; 0xffffffc0
   15a8c:	mov	r3, #0
   15a90:	ldr	r1, [pc, #640]	; 15d18 <strspn@plt+0x13000>
   15a94:	mov	r0, r7
   15a98:	mov	r2, r5
   15a9c:	ldr	r1, [ip, r1]
   15aa0:	str	r3, [sp]
   15aa4:	bl	156d4 <strspn@plt+0x129bc>
   15aa8:	cmp	r0, #0
   15aac:	bge	15984 <strspn@plt+0x12c6c>
   15ab0:	b	159ac <strspn@plt+0x12c94>
   15ab4:	mov	r2, #0
   15ab8:	mov	r0, r7
   15abc:	mov	r3, r2
   15ac0:	mov	r1, r5
   15ac4:	bl	15544 <strspn@plt+0x1282c>
   15ac8:	cmp	r0, #0
   15acc:	bge	15984 <strspn@plt+0x12c6c>
   15ad0:	b	159ac <strspn@plt+0x12c94>
   15ad4:	add	r0, sl, #1
   15ad8:	sub	r1, fp, #52	; 0x34
   15adc:	str	r3, [fp, #-76]	; 0xffffffb4
   15ae0:	bl	207e0 <strspn@plt+0x1dac8>
   15ae4:	ldr	r3, [fp, #-76]	; 0xffffffb4
   15ae8:	cmp	r0, #0
   15aec:	blt	159ac <strspn@plt+0x12c94>
   15af0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15af4:	cmp	r2, #0
   15af8:	beq	15cf0 <strspn@plt+0x12fd8>
   15afc:	add	r0, r2, #6
   15b00:	mov	r9, sp
   15b04:	bic	r0, r0, #7
   15b08:	ldr	r1, [r4]
   15b0c:	sub	sp, sp, r0
   15b10:	sub	r2, r2, #1
   15b14:	add	sl, sp, #8
   15b18:	add	r1, r1, #1
   15b1c:	str	r3, [fp, #-76]	; 0xffffffb4
   15b20:	mov	r0, sl
   15b24:	bl	2ae4 <strncpy@plt>
   15b28:	ldrb	r0, [sp, #8]
   15b2c:	str	sl, [fp, #-48]	; 0xffffffd0
   15b30:	bl	20a18 <strspn@plt+0x1dd00>
   15b34:	ldr	r3, [fp, #-76]	; 0xffffffb4
   15b38:	subs	sl, r0, #0
   15b3c:	blt	15c24 <strspn@plt+0x12f0c>
   15b40:	mov	r2, r3
   15b44:	mov	r0, r7
   15b48:	mov	r1, r5
   15b4c:	sub	r3, fp, #44	; 0x2c
   15b50:	bl	14bb8 <strspn@plt+0x11ea0>
   15b54:	cmp	r0, #0
   15b58:	blt	15c1c <strspn@plt+0x12f04>
   15b5c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15b60:	cmp	r3, #67108864	; 0x4000000
   15b64:	bhi	15c18 <strspn@plt+0x12f00>
   15b68:	mov	r1, #0
   15b6c:	mov	r2, sl
   15b70:	str	r1, [sp]
   15b74:	mov	r0, r7
   15b78:	mov	r1, r5
   15b7c:	mov	r3, #0
   15b80:	bl	148e4 <strspn@plt+0x11bcc>
   15b84:	cmp	r0, #0
   15b88:	blt	15c1c <strspn@plt+0x12f04>
   15b8c:	mov	r0, r7
   15b90:	mov	r1, r5
   15b94:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15b98:	sub	r3, fp, #48	; 0x30
   15b9c:	bl	15870 <strspn@plt+0x12b58>
   15ba0:	cmp	r0, #0
   15ba4:	blt	15c1c <strspn@plt+0x12f04>
   15ba8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   15bac:	mov	sp, r9
   15bb0:	ldr	r2, [r4]
   15bb4:	add	r3, r3, #1
   15bb8:	add	r3, r2, r3
   15bbc:	str	r3, [r4]
   15bc0:	b	158ec <strspn@plt+0x12bd4>
   15bc4:	mov	r2, r3
   15bc8:	mov	r0, r7
   15bcc:	mov	r1, r5
   15bd0:	sub	r3, fp, #44	; 0x2c
   15bd4:	bl	15544 <strspn@plt+0x1282c>
   15bd8:	cmp	r0, #0
   15bdc:	blt	159ac <strspn@plt+0x12c94>
   15be0:	mov	r0, r7
   15be4:	mov	r1, r5
   15be8:	mvn	r2, #0
   15bec:	sub	r3, fp, #44	; 0x2c
   15bf0:	bl	15870 <strspn@plt+0x12b58>
   15bf4:	cmp	r0, #0
   15bf8:	bge	15984 <strspn@plt+0x12c6c>
   15bfc:	b	159ac <strspn@plt+0x12c94>
   15c00:	mov	r0, r9
   15c04:	b	159ac <strspn@plt+0x12c94>
   15c08:	mvn	r0, #21
   15c0c:	b	159ac <strspn@plt+0x12c94>
   15c10:	mov	sp, sl
   15c14:	b	159ac <strspn@plt+0x12c94>
   15c18:	mvn	r0, #73	; 0x49
   15c1c:	mov	sp, r9
   15c20:	b	159ac <strspn@plt+0x12c94>
   15c24:	mov	r0, sl
   15c28:	b	15c1c <strspn@plt+0x12f04>
   15c2c:	bl	2838 <__stack_chk_fail@plt>
   15c30:	ldr	r0, [pc, #228]	; 15d1c <strspn@plt+0x13004>
   15c34:	movw	r2, #5138	; 0x1412
   15c38:	ldr	r1, [pc, #224]	; 15d20 <strspn@plt+0x13008>
   15c3c:	ldr	r3, [pc, #224]	; 15d24 <strspn@plt+0x1300c>
   15c40:	add	r0, pc, r0
   15c44:	add	r1, pc, r1
   15c48:	add	r3, pc, r3
   15c4c:	bl	32874 <strspn@plt+0x2fb5c>
   15c50:	ldr	r0, [pc, #208]	; 15d28 <strspn@plt+0x13010>
   15c54:	movw	r2, #5074	; 0x13d2
   15c58:	ldr	r1, [pc, #204]	; 15d2c <strspn@plt+0x13014>
   15c5c:	ldr	r3, [pc, #204]	; 15d30 <strspn@plt+0x13018>
   15c60:	add	r0, pc, r0
   15c64:	add	r1, pc, r1
   15c68:	add	r3, pc, r3
   15c6c:	bl	32874 <strspn@plt+0x2fb5c>
   15c70:	ldr	r0, [pc, #188]	; 15d34 <strspn@plt+0x1301c>
   15c74:	movw	r2, #5028	; 0x13a4
   15c78:	ldr	r1, [pc, #184]	; 15d38 <strspn@plt+0x13020>
   15c7c:	ldr	r3, [pc, #184]	; 15d3c <strspn@plt+0x13024>
   15c80:	add	r0, pc, r0
   15c84:	add	r1, pc, r1
   15c88:	add	r3, pc, r3
   15c8c:	bl	32874 <strspn@plt+0x2fb5c>
   15c90:	ldr	r0, [pc, #168]	; 15d40 <strspn@plt+0x13028>
   15c94:	movw	r2, #5027	; 0x13a3
   15c98:	ldr	r1, [pc, #164]	; 15d44 <strspn@plt+0x1302c>
   15c9c:	ldr	r3, [pc, #164]	; 15d48 <strspn@plt+0x13030>
   15ca0:	add	r0, pc, r0
   15ca4:	add	r1, pc, r1
   15ca8:	add	r3, pc, r3
   15cac:	bl	32874 <strspn@plt+0x2fb5c>
   15cb0:	ldr	r0, [pc, #148]	; 15d4c <strspn@plt+0x13034>
   15cb4:	movw	r2, #5026	; 0x13a2
   15cb8:	ldr	r1, [pc, #144]	; 15d50 <strspn@plt+0x13038>
   15cbc:	ldr	r3, [pc, #144]	; 15d54 <strspn@plt+0x1303c>
   15cc0:	add	r0, pc, r0
   15cc4:	add	r1, pc, r1
   15cc8:	add	r3, pc, r3
   15ccc:	bl	32874 <strspn@plt+0x2fb5c>
   15cd0:	ldr	r0, [pc, #128]	; 15d58 <strspn@plt+0x13040>
   15cd4:	movw	r2, #5029	; 0x13a5
   15cd8:	ldr	r1, [pc, #124]	; 15d5c <strspn@plt+0x13044>
   15cdc:	ldr	r3, [pc, #124]	; 15d60 <strspn@plt+0x13048>
   15ce0:	add	r0, pc, r0
   15ce4:	add	r1, pc, r1
   15ce8:	add	r3, pc, r3
   15cec:	bl	32874 <strspn@plt+0x2fb5c>
   15cf0:	ldr	r0, [pc, #108]	; 15d64 <strspn@plt+0x1304c>
   15cf4:	movw	r2, #5088	; 0x13e0
   15cf8:	ldr	r1, [pc, #104]	; 15d68 <strspn@plt+0x13050>
   15cfc:	ldr	r3, [pc, #104]	; 15d6c <strspn@plt+0x13054>
   15d00:	add	r0, pc, r0
   15d04:	add	r1, pc, r1
   15d08:	add	r3, pc, r3
   15d0c:	bl	32874 <strspn@plt+0x2fb5c>
   15d10:	andeq	pc, r3, ip, ror #9
   15d14:	andeq	r0, r0, r8, asr #4
   15d18:	andeq	r0, r0, ip, asr #4
   15d1c:	andeq	r3, r2, ip, asr #27
   15d20:	andeq	r3, r2, r0, asr ip
   15d24:	muleq	r2, r8, r5
   15d28:	muleq	r2, r0, sp
   15d2c:	andeq	r3, r2, r0, lsr ip
   15d30:	andeq	r4, r2, r8, ror r5
   15d34:	andeq	r3, r2, r8, asr #26
   15d38:	andeq	r3, r2, r0, lsl ip
   15d3c:	andeq	r4, r2, r8, asr r5
   15d40:	andeq	r3, r2, r4, ror #24
   15d44:	strdeq	r3, [r2], -r0
   15d48:	andeq	r4, r2, r8, lsr r5
   15d4c:	andeq	r8, r2, r0, lsr #5
   15d50:	ldrdeq	r3, [r2], -r0
   15d54:	andeq	r4, r2, r8, lsl r5
   15d58:	strdeq	r3, [r2], -r4
   15d5c:			; <UNDEFINED> instruction: 0x00023bb0
   15d60:	strdeq	r4, [r2], -r8
   15d64:	andeq	r3, r2, r4, lsl #26
   15d68:	muleq	r2, r0, fp
   15d6c:	ldrdeq	r4, [r2], -r8
   15d70:	push	{r4, r5, r6, lr}
   15d74:	subs	r4, r0, #0
   15d78:	ldr	r5, [sp, #16]
   15d7c:	beq	15e50 <strspn@plt+0x13138>
   15d80:	cmp	r2, #0
   15d84:	beq	15e30 <strspn@plt+0x13118>
   15d88:	cmp	r3, #0
   15d8c:	beq	15e10 <strspn@plt+0x130f8>
   15d90:	cmp	r5, #0
   15d94:	beq	15df0 <strspn@plt+0x130d8>
   15d98:	ldr	ip, [r1]
   15d9c:	cmp	ip, #0
   15da0:	beq	15de8 <strspn@plt+0x130d0>
   15da4:	sub	r6, ip, #1
   15da8:	str	r6, [r1]
   15dac:	mov	r0, #1
   15db0:	add	r6, r6, r6, lsl #1
   15db4:	ldr	ip, [r4, r6, lsl #2]
   15db8:	str	ip, [r2]
   15dbc:	ldr	r2, [r1]
   15dc0:	add	r2, r2, r2, lsl #1
   15dc4:	add	r2, r4, r2, lsl #2
   15dc8:	ldr	r2, [r2, #4]
   15dcc:	str	r2, [r3]
   15dd0:	ldr	r3, [r1]
   15dd4:	add	r3, r3, r3, lsl #1
   15dd8:	add	r4, r4, r3, lsl #2
   15ddc:	ldr	r3, [r4, #8]
   15de0:	str	r3, [r5]
   15de4:	pop	{r4, r5, r6, pc}
   15de8:	mov	r0, ip
   15dec:	pop	{r4, r5, r6, pc}
   15df0:	ldr	r0, [pc, #120]	; 15e70 <strspn@plt+0x13158>
   15df4:	movw	r2, #2345	; 0x929
   15df8:	ldr	r1, [pc, #116]	; 15e74 <strspn@plt+0x1315c>
   15dfc:	ldr	r3, [pc, #116]	; 15e78 <strspn@plt+0x13160>
   15e00:	add	r0, pc, r0
   15e04:	add	r1, pc, r1
   15e08:	add	r3, pc, r3
   15e0c:	bl	32874 <strspn@plt+0x2fb5c>
   15e10:	ldr	r0, [pc, #100]	; 15e7c <strspn@plt+0x13164>
   15e14:	movw	r2, #2344	; 0x928
   15e18:	ldr	r1, [pc, #96]	; 15e80 <strspn@plt+0x13168>
   15e1c:	ldr	r3, [pc, #96]	; 15e84 <strspn@plt+0x1316c>
   15e20:	add	r0, pc, r0
   15e24:	add	r1, pc, r1
   15e28:	add	r3, pc, r3
   15e2c:	bl	32874 <strspn@plt+0x2fb5c>
   15e30:	ldr	r0, [pc, #80]	; 15e88 <strspn@plt+0x13170>
   15e34:	movw	r2, #2343	; 0x927
   15e38:	ldr	r1, [pc, #76]	; 15e8c <strspn@plt+0x13174>
   15e3c:	ldr	r3, [pc, #76]	; 15e90 <strspn@plt+0x13178>
   15e40:	add	r0, pc, r0
   15e44:	add	r1, pc, r1
   15e48:	add	r3, pc, r3
   15e4c:	bl	32874 <strspn@plt+0x2fb5c>
   15e50:	ldr	r0, [pc, #60]	; 15e94 <strspn@plt+0x1317c>
   15e54:	movw	r2, #2341	; 0x925
   15e58:	ldr	r1, [pc, #56]	; 15e98 <strspn@plt+0x13180>
   15e5c:	ldr	r3, [pc, #56]	; 15e9c <strspn@plt+0x13184>
   15e60:	add	r0, pc, r0
   15e64:	add	r1, pc, r1
   15e68:	add	r3, pc, r3
   15e6c:	bl	32874 <strspn@plt+0x2fb5c>
   15e70:	andeq	r3, r2, r0, lsr ip
   15e74:	muleq	r2, r0, sl
   15e78:	andeq	r4, r2, r8, lsr r3
   15e7c:	andeq	r3, r2, r4, lsl #24
   15e80:	andeq	r3, r2, r0, ror sl
   15e84:	andeq	r4, r2, r8, lsl r3
   15e88:	ldrdeq	r3, [r2], -ip
   15e8c:	andeq	r3, r2, r0, asr sl
   15e90:	strdeq	r4, [r2], -r8
   15e94:			; <UNDEFINED> instruction: 0x00023bb4
   15e98:	andeq	r3, r2, r0, lsr sl
   15e9c:	ldrdeq	r4, [r2], -r8
   15ea0:	push	{r4, lr}
   15ea4:	subs	r4, r0, #0
   15ea8:	beq	15f00 <strspn@plt+0x131e8>
   15eac:	ldr	ip, [r1]
   15eb0:	cmp	ip, #127	; 0x7f
   15eb4:	bhi	15ef8 <strspn@plt+0x131e0>
   15eb8:	add	ip, ip, ip, lsl #1
   15ebc:	mov	r0, #0
   15ec0:	str	r2, [r4, ip, lsl #2]
   15ec4:	ldr	r2, [r1]
   15ec8:	add	r2, r2, r2, lsl #1
   15ecc:	add	r2, r4, r2, lsl #2
   15ed0:	str	r3, [r2, #4]
   15ed4:	ldr	r3, [r1]
   15ed8:	add	r3, r3, r3, lsl #1
   15edc:	add	r4, r4, r3, lsl #2
   15ee0:	ldr	r3, [sp, #8]
   15ee4:	str	r3, [r4, #8]
   15ee8:	ldr	r3, [r1]
   15eec:	add	r3, r3, #1
   15ef0:	str	r3, [r1]
   15ef4:	pop	{r4, pc}
   15ef8:	mvn	r0, #21
   15efc:	pop	{r4, pc}
   15f00:	ldr	r0, [pc, #24]	; 15f20 <strspn@plt+0x13208>
   15f04:	movw	r2, #2326	; 0x916
   15f08:	ldr	r1, [pc, #20]	; 15f24 <strspn@plt+0x1320c>
   15f0c:	ldr	r3, [pc, #20]	; 15f28 <strspn@plt+0x13210>
   15f10:	add	r0, pc, r0
   15f14:	add	r1, pc, r1
   15f18:	add	r3, pc, r3
   15f1c:	bl	32874 <strspn@plt+0x2fb5c>
   15f20:	andeq	r3, r2, r4, lsl #22
   15f24:	andeq	r3, r2, r0, lsl #19
   15f28:	ldrdeq	r3, [r2], -r0
   15f2c:	subs	r1, r0, #0
   15f30:	push	{r4, r5, lr}
   15f34:	mov	r4, r2
   15f38:	sub	sp, sp, #12
   15f3c:	mov	r5, r3
   15f40:	beq	15fc4 <strspn@plt+0x132ac>
   15f44:	ldr	r3, [r1, #244]	; 0xf4
   15f48:	ldrb	r3, [r3, #3]
   15f4c:	cmp	r3, #2
   15f50:	beq	15f88 <strspn@plt+0x13270>
   15f54:	mvn	r2, #0
   15f58:	mov	r3, #0
   15f5c:	cmp	r5, r3
   15f60:	cmpeq	r4, r2
   15f64:	bhi	15f80 <strspn@plt+0x13268>
   15f68:	str	r4, [sp]
   15f6c:	mov	r2, #5
   15f70:	mov	r3, #0
   15f74:	bl	15008 <strspn@plt+0x122f0>
   15f78:	add	sp, sp, #12
   15f7c:	pop	{r4, r5, pc}
   15f80:	mvn	r0, #94	; 0x5e
   15f84:	b	15f78 <strspn@plt+0x13260>
   15f88:	mov	r2, #18
   15f8c:	mov	r3, #1
   15f90:	mov	r1, #8
   15f94:	bl	13e8c <strspn@plt+0x11174>
   15f98:	subs	r1, r0, #0
   15f9c:	strdne	r4, [r1, #8]
   15fa0:	movne	r0, #0
   15fa4:	movne	r2, #5
   15fa8:	movne	r3, #0
   15fac:	movne	ip, #116	; 0x74
   15fb0:	strbne	r0, [r1, #16]
   15fb4:	mvneq	r0, #11
   15fb8:	strdne	r2, [r1]
   15fbc:	strbne	ip, [r1, #17]
   15fc0:	b	15f78 <strspn@plt+0x13260>
   15fc4:	ldr	r0, [pc, #24]	; 15fe4 <strspn@plt+0x132cc>
   15fc8:	movw	r2, #437	; 0x1b5
   15fcc:	ldr	r1, [pc, #20]	; 15fe8 <strspn@plt+0x132d0>
   15fd0:	ldr	r3, [pc, #20]	; 15fec <strspn@plt+0x132d4>
   15fd4:	add	r0, pc, r0
   15fd8:	add	r1, pc, r1
   15fdc:	add	r3, pc, r3
   15fe0:	bl	32874 <strspn@plt+0x2fb5c>
   15fe4:	andeq	r7, r2, ip, lsl #31
   15fe8:			; <UNDEFINED> instruction: 0x000238bc
   15fec:	andeq	r3, r2, r8, asr #16
   15ff0:	push	{r4, r5, r6, r7, r8, lr}
   15ff4:	subs	r7, r0, #0
   15ff8:	sub	sp, sp, #16
   15ffc:	mov	r8, r2
   16000:	beq	161c4 <strspn@plt+0x134ac>
   16004:	ldrb	r3, [r7, #240]	; 0xf0
   16008:	tst	r3, #1
   1600c:	beq	1619c <strspn@plt+0x13484>
   16010:	ldr	r3, [r7, #244]	; 0xf4
   16014:	ldrb	r3, [r3, #1]
   16018:	cmp	r3, #1
   1601c:	bne	16174 <strspn@plt+0x1345c>
   16020:	ldr	r0, [r7, #4]
   16024:	ldr	r3, [r0, #4]
   16028:	cmp	r3, #0
   1602c:	beq	1614c <strspn@plt+0x13434>
   16030:	cmp	r2, #0
   16034:	beq	161ec <strspn@plt+0x134d4>
   16038:	bl	14a0c <strspn@plt+0x11cf4>
   1603c:	subs	r6, r0, #0
   16040:	beq	16144 <strspn@plt+0x1342c>
   16044:	ldr	r3, [r6, #244]	; 0xf4
   16048:	ldrb	r2, [r3, #2]
   1604c:	orr	r2, r2, #1
   16050:	strb	r2, [r3, #2]
   16054:	ldr	r3, [r7, #244]	; 0xf4
   16058:	ldrb	r2, [r3, #3]
   1605c:	cmp	r2, #2
   16060:	ldrb	r2, [r3]
   16064:	beq	16118 <strspn@plt+0x13400>
   16068:	cmp	r2, #108	; 0x6c
   1606c:	ldr	r4, [r3, #8]
   16070:	ldreq	r4, [r3, #8]
   16074:	revne	r4, r4
   16078:	mov	r5, #0
   1607c:	orrs	r3, r4, r5
   16080:	strd	r4, [r6, #8]
   16084:	beq	1613c <strspn@plt+0x13424>
   16088:	mov	r2, r4
   1608c:	mov	r3, r5
   16090:	mov	r0, r6
   16094:	bl	15f2c <strspn@plt+0x13214>
   16098:	subs	r4, r0, #0
   1609c:	blt	16104 <strspn@plt+0x133ec>
   160a0:	ldr	r3, [r7, #32]
   160a4:	cmp	r3, #0
   160a8:	beq	160d8 <strspn@plt+0x133c0>
   160ac:	str	r3, [sp, #4]
   160b0:	mov	r2, #115	; 0x73
   160b4:	add	r3, r6, #28
   160b8:	str	r2, [sp]
   160bc:	str	r3, [sp, #8]
   160c0:	mov	r0, r6
   160c4:	mov	r2, #6
   160c8:	mov	r3, #0
   160cc:	bl	141f8 <strspn@plt+0x114e0>
   160d0:	subs	r4, r0, #0
   160d4:	blt	16104 <strspn@plt+0x133ec>
   160d8:	ldr	r2, [r7, #244]	; 0xf4
   160dc:	mov	r0, #0
   160e0:	ldrb	r3, [r6, #240]	; 0xf0
   160e4:	ldrb	r2, [r2, #2]
   160e8:	bfi	r3, r2, #1, #1
   160ec:	strb	r3, [r6, #240]	; 0xf0
   160f0:	ldr	r3, [r7, #440]	; 0x1b8
   160f4:	str	r3, [r6, #440]	; 0x1b8
   160f8:	str	r6, [r8]
   160fc:	add	sp, sp, #16
   16100:	pop	{r4, r5, r6, r7, r8, pc}
   16104:	mov	r0, r6
   16108:	bl	14d44 <strspn@plt+0x1202c>
   1610c:	mov	r0, r4
   16110:	add	sp, sp, #16
   16114:	pop	{r4, r5, r6, r7, r8, pc}
   16118:	cmp	r2, #108	; 0x6c
   1611c:	ldr	r1, [r3, #8]
   16120:	ldr	r2, [r3, #12]
   16124:	revne	r4, r2
   16128:	revne	r5, r1
   1612c:	bne	1607c <strspn@plt+0x13364>
   16130:	ldr	r4, [r3, #8]
   16134:	ldr	r5, [r3, #12]
   16138:	b	1607c <strspn@plt+0x13364>
   1613c:	mvn	r0, #94	; 0x5e
   16140:	b	160fc <strspn@plt+0x133e4>
   16144:	mvn	r0, #11
   16148:	b	160fc <strspn@plt+0x133e4>
   1614c:	ldr	r0, [pc, #192]	; 16214 <strspn@plt+0x134fc>
   16150:	movw	r2, #761	; 0x2f9
   16154:	ldr	r1, [pc, #188]	; 16218 <strspn@plt+0x13500>
   16158:	ldr	r3, [pc, #188]	; 1621c <strspn@plt+0x13504>
   1615c:	add	r0, pc, r0
   16160:	add	r1, pc, r1
   16164:	add	r3, pc, r3
   16168:	bl	32b64 <strspn@plt+0x2fe4c>
   1616c:	mvn	r0, #106	; 0x6a
   16170:	b	160fc <strspn@plt+0x133e4>
   16174:	ldr	r0, [pc, #164]	; 16220 <strspn@plt+0x13508>
   16178:	mov	r2, #760	; 0x2f8
   1617c:	ldr	r1, [pc, #160]	; 16224 <strspn@plt+0x1350c>
   16180:	ldr	r3, [pc, #160]	; 16228 <strspn@plt+0x13510>
   16184:	add	r0, pc, r0
   16188:	add	r1, pc, r1
   1618c:	add	r3, pc, r3
   16190:	bl	32b64 <strspn@plt+0x2fe4c>
   16194:	mvn	r0, #21
   16198:	b	160fc <strspn@plt+0x133e4>
   1619c:	ldr	r0, [pc, #136]	; 1622c <strspn@plt+0x13514>
   161a0:	movw	r2, #759	; 0x2f7
   161a4:	ldr	r1, [pc, #132]	; 16230 <strspn@plt+0x13518>
   161a8:	ldr	r3, [pc, #132]	; 16234 <strspn@plt+0x1351c>
   161ac:	add	r0, pc, r0
   161b0:	add	r1, pc, r1
   161b4:	add	r3, pc, r3
   161b8:	bl	32b64 <strspn@plt+0x2fe4c>
   161bc:	mvn	r0, #0
   161c0:	b	160fc <strspn@plt+0x133e4>
   161c4:	ldr	r0, [pc, #108]	; 16238 <strspn@plt+0x13520>
   161c8:	movw	r2, #758	; 0x2f6
   161cc:	ldr	r1, [pc, #104]	; 1623c <strspn@plt+0x13524>
   161d0:	ldr	r3, [pc, #104]	; 16240 <strspn@plt+0x13528>
   161d4:	add	r0, pc, r0
   161d8:	add	r1, pc, r1
   161dc:	add	r3, pc, r3
   161e0:	bl	32b64 <strspn@plt+0x2fe4c>
   161e4:	mvn	r0, #21
   161e8:	b	160fc <strspn@plt+0x133e4>
   161ec:	ldr	r0, [pc, #80]	; 16244 <strspn@plt+0x1352c>
   161f0:	movw	r2, #762	; 0x2fa
   161f4:	ldr	r1, [pc, #76]	; 16248 <strspn@plt+0x13530>
   161f8:	ldr	r3, [pc, #76]	; 1624c <strspn@plt+0x13534>
   161fc:	add	r0, pc, r0
   16200:	add	r1, pc, r1
   16204:	add	r3, pc, r3
   16208:	bl	32b64 <strspn@plt+0x2fe4c>
   1620c:	mvn	r0, #21
   16210:	b	160fc <strspn@plt+0x133e4>
   16214:	andeq	r3, r2, r8, lsr #18
   16218:	andeq	r3, r2, r4, lsr r7
   1621c:			; <UNDEFINED> instruction: 0x000233b0
   16220:	andeq	r3, r2, ip, asr #17
   16224:	andeq	r3, r2, ip, lsl #14
   16228:	andeq	r3, r2, r8, lsl #7
   1622c:	muleq	r2, r4, r8
   16230:	andeq	r3, r2, r4, ror #13
   16234:	andeq	r3, r2, r0, ror #6
   16238:	andeq	r3, r2, r4, ror #16
   1623c:			; <UNDEFINED> instruction: 0x000236bc
   16240:	andeq	r3, r2, r8, lsr r3
   16244:	andeq	r7, r2, r4, ror #26
   16248:	muleq	r2, r4, r6
   1624c:	andeq	r3, r2, r0, lsl r3
   16250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16254:	cmp	r0, #0
   16258:	sub	sp, sp, #20
   1625c:	mov	sl, r1
   16260:	mov	r9, r2
   16264:	mov	r8, r3
   16268:	str	r0, [sp, #12]
   1626c:	ldr	r5, [sp, #56]	; 0x38
   16270:	ldr	r6, [sp, #60]	; 0x3c
   16274:	ldr	r7, [sp, #72]	; 0x48
   16278:	beq	16628 <strspn@plt+0x13910>
   1627c:	rsbs	r4, r1, #1
   16280:	movcc	r4, #0
   16284:	cmp	r2, #0
   16288:	moveq	r4, #0
   1628c:	cmp	r4, #0
   16290:	bne	16604 <strspn@plt+0x138ec>
   16294:	rsbs	fp, r3, #1
   16298:	movcc	fp, #0
   1629c:	cmp	r5, #0
   162a0:	moveq	fp, #0
   162a4:	cmp	fp, #0
   162a8:	bne	165dc <strspn@plt+0x138c4>
   162ac:	ldr	r1, [sp, #64]	; 0x40
   162b0:	ldr	r2, [sp, #68]	; 0x44
   162b4:	rsbs	r4, r1, #1
   162b8:	movcc	r4, #0
   162bc:	cmp	r2, #0
   162c0:	moveq	r4, #0
   162c4:	cmp	r4, #0
   162c8:	bne	165b8 <strspn@plt+0x138a0>
   162cc:	ldr	r3, [sp, #84]	; 0x54
   162d0:	cmp	r3, #0
   162d4:	beq	16580 <strspn@plt+0x13868>
   162d8:	cmp	r9, #15
   162dc:	bls	16300 <strspn@plt+0x135e8>
   162e0:	cmp	r9, r6
   162e4:	bhi	16300 <strspn@plt+0x135e8>
   162e8:	cmp	r5, r6
   162ec:	bhi	16300 <strspn@plt+0x135e8>
   162f0:	ldrb	r3, [sl, #3]
   162f4:	sub	r3, r3, #1
   162f8:	cmp	r3, #1
   162fc:	bls	16318 <strspn@plt+0x13600>
   16300:	mvn	r5, #73	; 0x49
   16304:	mov	r0, r4
   16308:	bl	2778 <free@plt>
   1630c:	mov	r0, r5
   16310:	add	sp, sp, #20
   16314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16318:	ldrb	r3, [sl, #1]
   1631c:	cmp	r3, #0
   16320:	beq	16338 <strspn@plt+0x13620>
   16324:	ldrb	r3, [sl]
   16328:	cmp	r3, #108	; 0x6c
   1632c:	beq	16340 <strspn@plt+0x13628>
   16330:	cmp	r3, #66	; 0x42
   16334:	beq	16340 <strspn@plt+0x13628>
   16338:	mov	r4, #0
   1633c:	b	16300 <strspn@plt+0x135e8>
   16340:	ldr	r1, [sp, #80]	; 0x50
   16344:	ldr	r2, [sp, #76]	; 0x4c
   16348:	add	r3, r1, #3
   1634c:	bic	r3, r3, #3
   16350:	cmp	r2, #0
   16354:	add	r3, r3, #560	; 0x230
   16358:	str	r3, [sp, #4]
   1635c:	moveq	r0, r3
   16360:	beq	16380 <strspn@plt+0x13668>
   16364:	ldr	r0, [sp, #76]	; 0x4c
   16368:	bl	2a54 <strlen@plt>
   1636c:	ldr	r1, [sp, #4]
   16370:	str	r0, [sp, #8]
   16374:	add	r0, r1, #1
   16378:	ldr	r2, [sp, #8]
   1637c:	add	r0, r0, r2
   16380:	mov	r1, #1
   16384:	bl	26c4 <calloc@plt>
   16388:	subs	r4, r0, #0
   1638c:	beq	16578 <strspn@plt+0x13860>
   16390:	ldrb	r3, [r4, #240]	; 0xf0
   16394:	str	sl, [r4, #244]	; 0xf4
   16398:	orr	r2, r3, #1
   1639c:	str	r9, [r4, #252]	; 0xfc
   163a0:	mov	r3, #1
   163a4:	str	r8, [r4, #248]	; 0xf8
   163a8:	str	r5, [r4, #256]	; 0x100
   163ac:	strb	r2, [r4, #240]	; 0xf0
   163b0:	str	r3, [r4]
   163b4:	ldrb	r3, [sl, #3]
   163b8:	cmp	r3, #2
   163bc:	beq	16500 <strspn@plt+0x137e8>
   163c0:	ldr	r3, [sl, #8]
   163c4:	cmp	r3, #0
   163c8:	beq	16300 <strspn@plt+0x135e8>
   163cc:	ldrb	r3, [sl]
   163d0:	ldr	r2, [sl, #12]
   163d4:	cmp	r3, #108	; 0x6c
   163d8:	ldreq	r2, [sl, #12]
   163dc:	revne	r2, r2
   163e0:	str	r2, [r4, #260]	; 0x104
   163e4:	ldrb	r1, [sl]
   163e8:	ldr	r3, [sl, #4]
   163ec:	cmp	r1, #108	; 0x6c
   163f0:	ldreq	r3, [sl, #4]
   163f4:	revne	r3, r3
   163f8:	add	r2, r2, #7
   163fc:	str	r3, [r4, #264]	; 0x108
   16400:	bic	r2, r2, #7
   16404:	add	r2, r2, #16
   16408:	add	r3, r2, r3
   1640c:	cmp	r3, r6
   16410:	bne	16300 <strspn@plt+0x135e8>
   16414:	ldr	r2, [sp, #64]	; 0x40
   16418:	cmp	r7, #0
   1641c:	ldr	r3, [sp, #68]	; 0x44
   16420:	str	r2, [r4, #336]	; 0x150
   16424:	str	r3, [r4, #332]	; 0x14c
   16428:	beq	164a4 <strspn@plt+0x1378c>
   1642c:	ldr	r3, [r7]
   16430:	cmp	r3, #0
   16434:	str	r3, [r4, #104]	; 0x68
   16438:	ldr	lr, [r7, #4]
   1643c:	str	lr, [r4, #68]	; 0x44
   16440:	ldr	ip, [r7, #8]
   16444:	str	ip, [r4, #84]	; 0x54
   16448:	ble	16464 <strspn@plt+0x1374c>
   1644c:	ldrd	r2, [r4, #56]	; 0x38
   16450:	mov	r0, #1
   16454:	mov	r1, #0
   16458:	orr	r2, r2, r0
   1645c:	orr	r3, r3, r1
   16460:	strd	r2, [r4, #56]	; 0x38
   16464:	cmn	lr, #1
   16468:	beq	16484 <strspn@plt+0x1376c>
   1646c:	ldrd	r2, [r4, #56]	; 0x38
   16470:	mov	r0, #8
   16474:	mov	r1, #0
   16478:	orr	r2, r2, r0
   1647c:	orr	r3, r3, r1
   16480:	strd	r2, [r4, #56]	; 0x38
   16484:	cmn	ip, #1
   16488:	beq	164a4 <strspn@plt+0x1378c>
   1648c:	ldrd	r2, [r4, #56]	; 0x38
   16490:	mov	r0, #128	; 0x80
   16494:	mov	r1, #0
   16498:	orr	r2, r2, r0
   1649c:	orr	r3, r3, r1
   164a0:	strd	r2, [r4, #56]	; 0x38
   164a4:	ldr	r1, [sp, #76]	; 0x4c
   164a8:	cmp	r1, #0
   164ac:	beq	164e0 <strspn@plt+0x137c8>
   164b0:	ldr	r2, [sp, #4]
   164b4:	ldr	r3, [sp, #8]
   164b8:	add	r0, r4, r2
   164bc:	str	r0, [r4, #168]	; 0xa8
   164c0:	add	r2, r3, #1
   164c4:	bl	27c0 <memcpy@plt>
   164c8:	ldrd	r2, [r4, #56]	; 0x38
   164cc:	mov	r0, #33554432	; 0x2000000
   164d0:	mov	r1, #0
   164d4:	orr	r2, r2, r0
   164d8:	orr	r3, r3, r1
   164dc:	strd	r2, [r4, #56]	; 0x38
   164e0:	ldr	r0, [sp, #12]
   164e4:	bl	6cf0 <strspn@plt+0x3fd8>
   164e8:	ldr	r1, [sp, #84]	; 0x54
   164ec:	str	r0, [r4, #4]
   164f0:	str	r4, [r1]
   164f4:	mov	r4, #0
   164f8:	mov	r5, r4
   164fc:	b	16304 <strspn@plt+0x135ec>
   16500:	ldr	r2, [sl, #8]
   16504:	ldr	r3, [sl, #12]
   16508:	orrs	r1, r2, r3
   1650c:	beq	16300 <strspn@plt+0x135e8>
   16510:	mov	r0, r6
   16514:	mov	r1, #0
   16518:	bl	25610 <strspn@plt+0x228f8>
   1651c:	cmp	r5, r0
   16520:	mov	fp, r0
   16524:	bcc	16300 <strspn@plt+0x135e8>
   16528:	rsb	r0, r0, r5
   1652c:	mov	r1, fp
   16530:	add	r0, r8, r0
   16534:	bl	25638 <strspn@plt+0x22920>
   16538:	add	r3, r0, #7
   1653c:	rsb	fp, fp, r6
   16540:	bic	r3, r3, #7
   16544:	str	r0, [r4, #260]	; 0x104
   16548:	cmp	r3, fp
   1654c:	bhi	16300 <strspn@plt+0x135e8>
   16550:	cmp	r0, #15
   16554:	bls	16300 <strspn@plt+0x135e8>
   16558:	sub	r3, r0, #9
   1655c:	sub	r6, r6, #16
   16560:	bic	r3, r3, #7
   16564:	sub	r0, r0, #16
   16568:	rsb	r6, r3, r6
   1656c:	str	r0, [r4, #260]	; 0x104
   16570:	str	r6, [r4, #264]	; 0x108
   16574:	b	16414 <strspn@plt+0x136fc>
   16578:	mvn	r5, #11
   1657c:	b	16304 <strspn@plt+0x135ec>
   16580:	ldr	r0, [pc, #200]	; 16650 <strspn@plt+0x13938>
   16584:	mov	r2, #472	; 0x1d8
   16588:	ldr	r1, [pc, #196]	; 16654 <strspn@plt+0x1393c>
   1658c:	ldr	r3, [pc, #196]	; 16658 <strspn@plt+0x13940>
   16590:	add	r0, pc, r0
   16594:	add	r1, pc, r1
   16598:	add	r3, pc, r3
   1659c:	bl	32874 <strspn@plt+0x2fb5c>
   165a0:	mov	r5, r0
   165a4:	mov	r4, #0
   165a8:	mov	r0, r4
   165ac:	bl	2778 <free@plt>
   165b0:	mov	r0, r5
   165b4:	bl	2cb8 <_Unwind_Resume@plt>
   165b8:	ldr	r0, [pc, #156]	; 1665c <strspn@plt+0x13944>
   165bc:	movw	r2, #471	; 0x1d7
   165c0:	ldr	r1, [pc, #152]	; 16660 <strspn@plt+0x13948>
   165c4:	ldr	r3, [pc, #152]	; 16664 <strspn@plt+0x1394c>
   165c8:	add	r0, pc, r0
   165cc:	add	r1, pc, r1
   165d0:	add	r3, pc, r3
   165d4:	bl	32874 <strspn@plt+0x2fb5c>
   165d8:	b	165a0 <strspn@plt+0x13888>
   165dc:	ldr	r0, [pc, #132]	; 16668 <strspn@plt+0x13950>
   165e0:	movw	r2, #470	; 0x1d6
   165e4:	ldr	r1, [pc, #128]	; 1666c <strspn@plt+0x13954>
   165e8:	ldr	r3, [pc, #128]	; 16670 <strspn@plt+0x13958>
   165ec:	add	r0, pc, r0
   165f0:	add	r1, pc, r1
   165f4:	add	r3, pc, r3
   165f8:	bl	32874 <strspn@plt+0x2fb5c>
   165fc:	mov	r5, r0
   16600:	b	165a8 <strspn@plt+0x13890>
   16604:	ldr	r0, [pc, #104]	; 16674 <strspn@plt+0x1395c>
   16608:	movw	r2, #469	; 0x1d5
   1660c:	ldr	r1, [pc, #100]	; 16678 <strspn@plt+0x13960>
   16610:	ldr	r3, [pc, #100]	; 1667c <strspn@plt+0x13964>
   16614:	add	r0, pc, r0
   16618:	add	r1, pc, r1
   1661c:	add	r3, pc, r3
   16620:	bl	32874 <strspn@plt+0x2fb5c>
   16624:	b	165a0 <strspn@plt+0x13888>
   16628:	ldr	r0, [pc, #80]	; 16680 <strspn@plt+0x13968>
   1662c:	mov	r2, #468	; 0x1d4
   16630:	ldr	r1, [pc, #76]	; 16684 <strspn@plt+0x1396c>
   16634:	ldr	r3, [pc, #76]	; 16688 <strspn@plt+0x13970>
   16638:	add	r0, pc, r0
   1663c:	add	r1, pc, r1
   16640:	add	r3, pc, r3
   16644:	bl	32874 <strspn@plt+0x2fb5c>
   16648:	b	165a0 <strspn@plt+0x13888>
   1664c:	b	165fc <strspn@plt+0x138e4>
   16650:	andeq	r0, r2, r4, asr #8
   16654:	andeq	r3, r2, r0, lsl #6
   16658:	andeq	r2, r2, r0, ror #29
   1665c:	andeq	r3, r2, r4, lsr #10
   16660:	andeq	r3, r2, r8, asr #5
   16664:	andeq	r2, r2, r8, lsr #29
   16668:	ldrdeq	r3, [r2], -ip
   1666c:	andeq	r3, r2, r4, lsr #5
   16670:	andeq	r2, r2, r4, lsl #29
   16674:	muleq	r2, r0, r4
   16678:	andeq	r3, r2, ip, ror r2
   1667c:	andeq	r2, r2, ip, asr lr
   16680:			; <UNDEFINED> instruction: 0x00022ab4
   16684:	andeq	r3, r2, r8, asr r2
   16688:	andeq	r2, r2, r8, lsr lr
   1668c:	push	{r4, r5, r6, r7, r8, r9, lr}
   16690:	subs	r4, r0, #0
   16694:	sub	sp, sp, #20
   16698:	mov	r9, r1
   1669c:	mov	r7, r2
   166a0:	mov	r5, r3
   166a4:	ldr	r6, [sp, #48]	; 0x30
   166a8:	ldr	r8, [sp, #52]	; 0x34
   166ac:	beq	167ec <strspn@plt+0x13ad4>
   166b0:	ldr	r3, [r4, #4]
   166b4:	cmp	r3, #0
   166b8:	beq	1684c <strspn@plt+0x13b34>
   166bc:	cmp	r2, #0
   166c0:	bne	16814 <strspn@plt+0x13afc>
   166c4:	mov	r0, r5
   166c8:	bl	cd44 <strspn@plt+0xa02c>
   166cc:	cmp	r0, #0
   166d0:	beq	168fc <strspn@plt+0x13be4>
   166d4:	cmp	r6, #0
   166d8:	bne	168c4 <strspn@plt+0x13bac>
   166dc:	mov	r0, r8
   166e0:	bl	d058 <strspn@plt+0xa340>
   166e4:	cmp	r0, #0
   166e8:	beq	1689c <strspn@plt+0x13b84>
   166ec:	cmp	r9, #0
   166f0:	beq	16874 <strspn@plt+0x13b5c>
   166f4:	mov	r0, r4
   166f8:	mov	r1, #1
   166fc:	bl	14a0c <strspn@plt+0x11cf4>
   16700:	subs	r4, r0, #0
   16704:	beq	167e4 <strspn@plt+0x13acc>
   16708:	str	r5, [sp, #4]
   1670c:	mov	r2, #111	; 0x6f
   16710:	add	r3, r4, #16
   16714:	str	r2, [sp]
   16718:	str	r3, [sp, #8]
   1671c:	mov	r2, #1
   16720:	mov	r3, #0
   16724:	bl	141f8 <strspn@plt+0x114e0>
   16728:	subs	r5, r0, #0
   1672c:	blt	167d0 <strspn@plt+0x13ab8>
   16730:	str	r8, [sp, #4]
   16734:	add	r3, r4, #24
   16738:	mov	r8, #115	; 0x73
   1673c:	str	r3, [sp, #8]
   16740:	str	r8, [sp]
   16744:	mov	r0, r4
   16748:	mov	r2, #3
   1674c:	mov	r3, #0
   16750:	bl	141f8 <strspn@plt+0x114e0>
   16754:	subs	r5, r0, #0
   16758:	blt	167d0 <strspn@plt+0x13ab8>
   1675c:	cmp	r6, #0
   16760:	beq	1678c <strspn@plt+0x13a74>
   16764:	add	r3, r4, #20
   16768:	str	r8, [sp]
   1676c:	str	r3, [sp, #8]
   16770:	mov	r0, r4
   16774:	str	r6, [sp, #4]
   16778:	mov	r2, #2
   1677c:	mov	r3, #0
   16780:	bl	141f8 <strspn@plt+0x114e0>
   16784:	subs	r5, r0, #0
   16788:	blt	167d0 <strspn@plt+0x13ab8>
   1678c:	cmp	r7, #0
   16790:	beq	167c0 <strspn@plt+0x13aa8>
   16794:	mov	r2, #115	; 0x73
   16798:	add	r3, r4, #28
   1679c:	str	r2, [sp]
   167a0:	mov	r0, r4
   167a4:	str	r3, [sp, #8]
   167a8:	mov	r2, #6
   167ac:	str	r7, [sp, #4]
   167b0:	mov	r3, #0
   167b4:	bl	141f8 <strspn@plt+0x114e0>
   167b8:	subs	r5, r0, #0
   167bc:	blt	167d0 <strspn@plt+0x13ab8>
   167c0:	mov	r0, #0
   167c4:	str	r4, [r9]
   167c8:	add	sp, sp, #20
   167cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   167d0:	mov	r0, r4
   167d4:	bl	14d44 <strspn@plt+0x1202c>
   167d8:	mov	r0, r5
   167dc:	add	sp, sp, #20
   167e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   167e4:	mvn	r0, #11
   167e8:	b	167dc <strspn@plt+0x13ac4>
   167ec:	ldr	r0, [pc, #304]	; 16924 <strspn@plt+0x13c0c>
   167f0:	movw	r2, #711	; 0x2c7
   167f4:	ldr	r1, [pc, #300]	; 16928 <strspn@plt+0x13c10>
   167f8:	ldr	r3, [pc, #300]	; 1692c <strspn@plt+0x13c14>
   167fc:	add	r0, pc, r0
   16800:	add	r1, pc, r1
   16804:	add	r3, pc, r3
   16808:	bl	32b64 <strspn@plt+0x2fe4c>
   1680c:	mvn	r0, #106	; 0x6a
   16810:	b	167dc <strspn@plt+0x13ac4>
   16814:	mov	r0, r2
   16818:	bl	cf64 <strspn@plt+0xa24c>
   1681c:	cmp	r0, #0
   16820:	bne	166c4 <strspn@plt+0x139ac>
   16824:	ldr	r0, [pc, #260]	; 16930 <strspn@plt+0x13c18>
   16828:	movw	r2, #713	; 0x2c9
   1682c:	ldr	r1, [pc, #256]	; 16934 <strspn@plt+0x13c1c>
   16830:	ldr	r3, [pc, #256]	; 16938 <strspn@plt+0x13c20>
   16834:	add	r0, pc, r0
   16838:	add	r1, pc, r1
   1683c:	add	r3, pc, r3
   16840:	bl	32b64 <strspn@plt+0x2fe4c>
   16844:	mvn	r0, #21
   16848:	b	167dc <strspn@plt+0x13ac4>
   1684c:	ldr	r0, [pc, #232]	; 1693c <strspn@plt+0x13c24>
   16850:	mov	r2, #712	; 0x2c8
   16854:	ldr	r1, [pc, #228]	; 16940 <strspn@plt+0x13c28>
   16858:	ldr	r3, [pc, #228]	; 16944 <strspn@plt+0x13c2c>
   1685c:	add	r0, pc, r0
   16860:	add	r1, pc, r1
   16864:	add	r3, pc, r3
   16868:	bl	32b64 <strspn@plt+0x2fe4c>
   1686c:	mvn	r0, #106	; 0x6a
   16870:	b	167dc <strspn@plt+0x13ac4>
   16874:	ldr	r0, [pc, #204]	; 16948 <strspn@plt+0x13c30>
   16878:	movw	r2, #717	; 0x2cd
   1687c:	ldr	r1, [pc, #200]	; 1694c <strspn@plt+0x13c34>
   16880:	ldr	r3, [pc, #200]	; 16950 <strspn@plt+0x13c38>
   16884:	add	r0, pc, r0
   16888:	add	r1, pc, r1
   1688c:	add	r3, pc, r3
   16890:	bl	32b64 <strspn@plt+0x2fe4c>
   16894:	mvn	r0, #21
   16898:	b	167dc <strspn@plt+0x13ac4>
   1689c:	ldr	r0, [pc, #176]	; 16954 <strspn@plt+0x13c3c>
   168a0:	mov	r2, #716	; 0x2cc
   168a4:	ldr	r1, [pc, #172]	; 16958 <strspn@plt+0x13c40>
   168a8:	ldr	r3, [pc, #172]	; 1695c <strspn@plt+0x13c44>
   168ac:	add	r0, pc, r0
   168b0:	add	r1, pc, r1
   168b4:	add	r3, pc, r3
   168b8:	bl	32b64 <strspn@plt+0x2fe4c>
   168bc:	mvn	r0, #21
   168c0:	b	167dc <strspn@plt+0x13ac4>
   168c4:	mov	r0, r6
   168c8:	bl	ce94 <strspn@plt+0xa17c>
   168cc:	cmp	r0, #0
   168d0:	bne	166dc <strspn@plt+0x139c4>
   168d4:	ldr	r0, [pc, #132]	; 16960 <strspn@plt+0x13c48>
   168d8:	movw	r2, #715	; 0x2cb
   168dc:	ldr	r1, [pc, #128]	; 16964 <strspn@plt+0x13c4c>
   168e0:	ldr	r3, [pc, #128]	; 16968 <strspn@plt+0x13c50>
   168e4:	add	r0, pc, r0
   168e8:	add	r1, pc, r1
   168ec:	add	r3, pc, r3
   168f0:	bl	32b64 <strspn@plt+0x2fe4c>
   168f4:	mvn	r0, #21
   168f8:	b	167dc <strspn@plt+0x13ac4>
   168fc:	ldr	r0, [pc, #104]	; 1696c <strspn@plt+0x13c54>
   16900:	movw	r2, #714	; 0x2ca
   16904:	ldr	r1, [pc, #100]	; 16970 <strspn@plt+0x13c58>
   16908:	ldr	r3, [pc, #100]	; 16974 <strspn@plt+0x13c5c>
   1690c:	add	r0, pc, r0
   16910:	add	r1, pc, r1
   16914:	add	r3, pc, r3
   16918:	bl	32b64 <strspn@plt+0x2fe4c>
   1691c:	mvn	r0, #21
   16920:	b	167dc <strspn@plt+0x13ac4>
   16924:	strdeq	r2, [r2], -r0
   16928:	muleq	r2, r4, r0
   1692c:	andeq	r2, r2, r0, ror #23
   16930:	andeq	r3, r2, ip, asr #5
   16934:	andeq	r3, r2, ip, asr r0
   16938:	andeq	r2, r2, r8, lsr #23
   1693c:	andeq	r0, r2, r8, asr #15
   16940:	andeq	r3, r2, r4, lsr r0
   16944:	andeq	r2, r2, r0, lsl #23
   16948:	ldrdeq	r7, [r2], -ip
   1694c:	andeq	r3, r2, ip
   16950:	andeq	r2, r2, r8, asr fp
   16954:			; <UNDEFINED> instruction: 0x000232bc
   16958:	andeq	r2, r2, r4, ror #31
   1695c:	andeq	r2, r2, r0, lsr fp
   16960:	andeq	r3, r2, r0, asr r2
   16964:	andeq	r2, r2, ip, lsr #31
   16968:	strdeq	r2, [r2], -r8
   1696c:			; <UNDEFINED> instruction: 0x000209b0
   16970:	andeq	r2, r2, r4, lsl #31
   16974:	ldrdeq	r2, [r2], -r0
   16978:	mov	r2, r1
   1697c:	mov	r1, #2
   16980:	b	15ff0 <strspn@plt+0x132d8>
   16984:	cmp	r0, #0
   16988:	mov	ip, r1
   1698c:	push	{r3, r4, r5, r6, r7, lr}
   16990:	beq	169e4 <strspn@plt+0x13ccc>
   16994:	cmp	r1, #0
   16998:	beq	16a04 <strspn@plt+0x13cec>
   1699c:	ldrb	r7, [ip, #180]	; 0xb4
   169a0:	mov	r6, #392	; 0x188
   169a4:	ldr	r1, [pc, #120]	; 16a24 <strspn@plt+0x13d0c>
   169a8:	mov	r4, #805306368	; 0x30000000
   169ac:	orr	r7, r7, #2
   169b0:	strb	r7, [ip, #180]	; 0xb4
   169b4:	add	r1, pc, r1
   169b8:	str	r1, [ip, #172]	; 0xac
   169bc:	str	r1, [ip, #32]
   169c0:	mov	r5, #0
   169c4:	ldrd	r0, [r0, r6]
   169c8:	ldrd	r2, [ip, #56]	; 0x38
   169cc:	and	r0, r0, r4
   169d0:	and	r1, r1, r5
   169d4:	orr	r2, r2, r0
   169d8:	orr	r3, r3, r1
   169dc:	strd	r2, [ip, #56]	; 0x38
   169e0:	pop	{r3, r4, r5, r6, r7, pc}
   169e4:	ldr	r0, [pc, #60]	; 16a28 <strspn@plt+0x13d10>
   169e8:	movw	r2, #890	; 0x37a
   169ec:	ldr	r1, [pc, #56]	; 16a2c <strspn@plt+0x13d14>
   169f0:	ldr	r3, [pc, #56]	; 16a30 <strspn@plt+0x13d18>
   169f4:	add	r0, pc, r0
   169f8:	add	r1, pc, r1
   169fc:	add	r3, pc, r3
   16a00:	bl	32874 <strspn@plt+0x2fb5c>
   16a04:	ldr	r0, [pc, #40]	; 16a34 <strspn@plt+0x13d1c>
   16a08:	movw	r2, #891	; 0x37b
   16a0c:	ldr	r1, [pc, #36]	; 16a38 <strspn@plt+0x13d20>
   16a10:	ldr	r3, [pc, #36]	; 16a3c <strspn@plt+0x13d24>
   16a14:	add	r0, pc, r0
   16a18:	add	r1, pc, r1
   16a1c:	add	r3, pc, r3
   16a20:	bl	32874 <strspn@plt+0x2fb5c>
   16a24:	andeq	r0, r2, r8, lsl #12
   16a28:	strdeq	r2, [r2], -r8
   16a2c:	muleq	r2, ip, lr
   16a30:	andeq	r2, r2, ip, asr #27
   16a34:	andeq	r7, r2, ip, asr #10
   16a38:	andeq	r2, r2, ip, ror lr
   16a3c:	andeq	r2, r2, ip, lsr #27
   16a40:	cmp	r0, #0
   16a44:	mov	ip, r1
   16a48:	push	{r3, r4, r5, r6, r7, lr}
   16a4c:	beq	16aa0 <strspn@plt+0x13d88>
   16a50:	cmp	r1, #0
   16a54:	beq	16ac0 <strspn@plt+0x13da8>
   16a58:	ldrb	r7, [ip, #180]	; 0xb4
   16a5c:	mov	r6, #392	; 0x188
   16a60:	ldr	r1, [pc, #120]	; 16ae0 <strspn@plt+0x13dc8>
   16a64:	mov	r4, #805306368	; 0x30000000
   16a68:	orr	r7, r7, #1
   16a6c:	strb	r7, [ip, #180]	; 0xb4
   16a70:	add	r1, pc, r1
   16a74:	str	r1, [ip, #172]	; 0xac
   16a78:	str	r1, [ip, #32]
   16a7c:	mov	r5, #0
   16a80:	ldrd	r0, [r0, r6]
   16a84:	ldrd	r2, [ip, #56]	; 0x38
   16a88:	and	r0, r0, r4
   16a8c:	and	r1, r1, r5
   16a90:	orr	r2, r2, r0
   16a94:	orr	r3, r3, r1
   16a98:	strd	r2, [ip, #56]	; 0x38
   16a9c:	pop	{r3, r4, r5, r6, r7, pc}
   16aa0:	ldr	r0, [pc, #60]	; 16ae4 <strspn@plt+0x13dcc>
   16aa4:	movw	r2, #899	; 0x383
   16aa8:	ldr	r1, [pc, #56]	; 16ae8 <strspn@plt+0x13dd0>
   16aac:	ldr	r3, [pc, #56]	; 16aec <strspn@plt+0x13dd4>
   16ab0:	add	r0, pc, r0
   16ab4:	add	r1, pc, r1
   16ab8:	add	r3, pc, r3
   16abc:	bl	32874 <strspn@plt+0x2fb5c>
   16ac0:	ldr	r0, [pc, #40]	; 16af0 <strspn@plt+0x13dd8>
   16ac4:	mov	r2, #900	; 0x384
   16ac8:	ldr	r1, [pc, #36]	; 16af4 <strspn@plt+0x13ddc>
   16acc:	ldr	r3, [pc, #36]	; 16af8 <strspn@plt+0x13de0>
   16ad0:	add	r0, pc, r0
   16ad4:	add	r1, pc, r1
   16ad8:	add	r3, pc, r3
   16adc:	bl	32874 <strspn@plt+0x2fb5c>
   16ae0:	andeq	r0, r2, ip, ror #13
   16ae4:	andeq	r2, r2, ip, lsr r6
   16ae8:	andeq	r2, r2, r0, ror #27
   16aec:	andeq	r3, r2, r4, asr r6
   16af0:	muleq	r2, r0, r4
   16af4:	andeq	r2, r2, r0, asr #27
   16af8:	andeq	r3, r2, r4, lsr r6
   16afc:	push	{r4, lr}
   16b00:	subs	r4, r0, #0
   16b04:	beq	16b24 <strspn@plt+0x13e0c>
   16b08:	ldr	r3, [r4]
   16b0c:	cmp	r3, #0
   16b10:	addne	r3, r3, #1
   16b14:	strne	r3, [r4]
   16b18:	beq	16b48 <strspn@plt+0x13e30>
   16b1c:	mov	r0, r4
   16b20:	pop	{r4, pc}
   16b24:	ldr	r0, [pc, #60]	; 16b68 <strspn@plt+0x13e50>
   16b28:	mov	r2, #960	; 0x3c0
   16b2c:	ldr	r1, [pc, #56]	; 16b6c <strspn@plt+0x13e54>
   16b30:	ldr	r3, [pc, #56]	; 16b70 <strspn@plt+0x13e58>
   16b34:	add	r0, pc, r0
   16b38:	add	r1, pc, r1
   16b3c:	add	r3, pc, r3
   16b40:	bl	32b64 <strspn@plt+0x2fe4c>
   16b44:	b	16b1c <strspn@plt+0x13e04>
   16b48:	ldr	r0, [pc, #36]	; 16b74 <strspn@plt+0x13e5c>
   16b4c:	movw	r2, #962	; 0x3c2
   16b50:	ldr	r1, [pc, #32]	; 16b78 <strspn@plt+0x13e60>
   16b54:	ldr	r3, [pc, #32]	; 16b7c <strspn@plt+0x13e64>
   16b58:	add	r0, pc, r0
   16b5c:	add	r1, pc, r1
   16b60:	add	r3, pc, r3
   16b64:	bl	32874 <strspn@plt+0x2fb5c>
   16b68:	andeq	r7, r2, ip, lsr #8
   16b6c:	andeq	r2, r2, ip, asr sp
   16b70:	andeq	r2, r2, ip, ror r8
   16b74:	andeq	r3, r2, r0, lsr r0
   16b78:	andeq	r2, r2, r8, lsr sp
   16b7c:	andeq	r2, r2, r8, asr r8
   16b80:	push	{r3, lr}
   16b84:	subs	r3, r0, #0
   16b88:	beq	16bac <strspn@plt+0x13e94>
   16b8c:	ldr	r2, [r3]
   16b90:	cmp	r2, #0
   16b94:	beq	16bb4 <strspn@plt+0x13e9c>
   16b98:	sub	r2, r2, #1
   16b9c:	str	r2, [r3]
   16ba0:	cmp	r2, #0
   16ba4:	bne	16bac <strspn@plt+0x13e94>
   16ba8:	bl	14d44 <strspn@plt+0x1202c>
   16bac:	mov	r0, #0
   16bb0:	pop	{r3, pc}
   16bb4:	ldr	r0, [pc, #24]	; 16bd4 <strspn@plt+0x13ebc>
   16bb8:	movw	r2, #973	; 0x3cd
   16bbc:	ldr	r1, [pc, #20]	; 16bd8 <strspn@plt+0x13ec0>
   16bc0:	ldr	r3, [pc, #20]	; 16bdc <strspn@plt+0x13ec4>
   16bc4:	add	r0, pc, r0
   16bc8:	add	r1, pc, r1
   16bcc:	add	r3, pc, r3
   16bd0:	bl	32874 <strspn@plt+0x2fb5c>
   16bd4:	andeq	r2, r2, r4, asr #31
   16bd8:	andeq	r2, r2, ip, asr #25
   16bdc:	muleq	r2, ip, r9
   16be0:	push	{r4, r5, r6, r7, r8, r9, lr}
   16be4:	subs	r4, r0, #0
   16be8:	sub	sp, sp, #20
   16bec:	mov	r8, r1
   16bf0:	mov	r5, r2
   16bf4:	mov	r6, r3
   16bf8:	ldr	r7, [sp, #48]	; 0x30
   16bfc:	beq	16dd8 <strspn@plt+0x140c0>
   16c00:	ldr	r3, [r4, #4]
   16c04:	cmp	r3, #0
   16c08:	beq	16db0 <strspn@plt+0x14098>
   16c0c:	mov	r0, r2
   16c10:	bl	cd44 <strspn@plt+0xa02c>
   16c14:	cmp	r0, #0
   16c18:	beq	16d88 <strspn@plt+0x14070>
   16c1c:	mov	r0, r6
   16c20:	bl	ce94 <strspn@plt+0xa17c>
   16c24:	cmp	r0, #0
   16c28:	beq	16d60 <strspn@plt+0x14048>
   16c2c:	mov	r0, r7
   16c30:	bl	d058 <strspn@plt+0xa340>
   16c34:	cmp	r0, #0
   16c38:	beq	16d38 <strspn@plt+0x14020>
   16c3c:	cmp	r8, #0
   16c40:	beq	16d10 <strspn@plt+0x13ff8>
   16c44:	mov	r0, r4
   16c48:	mov	r1, #4
   16c4c:	bl	14a0c <strspn@plt+0x11cf4>
   16c50:	subs	r4, r0, #0
   16c54:	beq	16d08 <strspn@plt+0x13ff0>
   16c58:	ldr	ip, [r4, #244]	; 0xf4
   16c5c:	mov	lr, #111	; 0x6f
   16c60:	add	r1, r4, #16
   16c64:	mov	r2, #1
   16c68:	mov	r3, #0
   16c6c:	ldrb	r9, [ip, #2]
   16c70:	orr	r9, r9, #1
   16c74:	strb	r9, [ip, #2]
   16c78:	str	r5, [sp, #4]
   16c7c:	str	lr, [sp]
   16c80:	str	r1, [sp, #8]
   16c84:	bl	141f8 <strspn@plt+0x114e0>
   16c88:	subs	r5, r0, #0
   16c8c:	blt	16cf4 <strspn@plt+0x13fdc>
   16c90:	str	r6, [sp, #4]
   16c94:	add	r3, r4, #20
   16c98:	mov	r6, #115	; 0x73
   16c9c:	str	r3, [sp, #8]
   16ca0:	str	r6, [sp]
   16ca4:	mov	r0, r4
   16ca8:	mov	r2, #2
   16cac:	mov	r3, #0
   16cb0:	bl	141f8 <strspn@plt+0x114e0>
   16cb4:	subs	r5, r0, #0
   16cb8:	blt	16cf4 <strspn@plt+0x13fdc>
   16cbc:	add	r3, r4, #24
   16cc0:	str	r6, [sp]
   16cc4:	str	r3, [sp, #8]
   16cc8:	mov	r0, r4
   16ccc:	str	r7, [sp, #4]
   16cd0:	mov	r2, #3
   16cd4:	mov	r3, #0
   16cd8:	bl	141f8 <strspn@plt+0x114e0>
   16cdc:	subs	r5, r0, #0
   16ce0:	blt	16cf4 <strspn@plt+0x13fdc>
   16ce4:	mov	r0, #0
   16ce8:	str	r4, [r8]
   16cec:	add	sp, sp, #20
   16cf0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16cf4:	mov	r0, r4
   16cf8:	bl	16b80 <strspn@plt+0x13e68>
   16cfc:	mov	r0, r5
   16d00:	add	sp, sp, #20
   16d04:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16d08:	mvn	r0, #11
   16d0c:	b	16d00 <strspn@plt+0x13fe8>
   16d10:	ldr	r0, [pc, #232]	; 16e00 <strspn@plt+0x140e8>
   16d14:	movw	r2, #674	; 0x2a2
   16d18:	ldr	r1, [pc, #228]	; 16e04 <strspn@plt+0x140ec>
   16d1c:	ldr	r3, [pc, #228]	; 16e08 <strspn@plt+0x140f0>
   16d20:	add	r0, pc, r0
   16d24:	add	r1, pc, r1
   16d28:	add	r3, pc, r3
   16d2c:	bl	32b64 <strspn@plt+0x2fe4c>
   16d30:	mvn	r0, #21
   16d34:	b	16d00 <strspn@plt+0x13fe8>
   16d38:	ldr	r0, [pc, #204]	; 16e0c <strspn@plt+0x140f4>
   16d3c:	movw	r2, #673	; 0x2a1
   16d40:	ldr	r1, [pc, #200]	; 16e10 <strspn@plt+0x140f8>
   16d44:	ldr	r3, [pc, #200]	; 16e14 <strspn@plt+0x140fc>
   16d48:	add	r0, pc, r0
   16d4c:	add	r1, pc, r1
   16d50:	add	r3, pc, r3
   16d54:	bl	32b64 <strspn@plt+0x2fe4c>
   16d58:	mvn	r0, #21
   16d5c:	b	16d00 <strspn@plt+0x13fe8>
   16d60:	ldr	r0, [pc, #176]	; 16e18 <strspn@plt+0x14100>
   16d64:	mov	r2, #672	; 0x2a0
   16d68:	ldr	r1, [pc, #172]	; 16e1c <strspn@plt+0x14104>
   16d6c:	ldr	r3, [pc, #172]	; 16e20 <strspn@plt+0x14108>
   16d70:	add	r0, pc, r0
   16d74:	add	r1, pc, r1
   16d78:	add	r3, pc, r3
   16d7c:	bl	32b64 <strspn@plt+0x2fe4c>
   16d80:	mvn	r0, #21
   16d84:	b	16d00 <strspn@plt+0x13fe8>
   16d88:	ldr	r0, [pc, #148]	; 16e24 <strspn@plt+0x1410c>
   16d8c:	movw	r2, #671	; 0x29f
   16d90:	ldr	r1, [pc, #144]	; 16e28 <strspn@plt+0x14110>
   16d94:	ldr	r3, [pc, #144]	; 16e2c <strspn@plt+0x14114>
   16d98:	add	r0, pc, r0
   16d9c:	add	r1, pc, r1
   16da0:	add	r3, pc, r3
   16da4:	bl	32b64 <strspn@plt+0x2fe4c>
   16da8:	mvn	r0, #21
   16dac:	b	16d00 <strspn@plt+0x13fe8>
   16db0:	ldr	r0, [pc, #120]	; 16e30 <strspn@plt+0x14118>
   16db4:	movw	r2, #670	; 0x29e
   16db8:	ldr	r1, [pc, #116]	; 16e34 <strspn@plt+0x1411c>
   16dbc:	ldr	r3, [pc, #116]	; 16e38 <strspn@plt+0x14120>
   16dc0:	add	r0, pc, r0
   16dc4:	add	r1, pc, r1
   16dc8:	add	r3, pc, r3
   16dcc:	bl	32b64 <strspn@plt+0x2fe4c>
   16dd0:	mvn	r0, #106	; 0x6a
   16dd4:	b	16d00 <strspn@plt+0x13fe8>
   16dd8:	ldr	r0, [pc, #92]	; 16e3c <strspn@plt+0x14124>
   16ddc:	movw	r2, #669	; 0x29d
   16de0:	ldr	r1, [pc, #88]	; 16e40 <strspn@plt+0x14128>
   16de4:	ldr	r3, [pc, #88]	; 16e44 <strspn@plt+0x1412c>
   16de8:	add	r0, pc, r0
   16dec:	add	r1, pc, r1
   16df0:	add	r3, pc, r3
   16df4:	bl	32b64 <strspn@plt+0x2fe4c>
   16df8:	mvn	r0, #106	; 0x6a
   16dfc:	b	16d00 <strspn@plt+0x13fe8>
   16e00:	andeq	r7, r2, r0, asr #4
   16e04:	andeq	r2, r2, r0, ror fp
   16e08:	andeq	r3, r2, ip, lsl #6
   16e0c:	andeq	r2, r2, r0, lsr #28
   16e10:	andeq	r2, r2, r8, asr #22
   16e14:	andeq	r3, r2, r4, ror #5
   16e18:	andeq	r2, r2, r8, lsr #28
   16e1c:	andeq	r2, r2, r0, lsr #22
   16e20:			; <UNDEFINED> instruction: 0x000232bc
   16e24:	andeq	r0, r2, r4, lsr #10
   16e28:	strdeq	r2, [r2], -r8
   16e2c:	muleq	r2, r4, r2
   16e30:	andeq	r0, r2, r4, ror #4
   16e34:	ldrdeq	r2, [r2], -r0
   16e38:	andeq	r3, r2, ip, ror #4
   16e3c:	andeq	r2, r2, r4, lsl #6
   16e40:	andeq	r2, r2, r8, lsr #21
   16e44:	andeq	r3, r2, r4, asr #4
   16e48:	push	{r4, lr}
   16e4c:	subs	r4, r0, #0
   16e50:	beq	16e5c <strspn@plt+0x14144>
   16e54:	ldr	r0, [r4, #16]
   16e58:	pop	{r4, pc}
   16e5c:	ldr	r0, [pc, #32]	; 16e84 <strspn@plt+0x1416c>
   16e60:	movw	r2, #1037	; 0x40d
   16e64:	ldr	r1, [pc, #28]	; 16e88 <strspn@plt+0x14170>
   16e68:	ldr	r3, [pc, #28]	; 16e8c <strspn@plt+0x14174>
   16e6c:	add	r0, pc, r0
   16e70:	add	r1, pc, r1
   16e74:	add	r3, pc, r3
   16e78:	bl	32b64 <strspn@plt+0x2fe4c>
   16e7c:	mov	r0, r4
   16e80:	pop	{r4, pc}
   16e84:	strdeq	r7, [r2], -r4
   16e88:	andeq	r2, r2, r4, lsr #20
   16e8c:	andeq	r2, r2, ip, ror #11
   16e90:	push	{r4, lr}
   16e94:	subs	r4, r0, #0
   16e98:	beq	16ea4 <strspn@plt+0x1418c>
   16e9c:	ldr	r0, [r4, #20]
   16ea0:	pop	{r4, pc}
   16ea4:	ldr	r0, [pc, #32]	; 16ecc <strspn@plt+0x141b4>
   16ea8:	movw	r2, #1043	; 0x413
   16eac:	ldr	r1, [pc, #28]	; 16ed0 <strspn@plt+0x141b8>
   16eb0:	ldr	r3, [pc, #28]	; 16ed4 <strspn@plt+0x141bc>
   16eb4:	add	r0, pc, r0
   16eb8:	add	r1, pc, r1
   16ebc:	add	r3, pc, r3
   16ec0:	bl	32b64 <strspn@plt+0x2fe4c>
   16ec4:	mov	r0, r4
   16ec8:	pop	{r4, pc}
   16ecc:	andeq	r7, r2, ip, lsr #1
   16ed0:	ldrdeq	r2, [r2], -ip
   16ed4:	ldrdeq	r2, [r2], -r4
   16ed8:	push	{r4, lr}
   16edc:	subs	r4, r0, #0
   16ee0:	beq	16eec <strspn@plt+0x141d4>
   16ee4:	ldr	r0, [r4, #24]
   16ee8:	pop	{r4, pc}
   16eec:	ldr	r0, [pc, #32]	; 16f14 <strspn@plt+0x141fc>
   16ef0:	movw	r2, #1049	; 0x419
   16ef4:	ldr	r1, [pc, #28]	; 16f18 <strspn@plt+0x14200>
   16ef8:	ldr	r3, [pc, #28]	; 16f1c <strspn@plt+0x14204>
   16efc:	add	r0, pc, r0
   16f00:	add	r1, pc, r1
   16f04:	add	r3, pc, r3
   16f08:	bl	32b64 <strspn@plt+0x2fe4c>
   16f0c:	mov	r0, r4
   16f10:	pop	{r4, pc}
   16f14:	andeq	r7, r2, r4, rrx
   16f18:	muleq	r2, r4, r9
   16f1c:	andeq	r2, r2, ip, lsl r7
   16f20:	push	{r4, lr}
   16f24:	subs	r4, r0, #0
   16f28:	beq	16f34 <strspn@plt+0x1421c>
   16f2c:	ldr	r0, [r4, #28]
   16f30:	pop	{r4, pc}
   16f34:	ldr	r0, [pc, #32]	; 16f5c <strspn@plt+0x14244>
   16f38:	movw	r2, #1055	; 0x41f
   16f3c:	ldr	r1, [pc, #28]	; 16f60 <strspn@plt+0x14248>
   16f40:	ldr	r3, [pc, #28]	; 16f64 <strspn@plt+0x1424c>
   16f44:	add	r0, pc, r0
   16f48:	add	r1, pc, r1
   16f4c:	add	r3, pc, r3
   16f50:	bl	32b64 <strspn@plt+0x2fe4c>
   16f54:	mov	r0, r4
   16f58:	pop	{r4, pc}
   16f5c:	andeq	r7, r2, ip, lsl r0
   16f60:	andeq	r2, r2, ip, asr #18
   16f64:	andeq	r2, r2, r0, lsl r7
   16f68:	push	{r4, lr}
   16f6c:	subs	r4, r0, #0
   16f70:	beq	16f7c <strspn@plt+0x14264>
   16f74:	ldr	r0, [r4, #32]
   16f78:	pop	{r4, pc}
   16f7c:	ldr	r0, [pc, #32]	; 16fa4 <strspn@plt+0x1428c>
   16f80:	movw	r2, #1061	; 0x425
   16f84:	ldr	r1, [pc, #28]	; 16fa8 <strspn@plt+0x14290>
   16f88:	ldr	r3, [pc, #28]	; 16fac <strspn@plt+0x14294>
   16f8c:	add	r0, pc, r0
   16f90:	add	r1, pc, r1
   16f94:	add	r3, pc, r3
   16f98:	bl	32b64 <strspn@plt+0x2fe4c>
   16f9c:	mov	r0, r4
   16fa0:	pop	{r4, pc}
   16fa4:	ldrdeq	r6, [r2], -r4
   16fa8:	andeq	r2, r2, r4, lsl #18
   16fac:	andeq	r2, r2, r8, ror #13
   16fb0:	push	{r4, lr}
   16fb4:	subs	r4, r0, #0
   16fb8:	beq	16fd0 <strspn@plt+0x142b8>
   16fbc:	ldrd	r2, [r4, #56]	; 0x38
   16fc0:	orrs	r1, r2, r3
   16fc4:	addne	r0, r4, #48	; 0x30
   16fc8:	moveq	r0, #0
   16fcc:	pop	{r4, pc}
   16fd0:	ldr	r0, [pc, #32]	; 16ff8 <strspn@plt+0x142e0>
   16fd4:	movw	r2, #1107	; 0x453
   16fd8:	ldr	r1, [pc, #28]	; 16ffc <strspn@plt+0x142e4>
   16fdc:	ldr	r3, [pc, #28]	; 17000 <strspn@plt+0x142e8>
   16fe0:	add	r0, pc, r0
   16fe4:	add	r1, pc, r1
   16fe8:	add	r3, pc, r3
   16fec:	bl	32b64 <strspn@plt+0x2fe4c>
   16ff0:	mov	r0, r4
   16ff4:	pop	{r4, pc}
   16ff8:	andeq	r6, r2, r0, lsl #31
   16ffc:			; <UNDEFINED> instruction: 0x000228b0
   17000:	andeq	r3, r2, r8, ror #2
   17004:	push	{r3, r4, r5, lr}
   17008:	subs	r4, r0, #0
   1700c:	mov	r5, r2
   17010:	beq	1707c <strspn@plt+0x14364>
   17014:	ldr	r3, [r4, #244]	; 0xf4
   17018:	ldrb	r3, [r3, #1]
   1701c:	cmp	r3, #1
   17020:	beq	1702c <strspn@plt+0x14314>
   17024:	mov	r0, #0
   17028:	pop	{r3, r4, r5, pc}
   1702c:	cmp	r1, #0
   17030:	beq	1704c <strspn@plt+0x14334>
   17034:	ldr	r0, [r4, #20]
   17038:	cmp	r0, #0
   1703c:	popeq	{r3, r4, r5, pc}
   17040:	bl	26dc <strcmp@plt>
   17044:	cmp	r0, #0
   17048:	bne	17024 <strspn@plt+0x1430c>
   1704c:	cmp	r5, #0
   17050:	beq	17074 <strspn@plt+0x1435c>
   17054:	ldr	r0, [r4, #24]
   17058:	cmp	r0, #0
   1705c:	popeq	{r3, r4, r5, pc}
   17060:	mov	r1, r5
   17064:	bl	26dc <strcmp@plt>
   17068:	rsbs	r0, r0, #1
   1706c:	movcc	r0, #0
   17070:	pop	{r3, r4, r5, pc}
   17074:	mov	r0, #1
   17078:	pop	{r3, r4, r5, pc}
   1707c:	ldr	r0, [pc, #32]	; 170a4 <strspn@plt+0x1438c>
   17080:	movw	r2, #1139	; 0x473
   17084:	ldr	r1, [pc, #28]	; 170a8 <strspn@plt+0x14390>
   17088:	ldr	r3, [pc, #28]	; 170ac <strspn@plt+0x14394>
   1708c:	add	r0, pc, r0
   17090:	add	r1, pc, r1
   17094:	add	r3, pc, r3
   17098:	bl	32b64 <strspn@plt+0x2fe4c>
   1709c:	mvn	r0, #21
   170a0:	pop	{r3, r4, r5, pc}
   170a4:	ldrdeq	r6, [r2], -r4
   170a8:	andeq	r2, r2, r4, lsl #16
   170ac:	andeq	r2, r2, ip, lsr #15
   170b0:	push	{r4, r5, r6, lr}
   170b4:	subs	r4, r0, #0
   170b8:	beq	17148 <strspn@plt+0x14430>
   170bc:	ldrb	r3, [r4, #240]	; 0xf0
   170c0:	lsrs	r3, r3, #7
   170c4:	bne	1712c <strspn@plt+0x14414>
   170c8:	ldr	r1, [r4, #316]	; 0x13c
   170cc:	cmp	r1, #0
   170d0:	beq	17118 <strspn@plt+0x14400>
   170d4:	ldr	r6, [r4, #312]	; 0x138
   170d8:	cmp	r6, #0
   170dc:	beq	17168 <strspn@plt+0x14450>
   170e0:	mov	r0, #1
   170e4:	mov	r1, #40	; 0x28
   170e8:	bl	26c4 <calloc@plt>
   170ec:	subs	r5, r0, #0
   170f0:	strne	r5, [r6]
   170f4:	beq	17134 <strspn@plt+0x1441c>
   170f8:	mvn	r3, #0
   170fc:	str	r3, [r5, #32]
   17100:	ldr	r3, [r4, #316]	; 0x13c
   17104:	mov	r0, r5
   17108:	str	r5, [r4, #312]	; 0x138
   1710c:	add	r3, r3, #1
   17110:	str	r3, [r4, #316]	; 0x13c
   17114:	pop	{r4, r5, r6, pc}
   17118:	add	r5, r4, #272	; 0x110
   1711c:	mov	r2, #40	; 0x28
   17120:	mov	r0, r5
   17124:	bl	2ad8 <memset@plt>
   17128:	b	170f8 <strspn@plt+0x143e0>
   1712c:	mov	r0, #0
   17130:	pop	{r4, r5, r6, pc}
   17134:	ldrb	r3, [r4, #240]	; 0xf0
   17138:	mov	r0, r5
   1713c:	orr	r3, r3, #128	; 0x80
   17140:	strb	r3, [r4, #240]	; 0xf0
   17144:	pop	{r4, r5, r6, pc}
   17148:	ldr	r0, [pc, #56]	; 17188 <strspn@plt+0x14470>
   1714c:	movw	r2, #1205	; 0x4b5
   17150:	ldr	r1, [pc, #52]	; 1718c <strspn@plt+0x14474>
   17154:	ldr	r3, [pc, #52]	; 17190 <strspn@plt+0x14478>
   17158:	add	r0, pc, r0
   1715c:	add	r1, pc, r1
   17160:	add	r3, pc, r3
   17164:	bl	32874 <strspn@plt+0x2fb5c>
   17168:	ldr	r0, [pc, #36]	; 17194 <strspn@plt+0x1447c>
   1716c:	movw	r2, #1214	; 0x4be
   17170:	ldr	r1, [pc, #32]	; 17198 <strspn@plt+0x14480>
   17174:	ldr	r3, [pc, #32]	; 1719c <strspn@plt+0x14484>
   17178:	add	r0, pc, r0
   1717c:	add	r1, pc, r1
   17180:	add	r3, pc, r3
   17184:	bl	32874 <strspn@plt+0x2fb5c>
   17188:	andeq	r6, r2, r8, lsl #28
   1718c:	andeq	r2, r2, r8, lsr r7
   17190:	andeq	r2, r2, r4, lsr #5
   17194:	andeq	r2, r2, r0, lsl #21
   17198:	andeq	r2, r2, r8, lsl r7
   1719c:	andeq	r2, r2, r4, lsl #5
   171a0:	ldr	ip, [pc, #856]	; 17500 <strspn@plt+0x147e8>
   171a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   171a8:	add	ip, pc, ip
   171ac:	ldr	r5, [pc, #848]	; 17504 <strspn@plt+0x147ec>
   171b0:	mov	sl, r3
   171b4:	mov	r3, ip
   171b8:	sub	sp, sp, #20
   171bc:	subs	r4, r0, #0
   171c0:	mov	r7, r2
   171c4:	ldr	r5, [ip, r5]
   171c8:	ldrb	r0, [sp, #56]	; 0x38
   171cc:	ldr	r3, [r5]
   171d0:	str	r3, [sp, #12]
   171d4:	beq	17440 <strspn@plt+0x14728>
   171d8:	cmp	r1, #0
   171dc:	beq	17480 <strspn@plt+0x14768>
   171e0:	ldrb	r3, [r4, #240]	; 0xf0
   171e4:	tst	r3, #1
   171e8:	bne	17460 <strspn@plt+0x14748>
   171ec:	lsrs	r3, r3, #7
   171f0:	bne	172ec <strspn@plt+0x145d4>
   171f4:	ldr	ip, [r4, #264]	; 0x108
   171f8:	rsb	r2, r1, #0
   171fc:	sub	r3, ip, #1
   17200:	add	r3, r3, r1
   17204:	and	r3, r2, r3
   17208:	adds	r8, r3, r7
   1720c:	rsb	r3, ip, r3
   17210:	add	r6, r3, r7
   17214:	bcs	17308 <strspn@plt+0x145f0>
   17218:	cmp	r6, #0
   1721c:	bne	17258 <strspn@plt+0x14540>
   17220:	str	r1, [sp, #8]
   17224:	str	r8, [r4, #264]	; 0x108
   17228:	mov	r1, r6
   1722c:	mov	r0, r4
   17230:	bl	147f0 <strspn@plt+0x11ad8>
   17234:	cmp	sl, #0
   17238:	bne	172f4 <strspn@plt+0x145dc>
   1723c:	ldr	r0, [sp, #8]
   17240:	ldr	r2, [sp, #12]
   17244:	ldr	r3, [r5]
   17248:	cmp	r2, r3
   1724c:	bne	1743c <strspn@plt+0x14724>
   17250:	add	sp, sp, #20
   17254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17258:	ldr	ip, [r4, #316]	; 0x13c
   1725c:	cmp	ip, #0
   17260:	beq	17274 <strspn@plt+0x1455c>
   17264:	ldr	r9, [r4, #312]	; 0x138
   17268:	ldrb	ip, [r9, #36]	; 0x24
   1726c:	tst	ip, #4
   17270:	beq	1731c <strspn@plt+0x14604>
   17274:	cmp	r3, #0
   17278:	beq	172c4 <strspn@plt+0x145ac>
   1727c:	mov	r0, r4
   17280:	str	r3, [sp, #4]
   17284:	bl	170b0 <strspn@plt+0x14398>
   17288:	ldr	r3, [sp, #4]
   1728c:	cmp	r0, #0
   17290:	beq	172ec <strspn@plt+0x145d4>
   17294:	cmp	r3, #7
   17298:	bhi	174e0 <strspn@plt+0x147c8>
   1729c:	ldr	r2, [r0, #4]
   172a0:	cmp	r2, #0
   172a4:	bne	174c0 <strspn@plt+0x147a8>
   172a8:	ldr	r2, [r0, #32]
   172ac:	cmp	r2, #0
   172b0:	bge	174a0 <strspn@plt+0x14788>
   172b4:	ldrb	r2, [r0, #36]	; 0x24
   172b8:	str	r3, [r0, #12]
   172bc:	orr	r3, r2, #12
   172c0:	strb	r3, [r0, #36]	; 0x24
   172c4:	mov	r0, r4
   172c8:	bl	170b0 <strspn@plt+0x14398>
   172cc:	subs	r1, r0, #0
   172d0:	beq	172ec <strspn@plt+0x145d4>
   172d4:	mov	r2, r7
   172d8:	mov	r0, r4
   172dc:	add	r3, sp, #8
   172e0:	bl	14414 <strspn@plt+0x116fc>
   172e4:	cmp	r0, #0
   172e8:	bge	17224 <strspn@plt+0x1450c>
   172ec:	mov	r0, #0
   172f0:	b	17240 <strspn@plt+0x14528>
   172f4:	mov	r1, r8
   172f8:	mov	r0, r4
   172fc:	bl	150f0 <strspn@plt+0x123d8>
   17300:	cmp	r0, #0
   17304:	bge	1723c <strspn@plt+0x14524>
   17308:	ldrb	r3, [r4, #240]	; 0xf0
   1730c:	mov	r0, #0
   17310:	orr	r3, r3, #128	; 0x80
   17314:	strb	r3, [r4, #240]	; 0xf0
   17318:	b	17240 <strspn@plt+0x14528>
   1731c:	ldr	fp, [r9, #12]
   17320:	sub	ip, fp, #1
   17324:	add	r1, ip, r1
   17328:	and	r2, r1, r2
   1732c:	rsb	ip, fp, r2
   17330:	cmp	ip, r3
   17334:	bne	17274 <strspn@plt+0x1455c>
   17338:	cmp	r0, #0
   1733c:	beq	17348 <strspn@plt+0x14630>
   17340:	cmp	fp, #524288	; 0x80000
   17344:	bhi	17274 <strspn@plt+0x1455c>
   17348:	add	r2, r2, r7
   1734c:	mov	r0, r4
   17350:	mov	r1, r9
   17354:	add	r3, sp, #8
   17358:	ldr	r7, [r9, #4]
   1735c:	str	ip, [sp, #4]
   17360:	bl	14414 <strspn@plt+0x116fc>
   17364:	ldr	ip, [sp, #4]
   17368:	cmp	r0, #0
   1736c:	blt	172ec <strspn@plt+0x145d4>
   17370:	cmp	ip, #0
   17374:	bne	17418 <strspn@plt+0x14700>
   17378:	ldr	r3, [r4, #400]	; 0x190
   1737c:	ldr	r2, [r4, #396]	; 0x18c
   17380:	rsb	r3, r3, r3, lsl #3
   17384:	add	r3, r2, r3, lsl #3
   17388:	cmp	r2, r3
   1738c:	addcc	r0, r7, fp
   17390:	bcs	173e0 <strspn@plt+0x146c8>
   17394:	ldr	r3, [r2, #28]
   17398:	ldr	r1, [r9, #4]
   1739c:	cmp	r3, #0
   173a0:	beq	173c0 <strspn@plt+0x146a8>
   173a4:	cmp	r7, r1
   173a8:	beq	173c0 <strspn@plt+0x146a8>
   173ac:	cmp	r7, r3
   173b0:	bhi	173c0 <strspn@plt+0x146a8>
   173b4:	cmp	r3, r0
   173b8:	rsbcc	r3, r7, r3
   173bc:	addcc	r3, r1, r3
   173c0:	str	r3, [r2, #28]
   173c4:	add	r2, r2, #56	; 0x38
   173c8:	ldr	r3, [r4, #400]	; 0x190
   173cc:	ldr	r1, [r4, #396]	; 0x18c
   173d0:	rsb	r3, r3, r3, lsl #3
   173d4:	add	r3, r1, r3, lsl #3
   173d8:	cmp	r2, r3
   173dc:	bcc	17394 <strspn@plt+0x1467c>
   173e0:	ldr	r3, [r4, #40]	; 0x28
   173e4:	ldr	r2, [r9, #4]
   173e8:	cmp	r3, #0
   173ec:	beq	17410 <strspn@plt+0x146f8>
   173f0:	cmp	r7, r2
   173f4:	beq	17410 <strspn@plt+0x146f8>
   173f8:	cmp	r7, r3
   173fc:	bhi	17410 <strspn@plt+0x146f8>
   17400:	add	fp, r7, fp
   17404:	cmp	r3, fp
   17408:	rsbcc	r3, r7, r3
   1740c:	addcc	r3, r2, r3
   17410:	str	r3, [r4, #40]	; 0x28
   17414:	b	17224 <strspn@plt+0x1450c>
   17418:	mov	r2, ip
   1741c:	ldr	r0, [sp, #8]
   17420:	mov	r1, #0
   17424:	str	ip, [sp, #4]
   17428:	bl	2ad8 <memset@plt>
   1742c:	ldmib	sp, {r3, ip}
   17430:	add	ip, r3, ip
   17434:	str	ip, [sp, #8]
   17438:	b	17378 <strspn@plt+0x14660>
   1743c:	bl	2838 <__stack_chk_fail@plt>
   17440:	ldr	r0, [pc, #192]	; 17508 <strspn@plt+0x147f0>
   17444:	movw	r2, #1374	; 0x55e
   17448:	ldr	r1, [pc, #188]	; 1750c <strspn@plt+0x147f4>
   1744c:	ldr	r3, [pc, #188]	; 17510 <strspn@plt+0x147f8>
   17450:	add	r0, pc, r0
   17454:	add	r1, pc, r1
   17458:	add	r3, pc, r3
   1745c:	bl	32874 <strspn@plt+0x2fb5c>
   17460:	ldr	r0, [pc, #172]	; 17514 <strspn@plt+0x147fc>
   17464:	mov	r2, #1376	; 0x560
   17468:	ldr	r1, [pc, #168]	; 17518 <strspn@plt+0x14800>
   1746c:	ldr	r3, [pc, #168]	; 1751c <strspn@plt+0x14804>
   17470:	add	r0, pc, r0
   17474:	add	r1, pc, r1
   17478:	add	r3, pc, r3
   1747c:	bl	32874 <strspn@plt+0x2fb5c>
   17480:	ldr	r0, [pc, #152]	; 17520 <strspn@plt+0x14808>
   17484:	movw	r2, #1375	; 0x55f
   17488:	ldr	r1, [pc, #148]	; 17524 <strspn@plt+0x1480c>
   1748c:	ldr	r3, [pc, #148]	; 17528 <strspn@plt+0x14810>
   17490:	add	r0, pc, r0
   17494:	add	r1, pc, r1
   17498:	add	r3, pc, r3
   1749c:	bl	32874 <strspn@plt+0x2fb5c>
   174a0:	ldr	r0, [pc, #132]	; 1752c <strspn@plt+0x14814>
   174a4:	movw	r2, #1239	; 0x4d7
   174a8:	ldr	r1, [pc, #128]	; 17530 <strspn@plt+0x14818>
   174ac:	ldr	r3, [pc, #128]	; 17534 <strspn@plt+0x1481c>
   174b0:	add	r0, pc, r0
   174b4:	add	r1, pc, r1
   174b8:	add	r3, pc, r3
   174bc:	bl	32874 <strspn@plt+0x2fb5c>
   174c0:	ldr	r0, [pc, #112]	; 17538 <strspn@plt+0x14820>
   174c4:	movw	r2, #1238	; 0x4d6
   174c8:	ldr	r1, [pc, #108]	; 1753c <strspn@plt+0x14824>
   174cc:	ldr	r3, [pc, #108]	; 17540 <strspn@plt+0x14828>
   174d0:	add	r0, pc, r0
   174d4:	add	r1, pc, r1
   174d8:	add	r3, pc, r3
   174dc:	bl	32874 <strspn@plt+0x2fb5c>
   174e0:	ldr	r0, [pc, #92]	; 17544 <strspn@plt+0x1482c>
   174e4:	movw	r2, #1235	; 0x4d3
   174e8:	ldr	r1, [pc, #88]	; 17548 <strspn@plt+0x14830>
   174ec:	ldr	r3, [pc, #88]	; 1754c <strspn@plt+0x14834>
   174f0:	add	r0, pc, r0
   174f4:	add	r1, pc, r1
   174f8:	add	r3, pc, r3
   174fc:	bl	32874 <strspn@plt+0x2fb5c>
   17500:	andeq	sp, r3, ip, asr #23
   17504:	andeq	r0, r0, r8, asr #4
   17508:	andeq	r6, r2, r0, lsl fp
   1750c:	andeq	r2, r2, r0, asr #8
   17510:	strdeq	r2, [r2], -ip
   17514:	andeq	r2, r2, ip, ror r7
   17518:	andeq	r2, r2, r0, lsr #8
   1751c:	ldrdeq	r2, [r2], -ip
   17520:	andeq	r2, r2, r8, asr r4
   17524:	andeq	r2, r2, r0, lsl #8
   17528:	strheq	r2, [r2], -ip
   1752c:	andeq	r2, r2, r8, ror #14
   17530:	andeq	r2, r2, r0, ror #7
   17534:	andeq	r2, r2, r8, lsl r0
   17538:	andeq	r2, r2, ip, lsr r7
   1753c:	andeq	r2, r2, r0, asr #7
   17540:	strdeq	r1, [r2], -r8
   17544:	andeq	r2, r2, r4, lsl r7
   17548:	andeq	r2, r2, r0, lsr #7
   1754c:	ldrdeq	r1, [r2], -r8
   17550:	ldr	ip, [pc, #1608]	; 17ba0 <strspn@plt+0x14e88>
   17554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17558:	subs	r6, r0, #0
   1755c:	ldr	r0, [pc, #1600]	; 17ba4 <strspn@plt+0x14e8c>
   17560:	add	ip, pc, ip
   17564:	mov	sl, r3
   17568:	sub	sp, sp, #44	; 0x2c
   1756c:	mov	r3, ip
   17570:	mov	r4, r1
   17574:	ldr	r0, [ip, r0]
   17578:	mov	r7, r2
   1757c:	ldr	r3, [r0]
   17580:	str	r0, [sp, #12]
   17584:	str	r3, [sp, #36]	; 0x24
   17588:	beq	179a0 <strspn@plt+0x14c88>
   1758c:	ldrb	r5, [r6, #240]	; 0xf0
   17590:	tst	r5, #1
   17594:	bne	17a48 <strspn@plt+0x14d30>
   17598:	mov	r0, r1
   1759c:	bl	209a0 <strspn@plt+0x1dc88>
   175a0:	cmp	r0, #0
   175a4:	beq	17ab0 <strspn@plt+0x14d98>
   175a8:	lsrs	r5, r5, #7
   175ac:	bne	17ad4 <strspn@plt+0x14dbc>
   175b0:	mov	r0, r6
   175b4:	bl	14720 <strspn@plt+0x11a08>
   175b8:	ldr	r3, [r0, #12]
   175bc:	mov	r5, r0
   175c0:	cmp	r3, #0
   175c4:	beq	175d8 <strspn@plt+0x148c0>
   175c8:	ldr	r2, [r0, #4]
   175cc:	ldrb	r3, [r3, r2]
   175d0:	cmp	r3, #0
   175d4:	bne	1766c <strspn@plt+0x14954>
   175d8:	ldrb	r3, [r5]
   175dc:	cmp	r3, #0
   175e0:	bne	17674 <strspn@plt+0x1495c>
   175e4:	mov	r2, r3
   175e8:	add	r0, r5, #12
   175ec:	add	r1, sp, #24
   175f0:	strb	r4, [sp, #24]
   175f4:	strb	r3, [sp, #25]
   175f8:	bl	2d28c <strspn@plt+0x2a574>
   175fc:	cmp	r0, #0
   17600:	beq	17a94 <strspn@plt+0x14d7c>
   17604:	ldr	r3, [r6, #244]	; 0xf4
   17608:	ldrb	r3, [r3, #3]
   1760c:	cmp	r3, #2
   17610:	sub	r3, r4, #98	; 0x62
   17614:	beq	17680 <strspn@plt+0x14968>
   17618:	cmp	r3, #17
   1761c:	addls	pc, pc, r3, lsl #2
   17620:	b	1783c <strspn@plt+0x14b24>
   17624:	b	177a0 <strspn@plt+0x14a88>
   17628:	b	1783c <strspn@plt+0x14b24>
   1762c:	b	1783c <strspn@plt+0x14b24>
   17630:	b	1783c <strspn@plt+0x14b24>
   17634:	b	1783c <strspn@plt+0x14b24>
   17638:	b	177d0 <strspn@plt+0x14ab8>
   1763c:	b	177f0 <strspn@plt+0x14ad8>
   17640:	b	1783c <strspn@plt+0x14b24>
   17644:	b	1783c <strspn@plt+0x14b24>
   17648:	b	1783c <strspn@plt+0x14b24>
   1764c:	b	1783c <strspn@plt+0x14b24>
   17650:	b	1783c <strspn@plt+0x14b24>
   17654:	b	1783c <strspn@plt+0x14b24>
   17658:	b	17824 <strspn@plt+0x14b0c>
   1765c:	b	1783c <strspn@plt+0x14b24>
   17660:	b	1783c <strspn@plt+0x14b24>
   17664:	b	1783c <strspn@plt+0x14b24>
   17668:	b	176d4 <strspn@plt+0x149bc>
   1766c:	cmp	r4, r3
   17670:	beq	17604 <strspn@plt+0x148ec>
   17674:	mvn	r8, #0
   17678:	mvn	r4, #5
   1767c:	b	17778 <strspn@plt+0x14a60>
   17680:	cmp	r3, #17
   17684:	addls	pc, pc, r3, lsl #2
   17688:	b	17920 <strspn@plt+0x14c08>
   1768c:	b	17880 <strspn@plt+0x14b68>
   17690:	b	17920 <strspn@plt+0x14c08>
   17694:	b	17920 <strspn@plt+0x14c08>
   17698:	b	17920 <strspn@plt+0x14c08>
   1769c:	b	17920 <strspn@plt+0x14c08>
   176a0:	b	178e4 <strspn@plt+0x14bcc>
   176a4:	b	178b0 <strspn@plt+0x14b98>
   176a8:	b	17920 <strspn@plt+0x14c08>
   176ac:	b	17920 <strspn@plt+0x14c08>
   176b0:	b	17920 <strspn@plt+0x14c08>
   176b4:	b	17920 <strspn@plt+0x14c08>
   176b8:	b	17920 <strspn@plt+0x14c08>
   176bc:	b	17920 <strspn@plt+0x14c08>
   176c0:	b	17908 <strspn@plt+0x14bf0>
   176c4:	b	17920 <strspn@plt+0x14c08>
   176c8:	b	17920 <strspn@plt+0x14c08>
   176cc:	b	17920 <strspn@plt+0x14c08>
   176d0:	b	178e4 <strspn@plt+0x14bcc>
   176d4:	cmp	r7, #0
   176d8:	beq	17a84 <strspn@plt+0x14d6c>
   176dc:	mov	r0, r7
   176e0:	bl	2a54 <strlen@plt>
   176e4:	add	r0, r0, #5
   176e8:	mov	r9, r0
   176ec:	mvn	r8, #0
   176f0:	mov	fp, #4
   176f4:	cmp	r9, #0
   176f8:	ble	17b00 <strspn@plt+0x14de8>
   176fc:	mov	r3, #0
   17700:	mov	r1, fp
   17704:	str	r3, [sp]
   17708:	mov	r0, r6
   1770c:	mov	r2, r9
   17710:	bl	171a0 <strspn@plt+0x14488>
   17714:	subs	fp, r0, #0
   17718:	beq	179f8 <strspn@plt+0x14ce0>
   1771c:	cmp	r4, #115	; 0x73
   17720:	cmpne	r4, #111	; 0x6f
   17724:	mov	r1, r7
   17728:	beq	179cc <strspn@plt+0x14cb4>
   1772c:	cmp	r4, #103	; 0x67
   17730:	beq	17a00 <strspn@plt+0x14ce8>
   17734:	mov	r2, r9
   17738:	bl	27c0 <memcpy@plt>
   1773c:	cmp	sl, #0
   17740:	beq	17748 <strspn@plt+0x14a30>
   17744:	str	fp, [sl]
   17748:	cmp	r4, #104	; 0x68
   1774c:	ldreq	r3, [r6, #332]	; 0x14c
   17750:	addeq	r3, r3, #1
   17754:	streq	r3, [r6, #332]	; 0x14c
   17758:	ldrb	r3, [r5]
   1775c:	cmp	r3, #97	; 0x61
   17760:	beq	179ec <strspn@plt+0x14cd4>
   17764:	ldr	r3, [r5, #4]
   17768:	mvn	r8, #0
   1776c:	mov	r4, #0
   17770:	add	r3, r3, #1
   17774:	str	r3, [r5, #4]
   17778:	mov	r0, r8
   1777c:	bl	2afb0 <strspn@plt+0x28298>
   17780:	ldr	r1, [sp, #12]
   17784:	ldr	r2, [sp, #36]	; 0x24
   17788:	mov	r0, r4
   1778c:	ldr	r3, [r1]
   17790:	cmp	r2, r3
   17794:	bne	17aac <strspn@plt+0x14d94>
   17798:	add	sp, sp, #44	; 0x2c
   1779c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177a0:	cmp	r7, #0
   177a4:	moveq	r3, r7
   177a8:	beq	177b8 <strspn@plt+0x14aa0>
   177ac:	ldr	r3, [r7]
   177b0:	adds	r3, r3, #0
   177b4:	movne	r3, #1
   177b8:	add	r7, sp, #40	; 0x28
   177bc:	mov	r9, #4
   177c0:	mov	fp, r9
   177c4:	mvn	r8, #0
   177c8:	str	r3, [r7, #-20]!	; 0xffffffec
   177cc:	b	176fc <strspn@plt+0x149e4>
   177d0:	cmp	r7, #0
   177d4:	beq	17a74 <strspn@plt+0x14d5c>
   177d8:	mov	r0, r7
   177dc:	bl	2a54 <strlen@plt>
   177e0:	add	r9, r0, #2
   177e4:	mvn	r8, #0
   177e8:	mov	fp, #1
   177ec:	b	176f4 <strspn@plt+0x149dc>
   177f0:	cmp	r7, #0
   177f4:	beq	179c0 <strspn@plt+0x14ca8>
   177f8:	ldr	r1, [r7]
   177fc:	mov	r0, r6
   17800:	bl	14338 <strspn@plt+0x11620>
   17804:	subs	r8, r0, #0
   17808:	blt	17a6c <strspn@plt+0x14d54>
   1780c:	ldr	r3, [r6, #332]	; 0x14c
   17810:	add	r7, sp, #40	; 0x28
   17814:	mov	r9, #4
   17818:	mov	fp, r9
   1781c:	str	r3, [r7, #-20]!	; 0xffffffec
   17820:	b	176fc <strspn@plt+0x149e4>
   17824:	cmp	r7, #0
   17828:	beq	179c0 <strspn@plt+0x14ca8>
   1782c:	mov	r0, r7
   17830:	bl	2a54 <strlen@plt>
   17834:	add	r9, r0, #5
   17838:	b	176ec <strspn@plt+0x149d4>
   1783c:	mov	r0, r4
   17840:	bl	20a18 <strspn@plt+0x1dd00>
   17844:	mov	fp, r0
   17848:	mov	r0, r4
   1784c:	bl	20a44 <strspn@plt+0x1dd2c>
   17850:	cmp	fp, #0
   17854:	mov	r9, r0
   17858:	mvngt	r8, #0
   1785c:	bgt	176f4 <strspn@plt+0x149dc>
   17860:	ldr	r0, [pc, #832]	; 17ba8 <strspn@plt+0x14e90>
   17864:	movw	r2, #1643	; 0x66b
   17868:	ldr	r1, [pc, #828]	; 17bac <strspn@plt+0x14e94>
   1786c:	ldr	r3, [pc, #828]	; 17bb0 <strspn@plt+0x14e98>
   17870:	add	r0, pc, r0
   17874:	add	r1, pc, r1
   17878:	add	r3, pc, r3
   1787c:	bl	32874 <strspn@plt+0x2fb5c>
   17880:	cmp	r7, #0
   17884:	moveq	r3, r7
   17888:	beq	17898 <strspn@plt+0x14b80>
   1788c:	ldr	r3, [r7]
   17890:	adds	r3, r3, #0
   17894:	movne	r3, #1
   17898:	add	r7, sp, #40	; 0x28
   1789c:	mov	r9, #1
   178a0:	mov	fp, r9
   178a4:	mvn	r8, #0
   178a8:	strb	r3, [r7, #-21]!	; 0xffffffeb
   178ac:	b	17964 <strspn@plt+0x14c4c>
   178b0:	cmp	r7, #0
   178b4:	beq	179c0 <strspn@plt+0x14ca8>
   178b8:	ldr	r1, [r7]
   178bc:	mov	r0, r6
   178c0:	bl	14338 <strspn@plt+0x11620>
   178c4:	subs	r8, r0, #0
   178c8:	blt	17a6c <strspn@plt+0x14d54>
   178cc:	ldr	r3, [r6, #332]	; 0x14c
   178d0:	add	r7, sp, #40	; 0x28
   178d4:	mov	r9, #4
   178d8:	mov	fp, r9
   178dc:	str	r3, [r7, #-20]!	; 0xffffffec
   178e0:	b	17964 <strspn@plt+0x14c4c>
   178e4:	cmp	r7, #0
   178e8:	beq	17a20 <strspn@plt+0x14d08>
   178ec:	mov	r0, r7
   178f0:	bl	2a54 <strlen@plt>
   178f4:	add	r0, r0, #1
   178f8:	mov	r9, r0
   178fc:	mvn	r8, #0
   17900:	mov	fp, #1
   17904:	b	1795c <strspn@plt+0x14c44>
   17908:	cmp	r7, #0
   1790c:	beq	179c0 <strspn@plt+0x14ca8>
   17910:	mov	r0, r7
   17914:	bl	2a54 <strlen@plt>
   17918:	add	r9, r0, #1
   1791c:	b	178fc <strspn@plt+0x14be4>
   17920:	add	r0, sp, #28
   17924:	mov	r3, #0
   17928:	strb	r4, [sp, #28]
   1792c:	strb	r3, [sp, #29]
   17930:	bl	24d90 <strspn@plt+0x22078>
   17934:	mov	fp, r0
   17938:	add	r0, sp, #32
   1793c:	mov	r3, #0
   17940:	strb	r4, [sp, #32]
   17944:	strb	r3, [sp, #33]	; 0x21
   17948:	bl	25070 <strspn@plt+0x22358>
   1794c:	cmp	fp, #0
   17950:	mov	r9, r0
   17954:	mvngt	r8, #0
   17958:	ble	17b48 <strspn@plt+0x14e30>
   1795c:	cmp	r9, #0
   17960:	ble	17b28 <strspn@plt+0x14e10>
   17964:	mov	r3, #0
   17968:	mov	r1, fp
   1796c:	str	r3, [sp]
   17970:	mov	r0, r6
   17974:	mov	r2, r9
   17978:	mov	r3, #1
   1797c:	bl	171a0 <strspn@plt+0x14488>
   17980:	subs	fp, r0, #0
   17984:	beq	179f8 <strspn@plt+0x14ce0>
   17988:	mov	r1, r7
   1798c:	mov	r2, r9
   17990:	bl	27c0 <memcpy@plt>
   17994:	cmp	sl, #0
   17998:	bne	17744 <strspn@plt+0x14a2c>
   1799c:	b	17748 <strspn@plt+0x14a30>
   179a0:	ldr	r0, [pc, #524]	; 17bb4 <strspn@plt+0x14e9c>
   179a4:	movw	r2, #1500	; 0x5dc
   179a8:	ldr	r1, [pc, #520]	; 17bb8 <strspn@plt+0x14ea0>
   179ac:	ldr	r3, [pc, #520]	; 17bbc <strspn@plt+0x14ea4>
   179b0:	add	r0, pc, r0
   179b4:	add	r1, pc, r1
   179b8:	add	r3, pc, r3
   179bc:	bl	32b64 <strspn@plt+0x2fe4c>
   179c0:	mvn	r8, #0
   179c4:	mvn	r4, #21
   179c8:	b	17778 <strspn@plt+0x14a60>
   179cc:	sub	r3, r9, #5
   179d0:	sub	r2, r9, #4
   179d4:	str	r3, [fp], #4
   179d8:	mov	r0, fp
   179dc:	bl	27c0 <memcpy@plt>
   179e0:	cmp	sl, #0
   179e4:	bne	17744 <strspn@plt+0x14a2c>
   179e8:	b	17748 <strspn@plt+0x14a30>
   179ec:	mvn	r8, #0
   179f0:	mov	r4, #0
   179f4:	b	17778 <strspn@plt+0x14a60>
   179f8:	mvn	r4, #11
   179fc:	b	17778 <strspn@plt+0x14a60>
   17a00:	sub	r3, r9, #2
   17a04:	sub	r2, r9, #1
   17a08:	strb	r3, [fp], #1
   17a0c:	mov	r0, fp
   17a10:	bl	27c0 <memcpy@plt>
   17a14:	cmp	sl, #0
   17a18:	strne	fp, [sl]
   17a1c:	b	17758 <strspn@plt+0x14a40>
   17a20:	ldr	r7, [pc, #408]	; 17bc0 <strspn@plt+0x14ea8>
   17a24:	mov	r0, #1
   17a28:	add	r7, pc, r7
   17a2c:	b	178f8 <strspn@plt+0x14be0>
   17a30:	mov	r4, r0
   17a34:	mvn	r8, #0
   17a38:	mov	r0, r8
   17a3c:	bl	2afb0 <strspn@plt+0x28298>
   17a40:	mov	r0, r4
   17a44:	bl	2cb8 <_Unwind_Resume@plt>
   17a48:	ldr	r0, [pc, #372]	; 17bc4 <strspn@plt+0x14eac>
   17a4c:	movw	r2, #1501	; 0x5dd
   17a50:	ldr	r1, [pc, #368]	; 17bc8 <strspn@plt+0x14eb0>
   17a54:	ldr	r3, [pc, #368]	; 17bcc <strspn@plt+0x14eb4>
   17a58:	add	r0, pc, r0
   17a5c:	add	r1, pc, r1
   17a60:	add	r3, pc, r3
   17a64:	bl	32b64 <strspn@plt+0x2fe4c>
   17a68:	mvn	r8, #0
   17a6c:	mov	r4, r8
   17a70:	b	17778 <strspn@plt+0x14a60>
   17a74:	ldr	r7, [pc, #340]	; 17bd0 <strspn@plt+0x14eb8>
   17a78:	mov	r9, #2
   17a7c:	add	r7, pc, r7
   17a80:	b	177e4 <strspn@plt+0x14acc>
   17a84:	ldr	r7, [pc, #328]	; 17bd4 <strspn@plt+0x14ebc>
   17a88:	mov	r0, #5
   17a8c:	add	r7, pc, r7
   17a90:	b	176e8 <strspn@plt+0x149d0>
   17a94:	ldrb	r3, [r6, #240]	; 0xf0
   17a98:	mvn	r8, #0
   17a9c:	mvn	r4, #11
   17aa0:	orr	r3, r3, #128	; 0x80
   17aa4:	strb	r3, [r6, #240]	; 0xf0
   17aa8:	b	17778 <strspn@plt+0x14a60>
   17aac:	bl	2838 <__stack_chk_fail@plt>
   17ab0:	ldr	r0, [pc, #288]	; 17bd8 <strspn@plt+0x14ec0>
   17ab4:	movw	r2, #1502	; 0x5de
   17ab8:	ldr	r1, [pc, #284]	; 17bdc <strspn@plt+0x14ec4>
   17abc:	ldr	r3, [pc, #284]	; 17be0 <strspn@plt+0x14ec8>
   17ac0:	add	r0, pc, r0
   17ac4:	add	r1, pc, r1
   17ac8:	add	r3, pc, r3
   17acc:	bl	32b64 <strspn@plt+0x2fe4c>
   17ad0:	b	179c0 <strspn@plt+0x14ca8>
   17ad4:	ldr	r0, [pc, #264]	; 17be4 <strspn@plt+0x14ecc>
   17ad8:	movw	r2, #1503	; 0x5df
   17adc:	ldr	r1, [pc, #260]	; 17be8 <strspn@plt+0x14ed0>
   17ae0:	ldr	r3, [pc, #260]	; 17bec <strspn@plt+0x14ed4>
   17ae4:	add	r0, pc, r0
   17ae8:	add	r1, pc, r1
   17aec:	add	r3, pc, r3
   17af0:	bl	32b64 <strspn@plt+0x2fe4c>
   17af4:	mvn	r8, #0
   17af8:	mvn	r4, #115	; 0x73
   17afc:	b	17778 <strspn@plt+0x14a60>
   17b00:	ldr	r0, [pc, #232]	; 17bf0 <strspn@plt+0x14ed8>
   17b04:	movw	r2, #1644	; 0x66c
   17b08:	ldr	r1, [pc, #228]	; 17bf4 <strspn@plt+0x14edc>
   17b0c:	ldr	r3, [pc, #228]	; 17bf8 <strspn@plt+0x14ee0>
   17b10:	add	r0, pc, r0
   17b14:	add	r1, pc, r1
   17b18:	add	r3, pc, r3
   17b1c:	bl	32874 <strspn@plt+0x2fb5c>
   17b20:	mov	r4, r0
   17b24:	b	17a38 <strspn@plt+0x14d20>
   17b28:	ldr	r0, [pc, #204]	; 17bfc <strspn@plt+0x14ee4>
   17b2c:	movw	r2, #1575	; 0x627
   17b30:	ldr	r1, [pc, #200]	; 17c00 <strspn@plt+0x14ee8>
   17b34:	ldr	r3, [pc, #200]	; 17c04 <strspn@plt+0x14eec>
   17b38:	add	r0, pc, r0
   17b3c:	add	r1, pc, r1
   17b40:	add	r3, pc, r3
   17b44:	bl	32874 <strspn@plt+0x2fb5c>
   17b48:	ldr	r0, [pc, #184]	; 17c08 <strspn@plt+0x14ef0>
   17b4c:	movw	r2, #1574	; 0x626
   17b50:	ldr	r1, [pc, #180]	; 17c0c <strspn@plt+0x14ef4>
   17b54:	ldr	r3, [pc, #180]	; 17c10 <strspn@plt+0x14ef8>
   17b58:	add	r0, pc, r0
   17b5c:	add	r1, pc, r1
   17b60:	add	r3, pc, r3
   17b64:	bl	32874 <strspn@plt+0x2fb5c>
   17b68:	b	17a30 <strspn@plt+0x14d18>
   17b6c:	b	17a30 <strspn@plt+0x14d18>
   17b70:	b	17a30 <strspn@plt+0x14d18>
   17b74:	b	17a30 <strspn@plt+0x14d18>
   17b78:	b	17a30 <strspn@plt+0x14d18>
   17b7c:	b	17a30 <strspn@plt+0x14d18>
   17b80:	b	17a30 <strspn@plt+0x14d18>
   17b84:	b	17a30 <strspn@plt+0x14d18>
   17b88:	b	17a30 <strspn@plt+0x14d18>
   17b8c:	b	17a30 <strspn@plt+0x14d18>
   17b90:	b	17a30 <strspn@plt+0x14d18>
   17b94:	b	17a30 <strspn@plt+0x14d18>
   17b98:	b	17a30 <strspn@plt+0x14d18>
   17b9c:	b	17a30 <strspn@plt+0x14d18>
   17ba0:	andeq	sp, r3, r4, lsl r8
   17ba4:	andeq	r0, r0, r8, asr #4
   17ba8:	andeq	r2, r2, r8, ror r0
   17bac:	andeq	r2, r2, r0, lsr #32
   17bb0:	andeq	r1, r2, r8, lsr #22
   17bb4:			; <UNDEFINED> instruction: 0x000265b0
   17bb8:	andeq	r1, r2, r0, ror #29
   17bbc:	andeq	r1, r2, r8, ror #19
   17bc0:	andeq	r0, r2, r0, lsr lr
   17bc4:	muleq	r2, r4, r1
   17bc8:	andeq	r1, r2, r8, lsr lr
   17bcc:	andeq	r1, r2, r0, asr #18
   17bd0:	ldrdeq	r0, [r2], -ip
   17bd4:	andeq	r0, r2, ip, asr #27
   17bd8:	andeq	r2, r2, r8, ror #2
   17bdc:	ldrdeq	r1, [r2], -r0
   17be0:	ldrdeq	r1, [r2], -r8
   17be4:	andeq	r2, r2, ip, asr r1
   17be8:	andeq	r1, r2, ip, lsr #27
   17bec:			; <UNDEFINED> instruction: 0x000218b4
   17bf0:	andeq	r0, r2, r0, lsl ip
   17bf4:	andeq	r1, r2, r0, lsl #27
   17bf8:	andeq	r1, r2, r8, lsl #17
   17bfc:	andeq	r0, r2, r8, ror #23
   17c00:	andeq	r1, r2, r8, asr sp
   17c04:	andeq	r1, r2, r0, ror #16
   17c08:	muleq	r2, r0, sp
   17c0c:	andeq	r1, r2, r8, lsr sp
   17c10:	andeq	r1, r2, r0, asr #16
   17c14:	ldr	r3, [pc, #308]	; 17d50 <strspn@plt+0x15038>
   17c18:	push	{r4, r5, r6, r7, r8, lr}
   17c1c:	mov	r4, r2
   17c20:	ldr	r2, [pc, #300]	; 17d54 <strspn@plt+0x1503c>
   17c24:	add	r3, pc, r3
   17c28:	sub	sp, sp, #24
   17c2c:	mov	r7, r0
   17c30:	mov	r0, r4
   17c34:	mov	r6, r1
   17c38:	ldr	r5, [r3, r2]
   17c3c:	ldr	r3, [r5]
   17c40:	str	r3, [sp, #20]
   17c44:	bl	c9c4 <strspn@plt+0x9cac>
   17c48:	cmp	r0, #0
   17c4c:	beq	17d28 <strspn@plt+0x15010>
   17c50:	cmp	r6, #0
   17c54:	beq	17d00 <strspn@plt+0x14fe8>
   17c58:	mov	r0, r7
   17c5c:	mov	r1, #3
   17c60:	add	r2, sp, #16
   17c64:	bl	15ff0 <strspn@plt+0x132d8>
   17c68:	cmp	r0, #0
   17c6c:	blt	17cd4 <strspn@plt+0x14fbc>
   17c70:	ldr	r1, [r4]
   17c74:	mov	r7, #115	; 0x73
   17c78:	ldr	r0, [sp, #16]
   17c7c:	mov	r2, #4
   17c80:	mov	r3, #0
   17c84:	str	r7, [sp]
   17c88:	add	ip, r0, #36	; 0x24
   17c8c:	stmib	sp, {r1, ip}
   17c90:	bl	141f8 <strspn@plt+0x114e0>
   17c94:	subs	r8, r0, #0
   17c98:	blt	17cec <strspn@plt+0x14fd4>
   17c9c:	ldr	r2, [r4, #4]
   17ca0:	cmp	r2, #0
   17ca4:	beq	17cc0 <strspn@plt+0x14fa8>
   17ca8:	ldr	r0, [sp, #16]
   17cac:	mov	r1, r7
   17cb0:	add	r3, r0, #40	; 0x28
   17cb4:	bl	17550 <strspn@plt+0x14838>
   17cb8:	subs	r8, r0, #0
   17cbc:	blt	17cec <strspn@plt+0x14fd4>
   17cc0:	ldr	r3, [sp, #16]
   17cc4:	mov	r0, #0
   17cc8:	mvn	r2, #0
   17ccc:	str	r2, [r3, #44]	; 0x2c
   17cd0:	str	r3, [r6]
   17cd4:	ldr	r2, [sp, #20]
   17cd8:	ldr	r3, [r5]
   17cdc:	cmp	r2, r3
   17ce0:	bne	17cfc <strspn@plt+0x14fe4>
   17ce4:	add	sp, sp, #24
   17ce8:	pop	{r4, r5, r6, r7, r8, pc}
   17cec:	ldr	r0, [sp, #16]
   17cf0:	bl	14d44 <strspn@plt+0x1202c>
   17cf4:	mov	r0, r8
   17cf8:	b	17cd4 <strspn@plt+0x14fbc>
   17cfc:	bl	2838 <__stack_chk_fail@plt>
   17d00:	ldr	r0, [pc, #80]	; 17d58 <strspn@plt+0x15040>
   17d04:	movw	r2, #810	; 0x32a
   17d08:	ldr	r1, [pc, #76]	; 17d5c <strspn@plt+0x15044>
   17d0c:	ldr	r3, [pc, #76]	; 17d60 <strspn@plt+0x15048>
   17d10:	add	r0, pc, r0
   17d14:	add	r1, pc, r1
   17d18:	add	r3, pc, r3
   17d1c:	bl	32b64 <strspn@plt+0x2fe4c>
   17d20:	mvn	r0, #21
   17d24:	b	17cd4 <strspn@plt+0x14fbc>
   17d28:	ldr	r0, [pc, #52]	; 17d64 <strspn@plt+0x1504c>
   17d2c:	movw	r2, #809	; 0x329
   17d30:	ldr	r1, [pc, #48]	; 17d68 <strspn@plt+0x15050>
   17d34:	ldr	r3, [pc, #48]	; 17d6c <strspn@plt+0x15054>
   17d38:	add	r0, pc, r0
   17d3c:	add	r1, pc, r1
   17d40:	add	r3, pc, r3
   17d44:	bl	32b64 <strspn@plt+0x2fe4c>
   17d48:	mvn	r0, #21
   17d4c:	b	17cd4 <strspn@plt+0x14fbc>
   17d50:	andeq	sp, r3, r0, asr r1
   17d54:	andeq	r0, r0, r8, asr #4
   17d58:	andeq	r6, r2, r0, asr r2
   17d5c:	andeq	r1, r2, r0, lsl #23
   17d60:	andeq	r1, r2, r8, ror sl
   17d64:	andeq	r1, r2, r8, lsl pc
   17d68:	andeq	r1, r2, r8, asr fp
   17d6c:	andeq	r1, r2, r0, asr sl
   17d70:	ldr	ip, [pc, #264]	; 17e80 <strspn@plt+0x15168>
   17d74:	push	{r3}		; (str r3, [sp, #-4]!)
   17d78:	add	ip, pc, ip
   17d7c:	push	{r4, r5, r6, r7, r8, lr}
   17d80:	mov	r7, r0
   17d84:	ldr	lr, [pc, #248]	; 17e84 <strspn@plt+0x1516c>
   17d88:	sub	sp, sp, #28
   17d8c:	subs	r8, r2, #0
   17d90:	mov	r3, #0
   17d94:	mov	r5, r1
   17d98:	ldr	r2, [sp, #52]	; 0x34
   17d9c:	ldr	r4, [ip, lr]
   17da0:	str	r3, [sp, #8]
   17da4:	str	r3, [sp, #12]
   17da8:	ldr	r0, [r4]
   17dac:	str	r3, [sp, #16]
   17db0:	str	r0, [sp, #20]
   17db4:	beq	17e48 <strspn@plt+0x15130>
   17db8:	cmp	r1, #0
   17dbc:	beq	17e20 <strspn@plt+0x15108>
   17dc0:	add	ip, sp, #56	; 0x38
   17dc4:	add	r6, sp, #8
   17dc8:	mov	r1, r8
   17dcc:	str	ip, [sp, #4]
   17dd0:	mov	r3, ip
   17dd4:	mov	r0, r6
   17dd8:	bl	c870 <strspn@plt+0x9b58>
   17ddc:	mov	r0, r7
   17de0:	mov	r1, r5
   17de4:	mov	r2, r6
   17de8:	bl	17c14 <strspn@plt+0x14efc>
   17dec:	mov	r5, r0
   17df0:	ldr	r0, [sp, #8]
   17df4:	bl	2778 <free@plt>
   17df8:	ldr	r2, [sp, #20]
   17dfc:	ldr	r3, [r4]
   17e00:	mov	r0, r5
   17e04:	cmp	r2, r3
   17e08:	bne	17e1c <strspn@plt+0x15104>
   17e0c:	add	sp, sp, #28
   17e10:	pop	{r4, r5, r6, r7, r8, lr}
   17e14:	add	sp, sp, #4
   17e18:	bx	lr
   17e1c:	bl	2838 <__stack_chk_fail@plt>
   17e20:	ldr	r0, [pc, #96]	; 17e88 <strspn@plt+0x15170>
   17e24:	movw	r2, #847	; 0x34f
   17e28:	ldr	r1, [pc, #92]	; 17e8c <strspn@plt+0x15174>
   17e2c:	ldr	r3, [pc, #92]	; 17e90 <strspn@plt+0x15178>
   17e30:	add	r0, pc, r0
   17e34:	add	r1, pc, r1
   17e38:	add	r3, pc, r3
   17e3c:	bl	32b64 <strspn@plt+0x2fe4c>
   17e40:	mvn	r5, #21
   17e44:	b	17df0 <strspn@plt+0x150d8>
   17e48:	ldr	r0, [pc, #68]	; 17e94 <strspn@plt+0x1517c>
   17e4c:	movw	r2, #846	; 0x34e
   17e50:	ldr	r1, [pc, #64]	; 17e98 <strspn@plt+0x15180>
   17e54:	ldr	r3, [pc, #64]	; 17e9c <strspn@plt+0x15184>
   17e58:	add	r0, pc, r0
   17e5c:	add	r1, pc, r1
   17e60:	add	r3, pc, r3
   17e64:	bl	32b64 <strspn@plt+0x2fe4c>
   17e68:	b	17e40 <strspn@plt+0x15128>
   17e6c:	mov	r4, r0
   17e70:	ldr	r0, [sp, #8]
   17e74:	bl	2778 <free@plt>
   17e78:	mov	r0, r4
   17e7c:	bl	2cb8 <_Unwind_Resume@plt>
   17e80:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   17e84:	andeq	r0, r0, r8, asr #4
   17e88:	andeq	r6, r2, r0, lsr r1
   17e8c:	andeq	r1, r2, r0, ror #20
   17e90:	andeq	r2, r2, r0, lsl r4
   17e94:	andeq	r6, r2, r0, asr #6
   17e98:	andeq	r1, r2, r8, lsr sl
   17e9c:	andeq	r2, r2, r8, ror #7
   17ea0:	push	{r4, r5, r6, r7, r8, r9, lr}
   17ea4:	subs	r8, r0, #0
   17ea8:	sub	sp, sp, #20
   17eac:	mov	r4, r2
   17eb0:	mov	r5, r3
   17eb4:	ldr	r7, [sp, #48]	; 0x30
   17eb8:	ldr	r9, [sp, #52]	; 0x34
   17ebc:	beq	17fe0 <strspn@plt+0x152c8>
   17ec0:	mov	r0, r7
   17ec4:	bl	c9c4 <strspn@plt+0x9cac>
   17ec8:	cmp	r0, #0
   17ecc:	beq	18020 <strspn@plt+0x15308>
   17ed0:	cmp	r9, #0
   17ed4:	beq	18000 <strspn@plt+0x152e8>
   17ed8:	mov	r0, r8
   17edc:	mov	r1, #3
   17ee0:	bl	14a0c <strspn@plt+0x11cf4>
   17ee4:	subs	r6, r0, #0
   17ee8:	beq	17fd8 <strspn@plt+0x152c0>
   17eec:	ldr	r1, [r6, #244]	; 0xf4
   17ef0:	mov	r2, r4
   17ef4:	mov	r3, r5
   17ef8:	ldrb	ip, [r1, #2]
   17efc:	orr	ip, ip, #1
   17f00:	strb	ip, [r1, #2]
   17f04:	strd	r4, [r6, #8]
   17f08:	bl	15f2c <strspn@plt+0x13214>
   17f0c:	subs	r4, r0, #0
   17f10:	blt	17fc4 <strspn@plt+0x152ac>
   17f14:	ldr	r3, [r8, #80]	; 0x50
   17f18:	cmp	r3, #0
   17f1c:	beq	17f4c <strspn@plt+0x15234>
   17f20:	str	r3, [sp, #4]
   17f24:	mov	r2, #115	; 0x73
   17f28:	add	r3, r6, #28
   17f2c:	str	r2, [sp]
   17f30:	str	r3, [sp, #8]
   17f34:	mov	r0, r6
   17f38:	mov	r2, #6
   17f3c:	mov	r3, #0
   17f40:	bl	141f8 <strspn@plt+0x114e0>
   17f44:	subs	r4, r0, #0
   17f48:	blt	17fc4 <strspn@plt+0x152ac>
   17f4c:	ldr	r3, [r7]
   17f50:	add	r2, r6, #36	; 0x24
   17f54:	mov	r5, #115	; 0x73
   17f58:	str	r2, [sp, #8]
   17f5c:	str	r5, [sp]
   17f60:	mov	r0, r6
   17f64:	str	r3, [sp, #4]
   17f68:	mov	r2, #4
   17f6c:	mov	r3, #0
   17f70:	bl	141f8 <strspn@plt+0x114e0>
   17f74:	subs	r4, r0, #0
   17f78:	blt	17fc4 <strspn@plt+0x152ac>
   17f7c:	ldr	r2, [r7, #4]
   17f80:	cmp	r2, #0
   17f84:	beq	17fa0 <strspn@plt+0x15288>
   17f88:	mov	r1, r5
   17f8c:	mov	r0, r6
   17f90:	add	r3, r6, #40	; 0x28
   17f94:	bl	17550 <strspn@plt+0x14838>
   17f98:	subs	r4, r0, #0
   17f9c:	blt	17fc4 <strspn@plt+0x152ac>
   17fa0:	mov	r0, r8
   17fa4:	mvn	r3, #0
   17fa8:	mov	r1, r6
   17fac:	str	r3, [r6, #44]	; 0x2c
   17fb0:	bl	16a40 <strspn@plt+0x13d28>
   17fb4:	mov	r0, #0
   17fb8:	str	r6, [r9]
   17fbc:	add	sp, sp, #20
   17fc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17fc4:	mov	r0, r6
   17fc8:	bl	14d44 <strspn@plt+0x1202c>
   17fcc:	mov	r0, r4
   17fd0:	add	sp, sp, #20
   17fd4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17fd8:	mvn	r0, #11
   17fdc:	b	17fd0 <strspn@plt+0x152b8>
   17fe0:	ldr	r0, [pc, #88]	; 18040 <strspn@plt+0x15328>
   17fe4:	mov	r2, #916	; 0x394
   17fe8:	ldr	r1, [pc, #84]	; 18044 <strspn@plt+0x1532c>
   17fec:	ldr	r3, [pc, #84]	; 18048 <strspn@plt+0x15330>
   17ff0:	add	r0, pc, r0
   17ff4:	add	r1, pc, r1
   17ff8:	add	r3, pc, r3
   17ffc:	bl	32874 <strspn@plt+0x2fb5c>
   18000:	ldr	r0, [pc, #68]	; 1804c <strspn@plt+0x15334>
   18004:	movw	r2, #918	; 0x396
   18008:	ldr	r1, [pc, #64]	; 18050 <strspn@plt+0x15338>
   1800c:	ldr	r3, [pc, #64]	; 18054 <strspn@plt+0x1533c>
   18010:	add	r0, pc, r0
   18014:	add	r1, pc, r1
   18018:	add	r3, pc, r3
   1801c:	bl	32874 <strspn@plt+0x2fb5c>
   18020:	ldr	r0, [pc, #48]	; 18058 <strspn@plt+0x15340>
   18024:	movw	r2, #917	; 0x395
   18028:	ldr	r1, [pc, #44]	; 1805c <strspn@plt+0x15344>
   1802c:	ldr	r3, [pc, #44]	; 18060 <strspn@plt+0x15348>
   18030:	add	r0, pc, r0
   18034:	add	r1, pc, r1
   18038:	add	r3, pc, r3
   1803c:	bl	32874 <strspn@plt+0x2fb5c>
   18040:	strdeq	r1, [r2], -ip
   18044:	andeq	r1, r2, r0, lsr #17
   18048:	andeq	r1, r2, r8, lsl #7
   1804c:	andeq	r5, r2, r0, asr pc
   18050:	andeq	r1, r2, r0, lsl #17
   18054:	andeq	r1, r2, r8, ror #6
   18058:	andeq	r1, r2, r0, lsr #24
   1805c:	andeq	r1, r2, r0, ror #16
   18060:	andeq	r1, r2, r8, asr #6
   18064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18068:	add	fp, sp, #32
   1806c:	ldr	r3, [pc, #988]	; 18450 <strspn@plt+0x15738>
   18070:	sub	sp, sp, #44	; 0x2c
   18074:	cmp	r0, #0
   18078:	str	r0, [fp, #-56]	; 0xffffffc8
   1807c:	add	r3, pc, r3
   18080:	ldr	r0, [pc, #972]	; 18454 <strspn@plt+0x1573c>
   18084:	mov	r6, r1
   18088:	str	r2, [fp, #-60]	; 0xffffffc4
   1808c:	ldr	r0, [r3, r0]
   18090:	ldr	r3, [r0]
   18094:	str	r0, [fp, #-52]	; 0xffffffcc
   18098:	str	r3, [fp, #-40]	; 0xffffffd8
   1809c:	beq	18244 <strspn@plt+0x1552c>
   180a0:	cmp	r1, #0
   180a4:	beq	18224 <strspn@plt+0x1550c>
   180a8:	ldr	ip, [fp, #-56]	; 0xffffffc8
   180ac:	ldr	r3, [ip, #244]	; 0xf4
   180b0:	ldrb	r3, [r3, #3]
   180b4:	cmp	r3, #2
   180b8:	beq	180dc <strspn@plt+0x153c4>
   180bc:	mov	r0, #0
   180c0:	ldr	ip, [fp, #-52]	; 0xffffffcc
   180c4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   180c8:	ldr	r3, [ip]
   180cc:	cmp	r2, r3
   180d0:	bne	18264 <strspn@plt+0x1554c>
   180d4:	sub	sp, fp, #32
   180d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   180dc:	ldr	r4, [r1, #12]
   180e0:	cmp	r4, #0
   180e4:	beq	181ec <strspn@plt+0x154d4>
   180e8:	ldrb	r3, [r4]
   180ec:	cmp	r3, #0
   180f0:	beq	183f8 <strspn@plt+0x156e0>
   180f4:	mov	ip, #0
   180f8:	sub	r8, fp, #44	; 0x2c
   180fc:	str	ip, [fp, #-48]	; 0xffffffd0
   18100:	mov	r5, ip
   18104:	mov	r7, ip
   18108:	b	18158 <strspn@plt+0x15440>
   1810c:	ldrb	r3, [r6, #1]
   18110:	mov	sp, r9
   18114:	ands	r3, r3, #1
   18118:	bne	181f8 <strspn@plt+0x154e0>
   1811c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   18120:	cmp	r0, #0
   18124:	addne	r4, r4, r2
   18128:	bne	18148 <strspn@plt+0x15430>
   1812c:	add	r1, r4, r2
   18130:	ldrb	r2, [r4, r2]
   18134:	cmp	r2, #0
   18138:	mov	r4, r1
   1813c:	ldrne	ip, [fp, #-48]	; 0xffffffd0
   18140:	addne	ip, ip, #1
   18144:	strne	ip, [fp, #-48]	; 0xffffffd0
   18148:	ldrb	sl, [r4]
   1814c:	add	r5, r5, #1
   18150:	cmp	sl, #0
   18154:	beq	181ac <strspn@plt+0x15494>
   18158:	mov	r0, r4
   1815c:	mov	r1, r8
   18160:	bl	207e0 <strspn@plt+0x1dac8>
   18164:	cmp	r0, #0
   18168:	blt	180c0 <strspn@plt+0x153a8>
   1816c:	ldr	sl, [fp, #-44]	; 0xffffffd4
   18170:	mov	r9, sp
   18174:	mov	r1, r4
   18178:	add	r3, sl, #8
   1817c:	bic	r3, r3, #7
   18180:	mov	r2, sl
   18184:	sub	sp, sp, r3
   18188:	add	r3, sp, #8
   1818c:	mov	r0, r3
   18190:	bl	27c0 <memcpy@plt>
   18194:	strb	r7, [r0, sl]
   18198:	bl	25378 <strspn@plt+0x22660>
   1819c:	cmp	r0, #0
   181a0:	bge	1810c <strspn@plt+0x153f4>
   181a4:	mov	sp, r9
   181a8:	b	180c0 <strspn@plt+0x153a8>
   181ac:	cmp	r3, #0
   181b0:	bne	18290 <strspn@plt+0x15578>
   181b4:	ldr	ip, [fp, #-48]	; 0xffffffd0
   181b8:	cmp	ip, #0
   181bc:	bne	18270 <strspn@plt+0x15558>
   181c0:	mov	r4, #0
   181c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   181c8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   181cc:	mov	r2, r4
   181d0:	str	r4, [sp]
   181d4:	mov	r1, #1
   181d8:	bl	171a0 <strspn@plt+0x14488>
   181dc:	cmp	r0, r4
   181e0:	beq	18268 <strspn@plt+0x15550>
   181e4:	mov	r0, r4
   181e8:	b	180c0 <strspn@plt+0x153a8>
   181ec:	ldr	r4, [pc, #612]	; 18458 <strspn@plt+0x15740>
   181f0:	add	r4, pc, r4
   181f4:	b	180e8 <strspn@plt+0x153d0>
   181f8:	ldr	r2, [r6, #36]	; 0x24
   181fc:	cmp	r2, r5
   18200:	bcs	1811c <strspn@plt+0x15404>
   18204:	ldr	r0, [pc, #592]	; 1845c <strspn@plt+0x15744>
   18208:	movw	r2, #2222	; 0x8ae
   1820c:	ldr	r1, [pc, #588]	; 18460 <strspn@plt+0x15748>
   18210:	ldr	r3, [pc, #588]	; 18464 <strspn@plt+0x1574c>
   18214:	add	r0, pc, r0
   18218:	add	r1, pc, r1
   1821c:	add	r3, pc, r3
   18220:	bl	32874 <strspn@plt+0x2fb5c>
   18224:	ldr	r0, [pc, #572]	; 18468 <strspn@plt+0x15750>
   18228:	movw	r2, #2199	; 0x897
   1822c:	ldr	r1, [pc, #568]	; 1846c <strspn@plt+0x15754>
   18230:	ldr	r3, [pc, #568]	; 18470 <strspn@plt+0x15758>
   18234:	add	r0, pc, r0
   18238:	add	r1, pc, r1
   1823c:	add	r3, pc, r3
   18240:	bl	32874 <strspn@plt+0x2fb5c>
   18244:	ldr	r0, [pc, #552]	; 18474 <strspn@plt+0x1575c>
   18248:	movw	r2, #2198	; 0x896
   1824c:	ldr	r1, [pc, #548]	; 18478 <strspn@plt+0x15760>
   18250:	ldr	r3, [pc, #548]	; 1847c <strspn@plt+0x15764>
   18254:	add	r0, pc, r0
   18258:	add	r1, pc, r1
   1825c:	add	r3, pc, r3
   18260:	bl	32874 <strspn@plt+0x2fb5c>
   18264:	bl	2838 <__stack_chk_fail@plt>
   18268:	mvn	r0, #11
   1826c:	b	180c0 <strspn@plt+0x153a8>
   18270:	ldr	r0, [pc, #520]	; 18480 <strspn@plt+0x15768>
   18274:	movw	r2, #2235	; 0x8bb
   18278:	ldr	r1, [pc, #516]	; 18484 <strspn@plt+0x1576c>
   1827c:	ldr	r3, [pc, #516]	; 18488 <strspn@plt+0x15770>
   18280:	add	r0, pc, r0
   18284:	add	r1, pc, r1
   18288:	add	r3, pc, r3
   1828c:	bl	32874 <strspn@plt+0x2fb5c>
   18290:	ldr	r3, [r6, #36]	; 0x24
   18294:	cmp	r5, r3
   18298:	bne	18410 <strspn@plt+0x156f8>
   1829c:	ldr	ip, [fp, #-48]	; 0xffffffd0
   182a0:	cmp	ip, #0
   182a4:	beq	181c0 <strspn@plt+0x154a8>
   182a8:	ldr	r3, [r6, #32]
   182ac:	sub	r5, r5, #-1073741823	; 0xc0000001
   182b0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   182b4:	ldr	r3, [r3, r5, lsl #2]
   182b8:	ldr	r1, [ip, #264]	; 0x108
   182bc:	cmp	r3, r1
   182c0:	bne	18430 <strspn@plt+0x15718>
   182c4:	ldr	r0, [r6, #20]
   182c8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   182cc:	rsb	r0, r0, r3
   182d0:	bl	25610 <strspn@plt+0x228f8>
   182d4:	mov	r1, #1
   182d8:	str	r0, [fp, #-64]	; 0xffffffc0
   182dc:	str	sl, [sp]
   182e0:	ldr	ip, [fp, #-48]	; 0xffffffd0
   182e4:	ldr	lr, [fp, #-64]	; 0xffffffc0
   182e8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   182ec:	ldr	r3, [fp, #-60]	; 0xffffffc4
   182f0:	mul	r2, ip, lr
   182f4:	bl	171a0 <strspn@plt+0x14488>
   182f8:	cmp	r0, #0
   182fc:	str	r0, [fp, #-56]	; 0xffffffc8
   18300:	beq	18268 <strspn@plt+0x15550>
   18304:	ldr	r9, [r6, #12]
   18308:	cmp	r9, #0
   1830c:	beq	183ec <strspn@plt+0x156d4>
   18310:	ldr	r3, [r6, #36]	; 0x24
   18314:	cmp	r3, #0
   18318:	beq	180bc <strspn@plt+0x153a4>
   1831c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18320:	mov	r5, #0
   18324:	mov	sl, r5
   18328:	sub	r3, r3, #1
   1832c:	str	r3, [fp, #-48]	; 0xffffffd0
   18330:	b	18348 <strspn@plt+0x15630>
   18334:	mov	sp, r7
   18338:	ldr	r3, [r6, #36]	; 0x24
   1833c:	add	r5, r5, #1
   18340:	cmp	r5, r3
   18344:	bcs	180bc <strspn@plt+0x153a4>
   18348:	mov	r0, r9
   1834c:	mov	r1, r8
   18350:	bl	207e0 <strspn@plt+0x1dac8>
   18354:	cmp	r0, #0
   18358:	blt	180c0 <strspn@plt+0x153a8>
   1835c:	ldr	r4, [fp, #-44]	; 0xffffffd4
   18360:	mov	r7, sp
   18364:	mov	r1, r9
   18368:	add	r3, r4, #8
   1836c:	add	r9, r9, r4
   18370:	bic	r3, r3, #7
   18374:	mov	r2, r4
   18378:	sub	sp, sp, r3
   1837c:	add	r3, sp, #8
   18380:	mov	r0, r3
   18384:	bl	27c0 <memcpy@plt>
   18388:	mov	ip, #0
   1838c:	strb	ip, [r0, r4]
   18390:	bl	25378 <strspn@plt+0x22660>
   18394:	cmp	r0, #0
   18398:	blt	183e4 <strspn@plt+0x156cc>
   1839c:	bne	18334 <strspn@plt+0x1561c>
   183a0:	ldrb	r3, [r9]
   183a4:	cmp	r3, #0
   183a8:	beq	18334 <strspn@plt+0x1561c>
   183ac:	ldr	r2, [r6, #32]
   183b0:	mov	sp, r7
   183b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   183b8:	ldr	ip, [fp, #-64]	; 0xffffffc0
   183bc:	ldr	lr, [fp, #-56]	; 0xffffffc8
   183c0:	rsb	r0, sl, r3
   183c4:	ldr	r2, [r2, r5, lsl #2]
   183c8:	add	sl, sl, #1
   183cc:	ldr	r3, [r6, #20]
   183d0:	mov	r1, ip
   183d4:	mla	r0, ip, r0, lr
   183d8:	rsb	r2, r3, r2
   183dc:	bl	25724 <strspn@plt+0x22a0c>
   183e0:	b	18338 <strspn@plt+0x15620>
   183e4:	mov	sp, r7
   183e8:	b	180c0 <strspn@plt+0x153a8>
   183ec:	ldr	r9, [pc, #152]	; 1848c <strspn@plt+0x15774>
   183f0:	add	r9, pc, r9
   183f4:	b	18310 <strspn@plt+0x155f8>
   183f8:	ldrb	r3, [r6, #1]
   183fc:	tst	r3, #1
   18400:	beq	181c0 <strspn@plt+0x154a8>
   18404:	ldr	r3, [r6, #36]	; 0x24
   18408:	cmp	r3, #0
   1840c:	beq	181c0 <strspn@plt+0x154a8>
   18410:	ldr	r0, [pc, #120]	; 18490 <strspn@plt+0x15778>
   18414:	movw	r2, #2234	; 0x8ba
   18418:	ldr	r1, [pc, #116]	; 18494 <strspn@plt+0x1577c>
   1841c:	ldr	r3, [pc, #116]	; 18498 <strspn@plt+0x15780>
   18420:	add	r0, pc, r0
   18424:	add	r1, pc, r1
   18428:	add	r3, pc, r3
   1842c:	bl	32874 <strspn@plt+0x2fb5c>
   18430:	ldr	r0, [pc, #100]	; 1849c <strspn@plt+0x15784>
   18434:	movw	r2, #2245	; 0x8c5
   18438:	ldr	r1, [pc, #96]	; 184a0 <strspn@plt+0x15788>
   1843c:	ldr	r3, [pc, #96]	; 184a4 <strspn@plt+0x1578c>
   18440:	add	r0, pc, r0
   18444:	add	r1, pc, r1
   18448:	add	r3, pc, r3
   1844c:	bl	32874 <strspn@plt+0x2fb5c>
   18450:	strdeq	ip, [r3], -r8
   18454:	andeq	r0, r0, r8, asr #4
   18458:	andeq	r0, r2, r8, ror #12
   1845c:	andeq	r1, r2, r4, asr sl
   18460:	andeq	r1, r2, ip, ror r6
   18464:	andeq	r1, r2, r0, asr #10
   18468:	andeq	r8, r2, r8, asr #20
   1846c:	andeq	r1, r2, ip, asr r6
   18470:	andeq	r1, r2, r0, lsr #10
   18474:	andeq	r5, r2, ip, lsl #26
   18478:	andeq	r1, r2, ip, lsr r6
   1847c:	andeq	r1, r2, r0, lsl #10
   18480:	andeq	r1, r2, r8, lsr sl
   18484:	andeq	r1, r2, r0, lsl r6
   18488:	ldrdeq	r1, [r2], -r4
   1848c:	andeq	r0, r2, r8, ror #8
   18490:	andeq	r1, r2, r0, ror r8
   18494:	andeq	r1, r2, r0, ror r4
   18498:	andeq	r1, r2, r4, lsr r3
   1849c:	muleq	r2, ip, r8
   184a0:	andeq	r1, r2, r0, asr r4
   184a4:	andeq	r1, r2, r4, lsl r3
   184a8:	mov	r3, #0
   184ac:	b	17550 <strspn@plt+0x14838>
   184b0:	ldr	r3, [pc, #2268]	; 18d94 <strspn@plt+0x1607c>
   184b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184b8:	subs	r4, r0, #0
   184bc:	ldr	r0, [pc, #2260]	; 18d98 <strspn@plt+0x16080>
   184c0:	add	r3, pc, r3
   184c4:	sub	sp, sp, #60	; 0x3c
   184c8:	mov	r5, r1
   184cc:	mov	r7, r2
   184d0:	ldr	r8, [r3, r0]
   184d4:	ldr	r3, [r8]
   184d8:	str	r3, [sp, #52]	; 0x34
   184dc:	beq	18d64 <strspn@plt+0x1604c>
   184e0:	ldrb	r1, [r4, #240]	; 0xf0
   184e4:	tst	r1, #1
   184e8:	bne	18d14 <strspn@plt+0x15ffc>
   184ec:	cmp	r2, #0
   184f0:	beq	18cec <strspn@plt+0x15fd4>
   184f4:	lsrs	fp, r1, #7
   184f8:	bne	18d3c <strspn@plt+0x16024>
   184fc:	ldr	r2, [r4, #400]	; 0x190
   18500:	add	r0, r4, #396	; 0x18c
   18504:	add	r1, r4, #404	; 0x194
   18508:	mov	r3, #56	; 0x38
   1850c:	add	r2, r2, #1
   18510:	bl	2d3dc <strspn@plt+0x2a6c4>
   18514:	cmp	r0, #0
   18518:	beq	18c3c <strspn@plt+0x15f24>
   1851c:	mov	r0, r4
   18520:	bl	14720 <strspn@plt+0x11a08>
   18524:	mov	r6, r0
   18528:	mov	r0, r7
   1852c:	bl	2ac0 <__strdup@plt>
   18530:	subs	r9, r0, #0
   18534:	beq	18c3c <strspn@plt+0x15f24>
   18538:	ldr	r3, [r6, #4]
   1853c:	cmp	r5, #97	; 0x61
   18540:	str	r3, [r6, #8]
   18544:	ldr	sl, [r4, #264]	; 0x108
   18548:	beq	18594 <strspn@plt+0x1587c>
   1854c:	cmp	r5, #118	; 0x76
   18550:	beq	18620 <strspn@plt+0x15908>
   18554:	cmp	r5, #114	; 0x72
   18558:	beq	18774 <strspn@plt+0x15a5c>
   1855c:	cmp	r5, #101	; 0x65
   18560:	beq	188e0 <strspn@plt+0x15bc8>
   18564:	mvn	ip, #21
   18568:	mov	r0, r9
   1856c:	str	ip, [sp, #12]
   18570:	bl	2778 <free@plt>
   18574:	ldr	ip, [sp, #12]
   18578:	mov	r0, ip
   1857c:	ldr	r2, [sp, #52]	; 0x34
   18580:	ldr	r3, [r8]
   18584:	cmp	r2, r3
   18588:	bne	18cac <strspn@plt+0x15f94>
   1858c:	add	sp, sp, #60	; 0x3c
   18590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18594:	mov	r0, r7
   18598:	mov	r1, #1
   1859c:	bl	20804 <strspn@plt+0x1daec>
   185a0:	cmp	r0, #0
   185a4:	beq	18564 <strspn@plt+0x1584c>
   185a8:	ldr	r3, [r6, #12]
   185ac:	cmp	r3, #0
   185b0:	beq	189c4 <strspn@plt+0x15cac>
   185b4:	ldr	r1, [r6, #4]
   185b8:	ldrb	r2, [r3, r1]
   185bc:	cmp	r2, #0
   185c0:	beq	189c4 <strspn@plt+0x15cac>
   185c4:	cmp	r2, #97	; 0x61
   185c8:	bne	18b68 <strspn@plt+0x15e50>
   185cc:	add	ip, r1, #1
   185d0:	mov	r0, r7
   185d4:	add	fp, r3, ip
   185d8:	str	ip, [sp, #12]
   185dc:	bl	2a54 <strlen@plt>
   185e0:	mov	r1, r7
   185e4:	mov	r3, r0
   185e8:	mov	r0, fp
   185ec:	mov	r2, r3
   185f0:	str	r3, [sp, #8]
   185f4:	bl	2cc4 <strncmp@plt>
   185f8:	ldr	r3, [sp, #8]
   185fc:	ldr	ip, [sp, #12]
   18600:	cmp	r0, #0
   18604:	bne	18b68 <strspn@plt+0x15e50>
   18608:	add	fp, fp, r3
   1860c:	cmp	fp, #0
   18610:	beq	18b68 <strspn@plt+0x15e50>
   18614:	add	r3, r3, ip
   18618:	str	r3, [sp, #20]
   1861c:	b	18a14 <strspn@plt+0x15cfc>
   18620:	mov	r1, fp
   18624:	mov	r0, r7
   18628:	bl	20804 <strspn@plt+0x1daec>
   1862c:	cmp	r0, #0
   18630:	beq	18c60 <strspn@plt+0x15f48>
   18634:	ldrb	r3, [r7]
   18638:	cmp	r3, #123	; 0x7b
   1863c:	beq	18c60 <strspn@plt+0x15f48>
   18640:	ldr	r3, [r6, #12]
   18644:	cmp	r3, #0
   18648:	beq	1865c <strspn@plt+0x15944>
   1864c:	ldr	r2, [r6, #4]
   18650:	ldrb	r3, [r3, r2]
   18654:	cmp	r3, #0
   18658:	bne	18ad0 <strspn@plt+0x15db8>
   1865c:	ldrb	r3, [r6]
   18660:	cmp	r3, #0
   18664:	bne	18ad8 <strspn@plt+0x15dc0>
   18668:	mov	r2, r3
   1866c:	add	r0, r6, #12
   18670:	add	r1, sp, #40	; 0x28
   18674:	strb	r3, [sp, #41]	; 0x29
   18678:	mov	r3, #118	; 0x76
   1867c:	strb	r3, [sp, #40]	; 0x28
   18680:	bl	2d28c <strspn@plt+0x2a574>
   18684:	cmp	r0, #0
   18688:	ldrbeq	r3, [r4, #240]	; 0xf0
   1868c:	mvneq	ip, #11
   18690:	orreq	r3, r3, #128	; 0x80
   18694:	strbeq	r3, [r4, #240]	; 0xf0
   18698:	beq	18704 <strspn@plt+0x159ec>
   1869c:	ldr	r3, [r4, #244]	; 0xf4
   186a0:	ldrb	r3, [r3, #3]
   186a4:	cmp	r3, #2
   186a8:	beq	18c14 <strspn@plt+0x15efc>
   186ac:	mov	r0, r7
   186b0:	bl	2a54 <strlen@plt>
   186b4:	mov	r3, #0
   186b8:	mov	r1, #1
   186bc:	str	r3, [sp]
   186c0:	add	r2, r0, #2
   186c4:	mov	fp, r0
   186c8:	mov	r0, r4
   186cc:	bl	171a0 <strspn@plt+0x14488>
   186d0:	cmp	r0, #0
   186d4:	beq	18c34 <strspn@plt+0x15f1c>
   186d8:	mov	r1, r7
   186dc:	strb	fp, [r0], #1
   186e0:	add	r2, fp, #1
   186e4:	bl	27c0 <memcpy@plt>
   186e8:	ldrb	r3, [r6]
   186ec:	cmp	r3, #97	; 0x61
   186f0:	moveq	ip, #0
   186f4:	ldrne	r3, [r6, #4]
   186f8:	movne	ip, #0
   186fc:	addne	r3, r3, #1
   18700:	strne	r3, [r6, #4]
   18704:	mov	r3, #0
   18708:	mov	r2, r3
   1870c:	mov	r7, r3
   18710:	cmp	ip, #0
   18714:	blt	18568 <strspn@plt+0x15850>
   18718:	ldr	r1, [r4, #400]	; 0x190
   1871c:	mov	r6, #0
   18720:	ldr	ip, [r4, #396]	; 0x18c
   18724:	mov	r0, r6
   18728:	add	fp, r1, #1
   1872c:	str	fp, [r4, #400]	; 0x190
   18730:	rsb	r1, r1, r1, lsl #3
   18734:	lsl	r4, r1, #3
   18738:	add	r1, ip, r4
   1873c:	strb	r5, [ip, r4]
   18740:	ldrb	r4, [r1, #1]
   18744:	str	r9, [r1, #12]
   18748:	bfi	r4, r3, #0, #1
   1874c:	str	r7, [r1, #28]
   18750:	str	sl, [r1, #16]
   18754:	str	r2, [r1, #20]
   18758:	strb	r4, [r1, #1]
   1875c:	str	r6, [r1, #52]	; 0x34
   18760:	str	r6, [r1, #4]
   18764:	str	r6, [r1, #40]	; 0x28
   18768:	str	r6, [r1, #36]	; 0x24
   1876c:	str	r6, [r1, #32]
   18770:	b	1857c <strspn@plt+0x15864>
   18774:	mov	r1, fp
   18778:	mov	r0, r7
   1877c:	bl	208b8 <strspn@plt+0x1dba0>
   18780:	cmp	r0, #0
   18784:	beq	18c74 <strspn@plt+0x15f5c>
   18788:	ldr	fp, [r6, #12]
   1878c:	cmp	fp, #0
   18790:	beq	1881c <strspn@plt+0x15b04>
   18794:	ldr	ip, [r6, #4]
   18798:	ldrb	r3, [fp, ip]
   1879c:	cmp	r3, #0
   187a0:	beq	1881c <strspn@plt+0x15b04>
   187a4:	mov	r0, r7
   187a8:	str	r3, [sp, #8]
   187ac:	str	ip, [sp, #12]
   187b0:	bl	2a54 <strlen@plt>
   187b4:	ldr	r3, [sp, #8]
   187b8:	ldr	ip, [sp, #12]
   187bc:	cmp	r3, #40	; 0x28
   187c0:	str	r0, [sp, #16]
   187c4:	bne	18b70 <strspn@plt+0x15e58>
   187c8:	add	r3, ip, #1
   187cc:	mov	r2, r0
   187d0:	add	r3, fp, r3
   187d4:	mov	r1, r7
   187d8:	str	r3, [sp, #8]
   187dc:	mov	r0, r3
   187e0:	bl	2cc4 <strncmp@plt>
   187e4:	ldr	r3, [sp, #8]
   187e8:	ldr	ip, [sp, #12]
   187ec:	cmp	r0, #0
   187f0:	bne	18b70 <strspn@plt+0x15e58>
   187f4:	ldr	r1, [sp, #16]
   187f8:	adds	r3, r3, r1
   187fc:	beq	18b74 <strspn@plt+0x15e5c>
   18800:	add	ip, r1, ip
   18804:	add	fp, fp, ip
   18808:	ldrb	r2, [fp, #1]
   1880c:	cmp	r2, #41	; 0x29
   18810:	bne	18c50 <strspn@plt+0x15f38>
   18814:	add	fp, ip, #2
   18818:	b	18868 <strspn@plt+0x15b50>
   1881c:	ldrb	ip, [r6]
   18820:	cmp	ip, #0
   18824:	bne	18b70 <strspn@plt+0x15e58>
   18828:	str	ip, [sp]
   1882c:	add	r0, r6, #12
   18830:	add	r1, sp, #48	; 0x30
   18834:	mov	r2, r7
   18838:	add	r3, sp, #44	; 0x2c
   1883c:	strb	ip, [sp, #49]	; 0x31
   18840:	strb	ip, [sp, #45]	; 0x2d
   18844:	mov	lr, #40	; 0x28
   18848:	mov	ip, #41	; 0x29
   1884c:	strb	lr, [sp, #48]	; 0x30
   18850:	strb	ip, [sp, #44]	; 0x2c
   18854:	bl	2d28c <strspn@plt+0x2a574>
   18858:	cmp	r0, #0
   1885c:	beq	18cd0 <strspn@plt+0x15fb8>
   18860:	ldr	fp, [r6, #12]
   18864:	rsb	fp, fp, r0
   18868:	ldr	r3, [r4, #244]	; 0xf4
   1886c:	ldrb	r3, [r3, #3]
   18870:	cmp	r3, #2
   18874:	bne	18b80 <strspn@plt+0x15e68>
   18878:	mov	r0, r7
   1887c:	bl	24d90 <strspn@plt+0x22078>
   18880:	subs	ip, r0, #0
   18884:	blt	18c08 <strspn@plt+0x15ef0>
   18888:	mov	r2, #0
   1888c:	mov	r1, ip
   18890:	str	r2, [sp]
   18894:	mov	r3, r2
   18898:	mov	r0, r4
   1889c:	bl	171a0 <strspn@plt+0x14488>
   188a0:	cmp	r0, #0
   188a4:	beq	18cb0 <strspn@plt+0x15f98>
   188a8:	mov	r0, r7
   188ac:	bl	25378 <strspn@plt+0x22660>
   188b0:	subs	ip, r0, #0
   188b4:	blt	18c08 <strspn@plt+0x15ef0>
   188b8:	ldr	r2, [r4, #264]	; 0x108
   188bc:	movne	r3, #0
   188c0:	moveq	r3, #1
   188c4:	ldrb	r1, [r6]
   188c8:	cmp	r1, #97	; 0x61
   188cc:	moveq	ip, #0
   188d0:	movne	ip, #0
   188d4:	strne	fp, [r6, #4]
   188d8:	mov	r7, #0
   188dc:	b	18710 <strspn@plt+0x159f8>
   188e0:	mov	r0, r7
   188e4:	bl	20884 <strspn@plt+0x1db6c>
   188e8:	cmp	r0, #0
   188ec:	beq	18c94 <strspn@plt+0x15f7c>
   188f0:	ldrb	r3, [r6]
   188f4:	cmp	r3, #97	; 0x61
   188f8:	bne	18b70 <strspn@plt+0x15e58>
   188fc:	ldr	fp, [r6, #12]
   18900:	cmp	fp, #0
   18904:	beq	18cc0 <strspn@plt+0x15fa8>
   18908:	ldr	r2, [r6, #4]
   1890c:	ldrb	r3, [fp, r2]
   18910:	cmp	r3, #0
   18914:	beq	18b74 <strspn@plt+0x15e5c>
   18918:	mov	r0, r7
   1891c:	str	r2, [sp, #12]
   18920:	str	r3, [sp, #8]
   18924:	bl	2a54 <strlen@plt>
   18928:	ldr	r3, [sp, #8]
   1892c:	ldr	r2, [sp, #12]
   18930:	cmp	r3, #123	; 0x7b
   18934:	mov	r6, r0
   18938:	bne	18b70 <strspn@plt+0x15e58>
   1893c:	add	r3, r2, #1
   18940:	mov	r1, r7
   18944:	add	ip, fp, r3
   18948:	mov	r2, r0
   1894c:	str	r3, [sp, #8]
   18950:	mov	r0, ip
   18954:	str	ip, [sp, #12]
   18958:	bl	2cc4 <strncmp@plt>
   1895c:	ldr	r3, [sp, #8]
   18960:	ldr	ip, [sp, #12]
   18964:	cmp	r0, #0
   18968:	bne	18b70 <strspn@plt+0x15e58>
   1896c:	adds	ip, ip, r6
   18970:	beq	18d8c <strspn@plt+0x16074>
   18974:	add	r6, fp, r6
   18978:	ldrb	r3, [r6, r3]
   1897c:	cmp	r3, #125	; 0x7d
   18980:	bne	18c50 <strspn@plt+0x15f38>
   18984:	ldr	r3, [r4, #244]	; 0xf4
   18988:	ldrb	r3, [r3, #3]
   1898c:	cmp	r3, #2
   18990:	beq	18ae0 <strspn@plt+0x15dc8>
   18994:	mov	r2, r0
   18998:	str	r0, [sp]
   1899c:	mov	r3, r0
   189a0:	mov	r1, #8
   189a4:	mov	r0, r4
   189a8:	bl	171a0 <strspn@plt+0x14488>
   189ac:	cmp	r0, #0
   189b0:	beq	18cb0 <strspn@plt+0x15f98>
   189b4:	mov	r3, #0
   189b8:	mov	r2, r3
   189bc:	mov	ip, r3
   189c0:	b	188d8 <strspn@plt+0x15bc0>
   189c4:	ldrb	ip, [r6]
   189c8:	cmp	ip, #0
   189cc:	bne	18b68 <strspn@plt+0x15e50>
   189d0:	mov	r3, ip
   189d4:	add	r0, r6, #12
   189d8:	add	r1, sp, #36	; 0x24
   189dc:	mov	r2, r7
   189e0:	strb	ip, [sp, #37]	; 0x25
   189e4:	mov	ip, #97	; 0x61
   189e8:	strb	ip, [sp, #36]	; 0x24
   189ec:	bl	2d28c <strspn@plt+0x2a574>
   189f0:	cmp	r0, #0
   189f4:	ldrbeq	r3, [r4, #240]	; 0xf0
   189f8:	mvneq	ip, #11
   189fc:	orreq	r3, r3, #128	; 0x80
   18a00:	strbeq	r3, [r4, #240]	; 0xf0
   18a04:	beq	18568 <strspn@plt+0x15850>
   18a08:	ldr	r3, [r6, #12]
   18a0c:	rsb	r3, r3, r0
   18a10:	str	r3, [sp, #20]
   18a14:	ldr	r3, [r4, #244]	; 0xf4
   18a18:	ldrb	r3, [r3, #3]
   18a1c:	cmp	r3, #2
   18a20:	beq	18bb0 <strspn@plt+0x15e98>
   18a24:	ldrb	r0, [r7]
   18a28:	bl	20a18 <strspn@plt+0x1dd00>
   18a2c:	subs	ip, r0, #0
   18a30:	blt	18704 <strspn@plt+0x159ec>
   18a34:	mov	fp, #0
   18a38:	mov	r1, #4
   18a3c:	str	fp, [sp]
   18a40:	mov	r3, fp
   18a44:	mov	r2, r1
   18a48:	mov	r0, r4
   18a4c:	str	ip, [sp, #12]
   18a50:	bl	171a0 <strspn@plt+0x14488>
   18a54:	ldr	ip, [sp, #12]
   18a58:	subs	r7, r0, #0
   18a5c:	beq	18ca4 <strspn@plt+0x15f8c>
   18a60:	ldr	r0, [r4, #312]	; 0x138
   18a64:	mov	r1, ip
   18a68:	mov	r2, fp
   18a6c:	mov	r3, fp
   18a70:	str	r0, [sp, #16]
   18a74:	mov	r0, r4
   18a78:	ldr	ip, [sp, #16]
   18a7c:	ldr	ip, [ip, #4]
   18a80:	str	ip, [sp, #24]
   18a84:	ldr	ip, [sp, #16]
   18a88:	ldr	ip, [ip, #12]
   18a8c:	str	fp, [sp]
   18a90:	str	ip, [sp, #28]
   18a94:	bl	171a0 <strspn@plt+0x14488>
   18a98:	cmp	r0, fp
   18a9c:	beq	18ca4 <strspn@plt+0x15f8c>
   18aa0:	ldr	r3, [r4, #312]	; 0x138
   18aa4:	ldr	ip, [sp, #16]
   18aa8:	cmp	ip, r3
   18aac:	beq	18b38 <strspn@plt+0x15e20>
   18ab0:	mov	r3, #0
   18ab4:	str	r3, [r7]
   18ab8:	mov	r2, r3
   18abc:	ldrb	r1, [r6]
   18ac0:	cmp	r1, #97	; 0x61
   18ac4:	ldrne	ip, [sp, #20]
   18ac8:	strne	ip, [r6, #4]
   18acc:	b	18718 <strspn@plt+0x15a00>
   18ad0:	cmp	r3, #118	; 0x76
   18ad4:	beq	1869c <strspn@plt+0x15984>
   18ad8:	mvn	ip, #5
   18adc:	b	18704 <strspn@plt+0x159ec>
   18ae0:	mov	r0, r7
   18ae4:	bl	24d90 <strspn@plt+0x22078>
   18ae8:	subs	ip, r0, #0
   18aec:	blt	18c08 <strspn@plt+0x15ef0>
   18af0:	mov	fp, #0
   18af4:	mov	r1, ip
   18af8:	str	fp, [sp]
   18afc:	mov	r2, fp
   18b00:	mov	r3, fp
   18b04:	mov	r0, r4
   18b08:	bl	171a0 <strspn@plt+0x14488>
   18b0c:	cmp	r0, fp
   18b10:	beq	18cb0 <strspn@plt+0x15f98>
   18b14:	mov	r0, r7
   18b18:	bl	25378 <strspn@plt+0x22660>
   18b1c:	subs	ip, r0, #0
   18b20:	blt	18c68 <strspn@plt+0x15f50>
   18b24:	mov	ip, fp
   18b28:	ldr	r2, [r4, #264]	; 0x108
   18b2c:	movne	r3, #0
   18b30:	moveq	r3, #1
   18b34:	b	188d8 <strspn@plt+0x15bc0>
   18b38:	ldr	r3, [ip, #4]
   18b3c:	ldr	ip, [sp, #24]
   18b40:	cmp	ip, r3
   18b44:	beq	18ab0 <strspn@plt+0x15d98>
   18b48:	cmp	r7, ip
   18b4c:	bcc	18ab0 <strspn@plt+0x15d98>
   18b50:	ldr	r0, [sp, #28]
   18b54:	add	r2, ip, r0
   18b58:	cmp	r7, r2
   18b5c:	rsbcc	r7, ip, r7
   18b60:	addcc	r7, r3, r7
   18b64:	b	18ab0 <strspn@plt+0x15d98>
   18b68:	mvn	ip, #5
   18b6c:	b	18568 <strspn@plt+0x15850>
   18b70:	mov	r3, #0
   18b74:	mvn	ip, #5
   18b78:	mov	r2, r3
   18b7c:	b	188d8 <strspn@plt+0x15bc0>
   18b80:	mov	r7, #0
   18b84:	mov	r0, r4
   18b88:	str	r7, [sp]
   18b8c:	mov	r2, r7
   18b90:	mov	r3, r7
   18b94:	mov	r1, #8
   18b98:	bl	171a0 <strspn@plt+0x14488>
   18b9c:	cmp	r0, r7
   18ba0:	beq	18cb0 <strspn@plt+0x15f98>
   18ba4:	mov	r3, r7
   18ba8:	mov	r2, r7
   18bac:	b	188c4 <strspn@plt+0x15bac>
   18bb0:	mov	r0, r7
   18bb4:	bl	24d90 <strspn@plt+0x22078>
   18bb8:	subs	ip, r0, #0
   18bbc:	blt	18704 <strspn@plt+0x159ec>
   18bc0:	mov	fp, #0
   18bc4:	mov	r1, ip
   18bc8:	str	fp, [sp]
   18bcc:	mov	r2, fp
   18bd0:	mov	r3, fp
   18bd4:	mov	r0, r4
   18bd8:	bl	171a0 <strspn@plt+0x14488>
   18bdc:	cmp	r0, fp
   18be0:	beq	18ca4 <strspn@plt+0x15f8c>
   18be4:	mov	r0, r7
   18be8:	bl	25378 <strspn@plt+0x22660>
   18bec:	subs	ip, r0, #0
   18bf0:	blt	18c84 <strspn@plt+0x15f6c>
   18bf4:	mov	r7, fp
   18bf8:	ldr	r2, [r4, #264]	; 0x108
   18bfc:	movne	r3, #0
   18c00:	moveq	r3, #1
   18c04:	b	18abc <strspn@plt+0x15da4>
   18c08:	mov	r3, #0
   18c0c:	mov	r2, r3
   18c10:	b	188d8 <strspn@plt+0x15bc0>
   18c14:	mov	r3, #0
   18c18:	mov	r0, r4
   18c1c:	mov	r2, r3
   18c20:	str	r3, [sp]
   18c24:	mov	r1, #8
   18c28:	bl	171a0 <strspn@plt+0x14488>
   18c2c:	cmp	r0, #0
   18c30:	bne	186e8 <strspn@plt+0x159d0>
   18c34:	mvn	ip, #11
   18c38:	b	18704 <strspn@plt+0x159ec>
   18c3c:	ldrb	r3, [r4, #240]	; 0xf0
   18c40:	mvn	r0, #11
   18c44:	orr	r3, r3, #128	; 0x80
   18c48:	strb	r3, [r4, #240]	; 0xf0
   18c4c:	b	1857c <strspn@plt+0x15864>
   18c50:	mov	r3, r0
   18c54:	mvn	ip, #5
   18c58:	mov	r2, r0
   18c5c:	b	188d8 <strspn@plt+0x15bc0>
   18c60:	mvn	ip, #21
   18c64:	b	18704 <strspn@plt+0x159ec>
   18c68:	mov	r3, fp
   18c6c:	mov	r2, fp
   18c70:	b	188d8 <strspn@plt+0x15bc0>
   18c74:	mov	r3, #0
   18c78:	mvn	ip, #21
   18c7c:	mov	r2, r3
   18c80:	b	188d8 <strspn@plt+0x15bc0>
   18c84:	mov	r3, fp
   18c88:	mov	r2, fp
   18c8c:	mov	r7, fp
   18c90:	b	18710 <strspn@plt+0x159f8>
   18c94:	mov	r3, r0
   18c98:	mvn	ip, #21
   18c9c:	mov	r2, r0
   18ca0:	b	188d8 <strspn@plt+0x15bc0>
   18ca4:	mvn	ip, #11
   18ca8:	b	18568 <strspn@plt+0x15850>
   18cac:	bl	2838 <__stack_chk_fail@plt>
   18cb0:	mov	r3, #0
   18cb4:	mvn	ip, #11
   18cb8:	mov	r2, r3
   18cbc:	b	188d8 <strspn@plt+0x15bc0>
   18cc0:	mov	r3, fp
   18cc4:	mvn	ip, #5
   18cc8:	mov	r2, fp
   18ccc:	b	188d8 <strspn@plt+0x15bc0>
   18cd0:	ldrb	r1, [r4, #240]	; 0xf0
   18cd4:	mov	r3, r0
   18cd8:	mov	r2, r0
   18cdc:	mvn	ip, #11
   18ce0:	orr	r1, r1, #128	; 0x80
   18ce4:	strb	r1, [r4, #240]	; 0xf0
   18ce8:	b	188d8 <strspn@plt+0x15bc0>
   18cec:	ldr	r0, [pc, #168]	; 18d9c <strspn@plt+0x16084>
   18cf0:	movw	r2, #2078	; 0x81e
   18cf4:	ldr	r1, [pc, #164]	; 18da0 <strspn@plt+0x16088>
   18cf8:	ldr	r3, [pc, #164]	; 18da4 <strspn@plt+0x1608c>
   18cfc:	add	r0, pc, r0
   18d00:	add	r1, pc, r1
   18d04:	add	r3, pc, r3
   18d08:	bl	32b64 <strspn@plt+0x2fe4c>
   18d0c:	mvn	r0, #21
   18d10:	b	1857c <strspn@plt+0x15864>
   18d14:	ldr	r0, [pc, #140]	; 18da8 <strspn@plt+0x16090>
   18d18:	movw	r2, #2077	; 0x81d
   18d1c:	ldr	r1, [pc, #136]	; 18dac <strspn@plt+0x16094>
   18d20:	ldr	r3, [pc, #136]	; 18db0 <strspn@plt+0x16098>
   18d24:	add	r0, pc, r0
   18d28:	add	r1, pc, r1
   18d2c:	add	r3, pc, r3
   18d30:	bl	32b64 <strspn@plt+0x2fe4c>
   18d34:	mvn	r0, #0
   18d38:	b	1857c <strspn@plt+0x15864>
   18d3c:	ldr	r0, [pc, #112]	; 18db4 <strspn@plt+0x1609c>
   18d40:	movw	r2, #2079	; 0x81f
   18d44:	ldr	r1, [pc, #108]	; 18db8 <strspn@plt+0x160a0>
   18d48:	ldr	r3, [pc, #108]	; 18dbc <strspn@plt+0x160a4>
   18d4c:	add	r0, pc, r0
   18d50:	add	r1, pc, r1
   18d54:	add	r3, pc, r3
   18d58:	bl	32b64 <strspn@plt+0x2fe4c>
   18d5c:	mvn	r0, #115	; 0x73
   18d60:	b	1857c <strspn@plt+0x15864>
   18d64:	ldr	r0, [pc, #84]	; 18dc0 <strspn@plt+0x160a8>
   18d68:	movw	r2, #2076	; 0x81c
   18d6c:	ldr	r1, [pc, #80]	; 18dc4 <strspn@plt+0x160ac>
   18d70:	ldr	r3, [pc, #80]	; 18dc8 <strspn@plt+0x160b0>
   18d74:	add	r0, pc, r0
   18d78:	add	r1, pc, r1
   18d7c:	add	r3, pc, r3
   18d80:	bl	32b64 <strspn@plt+0x2fe4c>
   18d84:	mvn	r0, #21
   18d88:	b	1857c <strspn@plt+0x15864>
   18d8c:	mov	r3, ip
   18d90:	b	18b74 <strspn@plt+0x15e5c>
   18d94:			; <UNDEFINED> instruction: 0x0003c8b4
   18d98:	andeq	r0, r0, r8, asr #4
   18d9c:	andeq	r1, r2, r4, lsl #5
   18da0:	muleq	r2, r4, fp
   18da4:	andeq	r0, r2, r4, lsl #20
   18da8:	andeq	r0, r2, r8, asr #29
   18dac:	andeq	r0, r2, ip, ror #22
   18db0:	ldrdeq	r0, [r2], -ip
   18db4:	strdeq	r0, [r2], -r4
   18db8:	andeq	r0, r2, r4, asr #22
   18dbc:			; <UNDEFINED> instruction: 0x000209b4
   18dc0:	andeq	r5, r2, ip, ror #3
   18dc4:	andeq	r0, r2, ip, lsl fp
   18dc8:	andeq	r0, r2, ip, lsl #19
   18dcc:	push	{r4, r5, r6, r7, lr}
   18dd0:	subs	r5, r0, #0
   18dd4:	sub	sp, sp, #12
   18dd8:	beq	19030 <strspn@plt+0x16318>
   18ddc:	ldrb	r3, [r5, #240]	; 0xf0
   18de0:	tst	r3, #1
   18de4:	bne	19008 <strspn@plt+0x162f0>
   18de8:	ldr	r2, [r5, #400]	; 0x190
   18dec:	cmp	r2, #0
   18df0:	beq	18fe0 <strspn@plt+0x162c8>
   18df4:	lsrs	r3, r3, #7
   18df8:	bne	19058 <strspn@plt+0x16340>
   18dfc:	bl	14720 <strspn@plt+0x11a08>
   18e00:	ldrb	r3, [r0]
   18e04:	mov	r4, r0
   18e08:	cmp	r3, #97	; 0x61
   18e0c:	beq	18e2c <strspn@plt+0x16114>
   18e10:	ldr	r3, [r0, #12]
   18e14:	cmp	r3, #0
   18e18:	beq	18e2c <strspn@plt+0x16114>
   18e1c:	ldr	r2, [r0, #4]
   18e20:	ldrb	r3, [r3, r2]
   18e24:	cmp	r3, #0
   18e28:	bne	18fd8 <strspn@plt+0x162c0>
   18e2c:	ldr	r3, [r5, #400]	; 0x190
   18e30:	sub	r3, r3, #1
   18e34:	str	r3, [r5, #400]	; 0x190
   18e38:	ldrb	r3, [r4]
   18e3c:	cmp	r3, #97	; 0x61
   18e40:	beq	18e88 <strspn@plt+0x16170>
   18e44:	cmp	r3, #118	; 0x76
   18e48:	beq	18ea4 <strspn@plt+0x1618c>
   18e4c:	cmp	r3, #114	; 0x72
   18e50:	cmpne	r3, #101	; 0x65
   18e54:	bne	19080 <strspn@plt+0x16368>
   18e58:	mov	r0, r5
   18e5c:	mov	r1, r4
   18e60:	mov	r2, #1
   18e64:	bl	18064 <strspn@plt+0x1534c>
   18e68:	mov	r5, r0
   18e6c:	ldr	r0, [r4, #12]
   18e70:	bl	2778 <free@plt>
   18e74:	ldr	r0, [r4, #32]
   18e78:	bl	2778 <free@plt>
   18e7c:	mov	r0, r5
   18e80:	add	sp, sp, #12
   18e84:	pop	{r4, r5, r6, r7, pc}
   18e88:	ldr	r3, [r5, #244]	; 0xf4
   18e8c:	ldrb	r3, [r3, #3]
   18e90:	cmp	r3, #2
   18e94:	beq	18f10 <strspn@plt+0x161f8>
   18e98:	mov	r5, #0
   18e9c:	ldr	r0, [r4, #12]
   18ea0:	b	18e70 <strspn@plt+0x16158>
   18ea4:	ldr	r0, [r4, #12]
   18ea8:	cmp	r0, #0
   18eac:	beq	190a0 <strspn@plt+0x16388>
   18eb0:	ldr	r2, [r5, #244]	; 0xf4
   18eb4:	ldrb	r2, [r2, #3]
   18eb8:	cmp	r2, #2
   18ebc:	movne	r5, #0
   18ec0:	bne	18e70 <strspn@plt+0x16158>
   18ec4:	bl	2a54 <strlen@plt>
   18ec8:	mov	r1, #1
   18ecc:	mov	r6, #0
   18ed0:	mov	r3, r1
   18ed4:	str	r6, [sp]
   18ed8:	mov	r7, r0
   18edc:	mov	r0, r5
   18ee0:	add	r2, r7, r1
   18ee4:	bl	171a0 <strspn@plt+0x14488>
   18ee8:	cmp	r0, #0
   18eec:	ldreq	r0, [r4, #12]
   18ef0:	mvneq	r5, #11
   18ef4:	beq	18e70 <strspn@plt+0x16158>
   18ef8:	strb	r6, [r0], #1
   18efc:	mov	r2, r7
   18f00:	ldr	r1, [r4, #12]
   18f04:	mov	r5, r6
   18f08:	bl	27c0 <memcpy@plt>
   18f0c:	b	18e9c <strspn@plt+0x16184>
   18f10:	ldrb	r3, [r4, #1]
   18f14:	ands	r6, r3, #1
   18f18:	beq	18fb0 <strspn@plt+0x16298>
   18f1c:	ldr	r1, [r4, #36]	; 0x24
   18f20:	cmp	r1, #0
   18f24:	subne	r0, r1, #-1073741823	; 0xc0000001
   18f28:	ldrne	r2, [r4, #32]
   18f2c:	moveq	r0, r1
   18f30:	ldrne	r3, [r4, #20]
   18f34:	ldrne	r0, [r2, r0, lsl #2]
   18f38:	rsbne	r0, r3, r0
   18f3c:	bl	25610 <strspn@plt+0x228f8>
   18f40:	ldr	r2, [r4, #36]	; 0x24
   18f44:	mov	r1, #1
   18f48:	mov	r3, r1
   18f4c:	mov	r7, r0
   18f50:	mov	r0, r5
   18f54:	mul	r2, r2, r7
   18f58:	mov	r5, #0
   18f5c:	str	r5, [sp]
   18f60:	bl	171a0 <strspn@plt+0x14488>
   18f64:	cmp	r0, #0
   18f68:	beq	18fd0 <strspn@plt+0x162b8>
   18f6c:	ldr	r3, [r4, #36]	; 0x24
   18f70:	cmp	r3, #0
   18f74:	beq	18e98 <strspn@plt+0x16180>
   18f78:	mov	r6, r0
   18f7c:	ldr	r2, [r4, #32]
   18f80:	mov	r0, r6
   18f84:	ldr	r3, [r4, #20]
   18f88:	mov	r1, r7
   18f8c:	add	r6, r6, r7
   18f90:	ldr	r2, [r2, r5, lsl #2]
   18f94:	add	r5, r5, #1
   18f98:	rsb	r2, r3, r2
   18f9c:	bl	25724 <strspn@plt+0x22a0c>
   18fa0:	ldr	r3, [r4, #36]	; 0x24
   18fa4:	cmp	r5, r3
   18fa8:	bcc	18f7c <strspn@plt+0x16264>
   18fac:	b	18e98 <strspn@plt+0x16180>
   18fb0:	mov	r1, #1
   18fb4:	str	r6, [sp]
   18fb8:	mov	r0, r5
   18fbc:	mov	r3, r1
   18fc0:	mov	r2, r6
   18fc4:	bl	171a0 <strspn@plt+0x14488>
   18fc8:	cmp	r0, #0
   18fcc:	bne	18e98 <strspn@plt+0x16180>
   18fd0:	mvn	r5, #11
   18fd4:	b	18e9c <strspn@plt+0x16184>
   18fd8:	mvn	r0, #21
   18fdc:	b	18e80 <strspn@plt+0x16168>
   18fe0:	ldr	r0, [pc, #216]	; 190c0 <strspn@plt+0x163a8>
   18fe4:	movw	r2, #2293	; 0x8f5
   18fe8:	ldr	r1, [pc, #212]	; 190c4 <strspn@plt+0x163ac>
   18fec:	ldr	r3, [pc, #212]	; 190c8 <strspn@plt+0x163b0>
   18ff0:	add	r0, pc, r0
   18ff4:	add	r1, pc, r1
   18ff8:	add	r3, pc, r3
   18ffc:	bl	32b64 <strspn@plt+0x2fe4c>
   19000:	mvn	r0, #21
   19004:	b	18e80 <strspn@plt+0x16168>
   19008:	ldr	r0, [pc, #188]	; 190cc <strspn@plt+0x163b4>
   1900c:	movw	r2, #2292	; 0x8f4
   19010:	ldr	r1, [pc, #184]	; 190d0 <strspn@plt+0x163b8>
   19014:	ldr	r3, [pc, #184]	; 190d4 <strspn@plt+0x163bc>
   19018:	add	r0, pc, r0
   1901c:	add	r1, pc, r1
   19020:	add	r3, pc, r3
   19024:	bl	32b64 <strspn@plt+0x2fe4c>
   19028:	mvn	r0, #0
   1902c:	b	18e80 <strspn@plt+0x16168>
   19030:	ldr	r0, [pc, #160]	; 190d8 <strspn@plt+0x163c0>
   19034:	movw	r2, #2291	; 0x8f3
   19038:	ldr	r1, [pc, #156]	; 190dc <strspn@plt+0x163c4>
   1903c:	ldr	r3, [pc, #156]	; 190e0 <strspn@plt+0x163c8>
   19040:	add	r0, pc, r0
   19044:	add	r1, pc, r1
   19048:	add	r3, pc, r3
   1904c:	bl	32b64 <strspn@plt+0x2fe4c>
   19050:	mvn	r0, #21
   19054:	b	18e80 <strspn@plt+0x16168>
   19058:	ldr	r0, [pc, #132]	; 190e4 <strspn@plt+0x163cc>
   1905c:	movw	r2, #2294	; 0x8f6
   19060:	ldr	r1, [pc, #128]	; 190e8 <strspn@plt+0x163d0>
   19064:	ldr	r3, [pc, #128]	; 190ec <strspn@plt+0x163d4>
   19068:	add	r0, pc, r0
   1906c:	add	r1, pc, r1
   19070:	add	r3, pc, r3
   19074:	bl	32b64 <strspn@plt+0x2fe4c>
   19078:	mvn	r0, #115	; 0x73
   1907c:	b	18e80 <strspn@plt+0x16168>
   19080:	ldr	r0, [pc, #104]	; 190f0 <strspn@plt+0x163d8>
   19084:	movw	r2, #2311	; 0x907
   19088:	ldr	r1, [pc, #100]	; 190f4 <strspn@plt+0x163dc>
   1908c:	ldr	r3, [pc, #100]	; 190f8 <strspn@plt+0x163e0>
   19090:	add	r0, pc, r0
   19094:	add	r1, pc, r1
   19098:	add	r3, pc, r3
   1909c:	bl	32b0c <strspn@plt+0x2fdf4>
   190a0:	ldr	r0, [pc, #84]	; 190fc <strspn@plt+0x163e4>
   190a4:	movw	r2, #2174	; 0x87e
   190a8:	ldr	r1, [pc, #80]	; 19100 <strspn@plt+0x163e8>
   190ac:	ldr	r3, [pc, #80]	; 19104 <strspn@plt+0x163ec>
   190b0:	add	r0, pc, r0
   190b4:	add	r1, pc, r1
   190b8:	add	r3, pc, r3
   190bc:	bl	32874 <strspn@plt+0x2fb5c>
   190c0:	andeq	r0, r2, r8, lsr #26
   190c4:	andeq	r0, r2, r0, lsr #17
   190c8:			; <UNDEFINED> instruction: 0x000212b0
   190cc:	ldrdeq	r0, [r2], -r4
   190d0:	andeq	r0, r2, r8, ror r8
   190d4:	andeq	r1, r2, r8, lsl #5
   190d8:	andeq	r4, r2, r0, lsr #30
   190dc:	andeq	r0, r2, r0, asr r8
   190e0:	andeq	r1, r2, r0, ror #4
   190e4:	ldrdeq	r0, [r2], -r8
   190e8:	andeq	r0, r2, r8, lsr #16
   190ec:	andeq	r1, r2, r8, lsr r2
   190f0:	andeq	r0, r2, r0, lsr #18
   190f4:	andeq	r0, r2, r0, lsl #16
   190f8:	andeq	r1, r2, r0, lsl r2
   190fc:	andeq	r0, r2, ip, ror ip
   19100:	andeq	r0, r2, r0, ror #15
   19104:	andeq	r0, r2, r0, asr #8
   19108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1910c:	add	fp, sp, #32
   19110:	ldr	r3, [pc, #1572]	; 1973c <strspn@plt+0x16a24>
   19114:	sub	sp, sp, #1600	; 0x640
   19118:	sub	sp, sp, #12
   1911c:	subs	r6, r0, #0
   19120:	ldr	r0, [pc, #1560]	; 19740 <strspn@plt+0x16a28>
   19124:	add	r3, pc, r3
   19128:	str	r1, [fp, #-1608]	; 0xfffff9b8
   1912c:	mov	r7, r2
   19130:	mov	r2, #0
   19134:	ldr	r0, [r3, r0]
   19138:	str	r2, [fp, #-1592]	; 0xfffff9c8
   1913c:	ldr	r3, [r0]
   19140:	str	r0, [fp, #-1616]	; 0xfffff9b0
   19144:	str	r3, [fp, #-40]	; 0xffffffd8
   19148:	beq	19718 <strspn@plt+0x16a00>
   1914c:	subs	r0, r1, #0
   19150:	beq	1939c <strspn@plt+0x16684>
   19154:	mvn	r5, #0
   19158:	str	r5, [fp, #-1600]	; 0xfffff9c0
   1915c:	bl	2a54 <strlen@plt>
   19160:	sub	r4, fp, #1584	; 0x630
   19164:	sub	r9, fp, #1568	; 0x620
   19168:	sub	sl, fp, #1600	; 0x640
   1916c:	sub	r4, r4, #4
   19170:	sub	r9, r9, #4
   19174:	sub	sl, sl, #4
   19178:	sub	r9, r9, #4
   1917c:	sub	r8, r4, #4
   19180:	sub	sl, sl, #4
   19184:	mov	r3, r5
   19188:	str	r7, [fp, #-1620]	; 0xfffff9ac
   1918c:	str	r6, [fp, #-1636]	; 0xfffff99c
   19190:	str	r0, [fp, #-1596]	; 0xfffff9c4
   19194:	cmp	r3, #0
   19198:	beq	191bc <strspn@plt+0x164a4>
   1919c:	ldr	r7, [fp, #-1620]	; 0xfffff9ac
   191a0:	ldr	r6, [fp, #-1636]	; 0xfffff99c
   191a4:	ldr	r2, [fp, #-1596]	; 0xfffff9c4
   191a8:	cmp	r2, #0
   191ac:	cmneq	r3, #1
   191b0:	bne	19204 <strspn@plt+0x164ec>
   191b4:	str	r7, [fp, #-1620]	; 0xfffff9ac
   191b8:	str	r6, [fp, #-1636]	; 0xfffff99c
   191bc:	sub	r3, r4, #12
   191c0:	mov	r0, r9
   191c4:	str	r3, [sp]
   191c8:	mov	r1, r8
   191cc:	mov	r2, sl
   191d0:	sub	r3, r4, #8
   191d4:	bl	15d70 <strspn@plt+0x13058>
   191d8:	cmp	r0, #0
   191dc:	blt	1939c <strspn@plt+0x16684>
   191e0:	beq	196d4 <strspn@plt+0x169bc>
   191e4:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   191e8:	bl	18dcc <strspn@plt+0x160b4>
   191ec:	cmp	r0, #0
   191f0:	blt	1939c <strspn@plt+0x16684>
   191f4:	ldr	r3, [fp, #-1600]	; 0xfffff9c0
   191f8:	cmp	r3, #0
   191fc:	bne	1919c <strspn@plt+0x16484>
   19200:	b	191bc <strspn@plt+0x164a4>
   19204:	ldr	r5, [fp, #-1608]	; 0xfffff9b8
   19208:	cmn	r3, #1
   1920c:	subne	r3, r3, #1
   19210:	subeq	r2, r2, #1
   19214:	strne	r3, [fp, #-1600]	; 0xfffff9c0
   19218:	addeq	r3, r5, #1
   1921c:	streq	r2, [fp, #-1596]	; 0xfffff9c4
   19220:	streq	r3, [fp, #-1608]	; 0xfffff9b8
   19224:	ldrb	r1, [r5]
   19228:	sub	r3, r1, #40	; 0x28
   1922c:	cmp	r3, #83	; 0x53
   19230:	addls	pc, pc, r3, lsl #2
   19234:	b	19398 <strspn@plt+0x16680>
   19238:	b	195b0 <strspn@plt+0x16898>
   1923c:	b	19398 <strspn@plt+0x16680>
   19240:	b	19398 <strspn@plt+0x16680>
   19244:	b	19398 <strspn@plt+0x16680>
   19248:	b	19398 <strspn@plt+0x16680>
   1924c:	b	19398 <strspn@plt+0x16680>
   19250:	b	19398 <strspn@plt+0x16680>
   19254:	b	19398 <strspn@plt+0x16680>
   19258:	b	19398 <strspn@plt+0x16680>
   1925c:	b	19398 <strspn@plt+0x16680>
   19260:	b	19398 <strspn@plt+0x16680>
   19264:	b	19398 <strspn@plt+0x16680>
   19268:	b	19398 <strspn@plt+0x16680>
   1926c:	b	19398 <strspn@plt+0x16680>
   19270:	b	19398 <strspn@plt+0x16680>
   19274:	b	19398 <strspn@plt+0x16680>
   19278:	b	19398 <strspn@plt+0x16680>
   1927c:	b	19398 <strspn@plt+0x16680>
   19280:	b	19398 <strspn@plt+0x16680>
   19284:	b	19398 <strspn@plt+0x16680>
   19288:	b	19398 <strspn@plt+0x16680>
   1928c:	b	19398 <strspn@plt+0x16680>
   19290:	b	19398 <strspn@plt+0x16680>
   19294:	b	19398 <strspn@plt+0x16680>
   19298:	b	19398 <strspn@plt+0x16680>
   1929c:	b	19398 <strspn@plt+0x16680>
   192a0:	b	19398 <strspn@plt+0x16680>
   192a4:	b	19398 <strspn@plt+0x16680>
   192a8:	b	19398 <strspn@plt+0x16680>
   192ac:	b	19398 <strspn@plt+0x16680>
   192b0:	b	19398 <strspn@plt+0x16680>
   192b4:	b	19398 <strspn@plt+0x16680>
   192b8:	b	19398 <strspn@plt+0x16680>
   192bc:	b	19398 <strspn@plt+0x16680>
   192c0:	b	19398 <strspn@plt+0x16680>
   192c4:	b	19398 <strspn@plt+0x16680>
   192c8:	b	19398 <strspn@plt+0x16680>
   192cc:	b	19398 <strspn@plt+0x16680>
   192d0:	b	19398 <strspn@plt+0x16680>
   192d4:	b	19398 <strspn@plt+0x16680>
   192d8:	b	19398 <strspn@plt+0x16680>
   192dc:	b	19398 <strspn@plt+0x16680>
   192e0:	b	19398 <strspn@plt+0x16680>
   192e4:	b	19398 <strspn@plt+0x16680>
   192e8:	b	19398 <strspn@plt+0x16680>
   192ec:	b	19398 <strspn@plt+0x16680>
   192f0:	b	19398 <strspn@plt+0x16680>
   192f4:	b	19398 <strspn@plt+0x16680>
   192f8:	b	19398 <strspn@plt+0x16680>
   192fc:	b	19398 <strspn@plt+0x16680>
   19300:	b	19398 <strspn@plt+0x16680>
   19304:	b	19398 <strspn@plt+0x16680>
   19308:	b	19398 <strspn@plt+0x16680>
   1930c:	b	19398 <strspn@plt+0x16680>
   19310:	b	19398 <strspn@plt+0x16680>
   19314:	b	19398 <strspn@plt+0x16680>
   19318:	b	19398 <strspn@plt+0x16680>
   1931c:	b	194d4 <strspn@plt+0x167bc>
   19320:	b	194ac <strspn@plt+0x16794>
   19324:	b	19398 <strspn@plt+0x16680>
   19328:	b	1947c <strspn@plt+0x16764>
   1932c:	b	19398 <strspn@plt+0x16680>
   19330:	b	19398 <strspn@plt+0x16680>
   19334:	b	19460 <strspn@plt+0x16748>
   19338:	b	194ac <strspn@plt+0x16794>
   1933c:	b	194ac <strspn@plt+0x16794>
   19340:	b	19398 <strspn@plt+0x16680>
   19344:	b	19398 <strspn@plt+0x16680>
   19348:	b	19398 <strspn@plt+0x16680>
   1934c:	b	19398 <strspn@plt+0x16680>
   19350:	b	1942c <strspn@plt+0x16714>
   19354:	b	19460 <strspn@plt+0x16748>
   19358:	b	19398 <strspn@plt+0x16680>
   1935c:	b	1942c <strspn@plt+0x16714>
   19360:	b	19398 <strspn@plt+0x16680>
   19364:	b	19460 <strspn@plt+0x16748>
   19368:	b	193e8 <strspn@plt+0x166d0>
   1936c:	b	194ac <strspn@plt+0x16794>
   19370:	b	19388 <strspn@plt+0x16670>
   19374:	b	19398 <strspn@plt+0x16680>
   19378:	b	193e8 <strspn@plt+0x166d0>
   1937c:	b	193b8 <strspn@plt+0x166a0>
   19380:	b	19398 <strspn@plt+0x16680>
   19384:	b	195b0 <strspn@plt+0x16898>
   19388:	ldr	r5, [r7]
   1938c:	add	r7, r7, #4
   19390:	cmp	r5, #0
   19394:	bne	1967c <strspn@plt+0x16964>
   19398:	mvn	r0, #21
   1939c:	ldr	r6, [fp, #-1616]	; 0xfffff9b0
   193a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   193a4:	ldr	r3, [r6]
   193a8:	cmp	r2, r3
   193ac:	bne	19738 <strspn@plt+0x16a20>
   193b0:	sub	sp, fp, #32
   193b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   193b8:	ldr	r3, [r7]
   193bc:	mov	r0, r6
   193c0:	mov	r2, r4
   193c4:	add	r7, r7, #4
   193c8:	str	r6, [fp, #-1636]	; 0xfffff99c
   193cc:	strb	r3, [fp, #-1588]	; 0xfffff9cc
   193d0:	ldrb	r1, [r5]
   193d4:	str	r7, [fp, #-1620]	; 0xfffff9ac
   193d8:	bl	184a8 <strspn@plt+0x15790>
   193dc:	cmp	r0, #0
   193e0:	bge	191f4 <strspn@plt+0x164dc>
   193e4:	b	1939c <strspn@plt+0x16684>
   193e8:	add	r7, r7, #7
   193ec:	str	r6, [fp, #-1636]	; 0xfffff99c
   193f0:	bic	ip, r7, #7
   193f4:	mov	r0, r6
   193f8:	sub	r1, fp, #1536	; 0x600
   193fc:	add	ip, ip, #8
   19400:	ldrd	r6, [ip, #-8]
   19404:	movw	r3, #63984	; 0xf9f0
   19408:	str	ip, [fp, #-1620]	; 0xfffff9ac
   1940c:	movt	r3, #65535	; 0xffff
   19410:	sub	ip, fp, #36	; 0x24
   19414:	mov	r2, r4
   19418:	strd	r6, [r1, #-92]	; 0xffffffa4
   1941c:	strd	r6, [ip, r3]
   19420:	ldrb	r1, [r5]
   19424:	bl	184a8 <strspn@plt+0x15790>
   19428:	b	193dc <strspn@plt+0x166c4>
   1942c:	ldr	r1, [r7]
   19430:	movw	r3, #63984	; 0xf9f0
   19434:	str	r6, [fp, #-1636]	; 0xfffff99c
   19438:	movt	r3, #65535	; 0xffff
   1943c:	mov	r0, r6
   19440:	sub	r6, fp, #36	; 0x24
   19444:	mov	r2, r4
   19448:	add	r7, r7, #4
   1944c:	strh	r1, [r6, r3]
   19450:	ldrb	r1, [r5]
   19454:	str	r7, [fp, #-1620]	; 0xfffff9ac
   19458:	bl	184a8 <strspn@plt+0x15790>
   1945c:	b	193dc <strspn@plt+0x166c4>
   19460:	mov	r0, r6
   19464:	ldr	r2, [r7]
   19468:	str	r6, [fp, #-1636]	; 0xfffff99c
   1946c:	add	r5, r7, #4
   19470:	bl	184a8 <strspn@plt+0x15790>
   19474:	str	r5, [fp, #-1620]	; 0xfffff9ac
   19478:	b	193dc <strspn@plt+0x166c4>
   1947c:	add	r7, r7, #7
   19480:	mov	r0, r6
   19484:	bic	r7, r7, #7
   19488:	mov	r2, r4
   1948c:	vldr	d7, [r7]
   19490:	vstr	d7, [r4]
   19494:	ldrb	r1, [r5]
   19498:	add	r7, r7, #8
   1949c:	str	r6, [fp, #-1636]	; 0xfffff99c
   194a0:	str	r7, [fp, #-1620]	; 0xfffff9ac
   194a4:	bl	184a8 <strspn@plt+0x15790>
   194a8:	b	193dc <strspn@plt+0x166c4>
   194ac:	ldr	r3, [r7]
   194b0:	mov	r0, r6
   194b4:	mov	r2, r4
   194b8:	add	r7, r7, #4
   194bc:	str	r6, [fp, #-1636]	; 0xfffff99c
   194c0:	str	r3, [fp, #-1588]	; 0xfffff9cc
   194c4:	ldrb	r1, [r5]
   194c8:	str	r7, [fp, #-1620]	; 0xfffff9ac
   194cc:	bl	184a8 <strspn@plt+0x15790>
   194d0:	b	193dc <strspn@plt+0x166c4>
   194d4:	add	r5, r5, #1
   194d8:	mov	r1, r4
   194dc:	str	r7, [fp, #-1620]	; 0xfffff9ac
   194e0:	mov	r0, r5
   194e4:	str	r6, [fp, #-1636]	; 0xfffff99c
   194e8:	bl	207e0 <strspn@plt+0x1dac8>
   194ec:	cmp	r0, #0
   194f0:	blt	1939c <strspn@plt+0x16684>
   194f4:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   194f8:	mov	r6, sp
   194fc:	mov	r1, r5
   19500:	add	r0, r3, #8
   19504:	bic	r0, r0, #7
   19508:	mov	r2, r3
   1950c:	sub	sp, sp, r0
   19510:	str	r3, [fp, #-1632]	; 0xfffff9a0
   19514:	add	ip, sp, #8
   19518:	mov	r0, ip
   1951c:	bl	27c0 <memcpy@plt>
   19520:	ldr	r3, [fp, #-1632]	; 0xfffff9a0
   19524:	mov	r1, #0
   19528:	mov	r2, r0
   1952c:	strb	r1, [r0, r3]
   19530:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   19534:	mov	r1, #97	; 0x61
   19538:	bl	184b0 <strspn@plt+0x15798>
   1953c:	cmp	r0, #0
   19540:	blt	19710 <strspn@plt+0x169f8>
   19544:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   19548:	mov	sp, r6
   1954c:	cmn	r1, #1
   19550:	ldreq	r3, [fp, #-1588]	; 0xfffff9cc
   19554:	ldreq	r2, [fp, #-1608]	; 0xfffff9b8
   19558:	ldreq	r0, [fp, #-1596]	; 0xfffff9c4
   1955c:	addeq	r2, r2, r3
   19560:	ldrne	r2, [fp, #-1608]	; 0xfffff9b8
   19564:	rsbeq	r3, r3, r0
   19568:	ldrne	r3, [fp, #-1596]	; 0xfffff9c4
   1956c:	streq	r2, [fp, #-1608]	; 0xfffff9b8
   19570:	mov	r0, r9
   19574:	streq	r3, [fp, #-1596]	; 0xfffff9c4
   19578:	str	r1, [sp]
   1957c:	mov	r1, r8
   19580:	bl	15ea0 <strspn@plt+0x13188>
   19584:	cmp	r0, #0
   19588:	blt	1939c <strspn@plt+0x16684>
   1958c:	ldr	r6, [fp, #-1620]	; 0xfffff9ac
   19590:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   19594:	add	r6, r6, #4
   19598:	str	r5, [fp, #-1608]	; 0xfffff9b8
   1959c:	ldr	r3, [r6, #-4]
   195a0:	str	r2, [fp, #-1596]	; 0xfffff9c4
   195a4:	str	r6, [fp, #-1620]	; 0xfffff9ac
   195a8:	str	r3, [fp, #-1600]	; 0xfffff9c0
   195ac:	b	19194 <strspn@plt+0x1647c>
   195b0:	mov	r0, r5
   195b4:	mov	r1, r4
   195b8:	bl	207e0 <strspn@plt+0x1dac8>
   195bc:	cmp	r0, #0
   195c0:	blt	1939c <strspn@plt+0x16684>
   195c4:	ldr	ip, [fp, #-1588]	; 0xfffff9cc
   195c8:	add	r1, r5, #1
   195cc:	str	sp, [fp, #-1620]	; 0xfffff9ac
   195d0:	add	r3, ip, #6
   195d4:	sub	ip, ip, #2
   195d8:	bic	r3, r3, #7
   195dc:	str	r1, [fp, #-1612]	; 0xfffff9b4
   195e0:	sub	sp, sp, r3
   195e4:	mov	r2, ip
   195e8:	add	r3, sp, #8
   195ec:	str	ip, [fp, #-1632]	; 0xfffff9a0
   195f0:	mov	r0, r3
   195f4:	bl	27c0 <memcpy@plt>
   195f8:	ldr	ip, [fp, #-1632]	; 0xfffff9a0
   195fc:	mov	r2, #0
   19600:	strb	r2, [r0, ip]
   19604:	mov	r2, r0
   19608:	ldrb	r1, [r5]
   1960c:	mov	r0, r6
   19610:	cmp	r1, #40	; 0x28
   19614:	movne	r1, #101	; 0x65
   19618:	moveq	r1, #114	; 0x72
   1961c:	bl	184b0 <strspn@plt+0x15798>
   19620:	cmp	r0, #0
   19624:	blt	19708 <strspn@plt+0x169f0>
   19628:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   1962c:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   19630:	cmn	r1, #1
   19634:	beq	196dc <strspn@plt+0x169c4>
   19638:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   1963c:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   19640:	str	r1, [sp]
   19644:	mov	r0, r9
   19648:	mov	r1, r8
   1964c:	bl	15ea0 <strspn@plt+0x13188>
   19650:	cmp	r0, #0
   19654:	blt	1939c <strspn@plt+0x16684>
   19658:	ldr	ip, [fp, #-1612]	; 0xfffff9b4
   1965c:	mvn	r2, #0
   19660:	ldr	r1, [fp, #-1588]	; 0xfffff9cc
   19664:	mov	r3, r2
   19668:	str	r2, [fp, #-1600]	; 0xfffff9c0
   1966c:	sub	r1, r1, #2
   19670:	str	ip, [fp, #-1608]	; 0xfffff9b8
   19674:	str	r1, [fp, #-1596]	; 0xfffff9c4
   19678:	b	191a4 <strspn@plt+0x1648c>
   1967c:	mov	r0, r6
   19680:	mov	r1, #118	; 0x76
   19684:	mov	r2, r5
   19688:	bl	184b0 <strspn@plt+0x15798>
   1968c:	cmp	r0, #0
   19690:	blt	1939c <strspn@plt+0x16684>
   19694:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   19698:	mov	r0, r9
   1969c:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   196a0:	mov	r1, r8
   196a4:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   196a8:	str	ip, [sp]
   196ac:	bl	15ea0 <strspn@plt+0x13188>
   196b0:	cmp	r0, #0
   196b4:	blt	1939c <strspn@plt+0x16684>
   196b8:	mov	r0, r5
   196bc:	str	r5, [fp, #-1608]	; 0xfffff9b8
   196c0:	bl	2a54 <strlen@plt>
   196c4:	mvn	r3, #0
   196c8:	str	r3, [fp, #-1600]	; 0xfffff9c0
   196cc:	str	r0, [fp, #-1596]	; 0xfffff9c4
   196d0:	b	191a4 <strspn@plt+0x1648c>
   196d4:	mov	r0, #1
   196d8:	b	1939c <strspn@plt+0x16684>
   196dc:	ldr	r0, [fp, #-1596]	; 0xfffff9c4
   196e0:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   196e4:	add	r0, r0, #1
   196e8:	ldr	ip, [fp, #-1608]	; 0xfffff9b8
   196ec:	rsb	r0, r3, r0
   196f0:	sub	r2, r3, #1
   196f4:	add	r2, ip, r2
   196f8:	str	r0, [fp, #-1596]	; 0xfffff9c4
   196fc:	str	r2, [fp, #-1608]	; 0xfffff9b8
   19700:	mov	r3, r0
   19704:	b	19640 <strspn@plt+0x16928>
   19708:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   1970c:	b	1939c <strspn@plt+0x16684>
   19710:	mov	sp, r6
   19714:	b	1939c <strspn@plt+0x16684>
   19718:	ldr	r0, [pc, #36]	; 19744 <strspn@plt+0x16a2c>
   1971c:	mov	r2, #2368	; 0x940
   19720:	ldr	r1, [pc, #32]	; 19748 <strspn@plt+0x16a30>
   19724:	ldr	r3, [pc, #32]	; 1974c <strspn@plt+0x16a34>
   19728:	add	r0, pc, r0
   1972c:	add	r1, pc, r1
   19730:	add	r3, pc, r3
   19734:	bl	32874 <strspn@plt+0x2fb5c>
   19738:	bl	2838 <__stack_chk_fail@plt>
   1973c:	andeq	fp, r3, r0, asr ip
   19740:	andeq	r0, r0, r8, asr #4
   19744:	andeq	r4, r2, r8, lsr r8
   19748:	andeq	r0, r2, r8, ror #2
   1974c:	muleq	r1, ip, ip
   19750:	push	{r1, r2, r3}
   19754:	subs	ip, r0, #0
   19758:	ldr	r3, [pc, #268]	; 1986c <strspn@plt+0x16b54>
   1975c:	ldr	r2, [pc, #268]	; 19870 <strspn@plt+0x16b58>
   19760:	add	r3, pc, r3
   19764:	push	{r4, lr}
   19768:	sub	sp, sp, #12
   1976c:	ldr	r4, [r3, r2]
   19770:	ldr	r1, [sp, #20]
   19774:	ldr	r3, [r4]
   19778:	str	r3, [sp, #4]
   1977c:	beq	19844 <strspn@plt+0x16b2c>
   19780:	cmp	r1, #0
   19784:	beq	1981c <strspn@plt+0x16b04>
   19788:	ldrb	r3, [ip, #240]	; 0xf0
   1978c:	tst	r3, #1
   19790:	bne	197f4 <strspn@plt+0x16adc>
   19794:	lsrs	r3, r3, #7
   19798:	bne	197cc <strspn@plt+0x16ab4>
   1979c:	add	r2, sp, #24
   197a0:	str	r2, [sp]
   197a4:	bl	19108 <strspn@plt+0x163f0>
   197a8:	ldr	r2, [sp, #4]
   197ac:	ldr	r3, [r4]
   197b0:	cmp	r2, r3
   197b4:	bne	197c8 <strspn@plt+0x16ab0>
   197b8:	add	sp, sp, #12
   197bc:	pop	{r4, lr}
   197c0:	add	sp, sp, #12
   197c4:	bx	lr
   197c8:	bl	2838 <__stack_chk_fail@plt>
   197cc:	ldr	r0, [pc, #160]	; 19874 <strspn@plt+0x16b5c>
   197d0:	movw	r2, #2569	; 0xa09
   197d4:	ldr	r1, [pc, #156]	; 19878 <strspn@plt+0x16b60>
   197d8:	ldr	r3, [pc, #156]	; 1987c <strspn@plt+0x16b64>
   197dc:	add	r0, pc, r0
   197e0:	add	r1, pc, r1
   197e4:	add	r3, pc, r3
   197e8:	bl	32b64 <strspn@plt+0x2fe4c>
   197ec:	mvn	r0, #115	; 0x73
   197f0:	b	197a8 <strspn@plt+0x16a90>
   197f4:	ldr	r0, [pc, #132]	; 19880 <strspn@plt+0x16b68>
   197f8:	movw	r2, #2568	; 0xa08
   197fc:	ldr	r1, [pc, #128]	; 19884 <strspn@plt+0x16b6c>
   19800:	ldr	r3, [pc, #128]	; 19888 <strspn@plt+0x16b70>
   19804:	add	r0, pc, r0
   19808:	add	r1, pc, r1
   1980c:	add	r3, pc, r3
   19810:	bl	32b64 <strspn@plt+0x2fe4c>
   19814:	mvn	r0, #0
   19818:	b	197a8 <strspn@plt+0x16a90>
   1981c:	ldr	r0, [pc, #104]	; 1988c <strspn@plt+0x16b74>
   19820:	movw	r2, #2567	; 0xa07
   19824:	ldr	r1, [pc, #100]	; 19890 <strspn@plt+0x16b78>
   19828:	ldr	r3, [pc, #100]	; 19894 <strspn@plt+0x16b7c>
   1982c:	add	r0, pc, r0
   19830:	add	r1, pc, r1
   19834:	add	r3, pc, r3
   19838:	bl	32b64 <strspn@plt+0x2fe4c>
   1983c:	mvn	r0, #21
   19840:	b	197a8 <strspn@plt+0x16a90>
   19844:	ldr	r0, [pc, #76]	; 19898 <strspn@plt+0x16b80>
   19848:	movw	r2, #2566	; 0xa06
   1984c:	ldr	r1, [pc, #72]	; 1989c <strspn@plt+0x16b84>
   19850:	ldr	r3, [pc, #72]	; 198a0 <strspn@plt+0x16b88>
   19854:	add	r0, pc, r0
   19858:	add	r1, pc, r1
   1985c:	add	r3, pc, r3
   19860:	bl	32b64 <strspn@plt+0x2fe4c>
   19864:	mvn	r0, #21
   19868:	b	197a8 <strspn@plt+0x16a90>
   1986c:	andeq	fp, r3, r4, lsl r6
   19870:	andeq	r0, r0, r8, asr #4
   19874:	andeq	r0, r2, r4, ror #8
   19878:	strheq	r0, [r2], -r4
   1987c:	andeq	r0, r2, r0, lsl sl
   19880:	andeq	r0, r2, r8, ror #7
   19884:	andeq	r0, r2, ip, lsl #1
   19888:	andeq	r0, r2, r8, ror #19
   1988c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   19890:	andeq	r0, r2, r4, rrx
   19894:	andeq	r0, r2, r0, asr #19
   19898:	andeq	r4, r2, ip, lsl #14
   1989c:	andeq	r0, r2, ip, lsr r0
   198a0:	muleq	r2, r8, r9
   198a4:	push	{r3, r4, r5, lr}
   198a8:	subs	r5, r0, #0
   198ac:	mov	r4, r1
   198b0:	beq	19930 <strspn@plt+0x16c18>
   198b4:	ldrb	r3, [r5, #240]	; 0xf0
   198b8:	tst	r3, #1
   198bc:	bne	19980 <strspn@plt+0x16c68>
   198c0:	lsrs	r3, r3, #7
   198c4:	bne	19958 <strspn@plt+0x16c40>
   198c8:	ldr	r2, [pc, #216]	; 199a8 <strspn@plt+0x16c90>
   198cc:	mov	r1, #97	; 0x61
   198d0:	add	r2, pc, r2
   198d4:	bl	184b0 <strspn@plt+0x15798>
   198d8:	cmp	r0, #0
   198dc:	poplt	{r3, r4, r5, pc}
   198e0:	cmp	r4, #0
   198e4:	beq	19924 <strspn@plt+0x16c0c>
   198e8:	ldr	r2, [r4]
   198ec:	cmp	r2, #0
   198f0:	beq	19924 <strspn@plt+0x16c0c>
   198f4:	add	r4, r4, #4
   198f8:	b	19908 <strspn@plt+0x16bf0>
   198fc:	ldr	r2, [r4], #4
   19900:	cmp	r2, #0
   19904:	beq	19924 <strspn@plt+0x16c0c>
   19908:	mov	r0, r5
   1990c:	mov	r1, #115	; 0x73
   19910:	bl	184a8 <strspn@plt+0x15790>
   19914:	cmp	r0, #0
   19918:	poplt	{r3, r4, r5, pc}
   1991c:	cmp	r4, #0
   19920:	bne	198fc <strspn@plt+0x16be4>
   19924:	mov	r0, r5
   19928:	pop	{r3, r4, r5, lr}
   1992c:	b	18dcc <strspn@plt+0x160b4>
   19930:	ldr	r0, [pc, #116]	; 199ac <strspn@plt+0x16c94>
   19934:	movw	r2, #2860	; 0xb2c
   19938:	ldr	r1, [pc, #112]	; 199b0 <strspn@plt+0x16c98>
   1993c:	ldr	r3, [pc, #112]	; 199b4 <strspn@plt+0x16c9c>
   19940:	add	r0, pc, r0
   19944:	add	r1, pc, r1
   19948:	add	r3, pc, r3
   1994c:	bl	32b64 <strspn@plt+0x2fe4c>
   19950:	mvn	r0, #21
   19954:	pop	{r3, r4, r5, pc}
   19958:	ldr	r0, [pc, #88]	; 199b8 <strspn@plt+0x16ca0>
   1995c:	movw	r2, #2862	; 0xb2e
   19960:	ldr	r1, [pc, #84]	; 199bc <strspn@plt+0x16ca4>
   19964:	ldr	r3, [pc, #84]	; 199c0 <strspn@plt+0x16ca8>
   19968:	add	r0, pc, r0
   1996c:	add	r1, pc, r1
   19970:	add	r3, pc, r3
   19974:	bl	32b64 <strspn@plt+0x2fe4c>
   19978:	mvn	r0, #115	; 0x73
   1997c:	pop	{r3, r4, r5, pc}
   19980:	ldr	r0, [pc, #60]	; 199c4 <strspn@plt+0x16cac>
   19984:	movw	r2, #2861	; 0xb2d
   19988:	ldr	r1, [pc, #56]	; 199c8 <strspn@plt+0x16cb0>
   1998c:	ldr	r3, [pc, #56]	; 199cc <strspn@plt+0x16cb4>
   19990:	add	r0, pc, r0
   19994:	add	r1, pc, r1
   19998:	add	r3, pc, r3
   1999c:	bl	32b64 <strspn@plt+0x2fe4c>
   199a0:	mvn	r0, #0
   199a4:	pop	{r3, r4, r5, pc}
   199a8:	andeq	r2, r2, r0, ror r2
   199ac:	andeq	r4, r2, r0, lsr #12
   199b0:	andeq	pc, r1, r0, asr pc	; <UNPREDICTABLE>
   199b4:	andeq	pc, r1, r0, ror #23
   199b8:	ldrdeq	r0, [r2], -r8
   199bc:	andeq	pc, r1, r8, lsr #30
   199c0:			; <UNDEFINED> instruction: 0x0001fbb8
   199c4:	andeq	r0, r2, ip, asr r2
   199c8:	andeq	pc, r1, r0, lsl #30
   199cc:	muleq	r1, r0, fp
   199d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   199d4:	subs	r6, r0, #0
   199d8:	sub	sp, sp, #16
   199dc:	beq	19b4c <strspn@plt+0x16e34>
   199e0:	ldr	r7, [r6, #4]
   199e4:	cmp	r7, #0
   199e8:	movne	r0, #0
   199ec:	beq	199f8 <strspn@plt+0x16ce0>
   199f0:	add	sp, sp, #16
   199f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   199f8:	ldr	r8, [r6, #12]
   199fc:	cmp	r8, #0
   19a00:	moveq	r0, r8
   19a04:	beq	199f0 <strspn@plt+0x16cd8>
   19a08:	ldr	sl, [r6, #32]
   19a0c:	cmp	sl, #0
   19a10:	blt	19aa4 <strspn@plt+0x16d8c>
   19a14:	bl	2ac08 <strspn@plt+0x27ef0>
   19a18:	ldrd	r4, [r6, #24]
   19a1c:	mov	r3, r7
   19a20:	sub	r8, r8, #1
   19a24:	mov	r1, r5
   19a28:	mov	r9, r0
   19a2c:	mov	r0, r4
   19a30:	mov	r2, r9
   19a34:	add	r8, r8, r9
   19a38:	bl	358d0 <strspn@plt+0x32bb8>
   19a3c:	rsb	r1, r9, #0
   19a40:	mov	r3, #2
   19a44:	str	sl, [sp]
   19a48:	mov	r2, #1
   19a4c:	mls	r9, r0, r9, r4
   19a50:	mov	r0, r7
   19a54:	add	r7, r8, r9
   19a58:	subs	r4, r4, r9
   19a5c:	sbc	r5, r5, #0
   19a60:	and	r7, r7, r1
   19a64:	strd	r4, [sp, #8]
   19a68:	mov	r1, r7
   19a6c:	bl	27d8 <mmap64@plt>
   19a70:	mov	r3, r0
   19a74:	cmn	r3, #1
   19a78:	beq	19b28 <strspn@plt+0x16e10>
   19a7c:	ldrb	r2, [r6, #36]	; 0x24
   19a80:	add	r9, r3, r9
   19a84:	mov	r0, #0
   19a88:	str	r7, [r6, #16]
   19a8c:	orr	r2, r2, #2
   19a90:	str	r9, [r6, #4]
   19a94:	str	r3, [r6, #8]
   19a98:	strb	r2, [r6, #36]	; 0x24
   19a9c:	add	sp, sp, #16
   19aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19aa4:	ldrb	r3, [r6, #36]	; 0x24
   19aa8:	tst	r3, #8
   19aac:	mvneq	r0, #21
   19ab0:	beq	199f0 <strspn@plt+0x16cd8>
   19ab4:	cmp	r8, #7
   19ab8:	bls	19b38 <strspn@plt+0x16e20>
   19abc:	bl	2ac08 <strspn@plt+0x27ef0>
   19ac0:	ldr	sl, [r6, #24]
   19ac4:	ldr	r4, [r6, #28]
   19ac8:	mov	r3, r7
   19acc:	mov	r5, #0
   19ad0:	mov	r1, r4
   19ad4:	mov	r4, #0
   19ad8:	mov	r9, r0
   19adc:	mov	r0, sl
   19ae0:	mov	r2, r9
   19ae4:	bl	358d0 <strspn@plt+0x32bb8>
   19ae8:	sub	ip, r8, #1
   19aec:	add	ip, ip, r9
   19af0:	rsb	r1, r9, #0
   19af4:	mvn	r3, #0
   19af8:	mov	r2, #1
   19afc:	str	r3, [sp]
   19b00:	mov	r3, #34	; 0x22
   19b04:	strd	r4, [sp, #8]
   19b08:	mls	r9, r0, r9, sl
   19b0c:	mov	r0, r7
   19b10:	add	r7, ip, r9
   19b14:	and	r7, r7, r1
   19b18:	mov	r1, r7
   19b1c:	bl	27d8 <mmap64@plt>
   19b20:	mov	r3, r0
   19b24:	b	19a74 <strspn@plt+0x16d5c>
   19b28:	bl	2a9c <__errno_location@plt>
   19b2c:	ldr	r0, [r0]
   19b30:	rsb	r0, r0, #0
   19b34:	b	199f0 <strspn@plt+0x16cd8>
   19b38:	ldr	r3, [pc, #44]	; 19b6c <strspn@plt+0x16e54>
   19b3c:	mov	r0, r7
   19b40:	add	r3, pc, r3
   19b44:	str	r3, [r6, #4]
   19b48:	b	199f0 <strspn@plt+0x16cd8>
   19b4c:	ldr	r0, [pc, #28]	; 19b70 <strspn@plt+0x16e58>
   19b50:	movw	r2, #3043	; 0xbe3
   19b54:	ldr	r1, [pc, #24]	; 19b74 <strspn@plt+0x16e5c>
   19b58:	ldr	r3, [pc, #24]	; 19b78 <strspn@plt+0x16e60>
   19b5c:	add	r0, pc, r0
   19b60:	add	r1, pc, r1
   19b64:	add	r3, pc, r3
   19b68:	bl	32874 <strspn@plt+0x2fb5c>
   19b6c:	andeq	pc, r1, r0, ror r9	; <UNPREDICTABLE>
   19b70:	andeq	pc, r1, ip, asr sp	; <UNPREDICTABLE>
   19b74:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
   19b78:	muleq	r2, r4, r5
   19b7c:	push	{r4, r5, r6, r7, r8, lr}
   19b80:	subs	r7, r0, #0
   19b84:	mov	r6, r1
   19b88:	mov	r8, r3
   19b8c:	beq	19c34 <strspn@plt+0x16f1c>
   19b90:	ldr	r4, [r7, #324]	; 0x144
   19b94:	cmp	r4, #0
   19b98:	beq	19bf0 <strspn@plt+0x16ed8>
   19b9c:	ldr	r1, [r7, #328]	; 0x148
   19ba0:	cmp	r1, r6
   19ba4:	bhi	19bf0 <strspn@plt+0x16ed8>
   19ba8:	ldr	r5, [r4, #12]
   19bac:	add	r2, r6, r2
   19bb0:	add	r5, r1, r5
   19bb4:	cmp	r5, r2
   19bb8:	bcc	19bdc <strspn@plt+0x16ec4>
   19bbc:	b	19bfc <strspn@plt+0x16ee4>
   19bc0:	cmp	r6, r5
   19bc4:	bcc	19be8 <strspn@plt+0x16ed0>
   19bc8:	ldr	ip, [r4, #12]
   19bcc:	add	ip, r5, ip
   19bd0:	cmp	ip, r2
   19bd4:	bcs	19c00 <strspn@plt+0x16ee8>
   19bd8:	mov	r5, ip
   19bdc:	ldr	r4, [r4]
   19be0:	cmp	r4, #0
   19be4:	bne	19bc0 <strspn@plt+0x16ea8>
   19be8:	mov	r0, #0
   19bec:	pop	{r4, r5, r6, r7, r8, pc}
   19bf0:	add	r4, r7, #272	; 0x110
   19bf4:	mov	r1, #0
   19bf8:	b	19ba8 <strspn@plt+0x16e90>
   19bfc:	mov	r5, r1
   19c00:	mov	r0, r4
   19c04:	bl	199d0 <strspn@plt+0x16cb8>
   19c08:	cmp	r0, #0
   19c0c:	blt	19be8 <strspn@plt+0x16ed0>
   19c10:	cmp	r8, #0
   19c14:	mov	r0, r4
   19c18:	rsbne	r6, r5, r6
   19c1c:	ldrne	r3, [r4, #4]
   19c20:	addne	r6, r3, r6
   19c24:	strne	r6, [r8]
   19c28:	str	r4, [r7, #324]	; 0x144
   19c2c:	str	r5, [r7, #328]	; 0x148
   19c30:	pop	{r4, r5, r6, r7, r8, pc}
   19c34:	ldr	r0, [pc, #24]	; 19c54 <strspn@plt+0x16f3c>
   19c38:	movw	r2, #3174	; 0xc66
   19c3c:	ldr	r1, [pc, #20]	; 19c58 <strspn@plt+0x16f40>
   19c40:	ldr	r3, [pc, #20]	; 19c5c <strspn@plt+0x16f44>
   19c44:	add	r0, pc, r0
   19c48:	add	r1, pc, r1
   19c4c:	add	r3, pc, r3
   19c50:	bl	32874 <strspn@plt+0x2fb5c>
   19c54:	andeq	r4, r2, ip, lsl r3
   19c58:	andeq	pc, r1, ip, asr #24
   19c5c:	andeq	r0, r2, r0, asr r5
   19c60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19c64:	mov	r8, r3
   19c68:	ldr	r4, [pc, #396]	; 19dfc <strspn@plt+0x170e4>
   19c6c:	sub	sp, sp, #20
   19c70:	ldr	ip, [pc, #392]	; 19e00 <strspn@plt+0x170e8>
   19c74:	subs	r9, r0, #0
   19c78:	add	r4, pc, r4
   19c7c:	mov	r6, r1
   19c80:	ldr	fp, [sp, #56]	; 0x38
   19c84:	ldr	ip, [r4, ip]
   19c88:	mov	r3, r4
   19c8c:	ldr	r3, [ip]
   19c90:	str	ip, [sp, #4]
   19c94:	str	r3, [sp, #12]
   19c98:	beq	19d9c <strspn@plt+0x17084>
   19c9c:	cmp	r1, #0
   19ca0:	beq	19ddc <strspn@plt+0x170c4>
   19ca4:	cmp	r2, #0
   19ca8:	beq	19dbc <strspn@plt+0x170a4>
   19cac:	ldr	r1, [r1]
   19cb0:	sub	r5, r2, #1
   19cb4:	rsb	r2, r2, #0
   19cb8:	ldr	r3, [r9, #268]	; 0x10c
   19cbc:	add	r5, r5, r1
   19cc0:	and	r5, r5, r2
   19cc4:	add	sl, r5, r8
   19cc8:	rsb	r4, r1, r5
   19ccc:	cmp	sl, r3
   19cd0:	bhi	19d78 <strspn@plt+0x17060>
   19cd4:	add	r7, sp, #8
   19cd8:	mov	r2, r4
   19cdc:	mov	r3, r7
   19ce0:	bl	19b7c <strspn@plt+0x16e64>
   19ce4:	cmp	r0, #0
   19ce8:	beq	19d78 <strspn@plt+0x17060>
   19cec:	ldr	r3, [sp, #8]
   19cf0:	cmp	r3, #0
   19cf4:	beq	19d2c <strspn@plt+0x17014>
   19cf8:	cmp	r4, #0
   19cfc:	beq	19d2c <strspn@plt+0x17014>
   19d00:	ldrb	r2, [r3]
   19d04:	cmp	r2, #0
   19d08:	bne	19d78 <strspn@plt+0x17060>
   19d0c:	sub	r2, r3, #1
   19d10:	add	r4, r2, r4
   19d14:	b	19d24 <strspn@plt+0x1700c>
   19d18:	ldrb	r2, [r3, #1]!
   19d1c:	cmp	r2, #0
   19d20:	bne	19d78 <strspn@plt+0x17060>
   19d24:	cmp	r3, r4
   19d28:	bne	19d18 <strspn@plt+0x17000>
   19d2c:	mov	r0, r9
   19d30:	mov	r1, r5
   19d34:	mov	r3, r7
   19d38:	mov	r2, r8
   19d3c:	bl	19b7c <strspn@plt+0x16e64>
   19d40:	cmp	r0, #0
   19d44:	beq	19d78 <strspn@plt+0x17060>
   19d48:	cmp	r8, #0
   19d4c:	beq	19d5c <strspn@plt+0x17044>
   19d50:	ldr	r3, [sp, #8]
   19d54:	cmp	r3, #0
   19d58:	beq	19d78 <strspn@plt+0x17060>
   19d5c:	cmp	fp, #0
   19d60:	str	sl, [r6]
   19d64:	ldrne	r3, [sp, #8]
   19d68:	movne	r0, #0
   19d6c:	moveq	r0, fp
   19d70:	strne	r3, [fp]
   19d74:	b	19d7c <strspn@plt+0x17064>
   19d78:	mvn	r0, #73	; 0x49
   19d7c:	ldr	r1, [sp, #4]
   19d80:	ldr	r2, [sp, #12]
   19d84:	ldr	r3, [r1]
   19d88:	cmp	r2, r3
   19d8c:	bne	19d98 <strspn@plt+0x17080>
   19d90:	add	sp, sp, #20
   19d94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d98:	bl	2838 <__stack_chk_fail@plt>
   19d9c:	ldr	r0, [pc, #96]	; 19e04 <strspn@plt+0x170ec>
   19da0:	movw	r2, #3307	; 0xceb
   19da4:	ldr	r1, [pc, #92]	; 19e08 <strspn@plt+0x170f0>
   19da8:	ldr	r3, [pc, #92]	; 19e0c <strspn@plt+0x170f4>
   19dac:	add	r0, pc, r0
   19db0:	add	r1, pc, r1
   19db4:	add	r3, pc, r3
   19db8:	bl	32874 <strspn@plt+0x2fb5c>
   19dbc:	ldr	r0, [pc, #76]	; 19e10 <strspn@plt+0x170f8>
   19dc0:	movw	r2, #3309	; 0xced
   19dc4:	ldr	r1, [pc, #72]	; 19e14 <strspn@plt+0x170fc>
   19dc8:	ldr	r3, [pc, #72]	; 19e18 <strspn@plt+0x17100>
   19dcc:	add	r0, pc, r0
   19dd0:	add	r1, pc, r1
   19dd4:	add	r3, pc, r3
   19dd8:	bl	32874 <strspn@plt+0x2fb5c>
   19ddc:	ldr	r0, [pc, #56]	; 19e1c <strspn@plt+0x17104>
   19de0:	movw	r2, #3308	; 0xcec
   19de4:	ldr	r1, [pc, #52]	; 19e20 <strspn@plt+0x17108>
   19de8:	ldr	r3, [pc, #52]	; 19e24 <strspn@plt+0x1710c>
   19dec:	add	r0, pc, r0
   19df0:	add	r1, pc, r1
   19df4:	add	r3, pc, r3
   19df8:	bl	32874 <strspn@plt+0x2fb5c>
   19dfc:	strdeq	fp, [r3], -ip
   19e00:	andeq	r0, r0, r8, asr #4
   19e04:			; <UNDEFINED> instruction: 0x000241b4
   19e08:	andeq	pc, r1, r4, ror #21
   19e0c:	muleq	r1, r8, r6
   19e10:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
   19e14:	andeq	pc, r1, r4, asr #21
   19e18:	andeq	pc, r1, r8, ror r6	; <UNPREDICTABLE>
   19e1c:	strdeq	pc, [r1], -r4
   19e20:	andeq	pc, r1, r4, lsr #21
   19e24:	andeq	pc, r1, r8, asr r6	; <UNPREDICTABLE>
   19e28:	ldr	ip, [pc, #1284]	; 1a334 <strspn@plt+0x1761c>
   19e2c:	cmp	r0, #0
   19e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e34:	add	ip, pc, ip
   19e38:	add	fp, sp, #32
   19e3c:	sub	sp, sp, #68	; 0x44
   19e40:	mov	r5, r1
   19e44:	str	r0, [fp, #-72]	; 0xffffffb8
   19e48:	str	r3, [fp, #-68]	; 0xffffffbc
   19e4c:	mov	r3, ip
   19e50:	ldr	r0, [pc, #1248]	; 1a338 <strspn@plt+0x17620>
   19e54:	ldr	ip, [fp, #4]
   19e58:	str	r2, [fp, #-76]	; 0xffffffb4
   19e5c:	ldr	r7, [fp, #8]
   19e60:	str	ip, [fp, #-64]	; 0xffffffc0
   19e64:	ldr	r0, [r3, r0]
   19e68:	ldr	r3, [r0]
   19e6c:	str	r0, [fp, #-60]	; 0xffffffc4
   19e70:	str	r3, [fp, #-40]	; 0xffffffd8
   19e74:	beq	1a248 <strspn@plt+0x17530>
   19e78:	ldr	ip, [fp, #-68]	; 0xffffffbc
   19e7c:	cmp	ip, #0
   19e80:	beq	1a1e0 <strspn@plt+0x174c8>
   19e84:	ldr	ip, [fp, #-64]	; 0xffffffc0
   19e88:	cmp	ip, #0
   19e8c:	beq	1a268 <strspn@plt+0x17550>
   19e90:	cmp	r7, #0
   19e94:	beq	1a200 <strspn@plt+0x174e8>
   19e98:	cmp	r1, #0
   19e9c:	beq	19f58 <strspn@plt+0x17240>
   19ea0:	ldrb	r3, [r1]
   19ea4:	cmp	r3, #0
   19ea8:	beq	19f58 <strspn@plt+0x17240>
   19eac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   19eb0:	mov	r1, #0
   19eb4:	bl	25610 <strspn@plt+0x228f8>
   19eb8:	cmp	r0, #0
   19ebc:	str	r0, [fp, #-84]	; 0xffffffac
   19ec0:	beq	1a184 <strspn@plt+0x1746c>
   19ec4:	ldrb	r6, [r5]
   19ec8:	cmp	r6, #0
   19ecc:	beq	1a2f0 <strspn@plt+0x175d8>
   19ed0:	sub	r8, fp, #44	; 0x2c
   19ed4:	mov	r4, r5
   19ed8:	mov	r6, #0
   19edc:	str	r6, [fp, #-56]	; 0xffffffc8
   19ee0:	mov	r0, r4
   19ee4:	mov	r1, r8
   19ee8:	bl	207e0 <strspn@plt+0x1dac8>
   19eec:	cmp	r0, #0
   19ef0:	blt	19f74 <strspn@plt+0x1725c>
   19ef4:	ldr	r9, [fp, #-44]	; 0xffffffd4
   19ef8:	mov	sl, sp
   19efc:	mov	r1, r4
   19f00:	add	r3, r9, #8
   19f04:	bic	r3, r3, #7
   19f08:	mov	r2, r9
   19f0c:	sub	sp, sp, r3
   19f10:	add	r3, sp, #8
   19f14:	mov	r0, r3
   19f18:	bl	27c0 <memcpy@plt>
   19f1c:	mov	r1, #0
   19f20:	strb	r1, [r0, r9]
   19f24:	bl	25378 <strspn@plt+0x22660>
   19f28:	mov	sp, sl
   19f2c:	cmp	r0, #0
   19f30:	blt	19f74 <strspn@plt+0x1725c>
   19f34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19f38:	beq	19f90 <strspn@plt+0x17278>
   19f3c:	add	r2, r4, r3
   19f40:	ldrb	r3, [r4, r3]
   19f44:	add	r6, r6, #1
   19f48:	cmp	r3, #0
   19f4c:	beq	19fbc <strspn@plt+0x172a4>
   19f50:	mov	r4, r2
   19f54:	b	19ee0 <strspn@plt+0x171c8>
   19f58:	ldr	ip, [fp, #-68]	; 0xffffffbc
   19f5c:	mov	r3, #0
   19f60:	mov	r0, r3
   19f64:	str	r3, [ip]
   19f68:	ldr	ip, [fp, #-64]	; 0xffffffc0
   19f6c:	str	r3, [ip]
   19f70:	str	r3, [r7]
   19f74:	ldr	ip, [fp, #-60]	; 0xffffffc4
   19f78:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19f7c:	ldr	r3, [ip]
   19f80:	cmp	r2, r3
   19f84:	bne	1a1dc <strspn@plt+0x174c4>
   19f88:	sub	sp, fp, #32
   19f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19f90:	add	r2, r4, r3
   19f94:	ldrb	r3, [r4, r3]
   19f98:	cmp	r3, #0
   19f9c:	beq	19fb8 <strspn@plt+0x172a0>
   19fa0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   19fa4:	add	r6, r6, #1
   19fa8:	mov	r4, r2
   19fac:	add	ip, ip, #1
   19fb0:	str	ip, [fp, #-56]	; 0xffffffc8
   19fb4:	b	19ee0 <strspn@plt+0x171c8>
   19fb8:	add	r6, r6, #1
   19fbc:	ldr	ip, [fp, #-84]	; 0xffffffac
   19fc0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   19fc4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   19fc8:	mul	ip, ip, r1
   19fcc:	cmp	r2, ip
   19fd0:	str	ip, [fp, #-88]	; 0xffffffa8
   19fd4:	bcc	1a184 <strspn@plt+0x1746c>
   19fd8:	ldr	ip, [fp, #-72]	; 0xffffffb8
   19fdc:	sub	r1, fp, #36	; 0x24
   19fe0:	mov	r2, #1
   19fe4:	ldr	r3, [ip, #320]	; 0x140
   19fe8:	mov	r0, ip
   19fec:	ldr	ip, [fp, #-76]	; 0xffffffb4
   19ff0:	add	r3, ip, r3
   19ff4:	ldr	ip, [fp, #-88]	; 0xffffffa8
   19ff8:	rsb	r3, ip, r3
   19ffc:	str	r3, [r1, #-16]!
   1a000:	sub	r3, fp, #48	; 0x30
   1a004:	str	r3, [sp]
   1a008:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1a00c:	bl	19c60 <strspn@plt+0x16f48>
   1a010:	cmp	r0, #0
   1a014:	blt	19f74 <strspn@plt+0x1725c>
   1a018:	cmp	r6, #0
   1a01c:	bne	1a2c8 <strspn@plt+0x175b0>
   1a020:	lsl	r0, r6, #2
   1a024:	bl	2994 <malloc@plt>
   1a028:	ldr	ip, [fp, #-64]	; 0xffffffc0
   1a02c:	cmp	r0, #0
   1a030:	str	r0, [ip]
   1a034:	beq	1a220 <strspn@plt+0x17508>
   1a038:	mov	r4, #0
   1a03c:	str	r4, [r7]
   1a040:	ldrb	r3, [r5]
   1a044:	cmp	r3, r4
   1a048:	beq	1a190 <strspn@plt+0x17478>
   1a04c:	sub	r8, fp, #44	; 0x2c
   1a050:	str	r6, [fp, #-92]	; 0xffffffa4
   1a054:	str	r8, [fp, #-80]	; 0xffffffb0
   1a058:	mov	r6, ip
   1a05c:	b	1a0c8 <strspn@plt+0x173b0>
   1a060:	mov	r0, r8
   1a064:	bl	24d90 <strspn@plt+0x22078>
   1a068:	cmp	r0, #0
   1a06c:	beq	1a228 <strspn@plt+0x17510>
   1a070:	ldr	r3, [r7]
   1a074:	cmp	r3, #0
   1a078:	subne	r3, r3, #-1073741823	; 0xc0000001
   1a07c:	rsbne	r4, r0, #0
   1a080:	ldrne	r1, [r6]
   1a084:	ldreq	ip, [fp, #-72]	; 0xffffffb8
   1a088:	ldrne	r3, [r1, r3, lsl #2]
   1a08c:	ldreq	r4, [ip, #320]	; 0x140
   1a090:	subne	r3, r3, #1
   1a094:	addne	r0, r3, r0
   1a098:	andne	r4, r4, r0
   1a09c:	add	r4, r4, sl
   1a0a0:	ldr	r3, [r7]
   1a0a4:	mov	sp, r9
   1a0a8:	ldr	r2, [r6]
   1a0ac:	add	r1, r3, #1
   1a0b0:	str	r1, [r7]
   1a0b4:	str	r4, [r2, r3, lsl #2]
   1a0b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a0bc:	ldrb	r3, [r5, r3]!
   1a0c0:	cmp	r3, #0
   1a0c4:	beq	1a18c <strspn@plt+0x17474>
   1a0c8:	mov	r0, r5
   1a0cc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1a0d0:	bl	207e0 <strspn@plt+0x1dac8>
   1a0d4:	cmp	r0, #0
   1a0d8:	blt	19f74 <strspn@plt+0x1725c>
   1a0dc:	ldr	sl, [fp, #-44]	; 0xffffffd4
   1a0e0:	mov	r9, sp
   1a0e4:	mov	r1, r5
   1a0e8:	add	r3, sl, #8
   1a0ec:	bic	r3, r3, #7
   1a0f0:	mov	r2, sl
   1a0f4:	sub	sp, sp, r3
   1a0f8:	add	r8, sp, #8
   1a0fc:	mov	r0, r8
   1a100:	bl	27c0 <memcpy@plt>
   1a104:	mov	r1, #0
   1a108:	mov	r0, r8
   1a10c:	strb	r1, [r8, sl]
   1a110:	bl	25070 <strspn@plt+0x22358>
   1a114:	subs	sl, r0, #0
   1a118:	bge	1a060 <strspn@plt+0x17348>
   1a11c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   1a120:	cmp	ip, #0
   1a124:	bne	1a144 <strspn@plt+0x1742c>
   1a128:	ldr	ip, [fp, #-72]	; 0xffffffb8
   1a12c:	ldr	r4, [ip, #320]	; 0x140
   1a130:	ldr	ip, [fp, #-76]	; 0xffffffb4
   1a134:	add	r4, ip, r4
   1a138:	ldr	ip, [fp, #-88]	; 0xffffffa8
   1a13c:	rsb	r4, ip, r4
   1a140:	b	1a0a0 <strspn@plt+0x17388>
   1a144:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a148:	sub	ip, ip, #1
   1a14c:	ldr	r1, [fp, #-84]	; 0xffffffac
   1a150:	str	ip, [fp, #-56]	; 0xffffffc8
   1a154:	mla	r0, r1, ip, r0
   1a158:	bl	25638 <strspn@plt+0x22920>
   1a15c:	ldr	ip, [fp, #-76]	; 0xffffffb4
   1a160:	cmp	ip, r0
   1a164:	bls	1a1d0 <strspn@plt+0x174b8>
   1a168:	ldr	ip, [fp, #-72]	; 0xffffffb8
   1a16c:	ldr	r3, [ip, #320]	; 0x140
   1a170:	add	r0, r0, r3
   1a174:	cmp	r4, r0
   1a178:	bhi	1a1d0 <strspn@plt+0x174b8>
   1a17c:	mov	r4, r0
   1a180:	b	1a0a0 <strspn@plt+0x17388>
   1a184:	mvn	r0, #73	; 0x49
   1a188:	b	19f74 <strspn@plt+0x1725c>
   1a18c:	ldr	r6, [fp, #-92]	; 0xffffffa4
   1a190:	ldr	ip, [fp, #-56]	; 0xffffffc8
   1a194:	cmp	ip, #0
   1a198:	bne	1a2a8 <strspn@plt+0x17590>
   1a19c:	ldr	r3, [r7]
   1a1a0:	cmp	r6, r3
   1a1a4:	bne	1a288 <strspn@plt+0x17570>
   1a1a8:	ldr	ip, [fp, #-64]	; 0xffffffc0
   1a1ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1a1b0:	ldr	r2, [ip]
   1a1b4:	ldr	ip, [fp, #-72]	; 0xffffffb8
   1a1b8:	ldr	r2, [r2]
   1a1bc:	ldr	r3, [ip, #320]	; 0x140
   1a1c0:	ldr	ip, [fp, #-68]	; 0xffffffbc
   1a1c4:	rsb	r3, r3, r2
   1a1c8:	str	r3, [ip]
   1a1cc:	b	19f74 <strspn@plt+0x1725c>
   1a1d0:	mvn	r0, #73	; 0x49
   1a1d4:	mov	sp, r9
   1a1d8:	b	19f74 <strspn@plt+0x1725c>
   1a1dc:	bl	2838 <__stack_chk_fail@plt>
   1a1e0:	ldr	r0, [pc, #340]	; 1a33c <strspn@plt+0x17624>
   1a1e4:	movw	r2, #3833	; 0xef9
   1a1e8:	ldr	r1, [pc, #336]	; 1a340 <strspn@plt+0x17628>
   1a1ec:	ldr	r3, [pc, #336]	; 1a344 <strspn@plt+0x1762c>
   1a1f0:	add	r0, pc, r0
   1a1f4:	add	r1, pc, r1
   1a1f8:	add	r3, pc, r3
   1a1fc:	bl	32874 <strspn@plt+0x2fb5c>
   1a200:	ldr	r0, [pc, #320]	; 1a348 <strspn@plt+0x17630>
   1a204:	movw	r2, #3835	; 0xefb
   1a208:	ldr	r1, [pc, #316]	; 1a34c <strspn@plt+0x17634>
   1a20c:	ldr	r3, [pc, #316]	; 1a350 <strspn@plt+0x17638>
   1a210:	add	r0, pc, r0
   1a214:	add	r1, pc, r1
   1a218:	add	r3, pc, r3
   1a21c:	bl	32874 <strspn@plt+0x2fb5c>
   1a220:	mvn	r0, #11
   1a224:	b	19f74 <strspn@plt+0x1725c>
   1a228:	ldr	r0, [pc, #292]	; 1a354 <strspn@plt+0x1763c>
   1a22c:	movw	r2, #3937	; 0xf61
   1a230:	ldr	r1, [pc, #288]	; 1a358 <strspn@plt+0x17640>
   1a234:	ldr	r3, [pc, #288]	; 1a35c <strspn@plt+0x17644>
   1a238:	add	r0, pc, r0
   1a23c:	add	r1, pc, r1
   1a240:	add	r3, pc, r3
   1a244:	bl	32874 <strspn@plt+0x2fb5c>
   1a248:	ldr	r0, [pc, #272]	; 1a360 <strspn@plt+0x17648>
   1a24c:	movw	r2, #3832	; 0xef8
   1a250:	ldr	r1, [pc, #268]	; 1a364 <strspn@plt+0x1764c>
   1a254:	ldr	r3, [pc, #268]	; 1a368 <strspn@plt+0x17650>
   1a258:	add	r0, pc, r0
   1a25c:	add	r1, pc, r1
   1a260:	add	r3, pc, r3
   1a264:	bl	32874 <strspn@plt+0x2fb5c>
   1a268:	ldr	r0, [pc, #252]	; 1a36c <strspn@plt+0x17654>
   1a26c:	movw	r2, #3834	; 0xefa
   1a270:	ldr	r1, [pc, #248]	; 1a370 <strspn@plt+0x17658>
   1a274:	ldr	r3, [pc, #248]	; 1a374 <strspn@plt+0x1765c>
   1a278:	add	r0, pc, r0
   1a27c:	add	r1, pc, r1
   1a280:	add	r3, pc, r3
   1a284:	bl	32874 <strspn@plt+0x2fb5c>
   1a288:	ldr	r0, [pc, #232]	; 1a378 <strspn@plt+0x17660>
   1a28c:	movw	r2, #3948	; 0xf6c
   1a290:	ldr	r1, [pc, #228]	; 1a37c <strspn@plt+0x17664>
   1a294:	ldr	r3, [pc, #228]	; 1a380 <strspn@plt+0x17668>
   1a298:	add	r0, pc, r0
   1a29c:	add	r1, pc, r1
   1a2a0:	add	r3, pc, r3
   1a2a4:	bl	32874 <strspn@plt+0x2fb5c>
   1a2a8:	ldr	r0, [pc, #212]	; 1a384 <strspn@plt+0x1766c>
   1a2ac:	movw	r2, #3947	; 0xf6b
   1a2b0:	ldr	r1, [pc, #208]	; 1a388 <strspn@plt+0x17670>
   1a2b4:	ldr	r3, [pc, #208]	; 1a38c <strspn@plt+0x17674>
   1a2b8:	add	r0, pc, r0
   1a2bc:	add	r1, pc, r1
   1a2c0:	add	r3, pc, r3
   1a2c4:	bl	32874 <strspn@plt+0x2fb5c>
   1a2c8:	mvn	r0, #0
   1a2cc:	mov	r1, r6
   1a2d0:	bl	352c4 <strspn@plt+0x325ac>
   1a2d4:	cmp	r0, #3
   1a2d8:	bhi	1a020 <strspn@plt+0x17308>
   1a2dc:	ldr	ip, [fp, #-64]	; 0xffffffc0
   1a2e0:	mov	r3, #0
   1a2e4:	mvn	r0, #11
   1a2e8:	str	r3, [ip]
   1a2ec:	b	19f74 <strspn@plt+0x1725c>
   1a2f0:	ldr	ip, [fp, #-72]	; 0xffffffb8
   1a2f4:	sub	r1, fp, #36	; 0x24
   1a2f8:	mov	r2, #1
   1a2fc:	ldr	r3, [ip, #320]	; 0x140
   1a300:	mov	r0, ip
   1a304:	ldr	ip, [fp, #-76]	; 0xffffffb4
   1a308:	add	r3, ip, r3
   1a30c:	sub	ip, fp, #48	; 0x30
   1a310:	str	r3, [r1, #-16]!
   1a314:	mov	r3, r6
   1a318:	str	ip, [sp]
   1a31c:	bl	19c60 <strspn@plt+0x16f48>
   1a320:	cmp	r0, #0
   1a324:	blt	19f74 <strspn@plt+0x1725c>
   1a328:	str	r6, [fp, #-56]	; 0xffffffc8
   1a32c:	str	r6, [fp, #-88]	; 0xffffffa8
   1a330:	b	1a020 <strspn@plt+0x17308>
   1a334:	andeq	sl, r3, r0, asr #30
   1a338:	andeq	r0, r0, r8, asr #4
   1a33c:	andeq	pc, r1, r4, asr #23
   1a340:	andeq	pc, r1, r0, lsr #13
   1a344:	andeq	pc, r1, r0, lsr #4
   1a348:	andeq	pc, r1, r4, ror sl	; <UNPREDICTABLE>
   1a34c:	andeq	pc, r1, r0, lsl #13
   1a350:	andeq	pc, r1, r0, lsl #4
   1a354:			; <UNDEFINED> instruction: 0x0001f6b0
   1a358:	andeq	pc, r1, r8, asr r6	; <UNPREDICTABLE>
   1a35c:	ldrdeq	pc, [r1], -r8
   1a360:	andeq	r3, r2, r8, lsl #26
   1a364:	andeq	pc, r1, r8, lsr r6	; <UNPREDICTABLE>
   1a368:			; <UNDEFINED> instruction: 0x0001f1b8
   1a36c:	andeq	pc, r1, r8, asr #22
   1a370:	andeq	pc, r1, r8, lsl r6	; <UNPREDICTABLE>
   1a374:	muleq	r1, r8, r1
   1a378:	andeq	pc, r1, r8, lsr fp	; <UNPREDICTABLE>
   1a37c:	strdeq	pc, [r1], -r8
   1a380:	andeq	pc, r1, r8, ror r1	; <UNPREDICTABLE>
   1a384:	andeq	pc, r1, r0, lsl fp	; <UNPREDICTABLE>
   1a388:	ldrdeq	pc, [r1], -r8
   1a38c:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
   1a390:	push	{r4, r5, r6, r7, lr}
   1a394:	subs	ip, r0, #0
   1a398:	sub	sp, sp, #12
   1a39c:	ldr	r5, [sp, #32]
   1a3a0:	ldr	r4, [sp, #36]	; 0x24
   1a3a4:	beq	1a440 <strspn@plt+0x17728>
   1a3a8:	cmp	r1, #0
   1a3ac:	beq	1a4e0 <strspn@plt+0x177c8>
   1a3b0:	cmp	r2, #0
   1a3b4:	beq	1a4c0 <strspn@plt+0x177a8>
   1a3b8:	cmp	r3, #0
   1a3bc:	beq	1a4a0 <strspn@plt+0x17788>
   1a3c0:	cmp	r5, #0
   1a3c4:	beq	1a480 <strspn@plt+0x17768>
   1a3c8:	cmp	r4, #0
   1a3cc:	beq	1a460 <strspn@plt+0x17748>
   1a3d0:	ldr	r7, [ip, #244]	; 0xf4
   1a3d4:	ldrb	r7, [r7, #3]
   1a3d8:	cmp	r7, #2
   1a3dc:	beq	1a400 <strspn@plt+0x176e8>
   1a3e0:	mov	r3, #0
   1a3e4:	add	r1, ip, #320	; 0x140
   1a3e8:	str	r3, [sp]
   1a3ec:	mov	r2, #8
   1a3f0:	bl	19c60 <strspn@plt+0x16f48>
   1a3f4:	and	r0, r0, r0, asr #31
   1a3f8:	add	sp, sp, #12
   1a3fc:	pop	{r4, r5, r6, r7, pc}
   1a400:	ldr	ip, [r1, #48]	; 0x30
   1a404:	cmp	ip, #0
   1a408:	bne	1a424 <strspn@plt+0x1770c>
   1a40c:	str	ip, [r3]
   1a410:	mov	r0, ip
   1a414:	str	ip, [r5]
   1a418:	str	ip, [r4]
   1a41c:	add	sp, sp, #12
   1a420:	pop	{r4, r5, r6, r7, pc}
   1a424:	mov	r1, r2
   1a428:	str	r5, [sp, #32]
   1a42c:	str	r4, [sp, #36]	; 0x24
   1a430:	mov	r2, ip
   1a434:	add	sp, sp, #12
   1a438:	pop	{r4, r5, r6, r7, lr}
   1a43c:	b	19e28 <strspn@plt+0x17110>
   1a440:	ldr	r0, [pc, #184]	; 1a500 <strspn@plt+0x177e8>
   1a444:	movw	r2, #3964	; 0xf7c
   1a448:	ldr	r1, [pc, #180]	; 1a504 <strspn@plt+0x177ec>
   1a44c:	ldr	r3, [pc, #180]	; 1a508 <strspn@plt+0x177f0>
   1a450:	add	r0, pc, r0
   1a454:	add	r1, pc, r1
   1a458:	add	r3, pc, r3
   1a45c:	bl	32874 <strspn@plt+0x2fb5c>
   1a460:	ldr	r0, [pc, #164]	; 1a50c <strspn@plt+0x177f4>
   1a464:	movw	r2, #3969	; 0xf81
   1a468:	ldr	r1, [pc, #160]	; 1a510 <strspn@plt+0x177f8>
   1a46c:	ldr	r3, [pc, #160]	; 1a514 <strspn@plt+0x177fc>
   1a470:	add	r0, pc, r0
   1a474:	add	r1, pc, r1
   1a478:	add	r3, pc, r3
   1a47c:	bl	32874 <strspn@plt+0x2fb5c>
   1a480:	ldr	r0, [pc, #144]	; 1a518 <strspn@plt+0x17800>
   1a484:	mov	r2, #3968	; 0xf80
   1a488:	ldr	r1, [pc, #140]	; 1a51c <strspn@plt+0x17804>
   1a48c:	ldr	r3, [pc, #140]	; 1a520 <strspn@plt+0x17808>
   1a490:	add	r0, pc, r0
   1a494:	add	r1, pc, r1
   1a498:	add	r3, pc, r3
   1a49c:	bl	32874 <strspn@plt+0x2fb5c>
   1a4a0:	ldr	r0, [pc, #124]	; 1a524 <strspn@plt+0x1780c>
   1a4a4:	movw	r2, #3967	; 0xf7f
   1a4a8:	ldr	r1, [pc, #120]	; 1a528 <strspn@plt+0x17810>
   1a4ac:	ldr	r3, [pc, #120]	; 1a52c <strspn@plt+0x17814>
   1a4b0:	add	r0, pc, r0
   1a4b4:	add	r1, pc, r1
   1a4b8:	add	r3, pc, r3
   1a4bc:	bl	32874 <strspn@plt+0x2fb5c>
   1a4c0:	ldr	r0, [pc, #104]	; 1a530 <strspn@plt+0x17818>
   1a4c4:	movw	r2, #3966	; 0xf7e
   1a4c8:	ldr	r1, [pc, #100]	; 1a534 <strspn@plt+0x1781c>
   1a4cc:	ldr	r3, [pc, #100]	; 1a538 <strspn@plt+0x17820>
   1a4d0:	add	r0, pc, r0
   1a4d4:	add	r1, pc, r1
   1a4d8:	add	r3, pc, r3
   1a4dc:	bl	32874 <strspn@plt+0x2fb5c>
   1a4e0:	ldr	r0, [pc, #84]	; 1a53c <strspn@plt+0x17824>
   1a4e4:	movw	r2, #3965	; 0xf7d
   1a4e8:	ldr	r1, [pc, #80]	; 1a540 <strspn@plt+0x17828>
   1a4ec:	ldr	r3, [pc, #80]	; 1a544 <strspn@plt+0x1782c>
   1a4f0:	add	r0, pc, r0
   1a4f4:	add	r1, pc, r1
   1a4f8:	add	r3, pc, r3
   1a4fc:	bl	32874 <strspn@plt+0x2fb5c>
   1a500:	andeq	r3, r2, r0, lsl fp
   1a504:	andeq	pc, r1, r0, asr #8
   1a508:	andeq	pc, r1, ip, ror #26
   1a50c:	andeq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
   1a510:	andeq	pc, r1, r0, lsr #8
   1a514:	andeq	pc, r1, ip, asr #26
   1a518:	andeq	pc, r1, r0, lsr r9	; <UNPREDICTABLE>
   1a51c:	andeq	pc, r1, r0, lsl #8
   1a520:	andeq	pc, r1, ip, lsr #26
   1a524:	andeq	pc, r1, r4, lsl #18
   1a528:	andeq	pc, r1, r0, ror #7
   1a52c:	andeq	pc, r1, ip, lsl #26
   1a530:			; <UNDEFINED> instruction: 0x0001fab0
   1a534:	andeq	pc, r1, r0, asr #7
   1a538:	andeq	pc, r1, ip, ror #25
   1a53c:	andeq	r6, r2, ip, lsl #15
   1a540:	andeq	pc, r1, r0, lsr #7
   1a544:	andeq	pc, r1, ip, asr #25
   1a548:	push	{r4, lr}
   1a54c:	subs	r4, r0, #0
   1a550:	beq	1a5a4 <strspn@plt+0x1788c>
   1a554:	ldr	r3, [r4, #32]
   1a558:	cmp	r3, #0
   1a55c:	poplt	{r4, pc}
   1a560:	ldr	r0, [r4, #8]
   1a564:	cmp	r0, #0
   1a568:	popeq	{r4, pc}
   1a56c:	ldrb	r3, [r4, #36]	; 0x24
   1a570:	tst	r3, #2
   1a574:	popeq	{r4, pc}
   1a578:	ldr	r1, [r4, #16]
   1a57c:	bl	2b8c <munmap@plt>
   1a580:	cmp	r0, #0
   1a584:	bne	1a5c4 <strspn@plt+0x178ac>
   1a588:	ldrb	r3, [r4, #36]	; 0x24
   1a58c:	str	r0, [r4, #8]
   1a590:	bfi	r3, r0, #1, #1
   1a594:	str	r0, [r4, #4]
   1a598:	str	r0, [r4, #16]
   1a59c:	strb	r3, [r4, #36]	; 0x24
   1a5a0:	pop	{r4, pc}
   1a5a4:	ldr	r0, [pc, #56]	; 1a5e4 <strspn@plt+0x178cc>
   1a5a8:	movw	r2, #3081	; 0xc09
   1a5ac:	ldr	r1, [pc, #52]	; 1a5e8 <strspn@plt+0x178d0>
   1a5b0:	ldr	r3, [pc, #52]	; 1a5ec <strspn@plt+0x178d4>
   1a5b4:	add	r0, pc, r0
   1a5b8:	add	r1, pc, r1
   1a5bc:	add	r3, pc, r3
   1a5c0:	bl	32874 <strspn@plt+0x2fb5c>
   1a5c4:	ldr	r0, [pc, #36]	; 1a5f0 <strspn@plt+0x178d8>
   1a5c8:	movw	r2, #3092	; 0xc14
   1a5cc:	ldr	r1, [pc, #32]	; 1a5f4 <strspn@plt+0x178dc>
   1a5d0:	ldr	r3, [pc, #32]	; 1a5f8 <strspn@plt+0x178e0>
   1a5d4:	add	r0, pc, r0
   1a5d8:	add	r1, pc, r1
   1a5dc:	add	r3, pc, r3
   1a5e0:	bl	32874 <strspn@plt+0x2fb5c>
   1a5e4:	andeq	pc, r1, r4, lsl #6
   1a5e8:	ldrdeq	pc, [r1], -ip
   1a5ec:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   1a5f0:	andeq	pc, r1, ip, ror #6
   1a5f4:			; <UNDEFINED> instruction: 0x0001f2bc
   1a5f8:	andeq	pc, r1, r0, asr fp	; <UNPREDICTABLE>
   1a5fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a600:	sub	sp, sp, #20
   1a604:	mov	r5, r3
   1a608:	subs	fp, r0, #0
   1a60c:	ldr	r3, [sp, #56]	; 0x38
   1a610:	mov	r4, r2
   1a614:	ldr	r7, [sp, #60]	; 0x3c
   1a618:	str	r3, [sp, #8]
   1a61c:	beq	1aab4 <strspn@plt+0x17d9c>
   1a620:	ldrb	r3, [fp, #240]	; 0xf0
   1a624:	tst	r3, #1
   1a628:	bne	1aa80 <strspn@plt+0x17d68>
   1a62c:	ldr	r2, [fp, #400]	; 0x190
   1a630:	cmp	r2, #0
   1a634:	bne	1aa88 <strspn@plt+0x17d70>
   1a638:	lsrs	r3, r3, #7
   1a63c:	bne	1aa90 <strspn@plt+0x17d78>
   1a640:	mov	r3, #0
   1a644:	mvn	r2, #0
   1a648:	cmp	r5, r3
   1a64c:	cmpeq	r4, r2
   1a650:	ldr	r3, [fp, #244]	; 0xf4
   1a654:	bls	1a664 <strspn@plt+0x1794c>
   1a658:	ldrb	r2, [r3, #3]
   1a65c:	cmp	r2, #2
   1a660:	bne	1aa78 <strspn@plt+0x17d60>
   1a664:	ldrb	r3, [r3, #1]
   1a668:	cmp	r3, #2
   1a66c:	beq	1a85c <strspn@plt+0x17b44>
   1a670:	mov	r0, fp
   1a674:	add	r1, fp, #340	; 0x154
   1a678:	mov	r2, #0
   1a67c:	bl	18064 <strspn@plt+0x1534c>
   1a680:	cmp	r0, #0
   1a684:	blt	1a854 <strspn@plt+0x17b3c>
   1a688:	ldr	r8, [fp, #352]	; 0x160
   1a68c:	cmp	r8, #0
   1a690:	beq	1a6a0 <strspn@plt+0x17988>
   1a694:	ldrb	r3, [r8]
   1a698:	cmp	r3, #0
   1a69c:	bne	1a888 <strspn@plt+0x17b70>
   1a6a0:	ldr	r3, [fp, #332]	; 0x14c
   1a6a4:	cmp	r3, #0
   1a6a8:	beq	1a6c8 <strspn@plt+0x179b0>
   1a6ac:	str	r3, [sp]
   1a6b0:	mov	r0, fp
   1a6b4:	mov	r2, #9
   1a6b8:	mov	r3, #0
   1a6bc:	bl	15008 <strspn@plt+0x122f0>
   1a6c0:	cmp	r0, #0
   1a6c4:	blt	1a854 <strspn@plt+0x17b3c>
   1a6c8:	ldr	r2, [fp, #264]	; 0x108
   1a6cc:	ldr	r3, [fp, #244]	; 0xf4
   1a6d0:	str	r2, [fp, #268]	; 0x10c
   1a6d4:	ldrb	r1, [r3, #3]
   1a6d8:	cmp	r1, #2
   1a6dc:	beq	1a90c <strspn@plt+0x17bf4>
   1a6e0:	ldr	r2, [fp, #260]	; 0x104
   1a6e4:	str	r2, [r3, #12]
   1a6e8:	ldr	r3, [fp, #244]	; 0xf4
   1a6ec:	ldr	r2, [fp, #264]	; 0x108
   1a6f0:	str	r2, [r3, #4]
   1a6f4:	ldr	r3, [fp, #244]	; 0xf4
   1a6f8:	ldrb	r2, [r3, #3]
   1a6fc:	cmp	r2, #2
   1a700:	strne	r4, [r3, #8]
   1a704:	beq	1aa58 <strspn@plt+0x17d40>
   1a708:	ldr	r1, [fp, #244]	; 0xf4
   1a70c:	mov	r2, #4
   1a710:	ldrb	r3, [r1, #2]
   1a714:	tst	r3, #1
   1a718:	mov	r3, #448	; 0x1c0
   1a71c:	add	r0, fp, r3
   1a720:	ldreq	r6, [sp, #8]
   1a724:	add	r2, r0, r2
   1a728:	movne	r6, #0
   1a72c:	movne	r7, r6
   1a730:	str	r6, [fp, r3]
   1a734:	str	r7, [r2]
   1a738:	ldr	r0, [fp, #260]	; 0x104
   1a73c:	add	r2, r0, #7
   1a740:	bic	r2, r2, #7
   1a744:	subs	r2, r2, r0
   1a748:	bne	1aa44 <strspn@plt+0x17d2c>
   1a74c:	ldr	r3, [fp, #28]
   1a750:	cmp	r3, #0
   1a754:	beq	1a81c <strspn@plt+0x17b04>
   1a758:	ldr	r3, [fp, #4]
   1a75c:	ldr	r3, [r3, #28]
   1a760:	cmp	r3, #0
   1a764:	beq	1a81c <strspn@plt+0x17b04>
   1a768:	ldr	r2, [fp, #316]	; 0x13c
   1a76c:	add	r4, fp, #272	; 0x110
   1a770:	cmp	r2, #0
   1a774:	beq	1a81c <strspn@plt+0x17b04>
   1a778:	mov	r5, #0
   1a77c:	b	1a7a0 <strspn@plt+0x17a88>
   1a780:	ldr	r3, [fp, #4]
   1a784:	ldr	r3, [r3, #28]
   1a788:	cmp	r3, #0
   1a78c:	blt	1a7c4 <strspn@plt+0x17aac>
   1a790:	add	r5, r5, #1
   1a794:	ldr	r4, [r4]
   1a798:	cmp	r2, r5
   1a79c:	bls	1a81c <strspn@plt+0x17b04>
   1a7a0:	ldr	r3, [r4, #32]
   1a7a4:	cmp	r3, #0
   1a7a8:	blt	1a790 <strspn@plt+0x17a78>
   1a7ac:	ldrb	r3, [r4, #36]	; 0x24
   1a7b0:	tst	r3, #4
   1a7b4:	bne	1a790 <strspn@plt+0x17a78>
   1a7b8:	ldr	r3, [r4, #12]
   1a7bc:	cmp	r3, #524288	; 0x80000
   1a7c0:	bls	1a780 <strspn@plt+0x17a68>
   1a7c4:	ldr	r3, [fp, #312]	; 0x138
   1a7c8:	cmp	r3, r4
   1a7cc:	beq	1a790 <strspn@plt+0x17a78>
   1a7d0:	mov	r0, r4
   1a7d4:	bl	1a548 <strspn@plt+0x17830>
   1a7d8:	ldr	r0, [r4, #32]
   1a7dc:	ldr	r2, [r4, #12]
   1a7e0:	mov	r3, #0
   1a7e4:	bl	35258 <strspn@plt+0x32540>
   1a7e8:	cmp	r0, #0
   1a7ec:	blt	1a854 <strspn@plt+0x17b3c>
   1a7f0:	ldr	r0, [r4, #32]
   1a7f4:	add	r5, r5, #1
   1a7f8:	bl	351f4 <strspn@plt+0x324dc>
   1a7fc:	cmp	r0, #0
   1a800:	ldrbge	r3, [r4, #36]	; 0x24
   1a804:	orrge	r3, r3, #4
   1a808:	strbge	r3, [r4, #36]	; 0x24
   1a80c:	ldr	r2, [fp, #316]	; 0x13c
   1a810:	ldr	r4, [r4]
   1a814:	cmp	r2, r5
   1a818:	bhi	1a7a0 <strspn@plt+0x17a88>
   1a81c:	ldr	r2, [fp, #376]	; 0x178
   1a820:	mov	r3, #0
   1a824:	ldr	r1, [fp, #268]	; 0x10c
   1a828:	cmp	r2, r3
   1a82c:	str	r3, [fp, #344]	; 0x158
   1a830:	str	r3, [fp, #384]	; 0x180
   1a834:	str	r1, [fp, #364]	; 0x16c
   1a838:	ldrne	r3, [fp, #372]	; 0x174
   1a83c:	ldrne	r2, [r3]
   1a840:	ldrb	r3, [fp, #240]	; 0xf0
   1a844:	mov	r0, #0
   1a848:	str	r2, [fp, #388]	; 0x184
   1a84c:	orr	r3, r3, #1
   1a850:	strb	r3, [fp, #240]	; 0xf0
   1a854:	add	sp, sp, #20
   1a858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a85c:	ldr	r1, [fp, #440]	; 0x1b8
   1a860:	cmp	r1, #0
   1a864:	beq	1a670 <strspn@plt+0x17958>
   1a868:	ldr	r0, [fp, #352]	; 0x160
   1a86c:	cmp	r0, #0
   1a870:	beq	1aa6c <strspn@plt+0x17d54>
   1a874:	bl	26dc <strcmp@plt>
   1a878:	cmp	r0, #0
   1a87c:	beq	1a670 <strspn@plt+0x17958>
   1a880:	mvn	r0, #41	; 0x29
   1a884:	b	1a854 <strspn@plt+0x17b3c>
   1a888:	ldr	r3, [fp, #244]	; 0xf4
   1a88c:	ldrb	r3, [r3, #3]
   1a890:	cmp	r3, #2
   1a894:	beq	1a6a0 <strspn@plt+0x17988>
   1a898:	mov	r0, r8
   1a89c:	bl	2a54 <strlen@plt>
   1a8a0:	cmp	r0, #255	; 0xff
   1a8a4:	mov	r9, r0
   1a8a8:	bhi	1aaa4 <strspn@plt+0x17d8c>
   1a8ac:	mov	r3, #0
   1a8b0:	mov	r0, fp
   1a8b4:	mov	r1, #8
   1a8b8:	add	r2, r9, #6
   1a8bc:	bl	13e8c <strspn@plt+0x11174>
   1a8c0:	subs	r3, r0, #0
   1a8c4:	beq	1aaac <strspn@plt+0x17d94>
   1a8c8:	strb	r9, [r3, #4]
   1a8cc:	mov	lr, #8
   1a8d0:	mov	r0, #1
   1a8d4:	strb	lr, [r3]
   1a8d8:	strb	r0, [r3, #1]
   1a8dc:	mov	lr, #103	; 0x67
   1a8e0:	mov	r0, #0
   1a8e4:	strb	lr, [r3, #2]
   1a8e8:	strb	r0, [r3, #3]
   1a8ec:	mov	r1, r8
   1a8f0:	add	r0, r3, #5
   1a8f4:	add	r2, r9, #1
   1a8f8:	bl	27c0 <memcpy@plt>
   1a8fc:	ldr	r3, [fp, #332]	; 0x14c
   1a900:	cmp	r3, #0
   1a904:	bne	1a6ac <strspn@plt+0x17994>
   1a908:	b	1a6c8 <strspn@plt+0x179b0>
   1a90c:	ldr	r1, [fp, #552]	; 0x228
   1a910:	cmp	r1, #0
   1a914:	beq	1aa64 <strspn@plt+0x17d4c>
   1a918:	add	r3, r1, #127	; 0x7f
   1a91c:	ldr	r0, [fp, #260]	; 0x104
   1a920:	ldr	r3, [fp, r3, lsl #2]
   1a924:	cmp	r0, r3
   1a928:	bne	1aad4 <strspn@plt+0x17dbc>
   1a92c:	bl	25610 <strspn@plt+0x228f8>
   1a930:	ldr	r2, [fp, #552]	; 0x228
   1a934:	mov	r1, #1
   1a938:	mov	r3, #0
   1a93c:	mov	r6, r0
   1a940:	mov	r0, fp
   1a944:	mul	r2, r2, r6
   1a948:	bl	13e8c <strspn@plt+0x11174>
   1a94c:	cmp	r0, #0
   1a950:	beq	1aaac <strspn@plt+0x17d94>
   1a954:	ldr	r3, [fp, #552]	; 0x228
   1a958:	cmp	r3, #0
   1a95c:	movne	sl, r0
   1a960:	movne	r9, fp
   1a964:	movne	r8, #0
   1a968:	beq	1a994 <strspn@plt+0x17c7c>
   1a96c:	mov	r0, sl
   1a970:	ldr	r2, [r9, #512]	; 0x200
   1a974:	mov	r1, r6
   1a978:	add	r8, r8, #1
   1a97c:	bl	25724 <strspn@plt+0x22a0c>
   1a980:	ldr	r3, [fp, #552]	; 0x228
   1a984:	add	sl, sl, r6
   1a988:	add	r9, r9, #4
   1a98c:	cmp	r8, r3
   1a990:	bcc	1a96c <strspn@plt+0x17c54>
   1a994:	ldr	r9, [fp, #264]	; 0x108
   1a998:	ldr	r8, [fp, #352]	; 0x160
   1a99c:	cmp	r8, #0
   1a9a0:	beq	1aa98 <strspn@plt+0x17d80>
   1a9a4:	mov	r0, r8
   1a9a8:	mov	r6, r8
   1a9ac:	bl	2a54 <strlen@plt>
   1a9b0:	mov	r8, r0
   1a9b4:	ldr	r3, [fp, #260]	; 0x104
   1a9b8:	mov	r1, #1
   1a9bc:	add	r3, r3, #7
   1a9c0:	bic	r3, r3, #7
   1a9c4:	add	r3, r3, #17
   1a9c8:	add	r0, r3, r9
   1a9cc:	add	r0, r0, r8
   1a9d0:	bl	25610 <strspn@plt+0x228f8>
   1a9d4:	mov	r1, #1
   1a9d8:	mov	r3, #0
   1a9dc:	str	r1, [sp]
   1a9e0:	add	r9, r0, r8
   1a9e4:	mov	sl, r0
   1a9e8:	add	r9, r9, r1
   1a9ec:	mov	r0, fp
   1a9f0:	str	r9, [sp, #12]
   1a9f4:	mov	r2, r9
   1a9f8:	bl	171a0 <strspn@plt+0x14488>
   1a9fc:	subs	r9, r0, #0
   1aa00:	beq	1aaac <strspn@plt+0x17d94>
   1aa04:	mov	r0, r9
   1aa08:	mov	lr, #0
   1aa0c:	mov	r1, r6
   1aa10:	mov	r2, r8
   1aa14:	strb	lr, [r0], #1
   1aa18:	bl	27c0 <memcpy@plt>
   1aa1c:	ldr	r2, [fp, #260]	; 0x104
   1aa20:	add	r0, r8, #1
   1aa24:	mov	r1, sl
   1aa28:	add	r0, r9, r0
   1aa2c:	add	r2, r2, #16
   1aa30:	bl	25724 <strspn@plt+0x22a0c>
   1aa34:	ldr	r3, [sp, #12]
   1aa38:	str	r9, [fp, #248]	; 0xf8
   1aa3c:	str	r3, [fp, #256]	; 0x100
   1aa40:	b	1a6f4 <strspn@plt+0x179dc>
   1aa44:	add	r1, r1, #16
   1aa48:	add	r0, r1, r0
   1aa4c:	mov	r1, #0
   1aa50:	bl	2ad8 <memset@plt>
   1aa54:	b	1a74c <strspn@plt+0x17a34>
   1aa58:	str	r4, [r3, #8]
   1aa5c:	str	r5, [r3, #12]
   1aa60:	b	1a708 <strspn@plt+0x179f0>
   1aa64:	mov	r9, r2
   1aa68:	b	1a998 <strspn@plt+0x17c80>
   1aa6c:	ldr	r0, [pc, #128]	; 1aaf4 <strspn@plt+0x17ddc>
   1aa70:	add	r0, pc, r0
   1aa74:	b	1a874 <strspn@plt+0x17b5c>
   1aa78:	mvn	r0, #94	; 0x5e
   1aa7c:	b	1a854 <strspn@plt+0x17b3c>
   1aa80:	mvn	r0, #0
   1aa84:	b	1a854 <strspn@plt+0x17b3c>
   1aa88:	mvn	r0, #73	; 0x49
   1aa8c:	b	1a854 <strspn@plt+0x17b3c>
   1aa90:	mvn	r0, #115	; 0x73
   1aa94:	b	1a854 <strspn@plt+0x17b3c>
   1aa98:	ldr	r6, [pc, #88]	; 1aaf8 <strspn@plt+0x17de0>
   1aa9c:	add	r6, pc, r6
   1aaa0:	b	1a9b4 <strspn@plt+0x17c9c>
   1aaa4:	mvn	r0, #21
   1aaa8:	b	1a854 <strspn@plt+0x17b3c>
   1aaac:	mvn	r0, #11
   1aab0:	b	1a854 <strspn@plt+0x17b3c>
   1aab4:	ldr	r0, [pc, #64]	; 1aafc <strspn@plt+0x17de4>
   1aab8:	movw	r2, #2941	; 0xb7d
   1aabc:	ldr	r1, [pc, #60]	; 1ab00 <strspn@plt+0x17de8>
   1aac0:	ldr	r3, [pc, #60]	; 1ab04 <strspn@plt+0x17dec>
   1aac4:	add	r0, pc, r0
   1aac8:	add	r1, pc, r1
   1aacc:	add	r3, pc, r3
   1aad0:	bl	32874 <strspn@plt+0x2fb5c>
   1aad4:	ldr	r0, [pc, #44]	; 1ab08 <strspn@plt+0x17df0>
   1aad8:	movw	r2, #2897	; 0xb51
   1aadc:	ldr	r1, [pc, #40]	; 1ab0c <strspn@plt+0x17df4>
   1aae0:	ldr	r3, [pc, #40]	; 1ab10 <strspn@plt+0x17df8>
   1aae4:	add	r0, pc, r0
   1aae8:	add	r1, pc, r1
   1aaec:	add	r3, pc, r3
   1aaf0:	bl	32874 <strspn@plt+0x2fb5c>
   1aaf4:	andeq	sp, r1, r8, ror #27
   1aaf8:			; <UNDEFINED> instruction: 0x0001ddbc
   1aafc:	muleq	r2, ip, r4
   1ab00:	andeq	lr, r1, ip, asr #27
   1ab04:	andeq	pc, r1, r0, lsr #13
   1ab08:	andeq	pc, r1, r4, lsl #6
   1ab0c:	andeq	lr, r1, ip, lsr #27
   1ab10:	andeq	pc, r1, r0, lsl #11
   1ab14:	ldr	r3, [pc, #1984]	; 1b2dc <strspn@plt+0x185c4>
   1ab18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab1c:	subs	r4, r0, #0
   1ab20:	ldr	r0, [pc, #1976]	; 1b2e0 <strspn@plt+0x185c8>
   1ab24:	add	r3, pc, r3
   1ab28:	sub	sp, sp, #44	; 0x2c
   1ab2c:	mov	r6, r1
   1ab30:	mov	r8, r2
   1ab34:	ldr	r5, [r3, r0]
   1ab38:	ldr	r3, [r5]
   1ab3c:	str	r3, [sp, #36]	; 0x24
   1ab40:	beq	1b1e4 <strspn@plt+0x184cc>
   1ab44:	ldrb	r3, [r4, #240]	; 0xf0
   1ab48:	tst	r3, #1
   1ab4c:	beq	1b234 <strspn@plt+0x1851c>
   1ab50:	mov	r0, r1
   1ab54:	bl	209a0 <strspn@plt+0x1dc88>
   1ab58:	cmp	r0, #0
   1ab5c:	beq	1b20c <strspn@plt+0x184f4>
   1ab60:	mov	r0, r4
   1ab64:	bl	14880 <strspn@plt+0x11b68>
   1ab68:	subs	r7, r0, #0
   1ab6c:	bne	1aca0 <strspn@plt+0x17f88>
   1ab70:	mov	r0, r4
   1ab74:	ldr	r1, [r4, #320]	; 0x140
   1ab78:	bl	14ae0 <strspn@plt+0x11dc8>
   1ab7c:	cmp	r0, #0
   1ab80:	movne	r0, r7
   1ab84:	beq	1aba0 <strspn@plt+0x17e88>
   1ab88:	ldr	r2, [sp, #36]	; 0x24
   1ab8c:	ldr	r3, [r5]
   1ab90:	cmp	r2, r3
   1ab94:	bne	1b1e0 <strspn@plt+0x184c8>
   1ab98:	add	sp, sp, #44	; 0x2c
   1ab9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aba0:	mov	r0, r4
   1aba4:	bl	14720 <strspn@plt+0x11a08>
   1aba8:	ldr	r2, [r0, #12]
   1abac:	mov	r9, r0
   1abb0:	ldr	r3, [r0, #4]
   1abb4:	ldrb	r7, [r2, r3]
   1abb8:	cmp	r7, r6
   1abbc:	bne	1aca0 <strspn@plt+0x17f88>
   1abc0:	ldr	r2, [r4, #320]	; 0x140
   1abc4:	ldr	r3, [r4, #244]	; 0xf4
   1abc8:	str	r2, [sp, #8]
   1abcc:	ldrb	r3, [r3, #3]
   1abd0:	cmp	r3, #2
   1abd4:	beq	1aca8 <strspn@plt+0x17f90>
   1abd8:	cmp	r7, #115	; 0x73
   1abdc:	beq	1b09c <strspn@plt+0x18384>
   1abe0:	cmp	r7, #111	; 0x6f
   1abe4:	beq	1b09c <strspn@plt+0x18384>
   1abe8:	cmp	r7, #103	; 0x67
   1abec:	beq	1adac <strspn@plt+0x18094>
   1abf0:	mov	r0, r7
   1abf4:	bl	20a18 <strspn@plt+0x1dd00>
   1abf8:	subs	r6, r0, #0
   1abfc:	ble	1b27c <strspn@plt+0x18564>
   1ac00:	mov	r0, r7
   1ac04:	bl	20a44 <strspn@plt+0x1dd2c>
   1ac08:	subs	r3, r0, #0
   1ac0c:	ble	1b25c <strspn@plt+0x18544>
   1ac10:	add	r1, sp, #12
   1ac14:	mov	r2, r6
   1ac18:	str	r1, [sp]
   1ac1c:	mov	r0, r4
   1ac20:	add	r1, sp, #8
   1ac24:	bl	19c60 <strspn@plt+0x16f48>
   1ac28:	cmp	r0, #0
   1ac2c:	blt	1ab88 <strspn@plt+0x17e70>
   1ac30:	sub	r7, r7, #98	; 0x62
   1ac34:	cmp	r7, #23
   1ac38:	addls	pc, pc, r7, lsl #2
   1ac3c:	b	1af40 <strspn@plt+0x18228>
   1ac40:	b	1af20 <strspn@plt+0x18208>
   1ac44:	b	1af40 <strspn@plt+0x18228>
   1ac48:	b	1aeec <strspn@plt+0x181d4>
   1ac4c:	b	1af40 <strspn@plt+0x18228>
   1ac50:	b	1af40 <strspn@plt+0x18228>
   1ac54:	b	1af40 <strspn@plt+0x18228>
   1ac58:	b	1aeb4 <strspn@plt+0x1819c>
   1ac5c:	b	1ae88 <strspn@plt+0x18170>
   1ac60:	b	1af40 <strspn@plt+0x18228>
   1ac64:	b	1af40 <strspn@plt+0x18228>
   1ac68:	b	1af40 <strspn@plt+0x18228>
   1ac6c:	b	1af40 <strspn@plt+0x18228>
   1ac70:	b	1ae58 <strspn@plt+0x18140>
   1ac74:	b	1af40 <strspn@plt+0x18228>
   1ac78:	b	1af40 <strspn@plt+0x18228>
   1ac7c:	b	1ae58 <strspn@plt+0x18140>
   1ac80:	b	1af40 <strspn@plt+0x18228>
   1ac84:	b	1af40 <strspn@plt+0x18228>
   1ac88:	b	1aeec <strspn@plt+0x181d4>
   1ac8c:	b	1ae88 <strspn@plt+0x18170>
   1ac90:	b	1af40 <strspn@plt+0x18228>
   1ac94:	b	1af40 <strspn@plt+0x18228>
   1ac98:	b	1aeec <strspn@plt+0x181d4>
   1ac9c:	b	1ae44 <strspn@plt+0x1812c>
   1aca0:	mvn	r0, #5
   1aca4:	b	1ab88 <strspn@plt+0x17e70>
   1aca8:	ldr	ip, [pc, #1588]	; 1b2e4 <strspn@plt+0x185cc>
   1acac:	add	sl, sp, #12
   1acb0:	add	fp, sp, #24
   1acb4:	add	r3, sp, #16
   1acb8:	add	ip, pc, ip
   1acbc:	mov	r6, sl
   1acc0:	ldm	ip, {r0, r1, r2}
   1acc4:	stm	r3, {r0, r1, r2}
   1acc8:	ldr	r2, [r6, #4]!
   1accc:	cmp	r2, r7
   1acd0:	beq	1b140 <strspn@plt+0x18428>
   1acd4:	cmp	r6, fp
   1acd8:	bne	1acc0 <strspn@plt+0x17fa8>
   1acdc:	add	r0, sp, #28
   1ace0:	strb	r7, [sp, #28]
   1ace4:	mov	r6, #0
   1ace8:	strb	r6, [sp, #29]
   1acec:	bl	25070 <strspn@plt+0x22358>
   1acf0:	subs	fp, r0, #0
   1acf4:	ble	1b29c <strspn@plt+0x18584>
   1acf8:	ldr	r3, [r9, #48]	; 0x30
   1acfc:	cmp	fp, r3
   1ad00:	bne	1b074 <strspn@plt+0x1835c>
   1ad04:	add	r0, sp, #32
   1ad08:	strb	r7, [sp, #32]
   1ad0c:	strb	r6, [sp, #33]	; 0x21
   1ad10:	bl	24d90 <strspn@plt+0x22078>
   1ad14:	subs	r2, r0, #0
   1ad18:	ble	1b2bc <strspn@plt+0x185a4>
   1ad1c:	add	r6, sp, #8
   1ad20:	str	sl, [sp]
   1ad24:	mov	r3, fp
   1ad28:	mov	r0, r4
   1ad2c:	mov	r1, r6
   1ad30:	bl	19c60 <strspn@plt+0x16f48>
   1ad34:	cmp	r0, #0
   1ad38:	blt	1ab88 <strspn@plt+0x17e70>
   1ad3c:	sub	r7, r7, #98	; 0x62
   1ad40:	cmp	r7, #23
   1ad44:	addls	pc, pc, r7, lsl #2
   1ad48:	b	1b07c <strspn@plt+0x18364>
   1ad4c:	b	1b054 <strspn@plt+0x1833c>
   1ad50:	b	1b07c <strspn@plt+0x18364>
   1ad54:	b	1b020 <strspn@plt+0x18308>
   1ad58:	b	1b07c <strspn@plt+0x18364>
   1ad5c:	b	1b07c <strspn@plt+0x18364>
   1ad60:	b	1b07c <strspn@plt+0x18364>
   1ad64:	b	1afe8 <strspn@plt+0x182d0>
   1ad68:	b	1afbc <strspn@plt+0x182a4>
   1ad6c:	b	1b07c <strspn@plt+0x18364>
   1ad70:	b	1b07c <strspn@plt+0x18364>
   1ad74:	b	1b07c <strspn@plt+0x18364>
   1ad78:	b	1b07c <strspn@plt+0x18364>
   1ad7c:	b	1af8c <strspn@plt+0x18274>
   1ad80:	b	1b07c <strspn@plt+0x18364>
   1ad84:	b	1b07c <strspn@plt+0x18364>
   1ad88:	b	1af8c <strspn@plt+0x18274>
   1ad8c:	b	1b07c <strspn@plt+0x18364>
   1ad90:	b	1b07c <strspn@plt+0x18364>
   1ad94:	b	1b020 <strspn@plt+0x18308>
   1ad98:	b	1afbc <strspn@plt+0x182a4>
   1ad9c:	b	1b07c <strspn@plt+0x18364>
   1ada0:	b	1b07c <strspn@plt+0x18364>
   1ada4:	b	1b020 <strspn@plt+0x18308>
   1ada8:	b	1af60 <strspn@plt+0x18248>
   1adac:	add	r7, sp, #8
   1adb0:	mov	r2, #1
   1adb4:	mov	r3, r2
   1adb8:	add	r6, sp, #12
   1adbc:	mov	r1, r7
   1adc0:	str	r6, [sp]
   1adc4:	mov	r0, r4
   1adc8:	bl	19c60 <strspn@plt+0x16f48>
   1adcc:	cmp	r0, #0
   1add0:	blt	1ab88 <strspn@plt+0x17e70>
   1add4:	ldr	r3, [sp, #12]
   1add8:	mov	r1, r7
   1addc:	mov	r2, #1
   1ade0:	mov	r0, r4
   1ade4:	ldrb	r7, [r3]
   1ade8:	str	r6, [sp]
   1adec:	add	r3, r7, r2
   1adf0:	bl	19c60 <strspn@plt+0x16f48>
   1adf4:	cmp	r0, #0
   1adf8:	blt	1ab88 <strspn@plt+0x17e70>
   1adfc:	mov	r1, r7
   1ae00:	ldr	r0, [sp, #12]
   1ae04:	bl	15520 <strspn@plt+0x12808>
   1ae08:	cmp	r0, #0
   1ae0c:	beq	1b074 <strspn@plt+0x1835c>
   1ae10:	cmp	r8, #0
   1ae14:	ldrne	r3, [sp, #12]
   1ae18:	strne	r3, [r8]
   1ae1c:	ldr	r3, [sp, #8]
   1ae20:	str	r3, [r4, #320]	; 0x140
   1ae24:	ldrb	r3, [r9]
   1ae28:	cmp	r3, #97	; 0x61
   1ae2c:	ldrne	r3, [r9, #4]
   1ae30:	movne	r0, #1
   1ae34:	moveq	r0, #1
   1ae38:	addne	r3, r3, r0
   1ae3c:	strne	r3, [r9, #4]
   1ae40:	b	1ab88 <strspn@plt+0x17e70>
   1ae44:	cmp	r8, #0
   1ae48:	ldrne	r3, [sp, #12]
   1ae4c:	ldrbne	r3, [r3]
   1ae50:	strbne	r3, [r8]
   1ae54:	b	1ae1c <strspn@plt+0x18104>
   1ae58:	cmp	r8, #0
   1ae5c:	beq	1ae1c <strspn@plt+0x18104>
   1ae60:	ldr	r2, [r4, #244]	; 0xf4
   1ae64:	ldr	r3, [sp, #12]
   1ae68:	ldrb	r2, [r2]
   1ae6c:	ldrh	r3, [r3]
   1ae70:	cmp	r2, #108	; 0x6c
   1ae74:	lslne	r2, r3, #8
   1ae78:	orrne	r3, r2, r3, lsr #8
   1ae7c:	uxthne	r3, r3
   1ae80:	strh	r3, [r8]
   1ae84:	b	1ae1c <strspn@plt+0x18104>
   1ae88:	cmp	r8, #0
   1ae8c:	beq	1ae1c <strspn@plt+0x18104>
   1ae90:	ldr	r3, [r4, #244]	; 0xf4
   1ae94:	ldr	r2, [sp, #12]
   1ae98:	ldrb	r3, [r3]
   1ae9c:	ldr	r2, [r2]
   1aea0:	cmp	r3, #108	; 0x6c
   1aea4:	moveq	r3, r2
   1aea8:	revne	r3, r2
   1aeac:	str	r3, [r8]
   1aeb0:	b	1ae1c <strspn@plt+0x18104>
   1aeb4:	ldr	r2, [r4, #244]	; 0xf4
   1aeb8:	ldr	r3, [sp, #12]
   1aebc:	ldrb	r2, [r2]
   1aec0:	ldr	r3, [r3]
   1aec4:	cmp	r2, #108	; 0x6c
   1aec8:	revne	r3, r3
   1aecc:	ldr	r2, [r4, #332]	; 0x14c
   1aed0:	cmp	r2, r3
   1aed4:	bls	1b074 <strspn@plt+0x1835c>
   1aed8:	cmp	r8, #0
   1aedc:	beq	1ae1c <strspn@plt+0x18104>
   1aee0:	ldr	r2, [r4, #336]	; 0x150
   1aee4:	ldr	r3, [r2, r3, lsl #2]
   1aee8:	b	1aeac <strspn@plt+0x18194>
   1aeec:	cmp	r8, #0
   1aef0:	beq	1ae1c <strspn@plt+0x18104>
   1aef4:	ldr	r2, [r4, #244]	; 0xf4
   1aef8:	ldr	r3, [sp, #12]
   1aefc:	ldrb	r2, [r2]
   1af00:	ldr	r1, [r3]
   1af04:	cmp	r2, #108	; 0x6c
   1af08:	ldr	r3, [r3, #4]
   1af0c:	moveq	r2, r1
   1af10:	revne	r2, r3
   1af14:	revne	r3, r1
   1af18:	stm	r8, {r2, r3}
   1af1c:	b	1ae1c <strspn@plt+0x18104>
   1af20:	cmp	r8, #0
   1af24:	beq	1ae1c <strspn@plt+0x18104>
   1af28:	ldr	r3, [sp, #12]
   1af2c:	ldr	r3, [r3]
   1af30:	adds	r3, r3, #0
   1af34:	movne	r3, #1
   1af38:	str	r3, [r8]
   1af3c:	b	1ae1c <strspn@plt+0x18104>
   1af40:	ldr	r0, [pc, #928]	; 1b2e8 <strspn@plt+0x185d0>
   1af44:	movw	r2, #3607	; 0xe17
   1af48:	ldr	r1, [pc, #924]	; 1b2ec <strspn@plt+0x185d4>
   1af4c:	ldr	r3, [pc, #924]	; 1b2f0 <strspn@plt+0x185d8>
   1af50:	add	r0, pc, r0
   1af54:	add	r1, pc, r1
   1af58:	add	r3, pc, r3
   1af5c:	bl	32b0c <strspn@plt+0x2fdf4>
   1af60:	cmp	r8, #0
   1af64:	ldrne	r3, [sp, #12]
   1af68:	ldrbne	r3, [r3]
   1af6c:	strbne	r3, [r8]
   1af70:	mov	r2, r6
   1af74:	mov	r0, r4
   1af78:	mov	r1, r9
   1af7c:	bl	151b8 <strspn@plt+0x124a0>
   1af80:	cmp	r0, #0
   1af84:	bge	1ae1c <strspn@plt+0x18104>
   1af88:	b	1ab88 <strspn@plt+0x17e70>
   1af8c:	cmp	r8, #0
   1af90:	beq	1af70 <strspn@plt+0x18258>
   1af94:	ldr	r2, [r4, #244]	; 0xf4
   1af98:	ldr	r3, [sp, #12]
   1af9c:	ldrb	r2, [r2]
   1afa0:	ldrh	r3, [r3]
   1afa4:	cmp	r2, #108	; 0x6c
   1afa8:	lslne	r2, r3, #8
   1afac:	orrne	r3, r2, r3, lsr #8
   1afb0:	uxthne	r3, r3
   1afb4:	strh	r3, [r8]
   1afb8:	b	1af70 <strspn@plt+0x18258>
   1afbc:	cmp	r8, #0
   1afc0:	beq	1af70 <strspn@plt+0x18258>
   1afc4:	ldr	r3, [r4, #244]	; 0xf4
   1afc8:	ldr	r2, [sp, #12]
   1afcc:	ldrb	r3, [r3]
   1afd0:	ldr	r2, [r2]
   1afd4:	cmp	r3, #108	; 0x6c
   1afd8:	moveq	r3, r2
   1afdc:	revne	r3, r2
   1afe0:	str	r3, [r8]
   1afe4:	b	1af70 <strspn@plt+0x18258>
   1afe8:	ldr	r2, [r4, #244]	; 0xf4
   1afec:	ldr	r3, [sp, #12]
   1aff0:	ldrb	r2, [r2]
   1aff4:	ldr	r3, [r3]
   1aff8:	cmp	r2, #108	; 0x6c
   1affc:	revne	r3, r3
   1b000:	ldr	r2, [r4, #332]	; 0x14c
   1b004:	cmp	r2, r3
   1b008:	bls	1b074 <strspn@plt+0x1835c>
   1b00c:	cmp	r8, #0
   1b010:	beq	1af70 <strspn@plt+0x18258>
   1b014:	ldr	r2, [r4, #336]	; 0x150
   1b018:	ldr	r3, [r2, r3, lsl #2]
   1b01c:	b	1afe0 <strspn@plt+0x182c8>
   1b020:	cmp	r8, #0
   1b024:	beq	1af70 <strspn@plt+0x18258>
   1b028:	ldr	r2, [r4, #244]	; 0xf4
   1b02c:	ldr	r3, [sp, #12]
   1b030:	ldrb	r2, [r2]
   1b034:	ldr	r1, [r3]
   1b038:	cmp	r2, #108	; 0x6c
   1b03c:	ldr	r3, [r3, #4]
   1b040:	moveq	r2, r1
   1b044:	revne	r2, r3
   1b048:	revne	r3, r1
   1b04c:	stm	r8, {r2, r3}
   1b050:	b	1af70 <strspn@plt+0x18258>
   1b054:	cmp	r8, #0
   1b058:	beq	1af70 <strspn@plt+0x18258>
   1b05c:	ldr	r3, [sp, #12]
   1b060:	ldrb	r3, [r3]
   1b064:	adds	r3, r3, #0
   1b068:	movne	r3, #1
   1b06c:	str	r3, [r8]
   1b070:	b	1af70 <strspn@plt+0x18258>
   1b074:	mvn	r0, #73	; 0x49
   1b078:	b	1ab88 <strspn@plt+0x17e70>
   1b07c:	ldr	r0, [pc, #624]	; 1b2f4 <strspn@plt+0x185dc>
   1b080:	movw	r2, #3498	; 0xdaa
   1b084:	ldr	r1, [pc, #620]	; 1b2f8 <strspn@plt+0x185e0>
   1b088:	ldr	r3, [pc, #620]	; 1b2fc <strspn@plt+0x185e4>
   1b08c:	add	r0, pc, r0
   1b090:	add	r1, pc, r1
   1b094:	add	r3, pc, r3
   1b098:	bl	32b0c <strspn@plt+0x2fdf4>
   1b09c:	add	r6, sp, #8
   1b0a0:	mov	r2, #4
   1b0a4:	mov	r3, r2
   1b0a8:	add	sl, sp, #12
   1b0ac:	mov	r1, r6
   1b0b0:	str	sl, [sp]
   1b0b4:	mov	r0, r4
   1b0b8:	bl	19c60 <strspn@plt+0x16f48>
   1b0bc:	cmp	r0, #0
   1b0c0:	blt	1ab88 <strspn@plt+0x17e70>
   1b0c4:	ldr	r3, [r4, #244]	; 0xf4
   1b0c8:	ldr	r2, [sp, #12]
   1b0cc:	ldrb	r3, [r3]
   1b0d0:	ldr	fp, [r2]
   1b0d4:	cmp	r3, #108	; 0x6c
   1b0d8:	revne	fp, fp
   1b0dc:	mov	r2, #1
   1b0e0:	str	sl, [sp]
   1b0e4:	mov	r1, r6
   1b0e8:	mov	r0, r4
   1b0ec:	add	r3, fp, r2
   1b0f0:	bl	19c60 <strspn@plt+0x16f48>
   1b0f4:	cmp	r0, #0
   1b0f8:	blt	1ab88 <strspn@plt+0x17e70>
   1b0fc:	ldr	r6, [sp, #12]
   1b100:	cmp	r7, #111	; 0x6f
   1b104:	mov	r1, fp
   1b108:	mov	r0, r6
   1b10c:	beq	1b128 <strspn@plt+0x18410>
   1b110:	bl	156ac <strspn@plt+0x12994>
   1b114:	cmp	r0, #0
   1b118:	beq	1b074 <strspn@plt+0x1835c>
   1b11c:	cmp	r8, #0
   1b120:	strne	r6, [r8]
   1b124:	b	1ae1c <strspn@plt+0x18104>
   1b128:	bl	146e8 <strspn@plt+0x119d0>
   1b12c:	cmp	r0, #0
   1b130:	beq	1b074 <strspn@plt+0x1835c>
   1b134:	mov	r0, r6
   1b138:	bl	cd44 <strspn@plt+0xa02c>
   1b13c:	b	1b114 <strspn@plt+0x183fc>
   1b140:	ldr	r3, [r9, #48]	; 0x30
   1b144:	cmp	r3, #0
   1b148:	beq	1b074 <strspn@plt+0x1835c>
   1b14c:	add	r6, sp, #8
   1b150:	str	sl, [sp]
   1b154:	mov	r0, r4
   1b158:	mov	r2, #1
   1b15c:	mov	r1, r6
   1b160:	bl	19c60 <strspn@plt+0x16f48>
   1b164:	cmp	r0, #0
   1b168:	blt	1ab88 <strspn@plt+0x17e70>
   1b16c:	cmp	r7, #115	; 0x73
   1b170:	beq	1b1cc <strspn@plt+0x184b4>
   1b174:	cmp	r7, #111	; 0x6f
   1b178:	bne	1b1b8 <strspn@plt+0x184a0>
   1b17c:	ldr	r7, [sp, #12]
   1b180:	ldr	r1, [r9, #48]	; 0x30
   1b184:	mov	r0, r7
   1b188:	sub	r1, r1, #1
   1b18c:	bl	146e8 <strspn@plt+0x119d0>
   1b190:	cmp	r0, #0
   1b194:	beq	1b074 <strspn@plt+0x1835c>
   1b198:	mov	r0, r7
   1b19c:	bl	cd44 <strspn@plt+0xa02c>
   1b1a0:	cmp	r0, #0
   1b1a4:	beq	1b074 <strspn@plt+0x1835c>
   1b1a8:	cmp	r8, #0
   1b1ac:	ldrne	r3, [sp, #12]
   1b1b0:	strne	r3, [r8]
   1b1b4:	b	1af70 <strspn@plt+0x18258>
   1b1b8:	ldr	r1, [r9, #48]	; 0x30
   1b1bc:	ldr	r0, [sp, #12]
   1b1c0:	sub	r1, r1, #1
   1b1c4:	bl	15520 <strspn@plt+0x12808>
   1b1c8:	b	1b1a0 <strspn@plt+0x18488>
   1b1cc:	ldr	r1, [r9, #48]	; 0x30
   1b1d0:	ldr	r0, [sp, #12]
   1b1d4:	sub	r1, r1, #1
   1b1d8:	bl	156ac <strspn@plt+0x12994>
   1b1dc:	b	1b1a0 <strspn@plt+0x18488>
   1b1e0:	bl	2838 <__stack_chk_fail@plt>
   1b1e4:	ldr	r0, [pc, #276]	; 1b300 <strspn@plt+0x185e8>
   1b1e8:	movw	r2, #3395	; 0xd43
   1b1ec:	ldr	r1, [pc, #272]	; 1b304 <strspn@plt+0x185ec>
   1b1f0:	ldr	r3, [pc, #272]	; 1b308 <strspn@plt+0x185f0>
   1b1f4:	add	r0, pc, r0
   1b1f8:	add	r1, pc, r1
   1b1fc:	add	r3, pc, r3
   1b200:	bl	32b64 <strspn@plt+0x2fe4c>
   1b204:	mvn	r0, #21
   1b208:	b	1ab88 <strspn@plt+0x17e70>
   1b20c:	ldr	r0, [pc, #248]	; 1b30c <strspn@plt+0x185f4>
   1b210:	movw	r2, #3397	; 0xd45
   1b214:	ldr	r1, [pc, #244]	; 1b310 <strspn@plt+0x185f8>
   1b218:	ldr	r3, [pc, #244]	; 1b314 <strspn@plt+0x185fc>
   1b21c:	add	r0, pc, r0
   1b220:	add	r1, pc, r1
   1b224:	add	r3, pc, r3
   1b228:	bl	32b64 <strspn@plt+0x2fe4c>
   1b22c:	mvn	r0, #21
   1b230:	b	1ab88 <strspn@plt+0x17e70>
   1b234:	ldr	r0, [pc, #220]	; 1b318 <strspn@plt+0x18600>
   1b238:	movw	r2, #3396	; 0xd44
   1b23c:	ldr	r1, [pc, #216]	; 1b31c <strspn@plt+0x18604>
   1b240:	ldr	r3, [pc, #216]	; 1b320 <strspn@plt+0x18608>
   1b244:	add	r0, pc, r0
   1b248:	add	r1, pc, r1
   1b24c:	add	r3, pc, r3
   1b250:	bl	32b64 <strspn@plt+0x2fe4c>
   1b254:	mvn	r0, #0
   1b258:	b	1ab88 <strspn@plt+0x17e70>
   1b25c:	ldr	r0, [pc, #192]	; 1b324 <strspn@plt+0x1860c>
   1b260:	movw	r2, #3557	; 0xde5
   1b264:	ldr	r1, [pc, #188]	; 1b328 <strspn@plt+0x18610>
   1b268:	ldr	r3, [pc, #188]	; 1b32c <strspn@plt+0x18614>
   1b26c:	add	r0, pc, r0
   1b270:	add	r1, pc, r1
   1b274:	add	r3, pc, r3
   1b278:	bl	32874 <strspn@plt+0x2fb5c>
   1b27c:	ldr	r0, [pc, #172]	; 1b330 <strspn@plt+0x18618>
   1b280:	movw	r2, #3554	; 0xde2
   1b284:	ldr	r1, [pc, #168]	; 1b334 <strspn@plt+0x1861c>
   1b288:	ldr	r3, [pc, #168]	; 1b338 <strspn@plt+0x18620>
   1b28c:	add	r0, pc, r0
   1b290:	add	r1, pc, r1
   1b294:	add	r3, pc, r3
   1b298:	bl	32874 <strspn@plt+0x2fb5c>
   1b29c:	ldr	r0, [pc, #152]	; 1b33c <strspn@plt+0x18624>
   1b2a0:	movw	r2, #3442	; 0xd72
   1b2a4:	ldr	r1, [pc, #148]	; 1b340 <strspn@plt+0x18628>
   1b2a8:	ldr	r3, [pc, #148]	; 1b344 <strspn@plt+0x1862c>
   1b2ac:	add	r0, pc, r0
   1b2b0:	add	r1, pc, r1
   1b2b4:	add	r3, pc, r3
   1b2b8:	bl	32874 <strspn@plt+0x2fb5c>
   1b2bc:	ldr	r0, [pc, #132]	; 1b348 <strspn@plt+0x18630>
   1b2c0:	movw	r2, #3447	; 0xd77
   1b2c4:	ldr	r1, [pc, #128]	; 1b34c <strspn@plt+0x18634>
   1b2c8:	ldr	r3, [pc, #128]	; 1b350 <strspn@plt+0x18638>
   1b2cc:	add	r0, pc, r0
   1b2d0:	add	r1, pc, r1
   1b2d4:	add	r3, pc, r3
   1b2d8:	bl	32874 <strspn@plt+0x2fb5c>
   1b2dc:	andeq	sl, r3, r0, asr r2
   1b2e0:	andeq	r0, r0, r8, asr #4
   1b2e4:	andeq	lr, r1, ip, lsr #13
   1b2e8:	andeq	lr, r1, r4, ror #29
   1b2ec:	andeq	lr, r1, r0, asr #18
   1b2f0:	andeq	pc, r1, r8, lsr #4
   1b2f4:	muleq	r1, r8, sp
   1b2f8:	andeq	lr, r1, r4, lsl #16
   1b2fc:	andeq	pc, r1, ip, ror #1
   1b300:	andeq	r2, r2, ip, ror #26
   1b304:	muleq	r1, ip, r6
   1b308:	andeq	lr, r1, r4, lsl #31
   1b30c:	andeq	lr, r1, ip, lsl #20
   1b310:	andeq	lr, r1, r4, ror r6
   1b314:	andeq	lr, r1, ip, asr pc
   1b318:	andeq	sp, r1, r8, ror #14
   1b31c:	andeq	lr, r1, ip, asr #12
   1b320:	andeq	lr, r1, r4, lsr pc
   1b324:			; <UNDEFINED> instruction: 0x0001d4b4
   1b328:	andeq	lr, r1, r4, lsr #12
   1b32c:	andeq	lr, r1, ip, lsl #30
   1b330:	andeq	lr, r1, ip, asr r6
   1b334:	andeq	lr, r1, r4, lsl #12
   1b338:	andeq	lr, r1, ip, ror #29
   1b33c:	andeq	sp, r1, r4, ror r4
   1b340:	andeq	lr, r1, r4, ror #11
   1b344:	andeq	lr, r1, ip, asr #29
   1b348:	andeq	lr, r1, ip, lsl r6
   1b34c:	andeq	lr, r1, r4, asr #11
   1b350:	andeq	lr, r1, ip, lsr #29
   1b354:	push	{r3, r4, r5, lr}
   1b358:	subs	r4, r0, #0
   1b35c:	beq	1b434 <strspn@plt+0x1871c>
   1b360:	ldrb	r3, [r4, #240]	; 0xf0
   1b364:	tst	r3, #1
   1b368:	beq	1b40c <strspn@plt+0x186f4>
   1b36c:	ldr	r3, [r4, #400]	; 0x190
   1b370:	cmp	r3, #0
   1b374:	beq	1b45c <strspn@plt+0x18744>
   1b378:	bl	14720 <strspn@plt+0x11a08>
   1b37c:	ldrb	r3, [r0]
   1b380:	cmp	r3, #97	; 0x61
   1b384:	beq	1b484 <strspn@plt+0x1876c>
   1b388:	ldr	r3, [r0, #12]
   1b38c:	cmp	r3, #0
   1b390:	beq	1b3a4 <strspn@plt+0x1868c>
   1b394:	ldr	r2, [r0, #4]
   1b398:	ldrb	r3, [r3, r2]
   1b39c:	cmp	r3, #0
   1b3a0:	bne	1b404 <strspn@plt+0x186ec>
   1b3a4:	ldr	r3, [r4, #244]	; 0xf4
   1b3a8:	ldrb	r3, [r3, #3]
   1b3ac:	cmp	r3, #2
   1b3b0:	beq	1b3f4 <strspn@plt+0x186dc>
   1b3b4:	mov	r0, r4
   1b3b8:	bl	147b4 <strspn@plt+0x11a9c>
   1b3bc:	mov	r0, r4
   1b3c0:	bl	14720 <strspn@plt+0x11a08>
   1b3c4:	ldr	r3, [r0, #8]
   1b3c8:	mov	r5, r0
   1b3cc:	mov	r1, r5
   1b3d0:	mov	r0, r4
   1b3d4:	ldr	r4, [r5, #4]
   1b3d8:	add	r2, r0, #320	; 0x140
   1b3dc:	str	r3, [r5, #4]
   1b3e0:	bl	151b8 <strspn@plt+0x124a0>
   1b3e4:	str	r4, [r5, #4]
   1b3e8:	cmp	r0, #0
   1b3ec:	movge	r0, #1
   1b3f0:	pop	{r3, r4, r5, pc}
   1b3f4:	ldr	r3, [r0, #24]
   1b3f8:	ldr	r2, [r4, #320]	; 0x140
   1b3fc:	cmp	r2, r3
   1b400:	bcs	1b3b4 <strspn@plt+0x1869c>
   1b404:	mvn	r0, #15
   1b408:	pop	{r3, r4, r5, pc}
   1b40c:	ldr	r0, [pc, #172]	; 1b4c0 <strspn@plt+0x187a8>
   1b410:	movw	r2, #4187	; 0x105b
   1b414:	ldr	r1, [pc, #168]	; 1b4c4 <strspn@plt+0x187ac>
   1b418:	ldr	r3, [pc, #168]	; 1b4c8 <strspn@plt+0x187b0>
   1b41c:	add	r0, pc, r0
   1b420:	add	r1, pc, r1
   1b424:	add	r3, pc, r3
   1b428:	bl	32b64 <strspn@plt+0x2fe4c>
   1b42c:	mvn	r0, #0
   1b430:	pop	{r3, r4, r5, pc}
   1b434:	ldr	r0, [pc, #144]	; 1b4cc <strspn@plt+0x187b4>
   1b438:	movw	r2, #4186	; 0x105a
   1b43c:	ldr	r1, [pc, #140]	; 1b4d0 <strspn@plt+0x187b8>
   1b440:	ldr	r3, [pc, #140]	; 1b4d4 <strspn@plt+0x187bc>
   1b444:	add	r0, pc, r0
   1b448:	add	r1, pc, r1
   1b44c:	add	r3, pc, r3
   1b450:	bl	32b64 <strspn@plt+0x2fe4c>
   1b454:	mvn	r0, #21
   1b458:	pop	{r3, r4, r5, pc}
   1b45c:	ldr	r0, [pc, #116]	; 1b4d8 <strspn@plt+0x187c0>
   1b460:	movw	r2, #4188	; 0x105c
   1b464:	ldr	r1, [pc, #112]	; 1b4dc <strspn@plt+0x187c4>
   1b468:	ldr	r3, [pc, #112]	; 1b4e0 <strspn@plt+0x187c8>
   1b46c:	add	r0, pc, r0
   1b470:	add	r1, pc, r1
   1b474:	add	r3, pc, r3
   1b478:	bl	32b64 <strspn@plt+0x2fe4c>
   1b47c:	mvn	r0, #5
   1b480:	pop	{r3, r4, r5, pc}
   1b484:	ldr	r3, [r4, #244]	; 0xf4
   1b488:	ldrb	r2, [r3, #3]
   1b48c:	cmp	r2, #2
   1b490:	beq	1b3f4 <strspn@plt+0x186dc>
   1b494:	ldrb	r2, [r3]
   1b498:	ldr	r3, [r0, #28]
   1b49c:	cmp	r2, #108	; 0x6c
   1b4a0:	ldr	r2, [r3]
   1b4a4:	revne	r2, r2
   1b4a8:	ldr	r1, [r0, #20]
   1b4ac:	ldr	r3, [r4, #320]	; 0x140
   1b4b0:	add	r2, r2, r1
   1b4b4:	cmp	r2, r3
   1b4b8:	beq	1b3b4 <strspn@plt+0x1869c>
   1b4bc:	b	1b404 <strspn@plt+0x186ec>
   1b4c0:	muleq	r1, r0, r5
   1b4c4:	andeq	lr, r1, r4, ror r4
   1b4c8:	strdeq	lr, [r1], -r0
   1b4cc:	andeq	r2, r2, ip, lsl fp
   1b4d0:	andeq	lr, r1, ip, asr #8
   1b4d4:	andeq	lr, r1, r8, asr #23
   1b4d8:	andeq	lr, r1, ip, lsr #17
   1b4dc:	andeq	lr, r1, r4, lsr #8
   1b4e0:	andeq	lr, r1, r0, lsr #23
   1b4e4:	ldr	r3, [pc, #1032]	; 1b8f4 <strspn@plt+0x18bdc>
   1b4e8:	ldr	ip, [pc, #1032]	; 1b8f8 <strspn@plt+0x18be0>
   1b4ec:	add	r3, pc, r3
   1b4f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b4f4:	subs	r7, r0, #0
   1b4f8:	ldr	r4, [r3, ip]
   1b4fc:	sub	sp, sp, #36	; 0x24
   1b500:	mov	r6, r1
   1b504:	mov	r5, r2
   1b508:	ldr	r3, [r4]
   1b50c:	str	r3, [sp, #28]
   1b510:	beq	1b864 <strspn@plt+0x18b4c>
   1b514:	ldrb	r3, [r7, #240]	; 0xf0
   1b518:	tst	r3, #1
   1b51c:	beq	1b88c <strspn@plt+0x18b74>
   1b520:	bl	14880 <strspn@plt+0x11b68>
   1b524:	cmp	r0, #0
   1b528:	beq	1b560 <strspn@plt+0x18848>
   1b52c:	cmp	r6, #0
   1b530:	movne	r3, #0
   1b534:	strbne	r3, [r6]
   1b538:	cmp	r5, #0
   1b53c:	beq	1b644 <strspn@plt+0x1892c>
   1b540:	mov	r0, #0
   1b544:	str	r0, [r5]
   1b548:	ldr	r2, [sp, #28]
   1b54c:	ldr	r3, [r4]
   1b550:	cmp	r2, r3
   1b554:	bne	1b860 <strspn@plt+0x18b48>
   1b558:	add	sp, sp, #36	; 0x24
   1b55c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b560:	mov	r0, r7
   1b564:	ldr	r1, [r7, #320]	; 0x140
   1b568:	bl	14ae0 <strspn@plt+0x11dc8>
   1b56c:	subs	r9, r0, #0
   1b570:	bne	1b52c <strspn@plt+0x18814>
   1b574:	mov	r0, r7
   1b578:	bl	14720 <strspn@plt+0x11a08>
   1b57c:	ldr	r2, [r0, #4]
   1b580:	mov	r8, r0
   1b584:	ldr	fp, [r0, #12]
   1b588:	add	r3, fp, r2
   1b58c:	str	r3, [sp, #12]
   1b590:	ldrb	sl, [fp, r2]
   1b594:	str	r2, [sp, #8]
   1b598:	mov	r0, sl
   1b59c:	bl	209a0 <strspn@plt+0x1dc88>
   1b5a0:	ldr	r2, [sp, #8]
   1b5a4:	cmp	r0, #0
   1b5a8:	bne	1b64c <strspn@plt+0x18934>
   1b5ac:	cmp	sl, #97	; 0x61
   1b5b0:	beq	1b760 <strspn@plt+0x18a48>
   1b5b4:	cmp	sl, #40	; 0x28
   1b5b8:	cmpne	sl, #123	; 0x7b
   1b5bc:	bne	1b674 <strspn@plt+0x1895c>
   1b5c0:	cmp	r5, #0
   1b5c4:	beq	1b618 <strspn@plt+0x18900>
   1b5c8:	ldr	r0, [sp, #12]
   1b5cc:	add	r1, sp, #24
   1b5d0:	bl	207e0 <strspn@plt+0x1dac8>
   1b5d4:	cmp	r0, #0
   1b5d8:	blt	1b548 <strspn@plt+0x18830>
   1b5dc:	ldr	r1, [sp, #24]
   1b5e0:	cmp	r1, #1
   1b5e4:	bls	1b8d4 <strspn@plt+0x18bbc>
   1b5e8:	ldr	r3, [r8, #4]
   1b5ec:	sub	r1, r1, #2
   1b5f0:	ldr	r0, [r8, #12]
   1b5f4:	add	r3, r3, #1
   1b5f8:	add	r0, r0, r3
   1b5fc:	bl	288c <__strndup@plt>
   1b600:	subs	r7, r0, #0
   1b604:	beq	1b850 <strspn@plt+0x18b38>
   1b608:	ldr	r0, [r8, #52]	; 0x34
   1b60c:	bl	2778 <free@plt>
   1b610:	str	r7, [r8, #52]	; 0x34
   1b614:	str	r7, [r5]
   1b618:	cmp	r6, #0
   1b61c:	beq	1b7cc <strspn@plt+0x18ab4>
   1b620:	ldr	r2, [r8, #12]
   1b624:	mov	r0, #1
   1b628:	ldr	r3, [r8, #4]
   1b62c:	ldrb	r3, [r2, r3]
   1b630:	cmp	r3, #40	; 0x28
   1b634:	movne	r3, #101	; 0x65
   1b638:	moveq	r3, #114	; 0x72
   1b63c:	strb	r3, [r6]
   1b640:	b	1b548 <strspn@plt+0x18830>
   1b644:	mov	r0, r5
   1b648:	b	1b548 <strspn@plt+0x18830>
   1b64c:	cmp	r5, #0
   1b650:	strne	r9, [r5]
   1b654:	cmp	r6, #0
   1b658:	beq	1b7cc <strspn@plt+0x18ab4>
   1b65c:	ldr	r2, [r8, #12]
   1b660:	mov	r0, #1
   1b664:	ldr	r3, [r8, #4]
   1b668:	ldrb	r3, [r2, r3]
   1b66c:	strb	r3, [r6]
   1b670:	b	1b548 <strspn@plt+0x18830>
   1b674:	cmp	sl, #118	; 0x76
   1b678:	bne	1b858 <strspn@plt+0x18b40>
   1b67c:	cmp	r5, #0
   1b680:	beq	1b748 <strspn@plt+0x18a30>
   1b684:	ldr	r3, [r7, #244]	; 0xf4
   1b688:	ldrb	r3, [r3, #3]
   1b68c:	cmp	r3, #2
   1b690:	bne	1b7d4 <strspn@plt+0x18abc>
   1b694:	ldr	ip, [r8, #48]	; 0x30
   1b698:	cmp	ip, #1
   1b69c:	bls	1b848 <strspn@plt+0x18b30>
   1b6a0:	add	fp, sp, #24
   1b6a4:	add	sl, sp, #20
   1b6a8:	mov	r9, #2
   1b6ac:	b	1b6c0 <strspn@plt+0x189a8>
   1b6b0:	ldr	ip, [r8, #48]	; 0x30
   1b6b4:	add	r9, r9, #1
   1b6b8:	cmp	ip, r9
   1b6bc:	bcc	1b848 <strspn@plt+0x18b30>
   1b6c0:	ldr	lr, [r7, #320]	; 0x140
   1b6c4:	mov	r0, r7
   1b6c8:	str	sl, [sp]
   1b6cc:	mov	r1, fp
   1b6d0:	rsb	lr, r9, lr
   1b6d4:	mov	r2, #1
   1b6d8:	mov	r3, r9
   1b6dc:	add	ip, lr, ip
   1b6e0:	str	ip, [sp, #24]
   1b6e4:	bl	19c60 <strspn@plt+0x16f48>
   1b6e8:	cmp	r0, #0
   1b6ec:	blt	1b548 <strspn@plt+0x18830>
   1b6f0:	ldr	r3, [sp, #20]
   1b6f4:	ldrb	r3, [r3]
   1b6f8:	cmp	r3, #0
   1b6fc:	bne	1b6b0 <strspn@plt+0x18998>
   1b700:	ldr	r3, [r8, #48]	; 0x30
   1b704:	cmp	r9, r3
   1b708:	bhi	1b848 <strspn@plt+0x18b30>
   1b70c:	ldr	r0, [r8, #52]	; 0x34
   1b710:	bl	2778 <free@plt>
   1b714:	ldr	r0, [sp, #20]
   1b718:	sub	r1, r9, #1
   1b71c:	add	r0, r0, #1
   1b720:	bl	288c <__strndup@plt>
   1b724:	cmp	r0, #0
   1b728:	str	r0, [r8, #52]	; 0x34
   1b72c:	beq	1b850 <strspn@plt+0x18b38>
   1b730:	mov	r1, #1
   1b734:	bl	208b8 <strspn@plt+0x1dba0>
   1b738:	cmp	r0, #0
   1b73c:	ldrne	r3, [r8, #52]	; 0x34
   1b740:	strne	r3, [r5]
   1b744:	beq	1b848 <strspn@plt+0x18b30>
   1b748:	cmp	r6, #0
   1b74c:	beq	1b7cc <strspn@plt+0x18ab4>
   1b750:	mov	r3, #118	; 0x76
   1b754:	mov	r0, #1
   1b758:	strb	r3, [r6]
   1b75c:	b	1b548 <strspn@plt+0x18830>
   1b760:	cmp	r5, #0
   1b764:	beq	1b7b8 <strspn@plt+0x18aa0>
   1b768:	add	r0, r2, #1
   1b76c:	add	r1, sp, #24
   1b770:	add	r0, fp, r0
   1b774:	bl	207e0 <strspn@plt+0x1dac8>
   1b778:	cmp	r0, #0
   1b77c:	blt	1b548 <strspn@plt+0x18830>
   1b780:	ldr	r1, [sp, #24]
   1b784:	cmp	r1, #0
   1b788:	beq	1b8b4 <strspn@plt+0x18b9c>
   1b78c:	ldr	r3, [r8, #4]
   1b790:	ldr	r0, [r8, #12]
   1b794:	add	r3, r3, #1
   1b798:	add	r0, r0, r3
   1b79c:	bl	288c <__strndup@plt>
   1b7a0:	subs	r7, r0, #0
   1b7a4:	beq	1b850 <strspn@plt+0x18b38>
   1b7a8:	ldr	r0, [r8, #52]	; 0x34
   1b7ac:	bl	2778 <free@plt>
   1b7b0:	str	r7, [r8, #52]	; 0x34
   1b7b4:	str	r7, [r5]
   1b7b8:	cmp	r6, #0
   1b7bc:	movne	r3, #97	; 0x61
   1b7c0:	movne	r0, #1
   1b7c4:	strbne	r3, [r6]
   1b7c8:	bne	1b548 <strspn@plt+0x18830>
   1b7cc:	mov	r0, #1
   1b7d0:	b	1b548 <strspn@plt+0x18830>
   1b7d4:	ldr	r1, [r7, #320]	; 0x140
   1b7d8:	add	r8, sp, #32
   1b7dc:	mov	r2, #1
   1b7e0:	add	r9, sp, #20
   1b7e4:	mov	r3, r2
   1b7e8:	str	r9, [sp]
   1b7ec:	mov	r0, r7
   1b7f0:	str	r1, [r8, #-8]!
   1b7f4:	mov	r1, r8
   1b7f8:	bl	19c60 <strspn@plt+0x16f48>
   1b7fc:	cmp	r0, #0
   1b800:	blt	1b548 <strspn@plt+0x18830>
   1b804:	ldr	r3, [sp, #20]
   1b808:	mov	r0, r7
   1b80c:	mov	r2, #1
   1b810:	mov	r1, r8
   1b814:	ldrb	r7, [r3]
   1b818:	str	r9, [sp]
   1b81c:	add	r3, r7, r2
   1b820:	bl	19c60 <strspn@plt+0x16f48>
   1b824:	cmp	r0, #0
   1b828:	blt	1b548 <strspn@plt+0x18830>
   1b82c:	mov	r1, r7
   1b830:	ldr	r0, [sp, #20]
   1b834:	bl	15520 <strspn@plt+0x12808>
   1b838:	cmp	r0, #0
   1b83c:	ldrne	r3, [sp, #20]
   1b840:	strne	r3, [r5]
   1b844:	bne	1b748 <strspn@plt+0x18a30>
   1b848:	mvn	r0, #73	; 0x49
   1b84c:	b	1b548 <strspn@plt+0x18830>
   1b850:	mvn	r0, #11
   1b854:	b	1b548 <strspn@plt+0x18830>
   1b858:	mvn	r0, #21
   1b85c:	b	1b548 <strspn@plt+0x18830>
   1b860:	bl	2838 <__stack_chk_fail@plt>
   1b864:	ldr	r0, [pc, #144]	; 1b8fc <strspn@plt+0x18be4>
   1b868:	movw	r2, #4246	; 0x1096
   1b86c:	ldr	r1, [pc, #140]	; 1b900 <strspn@plt+0x18be8>
   1b870:	ldr	r3, [pc, #140]	; 1b904 <strspn@plt+0x18bec>
   1b874:	add	r0, pc, r0
   1b878:	add	r1, pc, r1
   1b87c:	add	r3, pc, r3
   1b880:	bl	32b64 <strspn@plt+0x2fe4c>
   1b884:	mvn	r0, #21
   1b888:	b	1b548 <strspn@plt+0x18830>
   1b88c:	ldr	r0, [pc, #116]	; 1b908 <strspn@plt+0x18bf0>
   1b890:	movw	r2, #4247	; 0x1097
   1b894:	ldr	r1, [pc, #112]	; 1b90c <strspn@plt+0x18bf4>
   1b898:	ldr	r3, [pc, #112]	; 1b910 <strspn@plt+0x18bf8>
   1b89c:	add	r0, pc, r0
   1b8a0:	add	r1, pc, r1
   1b8a4:	add	r3, pc, r3
   1b8a8:	bl	32b64 <strspn@plt+0x2fe4c>
   1b8ac:	mvn	r0, #0
   1b8b0:	b	1b548 <strspn@plt+0x18830>
   1b8b4:	ldr	r0, [pc, #88]	; 1b914 <strspn@plt+0x18bfc>
   1b8b8:	movw	r2, #4275	; 0x10b3
   1b8bc:	ldr	r1, [pc, #84]	; 1b918 <strspn@plt+0x18c00>
   1b8c0:	ldr	r3, [pc, #84]	; 1b91c <strspn@plt+0x18c04>
   1b8c4:	add	r0, pc, r0
   1b8c8:	add	r1, pc, r1
   1b8cc:	add	r3, pc, r3
   1b8d0:	bl	32874 <strspn@plt+0x2fb5c>
   1b8d4:	ldr	r0, [pc, #68]	; 1b920 <strspn@plt+0x18c08>
   1b8d8:	movw	r2, #4302	; 0x10ce
   1b8dc:	ldr	r1, [pc, #64]	; 1b924 <strspn@plt+0x18c0c>
   1b8e0:	ldr	r3, [pc, #64]	; 1b928 <strspn@plt+0x18c10>
   1b8e4:	add	r0, pc, r0
   1b8e8:	add	r1, pc, r1
   1b8ec:	add	r3, pc, r3
   1b8f0:	bl	32874 <strspn@plt+0x2fb5c>
   1b8f4:	andeq	r9, r3, r8, lsl #17
   1b8f8:	andeq	r0, r0, r8, asr #4
   1b8fc:	andeq	r2, r2, ip, ror #13
   1b900:	andeq	lr, r1, ip, lsl r0
   1b904:	ldrdeq	lr, [r1], -r4
   1b908:	andeq	sp, r1, r0, lsl r1
   1b90c:	strdeq	sp, [r1], -r4
   1b910:	andeq	lr, r1, ip, lsr #15
   1b914:	andeq	lr, r1, r0, asr #2
   1b918:	andeq	sp, r1, ip, asr #31
   1b91c:	andeq	lr, r1, r4, lsl #15
   1b920:	andeq	lr, r1, r8, lsr #2
   1b924:	andeq	sp, r1, ip, lsr #31
   1b928:	andeq	lr, r1, r4, ror #14
   1b92c:	ldr	r3, [pc, #2624]	; 1c374 <strspn@plt+0x1965c>
   1b930:	ldr	ip, [pc, #2624]	; 1c378 <strspn@plt+0x19660>
   1b934:	add	r3, pc, r3
   1b938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b93c:	mov	r5, r2
   1b940:	mov	r2, r3
   1b944:	sub	sp, sp, #60	; 0x3c
   1b948:	ldr	r7, [r2, ip]
   1b94c:	subs	r4, r0, #0
   1b950:	mov	r3, #0
   1b954:	mov	r6, r1
   1b958:	str	r3, [sp, #28]
   1b95c:	ldr	r2, [r7]
   1b960:	str	r3, [sp, #32]
   1b964:	str	r3, [sp, #36]	; 0x24
   1b968:	str	r2, [sp, #52]	; 0x34
   1b96c:	beq	1c1c8 <strspn@plt+0x194b0>
   1b970:	ldrb	r3, [r4, #240]	; 0xf0
   1b974:	tst	r3, #1
   1b978:	beq	1c1a0 <strspn@plt+0x19488>
   1b97c:	rsbs	r3, r1, #1
   1b980:	movcc	r3, #0
   1b984:	adds	r8, r5, #0
   1b988:	movne	r8, #1
   1b98c:	tst	r3, r8
   1b990:	bne	1c1f0 <strspn@plt+0x194d8>
   1b994:	cmp	r5, #0
   1b998:	orreq	r3, r3, #1
   1b99c:	cmp	r3, #0
   1b9a0:	bne	1ba7c <strspn@plt+0x18d64>
   1b9a4:	ldr	r2, [r4, #400]	; 0x190
   1b9a8:	cmp	r2, #127	; 0x7f
   1b9ac:	bhi	1badc <strspn@plt+0x18dc4>
   1b9b0:	add	r2, r2, #1
   1b9b4:	add	r0, r4, #396	; 0x18c
   1b9b8:	add	r1, r4, #404	; 0x194
   1b9bc:	mov	r3, #56	; 0x38
   1b9c0:	bl	2d3dc <strspn@plt+0x2a6c4>
   1b9c4:	cmp	r0, #0
   1b9c8:	beq	1becc <strspn@plt+0x191b4>
   1b9cc:	mov	r0, r4
   1b9d0:	bl	14880 <strspn@plt+0x11b68>
   1b9d4:	subs	sl, r0, #0
   1b9d8:	bne	1bad4 <strspn@plt+0x18dbc>
   1b9dc:	mov	r0, r4
   1b9e0:	ldr	r1, [r4, #320]	; 0x140
   1b9e4:	bl	14ae0 <strspn@plt+0x11dc8>
   1b9e8:	subs	fp, r0, #0
   1b9ec:	movne	r0, sl
   1b9f0:	beq	1ba0c <strspn@plt+0x18cf4>
   1b9f4:	ldr	r2, [sp, #52]	; 0x34
   1b9f8:	ldr	r3, [r7]
   1b9fc:	cmp	r2, r3
   1ba00:	bne	1c194 <strspn@plt+0x1947c>
   1ba04:	add	sp, sp, #60	; 0x3c
   1ba08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba0c:	mov	r0, r4
   1ba10:	bl	14720 <strspn@plt+0x11a08>
   1ba14:	mov	r9, r0
   1ba18:	mov	r0, r5
   1ba1c:	bl	2ac0 <__strdup@plt>
   1ba20:	subs	r8, r0, #0
   1ba24:	beq	1becc <strspn@plt+0x191b4>
   1ba28:	ldr	r3, [r9, #4]
   1ba2c:	cmp	r6, #97	; 0x61
   1ba30:	str	r3, [r9, #8]
   1ba34:	ldr	r0, [r4, #320]	; 0x140
   1ba38:	str	r0, [sp, #16]
   1ba3c:	beq	1bbe4 <strspn@plt+0x18ecc>
   1ba40:	cmp	r6, #118	; 0x76
   1ba44:	beq	1bae4 <strspn@plt+0x18dcc>
   1ba48:	cmp	r6, #114	; 0x72
   1ba4c:	beq	1bd1c <strspn@plt+0x19004>
   1ba50:	cmp	r6, #101	; 0x65
   1ba54:	beq	1be14 <strspn@plt+0x190fc>
   1ba58:	mvn	r2, #21
   1ba5c:	mov	r0, r8
   1ba60:	str	r2, [sp, #12]
   1ba64:	bl	2778 <free@plt>
   1ba68:	ldr	r0, [sp, #28]
   1ba6c:	bl	2778 <free@plt>
   1ba70:	ldr	r2, [sp, #12]
   1ba74:	mov	r0, r2
   1ba78:	b	1b9f4 <strspn@plt+0x18cdc>
   1ba7c:	add	r1, sp, #44	; 0x2c
   1ba80:	add	r2, sp, #48	; 0x30
   1ba84:	bl	1b4e4 <strspn@plt+0x187cc>
   1ba88:	cmp	r0, #0
   1ba8c:	blt	1b9f4 <strspn@plt+0x18cdc>
   1ba90:	cmp	r6, #0
   1ba94:	bne	1bac8 <strspn@plt+0x18db0>
   1ba98:	cmp	r8, #0
   1ba9c:	ldreq	r5, [sp, #48]	; 0x30
   1baa0:	beq	1bac0 <strspn@plt+0x18da8>
   1baa4:	ldr	r6, [sp, #48]	; 0x30
   1baa8:	mov	r0, r5
   1baac:	mov	r1, r6
   1bab0:	bl	26dc <strcmp@plt>
   1bab4:	cmp	r0, #0
   1bab8:	bne	1bad4 <strspn@plt+0x18dbc>
   1babc:	mov	r5, r6
   1bac0:	ldrb	r6, [sp, #44]	; 0x2c
   1bac4:	b	1b9a4 <strspn@plt+0x18c8c>
   1bac8:	ldrb	r3, [sp, #44]	; 0x2c
   1bacc:	cmp	r3, r6
   1bad0:	beq	1ba98 <strspn@plt+0x18d80>
   1bad4:	mvn	r0, #5
   1bad8:	b	1b9f4 <strspn@plt+0x18cdc>
   1badc:	mvn	r0, #73	; 0x49
   1bae0:	b	1b9f4 <strspn@plt+0x18cdc>
   1bae4:	cmp	r5, #0
   1bae8:	beq	1c278 <strspn@plt+0x19560>
   1baec:	mov	r1, fp
   1baf0:	mov	r0, r5
   1baf4:	bl	20804 <strspn@plt+0x1daec>
   1baf8:	cmp	r0, #0
   1bafc:	beq	1c050 <strspn@plt+0x19338>
   1bb00:	ldrb	r3, [r5]
   1bb04:	cmp	r3, #123	; 0x7b
   1bb08:	beq	1c050 <strspn@plt+0x19338>
   1bb0c:	ldr	r3, [r9, #12]
   1bb10:	cmp	r3, #0
   1bb14:	beq	1bec4 <strspn@plt+0x191ac>
   1bb18:	ldr	r2, [r9, #4]
   1bb1c:	ldrb	r3, [r3, r2]
   1bb20:	cmp	r3, #118	; 0x76
   1bb24:	bne	1bec4 <strspn@plt+0x191ac>
   1bb28:	ldr	sl, [r4, #320]	; 0x140
   1bb2c:	ldr	r3, [r4, #244]	; 0xf4
   1bb30:	str	sl, [sp, #40]	; 0x28
   1bb34:	ldrb	r3, [r3, #3]
   1bb38:	cmp	r3, #2
   1bb3c:	bne	1bef4 <strspn@plt+0x191dc>
   1bb40:	mov	r0, r5
   1bb44:	bl	2a54 <strlen@plt>
   1bb48:	ldr	r2, [r9, #48]	; 0x30
   1bb4c:	add	r3, r0, #1
   1bb50:	mov	fp, r0
   1bb54:	cmp	r3, r2
   1bb58:	bls	1bfe4 <strspn@plt+0x192cc>
   1bb5c:	mvn	r2, #73	; 0x49
   1bb60:	mov	sl, #0
   1bb64:	cmp	r2, #0
   1bb68:	ble	1ba5c <strspn@plt+0x18d44>
   1bb6c:	ldr	r3, [r4, #400]	; 0x190
   1bb70:	mov	r0, #1
   1bb74:	ldr	r5, [r4, #396]	; 0x18c
   1bb78:	mov	r2, #0
   1bb7c:	add	r1, r3, r0
   1bb80:	str	r1, [r4, #400]	; 0x190
   1bb84:	rsb	r3, r3, r3, lsl #3
   1bb88:	lsl	r1, r3, #3
   1bb8c:	add	r3, r5, r1
   1bb90:	strb	r6, [r5, r1]
   1bb94:	ldr	r1, [sp, #16]
   1bb98:	str	r8, [r3, #12]
   1bb9c:	str	r2, [r3, #52]	; 0x34
   1bba0:	str	r1, [r3, #16]
   1bba4:	str	r2, [r3, #4]
   1bba8:	ldr	r8, [r4, #320]	; 0x140
   1bbac:	ldr	r6, [sp, #36]	; 0x24
   1bbb0:	ldr	r5, [sp, #28]
   1bbb4:	ldr	r1, [sp, #32]
   1bbb8:	str	r8, [r3, #20]
   1bbbc:	ldr	r8, [r9, #48]	; 0x30
   1bbc0:	ldr	ip, [r4, #320]	; 0x140
   1bbc4:	str	sl, [r3, #28]
   1bbc8:	add	ip, r8, ip
   1bbcc:	str	r2, [r3, #44]	; 0x2c
   1bbd0:	str	ip, [r3, #24]
   1bbd4:	str	r6, [r3, #48]	; 0x30
   1bbd8:	str	r5, [r3, #32]
   1bbdc:	str	r1, [r3, #36]	; 0x24
   1bbe0:	b	1b9f4 <strspn@plt+0x18cdc>
   1bbe4:	cmp	r5, #0
   1bbe8:	beq	1c238 <strspn@plt+0x19520>
   1bbec:	mov	r0, r5
   1bbf0:	mov	r1, #1
   1bbf4:	bl	20804 <strspn@plt+0x1daec>
   1bbf8:	cmp	r0, #0
   1bbfc:	beq	1ba58 <strspn@plt+0x18d40>
   1bc00:	ldr	r3, [r9, #12]
   1bc04:	cmp	r3, #0
   1bc08:	beq	1bfd4 <strspn@plt+0x192bc>
   1bc0c:	ldr	sl, [r9, #4]
   1bc10:	ldrb	r2, [r3, sl]
   1bc14:	cmp	r2, #97	; 0x61
   1bc18:	bne	1bfd4 <strspn@plt+0x192bc>
   1bc1c:	add	sl, sl, #1
   1bc20:	mov	r0, r5
   1bc24:	add	sl, r3, sl
   1bc28:	bl	2a54 <strlen@plt>
   1bc2c:	mov	r1, r5
   1bc30:	mov	fp, r0
   1bc34:	mov	r0, sl
   1bc38:	mov	r2, fp
   1bc3c:	bl	2cc4 <strncmp@plt>
   1bc40:	cmp	r0, #0
   1bc44:	str	r0, [sp, #20]
   1bc48:	bne	1bfd4 <strspn@plt+0x192bc>
   1bc4c:	add	r3, sl, fp
   1bc50:	cmp	r3, #0
   1bc54:	beq	1bfd4 <strspn@plt+0x192bc>
   1bc58:	ldr	r3, [r4, #320]	; 0x140
   1bc5c:	ldr	r2, [r4, #244]	; 0xf4
   1bc60:	str	r3, [sp, #40]	; 0x28
   1bc64:	ldrb	r2, [r2, #3]
   1bc68:	cmp	r2, #2
   1bc6c:	beq	1bed4 <strspn@plt+0x191bc>
   1bc70:	add	sl, sp, #40	; 0x28
   1bc74:	mov	r2, #4
   1bc78:	mov	r3, r2
   1bc7c:	add	r0, sp, #44	; 0x2c
   1bc80:	mov	r1, sl
   1bc84:	str	r0, [sp]
   1bc88:	mov	r0, r4
   1bc8c:	bl	19c60 <strspn@plt+0x16f48>
   1bc90:	subs	r2, r0, #0
   1bc94:	blt	1c058 <strspn@plt+0x19340>
   1bc98:	ldr	r2, [r4, #244]	; 0xf4
   1bc9c:	ldr	r3, [sp, #44]	; 0x2c
   1bca0:	ldrb	r2, [r2]
   1bca4:	ldr	r3, [r3]
   1bca8:	cmp	r2, #108	; 0x6c
   1bcac:	revne	r3, r3
   1bcb0:	cmp	r3, #67108864	; 0x4000000
   1bcb4:	bhi	1c198 <strspn@plt+0x19480>
   1bcb8:	ldrb	r0, [r5]
   1bcbc:	bl	20a18 <strspn@plt+0x1dd00>
   1bcc0:	subs	r2, r0, #0
   1bcc4:	blt	1bb60 <strspn@plt+0x18e48>
   1bcc8:	mov	fp, #0
   1bccc:	mov	r1, sl
   1bcd0:	str	fp, [sp]
   1bcd4:	mov	r3, fp
   1bcd8:	mov	r0, r4
   1bcdc:	bl	19c60 <strspn@plt+0x16f48>
   1bce0:	subs	r2, r0, #0
   1bce4:	blt	1c18c <strspn@plt+0x19474>
   1bce8:	ldr	sl, [sp, #44]	; 0x2c
   1bcec:	ldr	r3, [sp, #40]	; 0x28
   1bcf0:	str	r3, [r4, #320]	; 0x140
   1bcf4:	ldrb	r3, [r9]
   1bcf8:	cmp	r3, #97	; 0x61
   1bcfc:	beq	1bb6c <strspn@plt+0x18e54>
   1bd00:	mov	r0, r5
   1bd04:	bl	2a54 <strlen@plt>
   1bd08:	ldr	r3, [r9, #4]
   1bd0c:	add	r3, r3, #1
   1bd10:	add	r0, r3, r0
   1bd14:	str	r0, [r9, #4]
   1bd18:	b	1bb6c <strspn@plt+0x18e54>
   1bd1c:	cmp	r5, #0
   1bd20:	beq	1c218 <strspn@plt+0x19500>
   1bd24:	mov	r1, fp
   1bd28:	mov	r0, r5
   1bd2c:	bl	208b8 <strspn@plt+0x1dba0>
   1bd30:	cmp	r0, #0
   1bd34:	beq	1c050 <strspn@plt+0x19338>
   1bd38:	ldr	sl, [r9, #12]
   1bd3c:	cmp	sl, #0
   1bd40:	beq	1bec4 <strspn@plt+0x191ac>
   1bd44:	ldr	r2, [r9, #4]
   1bd48:	ldrb	r3, [sl, r2]
   1bd4c:	cmp	r3, #0
   1bd50:	beq	1bec4 <strspn@plt+0x191ac>
   1bd54:	mov	r0, r5
   1bd58:	str	r2, [sp, #12]
   1bd5c:	str	r3, [sp, #8]
   1bd60:	bl	2a54 <strlen@plt>
   1bd64:	ldr	r3, [sp, #8]
   1bd68:	ldr	r2, [sp, #12]
   1bd6c:	cmp	r3, #40	; 0x28
   1bd70:	mov	fp, r0
   1bd74:	bne	1bec4 <strspn@plt+0x191ac>
   1bd78:	add	ip, r2, #1
   1bd7c:	mov	r1, r5
   1bd80:	add	r3, sl, ip
   1bd84:	mov	r2, r0
   1bd88:	str	r3, [sp, #8]
   1bd8c:	mov	r0, r3
   1bd90:	str	ip, [sp, #12]
   1bd94:	bl	2cc4 <strncmp@plt>
   1bd98:	ldr	r3, [sp, #8]
   1bd9c:	ldr	ip, [sp, #12]
   1bda0:	cmp	r0, #0
   1bda4:	bne	1bec4 <strspn@plt+0x191ac>
   1bda8:	add	r3, r3, fp
   1bdac:	cmp	r3, #0
   1bdb0:	beq	1bec4 <strspn@plt+0x191ac>
   1bdb4:	add	sl, sl, fp
   1bdb8:	ldrb	r3, [sl, ip]
   1bdbc:	cmp	r3, #41	; 0x29
   1bdc0:	bne	1bec4 <strspn@plt+0x191ac>
   1bdc4:	mov	r2, r5
   1bdc8:	add	r3, sp, #28
   1bdcc:	mov	r0, r4
   1bdd0:	str	r3, [sp]
   1bdd4:	mov	r1, r9
   1bdd8:	add	r3, sp, #32
   1bddc:	str	r3, [sp, #4]
   1bde0:	add	r3, sp, #36	; 0x24
   1bde4:	bl	1a390 <strspn@plt+0x17678>
   1bde8:	subs	r2, r0, #0
   1bdec:	blt	1bb60 <strspn@plt+0x18e48>
   1bdf0:	ldrb	r3, [r9]
   1bdf4:	cmp	r3, #97	; 0x61
   1bdf8:	beq	1bfdc <strspn@plt+0x192c4>
   1bdfc:	ldr	r3, [r9, #4]
   1be00:	mov	r2, #1
   1be04:	add	r3, r3, #2
   1be08:	add	fp, r3, fp
   1be0c:	str	fp, [r9, #4]
   1be10:	b	1bb60 <strspn@plt+0x18e48>
   1be14:	cmp	r5, #0
   1be18:	beq	1c258 <strspn@plt+0x19540>
   1be1c:	mov	r0, r5
   1be20:	bl	20884 <strspn@plt+0x1db6c>
   1be24:	cmp	r0, #0
   1be28:	beq	1c050 <strspn@plt+0x19338>
   1be2c:	ldrb	r3, [r9]
   1be30:	cmp	r3, #97	; 0x61
   1be34:	bne	1bec4 <strspn@plt+0x191ac>
   1be38:	ldr	sl, [r9, #12]
   1be3c:	cmp	sl, #0
   1be40:	beq	1c17c <strspn@plt+0x19464>
   1be44:	ldr	r3, [r9, #4]
   1be48:	ldrb	r2, [sl, r3]
   1be4c:	cmp	r2, #0
   1be50:	beq	1bb60 <strspn@plt+0x18e48>
   1be54:	mov	r0, r5
   1be58:	str	r2, [sp, #12]
   1be5c:	str	r3, [sp, #8]
   1be60:	bl	2a54 <strlen@plt>
   1be64:	ldr	r2, [sp, #12]
   1be68:	ldr	r3, [sp, #8]
   1be6c:	cmp	r2, #123	; 0x7b
   1be70:	mov	fp, r0
   1be74:	bne	1bec4 <strspn@plt+0x191ac>
   1be78:	add	ip, r3, #1
   1be7c:	mov	r2, r0
   1be80:	add	r3, sl, ip
   1be84:	mov	r1, r5
   1be88:	str	r3, [sp, #8]
   1be8c:	mov	r0, r3
   1be90:	str	ip, [sp, #12]
   1be94:	bl	2cc4 <strncmp@plt>
   1be98:	ldr	r3, [sp, #8]
   1be9c:	ldr	ip, [sp, #12]
   1bea0:	cmp	r0, #0
   1bea4:	bne	1bec4 <strspn@plt+0x191ac>
   1bea8:	add	r3, r3, fp
   1beac:	cmp	r3, #0
   1beb0:	beq	1bec4 <strspn@plt+0x191ac>
   1beb4:	add	sl, sl, fp
   1beb8:	ldrb	r3, [sl, ip]
   1bebc:	cmp	r3, #125	; 0x7d
   1bec0:	beq	1bdc4 <strspn@plt+0x190ac>
   1bec4:	mvn	r2, #5
   1bec8:	b	1bb60 <strspn@plt+0x18e48>
   1becc:	mvn	r0, #11
   1bed0:	b	1b9f4 <strspn@plt+0x18cdc>
   1bed4:	ldr	r2, [r9, #48]	; 0x30
   1bed8:	cmp	r2, #0
   1bedc:	bne	1bf94 <strspn@plt+0x1927c>
   1bee0:	str	r2, [sp, #36]	; 0x24
   1bee4:	mov	sl, r2
   1bee8:	str	r2, [sp, #28]
   1beec:	str	r2, [sp, #32]
   1bef0:	b	1bcf0 <strspn@plt+0x18fd8>
   1bef4:	add	sl, sp, #40	; 0x28
   1bef8:	mov	r2, #1
   1befc:	mov	r3, r2
   1bf00:	add	fp, sp, #44	; 0x2c
   1bf04:	mov	r1, sl
   1bf08:	str	fp, [sp]
   1bf0c:	mov	r0, r4
   1bf10:	bl	19c60 <strspn@plt+0x16f48>
   1bf14:	subs	r2, r0, #0
   1bf18:	blt	1bb60 <strspn@plt+0x18e48>
   1bf1c:	ldr	r3, [sp, #44]	; 0x2c
   1bf20:	mov	r1, sl
   1bf24:	mov	r2, #1
   1bf28:	mov	r0, r4
   1bf2c:	ldrb	sl, [r3]
   1bf30:	str	fp, [sp]
   1bf34:	add	r3, sl, r2
   1bf38:	bl	19c60 <strspn@plt+0x16f48>
   1bf3c:	subs	r2, r0, #0
   1bf40:	blt	1bb60 <strspn@plt+0x18e48>
   1bf44:	mov	r1, sl
   1bf48:	ldr	r0, [sp, #44]	; 0x2c
   1bf4c:	bl	15520 <strspn@plt+0x12808>
   1bf50:	cmp	r0, #0
   1bf54:	beq	1bb5c <strspn@plt+0x18e44>
   1bf58:	mov	r1, r5
   1bf5c:	ldr	r0, [sp, #44]	; 0x2c
   1bf60:	bl	26dc <strcmp@plt>
   1bf64:	cmp	r0, #0
   1bf68:	bne	1bec4 <strspn@plt+0x191ac>
   1bf6c:	ldr	r3, [sp, #40]	; 0x28
   1bf70:	str	r3, [r4, #320]	; 0x140
   1bf74:	ldrb	r3, [r9]
   1bf78:	cmp	r3, #97	; 0x61
   1bf7c:	beq	1bfdc <strspn@plt+0x192c4>
   1bf80:	ldr	r3, [r9, #4]
   1bf84:	mov	r2, #1
   1bf88:	add	r3, r3, r2
   1bf8c:	str	r3, [r9, #4]
   1bf90:	b	1bb60 <strspn@plt+0x18e48>
   1bf94:	mov	r0, r5
   1bf98:	str	r2, [sp, #12]
   1bf9c:	str	r3, [sp, #8]
   1bfa0:	bl	25378 <strspn@plt+0x22660>
   1bfa4:	ldr	r2, [sp, #12]
   1bfa8:	subs	r1, r0, #0
   1bfac:	beq	1c060 <strspn@plt+0x19348>
   1bfb0:	mov	r0, r5
   1bfb4:	ldr	sl, [sp, #20]
   1bfb8:	bl	25070 <strspn@plt+0x22358>
   1bfbc:	ldr	r1, [sp, #20]
   1bfc0:	ldr	r3, [sp, #8]
   1bfc4:	str	r1, [sp, #28]
   1bfc8:	str	r1, [sp, #32]
   1bfcc:	str	r0, [sp, #36]	; 0x24
   1bfd0:	b	1bcf0 <strspn@plt+0x18fd8>
   1bfd4:	mvn	r2, #5
   1bfd8:	b	1ba5c <strspn@plt+0x18d44>
   1bfdc:	mov	r2, #1
   1bfe0:	b	1bb60 <strspn@plt+0x18e48>
   1bfe4:	add	r1, sp, #56	; 0x38
   1bfe8:	add	r2, sl, r2
   1bfec:	sub	r2, r2, #1
   1bff0:	rsb	r2, r0, r2
   1bff4:	mov	r0, r4
   1bff8:	str	r2, [r1, #-8]!
   1bffc:	add	r2, sp, #44	; 0x2c
   1c000:	str	r2, [sp]
   1c004:	mov	r2, #1
   1c008:	bl	19c60 <strspn@plt+0x16f48>
   1c00c:	cmp	r0, #0
   1c010:	blt	1c184 <strspn@plt+0x1946c>
   1c014:	ldr	r0, [sp, #44]	; 0x2c
   1c018:	ldrb	r3, [r0]
   1c01c:	cmp	r3, #0
   1c020:	bne	1bb5c <strspn@plt+0x18e44>
   1c024:	add	r0, r0, #1
   1c028:	mov	r1, r5
   1c02c:	mov	r2, fp
   1c030:	bl	2820 <memcmp@plt>
   1c034:	cmp	r0, #0
   1c038:	bne	1bec4 <strspn@plt+0x191ac>
   1c03c:	ldr	r3, [r9, #48]	; 0x30
   1c040:	sub	r3, r3, #1
   1c044:	rsb	fp, fp, r3
   1c048:	str	fp, [sp, #36]	; 0x24
   1c04c:	b	1bf6c <strspn@plt+0x19254>
   1c050:	mvn	r2, #21
   1c054:	b	1bb60 <strspn@plt+0x18e48>
   1c058:	ldr	sl, [sp, #20]
   1c05c:	b	1bb64 <strspn@plt+0x18e4c>
   1c060:	mov	r0, r2
   1c064:	add	fp, sp, #56	; 0x38
   1c068:	bl	25610 <strspn@plt+0x228f8>
   1c06c:	ldr	r2, [r9, #48]	; 0x30
   1c070:	ldr	r1, [sp, #40]	; 0x28
   1c074:	add	r1, r1, r2
   1c078:	add	r2, sp, #44	; 0x2c
   1c07c:	str	r2, [sp]
   1c080:	mov	r2, #1
   1c084:	mov	sl, r0
   1c088:	mov	r3, r0
   1c08c:	rsb	r1, sl, r1
   1c090:	add	r0, sp, #44	; 0x2c
   1c094:	str	r1, [fp, #-8]!
   1c098:	mov	r1, fp
   1c09c:	str	r0, [sp, #20]
   1c0a0:	mov	r0, r4
   1c0a4:	bl	19c60 <strspn@plt+0x16f48>
   1c0a8:	cmp	r0, #0
   1c0ac:	blt	1c184 <strspn@plt+0x1946c>
   1c0b0:	ldr	r0, [sp, #44]	; 0x2c
   1c0b4:	mov	r1, sl
   1c0b8:	bl	25638 <strspn@plt+0x22920>
   1c0bc:	ldr	r3, [r9, #48]	; 0x30
   1c0c0:	rsb	r2, sl, r3
   1c0c4:	cmp	r0, r2
   1c0c8:	mov	ip, r0
   1c0cc:	bhi	1bb5c <strspn@plt+0x18e44>
   1c0d0:	rsb	r3, r0, r3
   1c0d4:	mov	r1, sl
   1c0d8:	str	r3, [sp, #8]
   1c0dc:	mov	r0, r3
   1c0e0:	str	ip, [sp, #12]
   1c0e4:	bl	354b0 <strspn@plt+0x32798>
   1c0e8:	ldr	r3, [sp, #8]
   1c0ec:	cmp	r1, #0
   1c0f0:	bne	1bb5c <strspn@plt+0x18e44>
   1c0f4:	mov	r0, r3
   1c0f8:	mov	r1, sl
   1c0fc:	bl	352c4 <strspn@plt+0x325ac>
   1c100:	ldr	lr, [sp, #40]	; 0x28
   1c104:	ldr	ip, [sp, #12]
   1c108:	add	r3, sp, #44	; 0x2c
   1c10c:	mov	r1, fp
   1c110:	str	r3, [sp]
   1c114:	add	lr, ip, lr
   1c118:	str	lr, [sp, #48]	; 0x30
   1c11c:	mov	r2, r0
   1c120:	mov	r0, r4
   1c124:	mul	r3, sl, r2
   1c128:	str	r2, [sp, #32]
   1c12c:	mov	r2, #1
   1c130:	bl	19c60 <strspn@plt+0x16f48>
   1c134:	cmp	r0, #0
   1c138:	blt	1c184 <strspn@plt+0x1946c>
   1c13c:	ldr	fp, [sp, #32]
   1c140:	cmp	fp, #0
   1c144:	bne	1c2a0 <strspn@plt+0x19588>
   1c148:	mov	r0, #0
   1c14c:	bl	2994 <malloc@plt>
   1c150:	cmp	r0, #0
   1c154:	str	r0, [sp, #28]
   1c158:	beq	1c298 <strspn@plt+0x19580>
   1c15c:	ldr	r3, [sp, #28]
   1c160:	mov	sl, #0
   1c164:	ldr	r2, [sp, #40]	; 0x28
   1c168:	ldr	r1, [r3]
   1c16c:	mov	r3, r2
   1c170:	rsb	r2, r2, r1
   1c174:	str	r2, [sp, #36]	; 0x24
   1c178:	b	1bcf0 <strspn@plt+0x18fd8>
   1c17c:	mov	r2, sl
   1c180:	b	1bb60 <strspn@plt+0x18e48>
   1c184:	mov	r2, r0
   1c188:	b	1bb60 <strspn@plt+0x18e48>
   1c18c:	mov	sl, fp
   1c190:	b	1bb64 <strspn@plt+0x18e4c>
   1c194:	bl	2838 <__stack_chk_fail@plt>
   1c198:	mvn	r2, #73	; 0x49
   1c19c:	b	1ba5c <strspn@plt+0x18d44>
   1c1a0:	ldr	r0, [pc, #468]	; 1c37c <strspn@plt+0x19664>
   1c1a4:	movw	r2, #4085	; 0xff5
   1c1a8:	ldr	r1, [pc, #464]	; 1c380 <strspn@plt+0x19668>
   1c1ac:	ldr	r3, [pc, #464]	; 1c384 <strspn@plt+0x1966c>
   1c1b0:	add	r0, pc, r0
   1c1b4:	add	r1, pc, r1
   1c1b8:	add	r3, pc, r3
   1c1bc:	bl	32b64 <strspn@plt+0x2fe4c>
   1c1c0:	mvn	r0, #0
   1c1c4:	b	1b9f4 <strspn@plt+0x18cdc>
   1c1c8:	ldr	r0, [pc, #440]	; 1c388 <strspn@plt+0x19670>
   1c1cc:	movw	r2, #4084	; 0xff4
   1c1d0:	ldr	r1, [pc, #436]	; 1c38c <strspn@plt+0x19674>
   1c1d4:	ldr	r3, [pc, #436]	; 1c390 <strspn@plt+0x19678>
   1c1d8:	add	r0, pc, r0
   1c1dc:	add	r1, pc, r1
   1c1e0:	add	r3, pc, r3
   1c1e4:	bl	32b64 <strspn@plt+0x2fe4c>
   1c1e8:	mvn	r0, #21
   1c1ec:	b	1b9f4 <strspn@plt+0x18cdc>
   1c1f0:	ldr	r0, [pc, #412]	; 1c394 <strspn@plt+0x1967c>
   1c1f4:	movw	r2, #4086	; 0xff6
   1c1f8:	ldr	r1, [pc, #408]	; 1c398 <strspn@plt+0x19680>
   1c1fc:	ldr	r3, [pc, #408]	; 1c39c <strspn@plt+0x19684>
   1c200:	add	r0, pc, r0
   1c204:	add	r1, pc, r1
   1c208:	add	r3, pc, r3
   1c20c:	bl	32b64 <strspn@plt+0x2fe4c>
   1c210:	mvn	r0, #21
   1c214:	b	1b9f4 <strspn@plt+0x18cdc>
   1c218:	ldr	r0, [pc, #384]	; 1c3a0 <strspn@plt+0x19688>
   1c21c:	movw	r2, #4004	; 0xfa4
   1c220:	ldr	r1, [pc, #380]	; 1c3a4 <strspn@plt+0x1968c>
   1c224:	ldr	r3, [pc, #380]	; 1c3a8 <strspn@plt+0x19690>
   1c228:	add	r0, pc, r0
   1c22c:	add	r1, pc, r1
   1c230:	add	r3, pc, r3
   1c234:	bl	32874 <strspn@plt+0x2fb5c>
   1c238:	ldr	r0, [pc, #364]	; 1c3ac <strspn@plt+0x19694>
   1c23c:	movw	r2, #3635	; 0xe33
   1c240:	ldr	r1, [pc, #360]	; 1c3b0 <strspn@plt+0x19698>
   1c244:	ldr	r3, [pc, #360]	; 1c3b4 <strspn@plt+0x1969c>
   1c248:	add	r0, pc, r0
   1c24c:	add	r1, pc, r1
   1c250:	add	r3, pc, r3
   1c254:	bl	32874 <strspn@plt+0x2fb5c>
   1c258:	ldr	r0, [pc, #344]	; 1c3b8 <strspn@plt+0x196a0>
   1c25c:	movw	r2, #4045	; 0xfcd
   1c260:	ldr	r1, [pc, #340]	; 1c3bc <strspn@plt+0x196a4>
   1c264:	ldr	r3, [pc, #340]	; 1c3c0 <strspn@plt+0x196a8>
   1c268:	add	r0, pc, r0
   1c26c:	add	r1, pc, r1
   1c270:	add	r3, pc, r3
   1c274:	bl	32874 <strspn@plt+0x2fb5c>
   1c278:	ldr	r0, [pc, #324]	; 1c3c4 <strspn@plt+0x196ac>
   1c27c:	movw	r2, #3755	; 0xeab
   1c280:	ldr	r1, [pc, #320]	; 1c3c8 <strspn@plt+0x196b0>
   1c284:	ldr	r3, [pc, #320]	; 1c3cc <strspn@plt+0x196b4>
   1c288:	add	r0, pc, r0
   1c28c:	add	r1, pc, r1
   1c290:	add	r3, pc, r3
   1c294:	bl	32874 <strspn@plt+0x2fb5c>
   1c298:	mvn	r2, #11
   1c29c:	b	1bb60 <strspn@plt+0x18e48>
   1c2a0:	mvn	r0, #0
   1c2a4:	mov	r1, fp
   1c2a8:	bl	352c4 <strspn@plt+0x325ac>
   1c2ac:	cmp	r0, #3
   1c2b0:	bls	1c364 <strspn@plt+0x1964c>
   1c2b4:	lsl	r0, fp, #2
   1c2b8:	bl	2994 <malloc@plt>
   1c2bc:	cmp	r0, #0
   1c2c0:	str	r0, [sp, #28]
   1c2c4:	beq	1c298 <strspn@plt+0x19580>
   1c2c8:	mov	fp, #0
   1c2cc:	str	r5, [sp, #20]
   1c2d0:	mov	r2, r7
   1c2d4:	mov	r5, fp
   1c2d8:	mov	r7, r6
   1c2dc:	mov	r6, r4
   1c2e0:	mov	r4, fp
   1c2e4:	b	1c318 <strspn@plt+0x19600>
   1c2e8:	cmp	r0, r5
   1c2ec:	bcc	1c340 <strspn@plt+0x19628>
   1c2f0:	ldr	r1, [sp, #28]
   1c2f4:	add	fp, fp, sl
   1c2f8:	ldr	ip, [sp, #40]	; 0x28
   1c2fc:	add	ip, r0, ip
   1c300:	str	ip, [r1, r4, lsl #2]
   1c304:	ldr	r1, [sp, #32]
   1c308:	add	r4, r4, #1
   1c30c:	cmp	r4, r1
   1c310:	bcs	1c350 <strspn@plt+0x19638>
   1c314:	mov	r5, r0
   1c318:	ldr	r0, [sp, #44]	; 0x2c
   1c31c:	mov	r1, sl
   1c320:	str	r2, [sp, #12]
   1c324:	add	r0, r0, fp
   1c328:	bl	25638 <strspn@plt+0x22920>
   1c32c:	ldr	r1, [r9, #48]	; 0x30
   1c330:	ldr	r2, [sp, #12]
   1c334:	rsb	r1, sl, r1
   1c338:	cmp	r0, r1
   1c33c:	bls	1c2e8 <strspn@plt+0x195d0>
   1c340:	mov	r4, r6
   1c344:	mov	r6, r7
   1c348:	mov	r7, r2
   1c34c:	b	1bb5c <strspn@plt+0x18e44>
   1c350:	mov	r4, r6
   1c354:	ldr	r5, [sp, #20]
   1c358:	mov	r6, r7
   1c35c:	mov	r7, r2
   1c360:	b	1c15c <strspn@plt+0x19444>
   1c364:	mov	r3, #0
   1c368:	mvn	r2, #11
   1c36c:	str	r3, [sp, #28]
   1c370:	b	1bb60 <strspn@plt+0x18e48>
   1c374:	andeq	r9, r3, r0, asr #8
   1c378:	andeq	r0, r0, r8, asr #4
   1c37c:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c380:	andeq	sp, r1, r0, ror #13
   1c384:	andeq	lr, r1, r4, asr r0
   1c388:	andeq	r1, r2, r8, lsl #27
   1c38c:			; <UNDEFINED> instruction: 0x0001d6b8
   1c390:	andeq	lr, r1, ip, lsr #32
   1c394:	andeq	sp, r1, ip, asr #24
   1c398:	muleq	r1, r0, r6
   1c39c:	andeq	lr, r1, r4
   1c3a0:	andeq	sp, r1, r8, asr sp
   1c3a4:	andeq	sp, r1, r8, ror #12
   1c3a8:	andeq	sp, r1, r0, asr #7
   1c3ac:	andeq	sp, r1, r8, lsr sp
   1c3b0:	andeq	sp, r1, r8, asr #12
   1c3b4:	andeq	sp, r1, r8, ror lr
   1c3b8:	andeq	sp, r1, r8, lsl sp
   1c3bc:	andeq	sp, r1, r8, lsr #12
   1c3c0:	andeq	lr, r1, r8, lsl r0
   1c3c4:	strdeq	sp, [r1], -r8
   1c3c8:	andeq	sp, r1, r8, lsl #12
   1c3cc:	andeq	sp, r1, ip, asr #4
   1c3d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c3d4:	add	fp, sp, #32
   1c3d8:	ldr	r3, [pc, #1368]	; 1c938 <strspn@plt+0x19c20>
   1c3dc:	sub	sp, sp, #1600	; 0x640
   1c3e0:	sub	sp, sp, #4
   1c3e4:	subs	r5, r0, #0
   1c3e8:	ldr	r0, [pc, #1356]	; 1c93c <strspn@plt+0x19c24>
   1c3ec:	add	r3, pc, r3
   1c3f0:	str	r1, [fp, #-1600]	; 0xfffff9c0
   1c3f4:	mov	r4, #0
   1c3f8:	mov	r9, r2
   1c3fc:	ldr	r0, [r3, r0]
   1c400:	str	r4, [fp, #-1584]	; 0xfffff9d0
   1c404:	ldr	r3, [r0]
   1c408:	str	r0, [fp, #-1604]	; 0xfffff9bc
   1c40c:	str	r3, [fp, #-40]	; 0xffffffd8
   1c410:	beq	1c918 <strspn@plt+0x19c00>
   1c414:	subs	r0, r1, #0
   1c418:	beq	1c608 <strspn@plt+0x198f0>
   1c41c:	ldrb	r3, [r0]
   1c420:	cmp	r3, #0
   1c424:	beq	1c608 <strspn@plt+0x198f0>
   1c428:	mvn	r7, #0
   1c42c:	str	r7, [fp, #-1592]	; 0xfffff9c8
   1c430:	bl	2a54 <strlen@plt>
   1c434:	sub	r6, fp, #1584	; 0x630
   1c438:	sub	r2, fp, #1568	; 0x620
   1c43c:	sub	r6, r6, #4
   1c440:	sub	r2, r2, #4
   1c444:	mov	r3, r7
   1c448:	str	r2, [fp, #-1616]	; 0xfffff9b0
   1c44c:	sub	r8, r2, #4
   1c450:	sub	sl, r2, #12
   1c454:	sub	r1, r6, #12
   1c458:	sub	r2, r6, #4
   1c45c:	str	r1, [fp, #-1608]	; 0xfffff9b8
   1c460:	str	r2, [fp, #-1612]	; 0xfffff9b4
   1c464:	str	r0, [fp, #-1588]	; 0xfffff9cc
   1c468:	cmp	r3, #0
   1c46c:	add	r4, r4, #1
   1c470:	beq	1c628 <strspn@plt+0x19910>
   1c474:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   1c478:	cmp	r2, #0
   1c47c:	cmneq	r3, #1
   1c480:	beq	1c628 <strspn@plt+0x19910>
   1c484:	ldr	r7, [fp, #-1600]	; 0xfffff9c0
   1c488:	cmn	r3, #1
   1c48c:	subne	r3, r3, #1
   1c490:	subeq	r2, r2, #1
   1c494:	strne	r3, [fp, #-1592]	; 0xfffff9c8
   1c498:	addeq	r3, r7, #1
   1c49c:	streq	r2, [fp, #-1588]	; 0xfffff9cc
   1c4a0:	streq	r3, [fp, #-1600]	; 0xfffff9c0
   1c4a4:	ldrb	r1, [r7]
   1c4a8:	sub	r3, r1, #40	; 0x28
   1c4ac:	cmp	r3, #83	; 0x53
   1c4b0:	addls	pc, pc, r3, lsl #2
   1c4b4:	b	1c898 <strspn@plt+0x19b80>
   1c4b8:	b	1c7c0 <strspn@plt+0x19aa8>
   1c4bc:	b	1c898 <strspn@plt+0x19b80>
   1c4c0:	b	1c898 <strspn@plt+0x19b80>
   1c4c4:	b	1c898 <strspn@plt+0x19b80>
   1c4c8:	b	1c898 <strspn@plt+0x19b80>
   1c4cc:	b	1c898 <strspn@plt+0x19b80>
   1c4d0:	b	1c898 <strspn@plt+0x19b80>
   1c4d4:	b	1c898 <strspn@plt+0x19b80>
   1c4d8:	b	1c898 <strspn@plt+0x19b80>
   1c4dc:	b	1c898 <strspn@plt+0x19b80>
   1c4e0:	b	1c898 <strspn@plt+0x19b80>
   1c4e4:	b	1c898 <strspn@plt+0x19b80>
   1c4e8:	b	1c898 <strspn@plt+0x19b80>
   1c4ec:	b	1c898 <strspn@plt+0x19b80>
   1c4f0:	b	1c898 <strspn@plt+0x19b80>
   1c4f4:	b	1c898 <strspn@plt+0x19b80>
   1c4f8:	b	1c898 <strspn@plt+0x19b80>
   1c4fc:	b	1c898 <strspn@plt+0x19b80>
   1c500:	b	1c898 <strspn@plt+0x19b80>
   1c504:	b	1c898 <strspn@plt+0x19b80>
   1c508:	b	1c898 <strspn@plt+0x19b80>
   1c50c:	b	1c898 <strspn@plt+0x19b80>
   1c510:	b	1c898 <strspn@plt+0x19b80>
   1c514:	b	1c898 <strspn@plt+0x19b80>
   1c518:	b	1c898 <strspn@plt+0x19b80>
   1c51c:	b	1c898 <strspn@plt+0x19b80>
   1c520:	b	1c898 <strspn@plt+0x19b80>
   1c524:	b	1c898 <strspn@plt+0x19b80>
   1c528:	b	1c898 <strspn@plt+0x19b80>
   1c52c:	b	1c898 <strspn@plt+0x19b80>
   1c530:	b	1c898 <strspn@plt+0x19b80>
   1c534:	b	1c898 <strspn@plt+0x19b80>
   1c538:	b	1c898 <strspn@plt+0x19b80>
   1c53c:	b	1c898 <strspn@plt+0x19b80>
   1c540:	b	1c898 <strspn@plt+0x19b80>
   1c544:	b	1c898 <strspn@plt+0x19b80>
   1c548:	b	1c898 <strspn@plt+0x19b80>
   1c54c:	b	1c898 <strspn@plt+0x19b80>
   1c550:	b	1c898 <strspn@plt+0x19b80>
   1c554:	b	1c898 <strspn@plt+0x19b80>
   1c558:	b	1c898 <strspn@plt+0x19b80>
   1c55c:	b	1c898 <strspn@plt+0x19b80>
   1c560:	b	1c898 <strspn@plt+0x19b80>
   1c564:	b	1c898 <strspn@plt+0x19b80>
   1c568:	b	1c898 <strspn@plt+0x19b80>
   1c56c:	b	1c898 <strspn@plt+0x19b80>
   1c570:	b	1c898 <strspn@plt+0x19b80>
   1c574:	b	1c898 <strspn@plt+0x19b80>
   1c578:	b	1c898 <strspn@plt+0x19b80>
   1c57c:	b	1c898 <strspn@plt+0x19b80>
   1c580:	b	1c898 <strspn@plt+0x19b80>
   1c584:	b	1c898 <strspn@plt+0x19b80>
   1c588:	b	1c898 <strspn@plt+0x19b80>
   1c58c:	b	1c898 <strspn@plt+0x19b80>
   1c590:	b	1c898 <strspn@plt+0x19b80>
   1c594:	b	1c898 <strspn@plt+0x19b80>
   1c598:	b	1c898 <strspn@plt+0x19b80>
   1c59c:	b	1c700 <strspn@plt+0x199e8>
   1c5a0:	b	1c6d4 <strspn@plt+0x199bc>
   1c5a4:	b	1c898 <strspn@plt+0x19b80>
   1c5a8:	b	1c6d4 <strspn@plt+0x199bc>
   1c5ac:	b	1c898 <strspn@plt+0x19b80>
   1c5b0:	b	1c898 <strspn@plt+0x19b80>
   1c5b4:	b	1c6d4 <strspn@plt+0x199bc>
   1c5b8:	b	1c6d4 <strspn@plt+0x199bc>
   1c5bc:	b	1c6d4 <strspn@plt+0x199bc>
   1c5c0:	b	1c898 <strspn@plt+0x19b80>
   1c5c4:	b	1c898 <strspn@plt+0x19b80>
   1c5c8:	b	1c898 <strspn@plt+0x19b80>
   1c5cc:	b	1c898 <strspn@plt+0x19b80>
   1c5d0:	b	1c6d4 <strspn@plt+0x199bc>
   1c5d4:	b	1c6d4 <strspn@plt+0x199bc>
   1c5d8:	b	1c898 <strspn@plt+0x19b80>
   1c5dc:	b	1c6d4 <strspn@plt+0x199bc>
   1c5e0:	b	1c898 <strspn@plt+0x19b80>
   1c5e4:	b	1c6d4 <strspn@plt+0x199bc>
   1c5e8:	b	1c6d4 <strspn@plt+0x199bc>
   1c5ec:	b	1c6d4 <strspn@plt+0x199bc>
   1c5f0:	b	1c668 <strspn@plt+0x19950>
   1c5f4:	b	1c898 <strspn@plt+0x19b80>
   1c5f8:	b	1c6d4 <strspn@plt+0x199bc>
   1c5fc:	b	1c6d4 <strspn@plt+0x199bc>
   1c600:	b	1c898 <strspn@plt+0x19b80>
   1c604:	b	1c7c0 <strspn@plt+0x19aa8>
   1c608:	mov	r0, #0
   1c60c:	ldr	r1, [fp, #-1604]	; 0xfffff9bc
   1c610:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c614:	ldr	r3, [r1]
   1c618:	cmp	r2, r3
   1c61c:	bne	1c914 <strspn@plt+0x19bfc>
   1c620:	sub	sp, fp, #32
   1c624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c628:	ldr	r3, [fp, #-1612]	; 0xfffff9b4
   1c62c:	mov	r0, r8
   1c630:	mov	r1, sl
   1c634:	str	r3, [sp]
   1c638:	mov	r3, r6
   1c63c:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   1c640:	bl	15d70 <strspn@plt+0x13058>
   1c644:	cmp	r0, #0
   1c648:	blt	1c60c <strspn@plt+0x198f4>
   1c64c:	beq	1c8ec <strspn@plt+0x19bd4>
   1c650:	mov	r0, r5
   1c654:	bl	1b354 <strspn@plt+0x1863c>
   1c658:	cmp	r0, #0
   1c65c:	blt	1c60c <strspn@plt+0x198f4>
   1c660:	ldr	r3, [fp, #-1592]	; 0xfffff9c8
   1c664:	b	1c468 <strspn@plt+0x19750>
   1c668:	ldr	r7, [r9]
   1c66c:	add	r9, r9, #4
   1c670:	cmp	r7, #0
   1c674:	beq	1c898 <strspn@plt+0x19b80>
   1c678:	mov	r0, r5
   1c67c:	mov	r1, #118	; 0x76
   1c680:	mov	r2, r7
   1c684:	bl	1b92c <strspn@plt+0x18c14>
   1c688:	cmp	r0, #0
   1c68c:	blt	1c60c <strspn@plt+0x198f4>
   1c690:	beq	1c6f0 <strspn@plt+0x199d8>
   1c694:	ldr	ip, [fp, #-1592]	; 0xfffff9c8
   1c698:	mov	r0, r8
   1c69c:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   1c6a0:	mov	r1, sl
   1c6a4:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   1c6a8:	str	ip, [sp]
   1c6ac:	bl	15ea0 <strspn@plt+0x13188>
   1c6b0:	cmp	r0, #0
   1c6b4:	blt	1c60c <strspn@plt+0x198f4>
   1c6b8:	mov	r0, r7
   1c6bc:	str	r7, [fp, #-1600]	; 0xfffff9c0
   1c6c0:	bl	2a54 <strlen@plt>
   1c6c4:	mvn	r3, #0
   1c6c8:	str	r3, [fp, #-1592]	; 0xfffff9c8
   1c6cc:	str	r0, [fp, #-1588]	; 0xfffff9cc
   1c6d0:	b	1c468 <strspn@plt+0x19750>
   1c6d4:	ldr	r2, [r9]
   1c6d8:	mov	r0, r5
   1c6dc:	bl	1ab14 <strspn@plt+0x17dfc>
   1c6e0:	add	r9, r9, #4
   1c6e4:	cmp	r0, #0
   1c6e8:	blt	1c60c <strspn@plt+0x198f4>
   1c6ec:	bne	1c660 <strspn@plt+0x19948>
   1c6f0:	cmp	r4, #1
   1c6f4:	bls	1c608 <strspn@plt+0x198f0>
   1c6f8:	mvn	r0, #5
   1c6fc:	b	1c60c <strspn@plt+0x198f4>
   1c700:	add	r7, r7, #1
   1c704:	sub	r2, fp, #1568	; 0x620
   1c708:	sub	r2, r2, #4
   1c70c:	sub	r1, r2, #8
   1c710:	mov	r0, r7
   1c714:	bl	207e0 <strspn@plt+0x1dac8>
   1c718:	cmp	r0, #0
   1c71c:	blt	1c60c <strspn@plt+0x198f4>
   1c720:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   1c724:	mov	r1, r7
   1c728:	str	sp, [fp, #-1620]	; 0xfffff9ac
   1c72c:	add	r0, r3, #8
   1c730:	bic	r0, r0, #7
   1c734:	mov	r2, r3
   1c738:	sub	sp, sp, r0
   1c73c:	str	r3, [fp, #-1628]	; 0xfffff9a4
   1c740:	add	ip, sp, #8
   1c744:	mov	r0, ip
   1c748:	bl	27c0 <memcpy@plt>
   1c74c:	ldr	r3, [fp, #-1628]	; 0xfffff9a4
   1c750:	mov	r1, #0
   1c754:	mov	r2, r0
   1c758:	strb	r1, [r0, r3]
   1c75c:	mov	r0, r5
   1c760:	mov	r1, #97	; 0x61
   1c764:	bl	1b92c <strspn@plt+0x18c14>
   1c768:	cmp	r0, #0
   1c76c:	blt	1c8fc <strspn@plt+0x19be4>
   1c770:	beq	1c8f4 <strspn@plt+0x19bdc>
   1c774:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   1c778:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   1c77c:	cmn	r1, #1
   1c780:	beq	1c8cc <strspn@plt+0x19bb4>
   1c784:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   1c788:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   1c78c:	str	r1, [sp]
   1c790:	mov	r0, r8
   1c794:	mov	r1, sl
   1c798:	bl	15ea0 <strspn@plt+0x13188>
   1c79c:	cmp	r0, #0
   1c7a0:	blt	1c60c <strspn@plt+0x198f4>
   1c7a4:	ldr	r3, [r9]
   1c7a8:	add	r9, r9, #4
   1c7ac:	ldr	r2, [fp, #-1580]	; 0xfffff9d4
   1c7b0:	str	r7, [fp, #-1600]	; 0xfffff9c0
   1c7b4:	str	r3, [fp, #-1592]	; 0xfffff9c8
   1c7b8:	str	r2, [fp, #-1588]	; 0xfffff9cc
   1c7bc:	b	1c468 <strspn@plt+0x19750>
   1c7c0:	sub	r3, fp, #1568	; 0x620
   1c7c4:	mov	r0, r7
   1c7c8:	sub	r3, r3, #4
   1c7cc:	sub	r1, r3, #8
   1c7d0:	bl	207e0 <strspn@plt+0x1dac8>
   1c7d4:	cmp	r0, #0
   1c7d8:	blt	1c60c <strspn@plt+0x198f4>
   1c7dc:	ldr	ip, [fp, #-1580]	; 0xfffff9d4
   1c7e0:	add	r1, r7, #1
   1c7e4:	str	sp, [fp, #-1624]	; 0xfffff9a8
   1c7e8:	add	r3, ip, #6
   1c7ec:	sub	ip, ip, #2
   1c7f0:	bic	r3, r3, #7
   1c7f4:	str	r1, [fp, #-1620]	; 0xfffff9ac
   1c7f8:	sub	sp, sp, r3
   1c7fc:	mov	r2, ip
   1c800:	add	r3, sp, #8
   1c804:	str	ip, [fp, #-1628]	; 0xfffff9a4
   1c808:	mov	r0, r3
   1c80c:	bl	27c0 <memcpy@plt>
   1c810:	ldr	ip, [fp, #-1628]	; 0xfffff9a4
   1c814:	mov	r2, #0
   1c818:	strb	r2, [r0, ip]
   1c81c:	mov	r2, r0
   1c820:	ldrb	r1, [r7]
   1c824:	mov	r0, r5
   1c828:	cmp	r1, #40	; 0x28
   1c82c:	movne	r1, #101	; 0x65
   1c830:	moveq	r1, #114	; 0x72
   1c834:	bl	1b92c <strspn@plt+0x18c14>
   1c838:	cmp	r0, #0
   1c83c:	blt	1c90c <strspn@plt+0x19bf4>
   1c840:	beq	1c904 <strspn@plt+0x19bec>
   1c844:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   1c848:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   1c84c:	cmn	r1, #1
   1c850:	beq	1c8a0 <strspn@plt+0x19b88>
   1c854:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   1c858:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   1c85c:	str	r1, [sp]
   1c860:	mov	r0, r8
   1c864:	mov	r1, sl
   1c868:	bl	15ea0 <strspn@plt+0x13188>
   1c86c:	cmp	r0, #0
   1c870:	blt	1c60c <strspn@plt+0x198f4>
   1c874:	ldr	r3, [fp, #-1620]	; 0xfffff9ac
   1c878:	mvn	r2, #0
   1c87c:	ldr	r1, [fp, #-1580]	; 0xfffff9d4
   1c880:	str	r2, [fp, #-1592]	; 0xfffff9c8
   1c884:	str	r3, [fp, #-1600]	; 0xfffff9c0
   1c888:	sub	r1, r1, #2
   1c88c:	mov	r3, r2
   1c890:	str	r1, [fp, #-1588]	; 0xfffff9cc
   1c894:	b	1c468 <strspn@plt+0x19750>
   1c898:	mvn	r0, #21
   1c89c:	b	1c60c <strspn@plt+0x198f4>
   1c8a0:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   1c8a4:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   1c8a8:	add	r0, r0, #1
   1c8ac:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   1c8b0:	rsb	r0, r3, r0
   1c8b4:	sub	r2, r3, #1
   1c8b8:	add	r2, ip, r2
   1c8bc:	str	r0, [fp, #-1588]	; 0xfffff9cc
   1c8c0:	str	r2, [fp, #-1600]	; 0xfffff9c0
   1c8c4:	mov	r3, r0
   1c8c8:	b	1c85c <strspn@plt+0x19b44>
   1c8cc:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   1c8d0:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   1c8d4:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   1c8d8:	add	r2, r2, r3
   1c8dc:	str	r2, [fp, #-1600]	; 0xfffff9c0
   1c8e0:	rsb	r3, r3, r0
   1c8e4:	str	r3, [fp, #-1588]	; 0xfffff9cc
   1c8e8:	b	1c78c <strspn@plt+0x19a74>
   1c8ec:	mov	r0, #1
   1c8f0:	b	1c60c <strspn@plt+0x198f4>
   1c8f4:	cmp	r4, #1
   1c8f8:	mvnhi	r0, #5
   1c8fc:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   1c900:	b	1c60c <strspn@plt+0x198f4>
   1c904:	cmp	r4, #1
   1c908:	mvnhi	r0, #5
   1c90c:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   1c910:	b	1c60c <strspn@plt+0x198f4>
   1c914:	bl	2838 <__stack_chk_fail@plt>
   1c918:	ldr	r0, [pc, #32]	; 1c940 <strspn@plt+0x19c28>
   1c91c:	movw	r2, #4429	; 0x114d
   1c920:	ldr	r1, [pc, #28]	; 1c944 <strspn@plt+0x19c2c>
   1c924:	ldr	r3, [pc, #28]	; 1c948 <strspn@plt+0x19c30>
   1c928:	add	r0, pc, r0
   1c92c:	add	r1, pc, r1
   1c930:	add	r3, pc, r3
   1c934:	bl	32874 <strspn@plt+0x2fb5c>
   1c938:	andeq	r8, r3, r8, lsl #19
   1c93c:	andeq	r0, r0, r8, asr #4
   1c940:	andeq	r1, r2, r8, lsr r6
   1c944:	andeq	ip, r1, r8, ror #30
   1c948:	andeq	ip, r1, r4, lsl ip
   1c94c:	push	{r3, r4, r5, lr}
   1c950:	subs	r4, r0, #0
   1c954:	mov	r5, r1
   1c958:	beq	1c9e8 <strspn@plt+0x19cd0>
   1c95c:	ldrb	r3, [r4, #240]	; 0xf0
   1c960:	tst	r3, #1
   1c964:	beq	1ca10 <strspn@plt+0x19cf8>
   1c968:	cmp	r1, #0
   1c96c:	bne	1c9c8 <strspn@plt+0x19cb0>
   1c970:	bl	14720 <strspn@plt+0x11a08>
   1c974:	ldr	r3, [r0, #20]
   1c978:	str	r5, [r0, #44]	; 0x2c
   1c97c:	str	r5, [r0, #4]
   1c980:	str	r3, [r4, #320]	; 0x140
   1c984:	ldr	r3, [r0, #36]	; 0x24
   1c988:	mov	r2, #0
   1c98c:	str	r2, [r0, #44]	; 0x2c
   1c990:	cmp	r3, r2
   1c994:	ldr	r2, [r0, #20]
   1c998:	ldrne	r3, [r0, #32]
   1c99c:	ldreq	r1, [r0, #24]
   1c9a0:	ldrne	r1, [r3]
   1c9a4:	ldr	r3, [r0, #12]
   1c9a8:	rsb	r2, r2, r1
   1c9ac:	str	r2, [r0, #48]	; 0x30
   1c9b0:	cmp	r3, #0
   1c9b4:	beq	1c9e0 <strspn@plt+0x19cc8>
   1c9b8:	ldrb	r0, [r3]
   1c9bc:	adds	r0, r0, #0
   1c9c0:	movne	r0, #1
   1c9c4:	pop	{r3, r4, r5, pc}
   1c9c8:	bl	14cd8 <strspn@plt+0x11fc0>
   1c9cc:	mov	r3, #0
   1c9d0:	mov	r0, r4
   1c9d4:	str	r3, [r4, #320]	; 0x140
   1c9d8:	bl	14720 <strspn@plt+0x11a08>
   1c9dc:	b	1c984 <strspn@plt+0x19c6c>
   1c9e0:	mov	r0, r3
   1c9e4:	pop	{r3, r4, r5, pc}
   1c9e8:	ldr	r0, [pc, #72]	; 1ca38 <strspn@plt+0x19d20>
   1c9ec:	movw	r2, #4396	; 0x112c
   1c9f0:	ldr	r1, [pc, #68]	; 1ca3c <strspn@plt+0x19d24>
   1c9f4:	ldr	r3, [pc, #68]	; 1ca40 <strspn@plt+0x19d28>
   1c9f8:	add	r0, pc, r0
   1c9fc:	add	r1, pc, r1
   1ca00:	add	r3, pc, r3
   1ca04:	bl	32b64 <strspn@plt+0x2fe4c>
   1ca08:	mvn	r0, #21
   1ca0c:	pop	{r3, r4, r5, pc}
   1ca10:	ldr	r0, [pc, #44]	; 1ca44 <strspn@plt+0x19d2c>
   1ca14:	movw	r2, #4397	; 0x112d
   1ca18:	ldr	r1, [pc, #40]	; 1ca48 <strspn@plt+0x19d30>
   1ca1c:	ldr	r3, [pc, #40]	; 1ca4c <strspn@plt+0x19d34>
   1ca20:	add	r0, pc, r0
   1ca24:	add	r1, pc, r1
   1ca28:	add	r3, pc, r3
   1ca2c:	bl	32b64 <strspn@plt+0x2fe4c>
   1ca30:	mvn	r0, #0
   1ca34:	pop	{r3, r4, r5, pc}
   1ca38:	andeq	r1, r2, r8, ror #10
   1ca3c:	muleq	r1, r8, lr
   1ca40:	andeq	sp, r1, r0, ror #13
   1ca44:	andeq	fp, r1, ip, lsl #31
   1ca48:	andeq	ip, r1, r0, ror lr
   1ca4c:			; <UNDEFINED> instruction: 0x0001d6b8
   1ca50:	push	{r1, r2, r3}
   1ca54:	subs	ip, r0, #0
   1ca58:	ldr	r3, [pc, #220]	; 1cb3c <strspn@plt+0x19e24>
   1ca5c:	ldr	r2, [pc, #220]	; 1cb40 <strspn@plt+0x19e28>
   1ca60:	add	r3, pc, r3
   1ca64:	push	{r4, lr}
   1ca68:	sub	sp, sp, #12
   1ca6c:	ldr	r4, [r3, r2]
   1ca70:	ldr	r1, [sp, #20]
   1ca74:	ldr	r3, [r4]
   1ca78:	str	r3, [sp, #4]
   1ca7c:	beq	1cb14 <strspn@plt+0x19dfc>
   1ca80:	ldrb	r3, [ip, #240]	; 0xf0
   1ca84:	tst	r3, #1
   1ca88:	beq	1caec <strspn@plt+0x19dd4>
   1ca8c:	cmp	r1, #0
   1ca90:	beq	1cac4 <strspn@plt+0x19dac>
   1ca94:	add	r2, sp, #24
   1ca98:	str	r2, [sp]
   1ca9c:	bl	1c3d0 <strspn@plt+0x196b8>
   1caa0:	ldr	r2, [sp, #4]
   1caa4:	ldr	r3, [r4]
   1caa8:	cmp	r2, r3
   1caac:	bne	1cac0 <strspn@plt+0x19da8>
   1cab0:	add	sp, sp, #12
   1cab4:	pop	{r4, lr}
   1cab8:	add	sp, sp, #12
   1cabc:	bx	lr
   1cac0:	bl	2838 <__stack_chk_fail@plt>
   1cac4:	ldr	r0, [pc, #120]	; 1cb44 <strspn@plt+0x19e2c>
   1cac8:	movw	r2, #4622	; 0x120e
   1cacc:	ldr	r1, [pc, #116]	; 1cb48 <strspn@plt+0x19e30>
   1cad0:	ldr	r3, [pc, #116]	; 1cb4c <strspn@plt+0x19e34>
   1cad4:	add	r0, pc, r0
   1cad8:	add	r1, pc, r1
   1cadc:	add	r3, pc, r3
   1cae0:	bl	32b64 <strspn@plt+0x2fe4c>
   1cae4:	mvn	r0, #21
   1cae8:	b	1caa0 <strspn@plt+0x19d88>
   1caec:	ldr	r0, [pc, #92]	; 1cb50 <strspn@plt+0x19e38>
   1caf0:	movw	r2, #4621	; 0x120d
   1caf4:	ldr	r1, [pc, #88]	; 1cb54 <strspn@plt+0x19e3c>
   1caf8:	ldr	r3, [pc, #88]	; 1cb58 <strspn@plt+0x19e40>
   1cafc:	add	r0, pc, r0
   1cb00:	add	r1, pc, r1
   1cb04:	add	r3, pc, r3
   1cb08:	bl	32b64 <strspn@plt+0x2fe4c>
   1cb0c:	mvn	r0, #0
   1cb10:	b	1caa0 <strspn@plt+0x19d88>
   1cb14:	ldr	r0, [pc, #64]	; 1cb5c <strspn@plt+0x19e44>
   1cb18:	movw	r2, #4620	; 0x120c
   1cb1c:	ldr	r1, [pc, #60]	; 1cb60 <strspn@plt+0x19e48>
   1cb20:	ldr	r3, [pc, #60]	; 1cb64 <strspn@plt+0x19e4c>
   1cb24:	add	r0, pc, r0
   1cb28:	add	r1, pc, r1
   1cb2c:	add	r3, pc, r3
   1cb30:	bl	32b64 <strspn@plt+0x2fe4c>
   1cb34:	mvn	r0, #21
   1cb38:	b	1caa0 <strspn@plt+0x19d88>
   1cb3c:	andeq	r8, r3, r4, lsl r3
   1cb40:	andeq	r0, r0, r8, asr #4
   1cb44:	andeq	ip, r1, r8, asr #30
   1cb48:			; <UNDEFINED> instruction: 0x0001cdbc
   1cb4c:	andeq	ip, r1, r4, lsr #21
   1cb50:			; <UNDEFINED> instruction: 0x0001beb0
   1cb54:	muleq	r1, r4, sp
   1cb58:	andeq	ip, r1, ip, ror sl
   1cb5c:	andeq	r1, r2, ip, lsr r4
   1cb60:	andeq	ip, r1, ip, ror #26
   1cb64:	andeq	ip, r1, r4, asr sl
   1cb68:	ldr	r3, [pc, #1416]	; 1d0f8 <strspn@plt+0x1a3e0>
   1cb6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1cb70:	add	fp, sp, #28
   1cb74:	ldr	r2, [pc, #1408]	; 1d0fc <strspn@plt+0x1a3e4>
   1cb78:	sub	sp, sp, #16
   1cb7c:	add	r3, pc, r3
   1cb80:	subs	r4, r0, #0
   1cb84:	mov	r5, r1
   1cb88:	ldr	r6, [r3, r2]
   1cb8c:	ldr	r3, [r6]
   1cb90:	str	r3, [fp, #-32]	; 0xffffffe0
   1cb94:	beq	1d090 <strspn@plt+0x1a378>
   1cb98:	ldrb	r3, [r4, #240]	; 0xf0
   1cb9c:	tst	r3, #1
   1cba0:	beq	1d068 <strspn@plt+0x1a350>
   1cba4:	cmp	r1, #0
   1cba8:	beq	1cf5c <strspn@plt+0x1a244>
   1cbac:	ldrb	r1, [r5]
   1cbb0:	cmp	r1, #123	; 0x7b
   1cbb4:	addls	pc, pc, r1, lsl #2
   1cbb8:	b	1cf54 <strspn@plt+0x1a23c>
   1cbbc:	b	1cdec <strspn@plt+0x1a0d4>
   1cbc0:	b	1cf54 <strspn@plt+0x1a23c>
   1cbc4:	b	1cf54 <strspn@plt+0x1a23c>
   1cbc8:	b	1cf54 <strspn@plt+0x1a23c>
   1cbcc:	b	1cf54 <strspn@plt+0x1a23c>
   1cbd0:	b	1cf54 <strspn@plt+0x1a23c>
   1cbd4:	b	1cf54 <strspn@plt+0x1a23c>
   1cbd8:	b	1cf54 <strspn@plt+0x1a23c>
   1cbdc:	b	1cf54 <strspn@plt+0x1a23c>
   1cbe0:	b	1cf54 <strspn@plt+0x1a23c>
   1cbe4:	b	1cf54 <strspn@plt+0x1a23c>
   1cbe8:	b	1cf54 <strspn@plt+0x1a23c>
   1cbec:	b	1cf54 <strspn@plt+0x1a23c>
   1cbf0:	b	1cf54 <strspn@plt+0x1a23c>
   1cbf4:	b	1cf54 <strspn@plt+0x1a23c>
   1cbf8:	b	1cf54 <strspn@plt+0x1a23c>
   1cbfc:	b	1cf54 <strspn@plt+0x1a23c>
   1cc00:	b	1cf54 <strspn@plt+0x1a23c>
   1cc04:	b	1cf54 <strspn@plt+0x1a23c>
   1cc08:	b	1cf54 <strspn@plt+0x1a23c>
   1cc0c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc10:	b	1cf54 <strspn@plt+0x1a23c>
   1cc14:	b	1cf54 <strspn@plt+0x1a23c>
   1cc18:	b	1cf54 <strspn@plt+0x1a23c>
   1cc1c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc20:	b	1cf54 <strspn@plt+0x1a23c>
   1cc24:	b	1cf54 <strspn@plt+0x1a23c>
   1cc28:	b	1cf54 <strspn@plt+0x1a23c>
   1cc2c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc30:	b	1cf54 <strspn@plt+0x1a23c>
   1cc34:	b	1cf54 <strspn@plt+0x1a23c>
   1cc38:	b	1cf54 <strspn@plt+0x1a23c>
   1cc3c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc40:	b	1cf54 <strspn@plt+0x1a23c>
   1cc44:	b	1cf54 <strspn@plt+0x1a23c>
   1cc48:	b	1cf54 <strspn@plt+0x1a23c>
   1cc4c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc50:	b	1cf54 <strspn@plt+0x1a23c>
   1cc54:	b	1cf54 <strspn@plt+0x1a23c>
   1cc58:	b	1cf54 <strspn@plt+0x1a23c>
   1cc5c:	b	1cdf4 <strspn@plt+0x1a0dc>
   1cc60:	b	1cf54 <strspn@plt+0x1a23c>
   1cc64:	b	1cf54 <strspn@plt+0x1a23c>
   1cc68:	b	1cf54 <strspn@plt+0x1a23c>
   1cc6c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc70:	b	1cf54 <strspn@plt+0x1a23c>
   1cc74:	b	1cf54 <strspn@plt+0x1a23c>
   1cc78:	b	1cf54 <strspn@plt+0x1a23c>
   1cc7c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc80:	b	1cf54 <strspn@plt+0x1a23c>
   1cc84:	b	1cf54 <strspn@plt+0x1a23c>
   1cc88:	b	1cf54 <strspn@plt+0x1a23c>
   1cc8c:	b	1cf54 <strspn@plt+0x1a23c>
   1cc90:	b	1cf54 <strspn@plt+0x1a23c>
   1cc94:	b	1cf54 <strspn@plt+0x1a23c>
   1cc98:	b	1cf54 <strspn@plt+0x1a23c>
   1cc9c:	b	1cf54 <strspn@plt+0x1a23c>
   1cca0:	b	1cf54 <strspn@plt+0x1a23c>
   1cca4:	b	1cf54 <strspn@plt+0x1a23c>
   1cca8:	b	1cf54 <strspn@plt+0x1a23c>
   1ccac:	b	1cf54 <strspn@plt+0x1a23c>
   1ccb0:	b	1cf54 <strspn@plt+0x1a23c>
   1ccb4:	b	1cf54 <strspn@plt+0x1a23c>
   1ccb8:	b	1cf54 <strspn@plt+0x1a23c>
   1ccbc:	b	1cf54 <strspn@plt+0x1a23c>
   1ccc0:	b	1cf54 <strspn@plt+0x1a23c>
   1ccc4:	b	1cf54 <strspn@plt+0x1a23c>
   1ccc8:	b	1cf54 <strspn@plt+0x1a23c>
   1cccc:	b	1cf54 <strspn@plt+0x1a23c>
   1ccd0:	b	1cf54 <strspn@plt+0x1a23c>
   1ccd4:	b	1cf54 <strspn@plt+0x1a23c>
   1ccd8:	b	1cf54 <strspn@plt+0x1a23c>
   1ccdc:	b	1cf54 <strspn@plt+0x1a23c>
   1cce0:	b	1cf54 <strspn@plt+0x1a23c>
   1cce4:	b	1cf54 <strspn@plt+0x1a23c>
   1cce8:	b	1cf54 <strspn@plt+0x1a23c>
   1ccec:	b	1cf54 <strspn@plt+0x1a23c>
   1ccf0:	b	1cf54 <strspn@plt+0x1a23c>
   1ccf4:	b	1cf54 <strspn@plt+0x1a23c>
   1ccf8:	b	1cf54 <strspn@plt+0x1a23c>
   1ccfc:	b	1cf54 <strspn@plt+0x1a23c>
   1cd00:	b	1cf54 <strspn@plt+0x1a23c>
   1cd04:	b	1cf54 <strspn@plt+0x1a23c>
   1cd08:	b	1cf54 <strspn@plt+0x1a23c>
   1cd0c:	b	1cf54 <strspn@plt+0x1a23c>
   1cd10:	b	1cf54 <strspn@plt+0x1a23c>
   1cd14:	b	1cf54 <strspn@plt+0x1a23c>
   1cd18:	b	1cf54 <strspn@plt+0x1a23c>
   1cd1c:	b	1cf54 <strspn@plt+0x1a23c>
   1cd20:	b	1cf54 <strspn@plt+0x1a23c>
   1cd24:	b	1cf54 <strspn@plt+0x1a23c>
   1cd28:	b	1cf54 <strspn@plt+0x1a23c>
   1cd2c:	b	1cf54 <strspn@plt+0x1a23c>
   1cd30:	b	1cf54 <strspn@plt+0x1a23c>
   1cd34:	b	1cf54 <strspn@plt+0x1a23c>
   1cd38:	b	1cf54 <strspn@plt+0x1a23c>
   1cd3c:	b	1cf54 <strspn@plt+0x1a23c>
   1cd40:	b	1cea4 <strspn@plt+0x1a18c>
   1cd44:	b	1cf28 <strspn@plt+0x1a210>
   1cd48:	b	1cf54 <strspn@plt+0x1a23c>
   1cd4c:	b	1cf28 <strspn@plt+0x1a210>
   1cd50:	b	1cf54 <strspn@plt+0x1a23c>
   1cd54:	b	1cf54 <strspn@plt+0x1a23c>
   1cd58:	b	1cf28 <strspn@plt+0x1a210>
   1cd5c:	b	1cf28 <strspn@plt+0x1a210>
   1cd60:	b	1cf28 <strspn@plt+0x1a210>
   1cd64:	b	1cf54 <strspn@plt+0x1a23c>
   1cd68:	b	1cf54 <strspn@plt+0x1a23c>
   1cd6c:	b	1cf54 <strspn@plt+0x1a23c>
   1cd70:	b	1cf54 <strspn@plt+0x1a23c>
   1cd74:	b	1cf28 <strspn@plt+0x1a210>
   1cd78:	b	1cf28 <strspn@plt+0x1a210>
   1cd7c:	b	1cf54 <strspn@plt+0x1a23c>
   1cd80:	b	1cf28 <strspn@plt+0x1a210>
   1cd84:	b	1cf54 <strspn@plt+0x1a23c>
   1cd88:	b	1cf28 <strspn@plt+0x1a210>
   1cd8c:	b	1cf28 <strspn@plt+0x1a210>
   1cd90:	b	1cf28 <strspn@plt+0x1a210>
   1cd94:	b	1cdac <strspn@plt+0x1a094>
   1cd98:	b	1cf54 <strspn@plt+0x1a23c>
   1cd9c:	b	1cf28 <strspn@plt+0x1a210>
   1cda0:	b	1cf28 <strspn@plt+0x1a210>
   1cda4:	b	1cf54 <strspn@plt+0x1a23c>
   1cda8:	b	1cdf4 <strspn@plt+0x1a0dc>
   1cdac:	mov	r0, r4
   1cdb0:	sub	r1, fp, #37	; 0x25
   1cdb4:	sub	r2, fp, #36	; 0x24
   1cdb8:	bl	1b4e4 <strspn@plt+0x187cc>
   1cdbc:	cmp	r0, #0
   1cdc0:	ble	1cdd4 <strspn@plt+0x1a0bc>
   1cdc4:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   1cdc8:	cmp	r1, #118	; 0x76
   1cdcc:	beq	1d024 <strspn@plt+0x1a30c>
   1cdd0:	mvn	r0, #5
   1cdd4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1cdd8:	ldr	r3, [r6]
   1cddc:	cmp	r2, r3
   1cde0:	bne	1d064 <strspn@plt+0x1a34c>
   1cde4:	sub	sp, fp, #28
   1cde8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cdec:	mov	r0, #0
   1cdf0:	b	1cdd4 <strspn@plt+0x1a0bc>
   1cdf4:	mov	r0, r5
   1cdf8:	sub	r1, fp, #36	; 0x24
   1cdfc:	bl	207e0 <strspn@plt+0x1dac8>
   1ce00:	cmp	r0, #0
   1ce04:	blt	1cdd4 <strspn@plt+0x1a0bc>
   1ce08:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1ce0c:	mov	r8, sp
   1ce10:	add	r1, r5, #1
   1ce14:	add	r3, r7, #6
   1ce18:	sub	r7, r7, #2
   1ce1c:	bic	r3, r3, #7
   1ce20:	sub	sp, sp, r3
   1ce24:	mov	r2, r7
   1ce28:	mov	r0, sp
   1ce2c:	bl	27c0 <memcpy@plt>
   1ce30:	mov	r3, #0
   1ce34:	strb	r3, [sp, r7]
   1ce38:	mov	r2, sp
   1ce3c:	ldrb	r1, [r5]
   1ce40:	mov	r0, r4
   1ce44:	cmp	r1, #40	; 0x28
   1ce48:	movne	r1, #101	; 0x65
   1ce4c:	moveq	r1, #114	; 0x72
   1ce50:	bl	1b92c <strspn@plt+0x18c14>
   1ce54:	cmp	r0, #0
   1ce58:	ble	1cf20 <strspn@plt+0x1a208>
   1ce5c:	mov	r0, r4
   1ce60:	mov	r1, sp
   1ce64:	bl	1cb68 <strspn@plt+0x19e50>
   1ce68:	cmp	r0, #0
   1ce6c:	blt	1cf20 <strspn@plt+0x1a208>
   1ce70:	beq	1d0b8 <strspn@plt+0x1a3a0>
   1ce74:	mov	r0, r4
   1ce78:	bl	1b354 <strspn@plt+0x1863c>
   1ce7c:	cmp	r0, #0
   1ce80:	blt	1cf20 <strspn@plt+0x1a208>
   1ce84:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ce88:	mov	sp, r8
   1ce8c:	mov	r0, r4
   1ce90:	add	r1, r5, r1
   1ce94:	bl	1cb68 <strspn@plt+0x19e50>
   1ce98:	cmp	r0, #0
   1ce9c:	movge	r0, #1
   1cea0:	b	1cdd4 <strspn@plt+0x1a0bc>
   1cea4:	add	r7, r5, #1
   1cea8:	sub	r1, fp, #36	; 0x24
   1ceac:	mov	r0, r7
   1ceb0:	bl	207e0 <strspn@plt+0x1dac8>
   1ceb4:	cmp	r0, #0
   1ceb8:	blt	1cdd4 <strspn@plt+0x1a0bc>
   1cebc:	ldr	r9, [fp, #-36]	; 0xffffffdc
   1cec0:	mov	r8, sp
   1cec4:	mov	r1, r7
   1cec8:	add	r3, r9, #8
   1cecc:	bic	r3, r3, #7
   1ced0:	mov	r2, r9
   1ced4:	sub	sp, sp, r3
   1ced8:	mov	r0, sp
   1cedc:	mov	r7, sp
   1cee0:	bl	27c0 <memcpy@plt>
   1cee4:	mov	r3, #0
   1cee8:	mov	r2, sp
   1ceec:	strb	r3, [sp, r9]
   1cef0:	mov	r0, r4
   1cef4:	mov	r1, #97	; 0x61
   1cef8:	bl	1b92c <strspn@plt+0x18c14>
   1cefc:	cmp	r0, #0
   1cf00:	bgt	1cf0c <strspn@plt+0x1a1f4>
   1cf04:	b	1cf20 <strspn@plt+0x1a208>
   1cf08:	beq	1cff0 <strspn@plt+0x1a2d8>
   1cf0c:	mov	r0, r4
   1cf10:	mov	r1, r7
   1cf14:	bl	1cb68 <strspn@plt+0x19e50>
   1cf18:	cmp	r0, #0
   1cf1c:	bge	1cf08 <strspn@plt+0x1a1f0>
   1cf20:	mov	sp, r8
   1cf24:	b	1cdd4 <strspn@plt+0x1a0bc>
   1cf28:	mov	r0, r4
   1cf2c:	mov	r2, #0
   1cf30:	bl	1ab14 <strspn@plt+0x17dfc>
   1cf34:	cmp	r0, #0
   1cf38:	ble	1cdd4 <strspn@plt+0x1a0bc>
   1cf3c:	mov	r0, r4
   1cf40:	add	r1, r5, #1
   1cf44:	bl	1cb68 <strspn@plt+0x19e50>
   1cf48:	cmp	r0, #0
   1cf4c:	movge	r0, #1
   1cf50:	b	1cdd4 <strspn@plt+0x1a0bc>
   1cf54:	mvn	r0, #21
   1cf58:	b	1cdd4 <strspn@plt+0x1a0bc>
   1cf5c:	bl	14880 <strspn@plt+0x11b68>
   1cf60:	subs	r7, r0, #0
   1cf64:	bne	1cdd0 <strspn@plt+0x1a0b8>
   1cf68:	mov	r0, r4
   1cf6c:	ldr	r1, [r4, #320]	; 0x140
   1cf70:	bl	14ae0 <strspn@plt+0x11dc8>
   1cf74:	cmp	r0, #0
   1cf78:	movne	r0, r7
   1cf7c:	bne	1cdd4 <strspn@plt+0x1a0bc>
   1cf80:	mov	r0, r4
   1cf84:	bl	14720 <strspn@plt+0x11a08>
   1cf88:	sub	r1, fp, #36	; 0x24
   1cf8c:	mov	r7, r0
   1cf90:	ldr	r0, [r0, #12]
   1cf94:	ldr	r3, [r7, #4]
   1cf98:	add	r0, r0, r3
   1cf9c:	bl	207e0 <strspn@plt+0x1dac8>
   1cfa0:	cmp	r0, #0
   1cfa4:	blt	1cdd4 <strspn@plt+0x1a0bc>
   1cfa8:	ldr	r2, [r7, #12]
   1cfac:	ldr	r3, [r7, #4]
   1cfb0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1cfb4:	add	r7, r2, r3
   1cfb8:	mov	r0, r7
   1cfbc:	bl	2b80 <strnlen@plt>
   1cfc0:	mov	r1, r7
   1cfc4:	add	r3, r0, #15
   1cfc8:	mov	r2, r0
   1cfcc:	bic	r3, r3, #7
   1cfd0:	sub	sp, sp, r3
   1cfd4:	mov	ip, sp
   1cfd8:	lsr	r3, ip, #3
   1cfdc:	strb	r5, [r0, r3, lsl #3]
   1cfe0:	lsl	r0, r3, #3
   1cfe4:	bl	27c0 <memcpy@plt>
   1cfe8:	mov	r5, r0
   1cfec:	b	1cbac <strspn@plt+0x19e94>
   1cff0:	mov	r0, r4
   1cff4:	bl	1b354 <strspn@plt+0x1863c>
   1cff8:	cmp	r0, #0
   1cffc:	blt	1cf20 <strspn@plt+0x1a208>
   1d000:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d004:	mov	sp, r8
   1d008:	mov	r0, r4
   1d00c:	add	r1, r1, #1
   1d010:	add	r1, r5, r1
   1d014:	bl	1cb68 <strspn@plt+0x19e50>
   1d018:	cmp	r0, #0
   1d01c:	movge	r0, #1
   1d020:	b	1cdd4 <strspn@plt+0x1a0bc>
   1d024:	mov	r0, r4
   1d028:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1d02c:	bl	1b92c <strspn@plt+0x18c14>
   1d030:	cmp	r0, #0
   1d034:	ble	1cdd4 <strspn@plt+0x1a0bc>
   1d038:	mov	r0, r4
   1d03c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d040:	bl	1cb68 <strspn@plt+0x19e50>
   1d044:	cmp	r0, #0
   1d048:	blt	1cdd4 <strspn@plt+0x1a0bc>
   1d04c:	beq	1d0d8 <strspn@plt+0x1a3c0>
   1d050:	mov	r0, r4
   1d054:	bl	1b354 <strspn@plt+0x1863c>
   1d058:	cmp	r0, #0
   1d05c:	bge	1cf3c <strspn@plt+0x1a224>
   1d060:	b	1cdd4 <strspn@plt+0x1a0bc>
   1d064:	bl	2838 <__stack_chk_fail@plt>
   1d068:	ldr	r0, [pc, #144]	; 1d100 <strspn@plt+0x1a3e8>
   1d06c:	movw	r2, #4635	; 0x121b
   1d070:	ldr	r1, [pc, #140]	; 1d104 <strspn@plt+0x1a3ec>
   1d074:	ldr	r3, [pc, #140]	; 1d108 <strspn@plt+0x1a3f0>
   1d078:	add	r0, pc, r0
   1d07c:	add	r1, pc, r1
   1d080:	add	r3, pc, r3
   1d084:	bl	32b64 <strspn@plt+0x2fe4c>
   1d088:	mvn	r0, #0
   1d08c:	b	1cdd4 <strspn@plt+0x1a0bc>
   1d090:	ldr	r0, [pc, #116]	; 1d10c <strspn@plt+0x1a3f4>
   1d094:	movw	r2, #4634	; 0x121a
   1d098:	ldr	r1, [pc, #112]	; 1d110 <strspn@plt+0x1a3f8>
   1d09c:	ldr	r3, [pc, #112]	; 1d114 <strspn@plt+0x1a3fc>
   1d0a0:	add	r0, pc, r0
   1d0a4:	add	r1, pc, r1
   1d0a8:	add	r3, pc, r3
   1d0ac:	bl	32b64 <strspn@plt+0x2fe4c>
   1d0b0:	mvn	r0, #21
   1d0b4:	b	1cdd4 <strspn@plt+0x1a0bc>
   1d0b8:	ldr	r0, [pc, #88]	; 1d118 <strspn@plt+0x1a400>
   1d0bc:	movw	r2, #4773	; 0x12a5
   1d0c0:	ldr	r1, [pc, #84]	; 1d11c <strspn@plt+0x1a404>
   1d0c4:	ldr	r3, [pc, #84]	; 1d120 <strspn@plt+0x1a408>
   1d0c8:	add	r0, pc, r0
   1d0cc:	add	r1, pc, r1
   1d0d0:	add	r3, pc, r3
   1d0d4:	bl	32874 <strspn@plt+0x2fb5c>
   1d0d8:	ldr	r0, [pc, #68]	; 1d124 <strspn@plt+0x1a40c>
   1d0dc:	movw	r2, #4740	; 0x1284
   1d0e0:	ldr	r1, [pc, #64]	; 1d128 <strspn@plt+0x1a410>
   1d0e4:	ldr	r3, [pc, #64]	; 1d12c <strspn@plt+0x1a414>
   1d0e8:	add	r0, pc, r0
   1d0ec:	add	r1, pc, r1
   1d0f0:	add	r3, pc, r3
   1d0f4:	bl	32874 <strspn@plt+0x2fb5c>
   1d0f8:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   1d0fc:	andeq	r0, r0, r8, asr #4
   1d100:	andeq	fp, r1, r4, lsr r9
   1d104:	andeq	ip, r1, r8, lsl r8
   1d108:	andeq	ip, r1, r0, asr #10
   1d10c:	andeq	r0, r2, r0, asr #29
   1d110:	strdeq	ip, [r1], -r0
   1d114:	andeq	ip, r1, r8, lsl r5
   1d118:	muleq	r1, ip, sp
   1d11c:	andeq	ip, r1, r8, asr #15
   1d120:	strdeq	ip, [r1], -r0
   1d124:	andeq	ip, r1, ip, ror sp
   1d128:	andeq	ip, r1, r8, lsr #15
   1d12c:	ldrdeq	ip, [r1], -r0
   1d130:	ldr	ip, [pc, #780]	; 1d444 <strspn@plt+0x1a72c>
   1d134:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d138:	subs	r4, r0, #0
   1d13c:	ldr	r0, [pc, #772]	; 1d448 <strspn@plt+0x1a730>
   1d140:	add	ip, pc, ip
   1d144:	mov	r7, r3
   1d148:	sub	sp, sp, #28
   1d14c:	mov	r5, r1
   1d150:	mov	r8, r2
   1d154:	ldr	r6, [ip, r0]
   1d158:	mov	r1, ip
   1d15c:	ldr	r3, [r6]
   1d160:	str	r3, [sp, #20]
   1d164:	beq	1d36c <strspn@plt+0x1a654>
   1d168:	ldrb	r3, [r4, #240]	; 0xf0
   1d16c:	tst	r3, #1
   1d170:	beq	1d3bc <strspn@plt+0x1a6a4>
   1d174:	mov	r0, r5
   1d178:	bl	209c8 <strspn@plt+0x1dcb0>
   1d17c:	cmp	r0, #0
   1d180:	beq	1d394 <strspn@plt+0x1a67c>
   1d184:	cmp	r8, #0
   1d188:	beq	1d31c <strspn@plt+0x1a604>
   1d18c:	cmp	r7, #0
   1d190:	beq	1d2f4 <strspn@plt+0x1a5dc>
   1d194:	ldr	r3, [r4, #244]	; 0xf4
   1d198:	ldrb	r3, [r3]
   1d19c:	cmp	r3, #108	; 0x6c
   1d1a0:	bne	1d344 <strspn@plt+0x1a62c>
   1d1a4:	mov	r0, r4
   1d1a8:	mov	r1, #97	; 0x61
   1d1ac:	add	r2, sp, #12
   1d1b0:	strb	r5, [sp, #12]
   1d1b4:	mov	r9, #0
   1d1b8:	strb	r9, [sp, #13]
   1d1bc:	bl	1b92c <strspn@plt+0x18c14>
   1d1c0:	cmp	r0, #0
   1d1c4:	ble	1d234 <strspn@plt+0x1a51c>
   1d1c8:	mov	r0, r4
   1d1cc:	bl	14720 <strspn@plt+0x11a08>
   1d1d0:	ldr	sl, [r4, #244]	; 0xf4
   1d1d4:	ldrb	r3, [sl, #3]
   1d1d8:	cmp	r3, #2
   1d1dc:	mov	fp, r0
   1d1e0:	beq	1d2c4 <strspn@plt+0x1a5ac>
   1d1e4:	mov	r0, r5
   1d1e8:	bl	20a18 <strspn@plt+0x1dd00>
   1d1ec:	subs	r2, r0, #0
   1d1f0:	blt	1d2e8 <strspn@plt+0x1a5d0>
   1d1f4:	ldrb	r1, [sl]
   1d1f8:	ldr	r3, [fp, #28]
   1d1fc:	cmp	r1, #108	; 0x6c
   1d200:	ldr	r5, [r3]
   1d204:	revne	r5, r5
   1d208:	cmp	r5, #0
   1d20c:	streq	r2, [sp, #8]
   1d210:	bne	1d24c <strspn@plt+0x1a534>
   1d214:	mov	r0, r4
   1d218:	bl	1b354 <strspn@plt+0x1863c>
   1d21c:	subs	r9, r0, #0
   1d220:	blt	1d26c <strspn@plt+0x1a554>
   1d224:	ldr	r3, [sp, #8]
   1d228:	mov	r0, #1
   1d22c:	str	r3, [r8]
   1d230:	str	r5, [r7]
   1d234:	ldr	r2, [sp, #20]
   1d238:	ldr	r3, [r6]
   1d23c:	cmp	r2, r3
   1d240:	bne	1d2f0 <strspn@plt+0x1a5d8>
   1d244:	add	sp, sp, #28
   1d248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d24c:	add	r3, sp, #8
   1d250:	mov	r0, r4
   1d254:	str	r3, [sp]
   1d258:	add	r1, r4, #320	; 0x140
   1d25c:	mov	r3, r5
   1d260:	bl	19c60 <strspn@plt+0x16f48>
   1d264:	subs	r9, r0, #0
   1d268:	bge	1d214 <strspn@plt+0x1a4fc>
   1d26c:	ldrb	r3, [r4, #240]	; 0xf0
   1d270:	tst	r3, #1
   1d274:	beq	1d3e4 <strspn@plt+0x1a6cc>
   1d278:	ldr	r3, [r4, #400]	; 0x190
   1d27c:	cmp	r3, #0
   1d280:	beq	1d404 <strspn@plt+0x1a6ec>
   1d284:	mov	r0, r4
   1d288:	bl	14720 <strspn@plt+0x11a08>
   1d28c:	ldr	r2, [r4, #320]	; 0x140
   1d290:	ldr	r3, [r0, #16]
   1d294:	cmp	r2, r3
   1d298:	bcc	1d424 <strspn@plt+0x1a70c>
   1d29c:	str	r3, [r4, #320]	; 0x140
   1d2a0:	mov	r0, r4
   1d2a4:	bl	147b4 <strspn@plt+0x11a9c>
   1d2a8:	mov	r0, r4
   1d2ac:	bl	14720 <strspn@plt+0x11a08>
   1d2b0:	ldr	r2, [r0, #8]
   1d2b4:	mov	r3, r0
   1d2b8:	mov	r0, r9
   1d2bc:	str	r2, [r3, #4]
   1d2c0:	b	1d234 <strspn@plt+0x1a51c>
   1d2c4:	add	r0, sp, #16
   1d2c8:	strb	r5, [sp, #16]
   1d2cc:	strb	r9, [sp, #17]
   1d2d0:	bl	24d90 <strspn@plt+0x22078>
   1d2d4:	subs	r2, r0, #0
   1d2d8:	ldrge	r5, [fp, #24]
   1d2dc:	ldrge	r3, [fp, #20]
   1d2e0:	rsbge	r5, r3, r5
   1d2e4:	bge	1d208 <strspn@plt+0x1a4f0>
   1d2e8:	mov	r0, r2
   1d2ec:	b	1d234 <strspn@plt+0x1a51c>
   1d2f0:	bl	2838 <__stack_chk_fail@plt>
   1d2f4:	ldr	r0, [pc, #336]	; 1d44c <strspn@plt+0x1a734>
   1d2f8:	movw	r2, #4808	; 0x12c8
   1d2fc:	ldr	r1, [pc, #332]	; 1d450 <strspn@plt+0x1a738>
   1d300:	ldr	r3, [pc, #332]	; 1d454 <strspn@plt+0x1a73c>
   1d304:	add	r0, pc, r0
   1d308:	add	r1, pc, r1
   1d30c:	add	r3, pc, r3
   1d310:	bl	32b64 <strspn@plt+0x2fe4c>
   1d314:	mvn	r0, #21
   1d318:	b	1d234 <strspn@plt+0x1a51c>
   1d31c:	ldr	r0, [pc, #308]	; 1d458 <strspn@plt+0x1a740>
   1d320:	movw	r2, #4807	; 0x12c7
   1d324:	ldr	r1, [pc, #304]	; 1d45c <strspn@plt+0x1a744>
   1d328:	ldr	r3, [pc, #304]	; 1d460 <strspn@plt+0x1a748>
   1d32c:	add	r0, pc, r0
   1d330:	add	r1, pc, r1
   1d334:	add	r3, pc, r3
   1d338:	bl	32b64 <strspn@plt+0x2fe4c>
   1d33c:	mvn	r0, #21
   1d340:	b	1d234 <strspn@plt+0x1a51c>
   1d344:	ldr	r0, [pc, #280]	; 1d464 <strspn@plt+0x1a74c>
   1d348:	movw	r2, #4809	; 0x12c9
   1d34c:	ldr	r1, [pc, #276]	; 1d468 <strspn@plt+0x1a750>
   1d350:	ldr	r3, [pc, #276]	; 1d46c <strspn@plt+0x1a754>
   1d354:	add	r0, pc, r0
   1d358:	add	r1, pc, r1
   1d35c:	add	r3, pc, r3
   1d360:	bl	32b64 <strspn@plt+0x2fe4c>
   1d364:	mvn	r0, #94	; 0x5e
   1d368:	b	1d234 <strspn@plt+0x1a51c>
   1d36c:	ldr	r0, [pc, #252]	; 1d470 <strspn@plt+0x1a758>
   1d370:	movw	r2, #4804	; 0x12c4
   1d374:	ldr	r1, [pc, #248]	; 1d474 <strspn@plt+0x1a75c>
   1d378:	ldr	r3, [pc, #248]	; 1d478 <strspn@plt+0x1a760>
   1d37c:	add	r0, pc, r0
   1d380:	add	r1, pc, r1
   1d384:	add	r3, pc, r3
   1d388:	bl	32b64 <strspn@plt+0x2fe4c>
   1d38c:	mvn	r0, #21
   1d390:	b	1d234 <strspn@plt+0x1a51c>
   1d394:	ldr	r0, [pc, #224]	; 1d47c <strspn@plt+0x1a764>
   1d398:	movw	r2, #4806	; 0x12c6
   1d39c:	ldr	r1, [pc, #220]	; 1d480 <strspn@plt+0x1a768>
   1d3a0:	ldr	r3, [pc, #220]	; 1d484 <strspn@plt+0x1a76c>
   1d3a4:	add	r0, pc, r0
   1d3a8:	add	r1, pc, r1
   1d3ac:	add	r3, pc, r3
   1d3b0:	bl	32b64 <strspn@plt+0x2fe4c>
   1d3b4:	mvn	r0, #21
   1d3b8:	b	1d234 <strspn@plt+0x1a51c>
   1d3bc:	ldr	r0, [pc, #196]	; 1d488 <strspn@plt+0x1a770>
   1d3c0:	movw	r2, #4805	; 0x12c5
   1d3c4:	ldr	r1, [pc, #192]	; 1d48c <strspn@plt+0x1a774>
   1d3c8:	ldr	r3, [pc, #192]	; 1d490 <strspn@plt+0x1a778>
   1d3cc:	add	r0, pc, r0
   1d3d0:	add	r1, pc, r1
   1d3d4:	add	r3, pc, r3
   1d3d8:	bl	32b64 <strspn@plt+0x2fe4c>
   1d3dc:	mvn	r0, #0
   1d3e0:	b	1d234 <strspn@plt+0x1a51c>
   1d3e4:	ldr	r0, [pc, #168]	; 1d494 <strspn@plt+0x1a77c>
   1d3e8:	movw	r2, #4226	; 0x1082
   1d3ec:	ldr	r1, [pc, #164]	; 1d498 <strspn@plt+0x1a780>
   1d3f0:	ldr	r3, [pc, #164]	; 1d49c <strspn@plt+0x1a784>
   1d3f4:	add	r0, pc, r0
   1d3f8:	add	r1, pc, r1
   1d3fc:	add	r3, pc, r3
   1d400:	bl	32874 <strspn@plt+0x2fb5c>
   1d404:	ldr	r0, [pc, #148]	; 1d4a0 <strspn@plt+0x1a788>
   1d408:	movw	r2, #4227	; 0x1083
   1d40c:	ldr	r1, [pc, #144]	; 1d4a4 <strspn@plt+0x1a78c>
   1d410:	ldr	r3, [pc, #144]	; 1d4a8 <strspn@plt+0x1a790>
   1d414:	add	r0, pc, r0
   1d418:	add	r1, pc, r1
   1d41c:	add	r3, pc, r3
   1d420:	bl	32874 <strspn@plt+0x2fb5c>
   1d424:	ldr	r0, [pc, #128]	; 1d4ac <strspn@plt+0x1a794>
   1d428:	movw	r2, #4231	; 0x1087
   1d42c:	ldr	r1, [pc, #124]	; 1d4b0 <strspn@plt+0x1a798>
   1d430:	ldr	r3, [pc, #124]	; 1d4b4 <strspn@plt+0x1a79c>
   1d434:	add	r0, pc, r0
   1d438:	add	r1, pc, r1
   1d43c:	add	r3, pc, r3
   1d440:	bl	32874 <strspn@plt+0x2fb5c>
   1d444:	andeq	r7, r3, r4, lsr ip
   1d448:	andeq	r0, r0, r8, asr #4
   1d44c:	andeq	ip, r1, ip, ror #22
   1d450:	andeq	ip, r1, ip, lsl #11
   1d454:	andeq	ip, r1, ip, ror #25
   1d458:	andeq	ip, r1, r0, asr #22
   1d45c:	andeq	ip, r1, r4, ror #10
   1d460:	andeq	ip, r1, r4, asr #25
   1d464:	andeq	ip, r1, r4, lsr #22
   1d468:	andeq	ip, r1, ip, lsr r5
   1d46c:	muleq	r1, ip, ip
   1d470:	andeq	r0, r2, r4, ror #23
   1d474:	andeq	ip, r1, r4, lsl r5
   1d478:	andeq	ip, r1, r4, ror ip
   1d47c:	andeq	ip, r1, r8, ror #19
   1d480:	andeq	ip, r1, ip, ror #9
   1d484:	andeq	ip, r1, ip, asr #24
   1d488:	andeq	fp, r1, r0, ror #11
   1d48c:	andeq	ip, r1, r4, asr #9
   1d490:	andeq	ip, r1, r4, lsr #24
   1d494:			; <UNDEFINED> instruction: 0x0001b5b8
   1d498:	muleq	r1, ip, r4
   1d49c:	strheq	ip, [r1], -ip	; <UNPREDICTABLE>
   1d4a0:	andeq	ip, r1, r4, lsl #18
   1d4a4:	andeq	ip, r1, ip, ror r4
   1d4a8:	muleq	r1, ip, r0
   1d4ac:	andeq	ip, r1, r0, ror #20
   1d4b0:	andeq	ip, r1, ip, asr r4
   1d4b4:	andeq	ip, r1, ip, ror r0
   1d4b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4bc:	sub	sp, sp, #76	; 0x4c
   1d4c0:	ldr	r1, [pc, #2564]	; 1decc <strspn@plt+0x1b1b4>
   1d4c4:	subs	r6, r0, #0
   1d4c8:	ldr	r3, [pc, #2560]	; 1ded0 <strspn@plt+0x1b1b8>
   1d4cc:	add	r1, pc, r1
   1d4d0:	str	r1, [sp, #20]
   1d4d4:	ldr	r2, [sp, #20]
   1d4d8:	mov	r1, #0
   1d4dc:	ldr	r3, [r2, r3]
   1d4e0:	str	r1, [sp, #48]	; 0x30
   1d4e4:	str	r1, [sp, #52]	; 0x34
   1d4e8:	str	r3, [sp, #28]
   1d4ec:	ldr	r3, [r3]
   1d4f0:	str	r3, [sp, #68]	; 0x44
   1d4f4:	beq	1de78 <strspn@plt+0x1b160>
   1d4f8:	ldr	r3, [r6, #244]	; 0xf4
   1d4fc:	ldrb	r3, [r3, #3]
   1d500:	cmp	r3, #2
   1d504:	beq	1db28 <strspn@plt+0x1ae10>
   1d508:	ldr	r2, [r6, #264]	; 0x108
   1d50c:	mov	fp, r1
   1d510:	ldr	r3, [r6, #260]	; 0x104
   1d514:	str	r1, [sp, #32]
   1d518:	str	r2, [r6, #268]	; 0x10c
   1d51c:	cmp	r3, #0
   1d520:	mov	r8, #0
   1d524:	str	r8, [sp, #44]	; 0x2c
   1d528:	beq	1d7bc <strspn@plt+0x1aaa4>
   1d52c:	add	r9, sp, #44	; 0x2c
   1d530:	mov	r7, r8
   1d534:	add	r1, sp, #64	; 0x40
   1d538:	add	r2, sp, #56	; 0x38
   1d53c:	str	r1, [sp, #16]
   1d540:	str	r2, [sp, #24]
   1d544:	str	r8, [sp, #36]	; 0x24
   1d548:	ldr	r3, [r6, #244]	; 0xf4
   1d54c:	ldrb	r3, [r3, #3]
   1d550:	cmp	r3, #2
   1d554:	bne	1d680 <strspn@plt+0x1a968>
   1d558:	ldr	r3, [sp, #32]
   1d55c:	cmp	r3, r7
   1d560:	bls	1d7bc <strspn@plt+0x1aaa4>
   1d564:	cmp	r7, #0
   1d568:	streq	r7, [sp, #44]	; 0x2c
   1d56c:	bne	1d7f4 <strspn@plt+0x1aadc>
   1d570:	mov	r2, #8
   1d574:	add	lr, sp, #64	; 0x40
   1d578:	mov	r3, r2
   1d57c:	str	lr, [sp]
   1d580:	mov	r0, r6
   1d584:	mov	r1, r9
   1d588:	bl	148e4 <strspn@plt+0x11bcc>
   1d58c:	cmp	r0, #0
   1d590:	blt	1db1c <strspn@plt+0x1ae04>
   1d594:	ldr	r3, [r6, #244]	; 0xf4
   1d598:	ldr	r1, [sp, #64]	; 0x40
   1d59c:	ldrb	r2, [r3]
   1d5a0:	ldrd	r4, [r1]
   1d5a4:	cmp	r2, #108	; 0x6c
   1d5a8:	revne	r2, r4
   1d5ac:	revne	r1, r5
   1d5b0:	movne	r5, r2
   1d5b4:	movne	r4, r1
   1d5b8:	ldrb	r3, [r3, #3]
   1d5bc:	cmp	r3, #2
   1d5c0:	beq	1d6c0 <strspn@plt+0x1a9a8>
   1d5c4:	mov	r0, r6
   1d5c8:	mov	r1, r9
   1d5cc:	mov	r2, #0
   1d5d0:	add	r3, sp, #56	; 0x38
   1d5d4:	bl	15544 <strspn@plt+0x1282c>
   1d5d8:	cmp	r0, #0
   1d5dc:	blt	1db1c <strspn@plt+0x1ae04>
   1d5e0:	cmp	r5, #0
   1d5e4:	cmpeq	r4, #9
   1d5e8:	mov	sl, #0
   1d5ec:	mvn	r3, #0
   1d5f0:	bhi	1d770 <strspn@plt+0x1aa58>
   1d5f4:	cmp	r4, #9
   1d5f8:	addls	pc, pc, r4, lsl #2
   1d5fc:	b	1d770 <strspn@plt+0x1aa58>
   1d600:	b	1d654 <strspn@plt+0x1a93c>
   1d604:	b	1da80 <strspn@plt+0x1ad68>
   1d608:	b	1da4c <strspn@plt+0x1ad34>
   1d60c:	b	1da18 <strspn@plt+0x1ad00>
   1d610:	b	1d9bc <strspn@plt+0x1aca4>
   1d614:	b	1d944 <strspn@plt+0x1ac2c>
   1d618:	b	1d910 <strspn@plt+0x1abf8>
   1d61c:	b	1d868 <strspn@plt+0x1ab50>
   1d620:	b	1d628 <strspn@plt+0x1a910>
   1d624:	b	1d818 <strspn@plt+0x1ab00>
   1d628:	ldr	r2, [r6, #244]	; 0xf4
   1d62c:	ldrb	r2, [r2, #3]
   1d630:	cmp	r2, #2
   1d634:	beq	1d654 <strspn@plt+0x1a93c>
   1d638:	ldr	r2, [r6, #352]	; 0x160
   1d63c:	cmp	r2, #0
   1d640:	bne	1d654 <strspn@plt+0x1a93c>
   1d644:	ldr	r2, [sp, #56]	; 0x38
   1d648:	ldrb	r1, [r2]
   1d64c:	cmp	r1, #103	; 0x67
   1d650:	beq	1dacc <strspn@plt+0x1adb4>
   1d654:	mvn	r4, #73	; 0x49
   1d658:	mov	r0, sl
   1d65c:	bl	2778 <free@plt>
   1d660:	ldr	r1, [sp, #28]
   1d664:	mov	r0, r4
   1d668:	ldr	r2, [sp, #68]	; 0x44
   1d66c:	ldr	r3, [r1]
   1d670:	cmp	r2, r3
   1d674:	bne	1de74 <strspn@plt+0x1b15c>
   1d678:	add	sp, sp, #76	; 0x4c
   1d67c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d680:	add	r0, sp, #64	; 0x40
   1d684:	mov	r1, r9
   1d688:	str	r0, [sp]
   1d68c:	mov	r2, #8
   1d690:	mov	r0, r6
   1d694:	mov	r3, #1
   1d698:	bl	148e4 <strspn@plt+0x11bcc>
   1d69c:	cmp	r0, #0
   1d6a0:	blt	1db1c <strspn@plt+0x1ae04>
   1d6a4:	ldr	r3, [r6, #244]	; 0xf4
   1d6a8:	mov	r5, #0
   1d6ac:	ldr	r2, [sp, #64]	; 0x40
   1d6b0:	ldrb	r3, [r3, #3]
   1d6b4:	ldrb	r4, [r2]
   1d6b8:	cmp	r3, #2
   1d6bc:	bne	1d5c4 <strspn@plt+0x1a8ac>
   1d6c0:	ldr	r0, [sp, #52]	; 0x34
   1d6c4:	mov	r1, fp
   1d6c8:	add	r0, r0, r8
   1d6cc:	bl	25638 <strspn@plt+0x22920>
   1d6d0:	ldr	ip, [sp, #44]	; 0x2c
   1d6d4:	cmp	r0, ip
   1d6d8:	bcc	1de20 <strspn@plt+0x1b108>
   1d6dc:	add	ip, ip, #7
   1d6e0:	add	r1, sp, #72	; 0x48
   1d6e4:	bic	ip, ip, #7
   1d6e8:	add	r2, sp, #64	; 0x40
   1d6ec:	rsb	sl, ip, r0
   1d6f0:	str	r2, [sp]
   1d6f4:	mov	r0, r6
   1d6f8:	str	ip, [r1, #-12]!
   1d6fc:	mov	r3, sl
   1d700:	mov	r2, #1
   1d704:	str	ip, [sp, #44]	; 0x2c
   1d708:	bl	148e4 <strspn@plt+0x11bcc>
   1d70c:	cmp	r0, #0
   1d710:	blt	1db1c <strspn@plt+0x1ae04>
   1d714:	ldr	ip, [sp, #64]	; 0x40
   1d718:	mov	r1, #0
   1d71c:	mov	r2, sl
   1d720:	mov	r0, ip
   1d724:	str	ip, [sp, #12]
   1d728:	bl	2a78 <memrchr@plt>
   1d72c:	ldr	ip, [sp, #12]
   1d730:	subs	r3, r0, #0
   1d734:	beq	1de20 <strspn@plt+0x1b108>
   1d738:	add	r0, r3, #1
   1d73c:	str	r3, [sp, #12]
   1d740:	rsb	r1, r0, ip
   1d744:	add	r1, r1, sl
   1d748:	bl	288c <__strndup@plt>
   1d74c:	ldr	r3, [sp, #12]
   1d750:	subs	sl, r0, #0
   1d754:	beq	1de28 <strspn@plt+0x1b110>
   1d758:	ldr	r2, [sp, #64]	; 0x40
   1d75c:	cmp	r5, #0
   1d760:	cmpeq	r4, #9
   1d764:	str	sl, [sp, #56]	; 0x38
   1d768:	rsb	r3, r2, r3
   1d76c:	bls	1d5f4 <strspn@plt+0x1a8dc>
   1d770:	ldr	r3, [r6, #244]	; 0xf4
   1d774:	ldrb	r3, [r3, #3]
   1d778:	cmp	r3, #2
   1d77c:	beq	1d79c <strspn@plt+0x1aa84>
   1d780:	mov	r0, r6
   1d784:	mov	r1, r9
   1d788:	mvn	r2, #0
   1d78c:	add	r3, sp, #56	; 0x38
   1d790:	bl	15870 <strspn@plt+0x12b58>
   1d794:	cmp	r0, #0
   1d798:	blt	1db14 <strspn@plt+0x1adfc>
   1d79c:	mov	r0, sl
   1d7a0:	add	r7, r7, #1
   1d7a4:	bl	2778 <free@plt>
   1d7a8:	ldr	r2, [r6, #260]	; 0x104
   1d7ac:	ldr	r3, [sp, #44]	; 0x2c
   1d7b0:	add	r8, r8, fp
   1d7b4:	cmp	r2, r3
   1d7b8:	bhi	1d548 <strspn@plt+0x1a830>
   1d7bc:	ldr	r2, [r6, #332]	; 0x14c
   1d7c0:	ldr	r3, [sp, #48]	; 0x30
   1d7c4:	cmp	r2, r3
   1d7c8:	bne	1db9c <strspn@plt+0x1ae84>
   1d7cc:	ldr	r4, [r6, #244]	; 0xf4
   1d7d0:	ldrb	r3, [r4, #1]
   1d7d4:	sub	r3, r3, #1
   1d7d8:	cmp	r3, #3
   1d7dc:	addls	pc, pc, r3, lsl #2
   1d7e0:	b	1dd44 <strspn@plt+0x1b02c>
   1d7e4:	b	1dddc <strspn@plt+0x1b0c4>
   1d7e8:	b	1ddcc <strspn@plt+0x1b0b4>
   1d7ec:	b	1dd2c <strspn@plt+0x1b014>
   1d7f0:	b	1de04 <strspn@plt+0x1b0ec>
   1d7f4:	ldr	r3, [sp, #52]	; 0x34
   1d7f8:	rsb	r0, fp, r8
   1d7fc:	mov	r1, fp
   1d800:	add	r0, r3, r0
   1d804:	bl	25638 <strspn@plt+0x22920>
   1d808:	add	r0, r0, #7
   1d80c:	bic	r3, r0, #7
   1d810:	str	r3, [sp, #44]	; 0x2c
   1d814:	b	1d570 <strspn@plt+0x1a858>
   1d818:	ldr	r1, [sp, #36]	; 0x24
   1d81c:	cmp	r1, #0
   1d820:	bne	1d654 <strspn@plt+0x1a93c>
   1d824:	ldr	r2, [sp, #56]	; 0x38
   1d828:	ldrb	r1, [r2]
   1d82c:	cmp	r1, #117	; 0x75
   1d830:	bne	1d654 <strspn@plt+0x1a93c>
   1d834:	ldrb	r2, [r2, #1]
   1d838:	cmp	r2, #0
   1d83c:	bne	1d654 <strspn@plt+0x1a93c>
   1d840:	mov	r2, r3
   1d844:	mov	r0, r6
   1d848:	mov	r1, r9
   1d84c:	add	r3, sp, #48	; 0x30
   1d850:	bl	14bb8 <strspn@plt+0x11ea0>
   1d854:	cmp	r0, #0
   1d858:	blt	1d654 <strspn@plt+0x1a93c>
   1d85c:	mov	r2, #1
   1d860:	str	r2, [sp, #36]	; 0x24
   1d864:	b	1d79c <strspn@plt+0x1aa84>
   1d868:	ldr	r2, [r6, #32]
   1d86c:	cmp	r2, #0
   1d870:	bne	1d654 <strspn@plt+0x1a93c>
   1d874:	ldr	r2, [sp, #56]	; 0x38
   1d878:	ldrb	r1, [r2]
   1d87c:	cmp	r1, #115	; 0x73
   1d880:	bne	1d654 <strspn@plt+0x1a93c>
   1d884:	ldrb	r2, [r2, #1]
   1d888:	cmp	r2, #0
   1d88c:	bne	1d654 <strspn@plt+0x1a93c>
   1d890:	ldr	r1, [pc, #1596]	; 1ded4 <strspn@plt+0x1b1bc>
   1d894:	add	ip, r6, #32
   1d898:	ldr	lr, [sp, #20]
   1d89c:	mov	r0, r6
   1d8a0:	mov	r2, r9
   1d8a4:	ldr	r1, [lr, r1]
   1d8a8:	str	ip, [sp]
   1d8ac:	bl	156d4 <strspn@plt+0x129bc>
   1d8b0:	cmp	r0, #0
   1d8b4:	blt	1db14 <strspn@plt+0x1adfc>
   1d8b8:	ldr	r3, [r6, #32]
   1d8bc:	ldrb	r2, [r3]
   1d8c0:	cmp	r2, #58	; 0x3a
   1d8c4:	bne	1d79c <strspn@plt+0x1aa84>
   1d8c8:	ldr	r1, [r6, #4]
   1d8cc:	ldrb	r2, [r1, #24]
   1d8d0:	tst	r2, #4
   1d8d4:	beq	1d79c <strspn@plt+0x1aa84>
   1d8d8:	tst	r2, #1
   1d8dc:	bne	1d79c <strspn@plt+0x1aa84>
   1d8e0:	mov	r2, #392	; 0x188
   1d8e4:	str	r3, [r6, #172]	; 0xac
   1d8e8:	ldrd	r0, [r1, r2]
   1d8ec:	mov	r3, #0
   1d8f0:	ldrd	r4, [r6, #56]	; 0x38
   1d8f4:	mov	r2, #268435456	; 0x10000000
   1d8f8:	and	r3, r3, r1
   1d8fc:	and	r2, r2, r0
   1d900:	orr	r4, r4, r2
   1d904:	orr	r5, r5, r3
   1d908:	strd	r4, [r6, #56]	; 0x38
   1d90c:	b	1d79c <strspn@plt+0x1aa84>
   1d910:	ldr	r2, [r6, #28]
   1d914:	cmp	r2, #0
   1d918:	bne	1d654 <strspn@plt+0x1a93c>
   1d91c:	ldr	r2, [sp, #56]	; 0x38
   1d920:	ldrb	r1, [r2]
   1d924:	cmp	r1, #115	; 0x73
   1d928:	bne	1d654 <strspn@plt+0x1a93c>
   1d92c:	ldrb	r2, [r2, #1]
   1d930:	cmp	r2, #0
   1d934:	bne	1d654 <strspn@plt+0x1a93c>
   1d938:	ldr	r1, [pc, #1428]	; 1ded4 <strspn@plt+0x1b1bc>
   1d93c:	add	ip, r6, #28
   1d940:	b	1dab0 <strspn@plt+0x1ad98>
   1d944:	ldrd	r0, [r6, #8]
   1d948:	orrs	r2, r0, r1
   1d94c:	bne	1d654 <strspn@plt+0x1a93c>
   1d950:	ldr	r2, [r6, #244]	; 0xf4
   1d954:	ldrb	r2, [r2, #3]
   1d958:	cmp	r2, #2
   1d95c:	ldr	r2, [sp, #56]	; 0x38
   1d960:	ldrb	r1, [r2]
   1d964:	beq	1dba4 <strspn@plt+0x1ae8c>
   1d968:	cmp	r1, #117	; 0x75
   1d96c:	bne	1d654 <strspn@plt+0x1a93c>
   1d970:	ldrb	r2, [r2, #1]
   1d974:	cmp	r2, #0
   1d978:	bne	1d654 <strspn@plt+0x1a93c>
   1d97c:	mov	r2, r3
   1d980:	mov	r0, r6
   1d984:	mov	r1, r9
   1d988:	add	r3, sp, #64	; 0x40
   1d98c:	bl	14bb8 <strspn@plt+0x11ea0>
   1d990:	cmp	r0, #0
   1d994:	blt	1db14 <strspn@plt+0x1adfc>
   1d998:	ldr	r1, [sp, #64]	; 0x40
   1d99c:	mov	lr, #0
   1d9a0:	mov	r3, lr
   1d9a4:	str	lr, [r6, #12]
   1d9a8:	mov	r2, r1
   1d9ac:	str	r1, [r6, #8]
   1d9b0:	orrs	r0, r2, r3
   1d9b4:	bne	1d79c <strspn@plt+0x1aa84>
   1d9b8:	b	1d654 <strspn@plt+0x1a93c>
   1d9bc:	ldr	r2, [r6, #36]	; 0x24
   1d9c0:	cmp	r2, #0
   1d9c4:	bne	1d654 <strspn@plt+0x1a93c>
   1d9c8:	ldr	r2, [sp, #56]	; 0x38
   1d9cc:	ldrb	r1, [r2]
   1d9d0:	cmp	r1, #115	; 0x73
   1d9d4:	bne	1d654 <strspn@plt+0x1a93c>
   1d9d8:	ldrb	r2, [r2, #1]
   1d9dc:	cmp	r2, #0
   1d9e0:	bne	1d654 <strspn@plt+0x1a93c>
   1d9e4:	ldr	r1, [pc, #1260]	; 1ded8 <strspn@plt+0x1b1c0>
   1d9e8:	add	ip, r6, #36	; 0x24
   1d9ec:	ldr	lr, [sp, #20]
   1d9f0:	mov	r0, r6
   1d9f4:	mov	r2, r9
   1d9f8:	ldr	r1, [lr, r1]
   1d9fc:	str	ip, [sp]
   1da00:	bl	156d4 <strspn@plt+0x129bc>
   1da04:	cmp	r0, #0
   1da08:	blt	1db14 <strspn@plt+0x1adfc>
   1da0c:	mvn	r3, #0
   1da10:	str	r3, [r6, #44]	; 0x2c
   1da14:	b	1d79c <strspn@plt+0x1aa84>
   1da18:	ldr	r2, [r6, #24]
   1da1c:	cmp	r2, #0
   1da20:	bne	1d654 <strspn@plt+0x1a93c>
   1da24:	ldr	r2, [sp, #56]	; 0x38
   1da28:	ldrb	r1, [r2]
   1da2c:	cmp	r1, #115	; 0x73
   1da30:	bne	1d654 <strspn@plt+0x1a93c>
   1da34:	ldrb	r2, [r2, #1]
   1da38:	cmp	r2, #0
   1da3c:	bne	1d654 <strspn@plt+0x1a93c>
   1da40:	ldr	r1, [pc, #1172]	; 1dedc <strspn@plt+0x1b1c4>
   1da44:	add	ip, r6, #24
   1da48:	b	1dab0 <strspn@plt+0x1ad98>
   1da4c:	ldr	r2, [r6, #20]
   1da50:	cmp	r2, #0
   1da54:	bne	1d654 <strspn@plt+0x1a93c>
   1da58:	ldr	r2, [sp, #56]	; 0x38
   1da5c:	ldrb	r1, [r2]
   1da60:	cmp	r1, #115	; 0x73
   1da64:	bne	1d654 <strspn@plt+0x1a93c>
   1da68:	ldrb	r2, [r2, #1]
   1da6c:	cmp	r2, #0
   1da70:	bne	1d654 <strspn@plt+0x1a93c>
   1da74:	ldr	r1, [pc, #1116]	; 1ded8 <strspn@plt+0x1b1c0>
   1da78:	add	ip, r6, #20
   1da7c:	b	1dab0 <strspn@plt+0x1ad98>
   1da80:	ldr	r2, [r6, #16]
   1da84:	cmp	r2, #0
   1da88:	bne	1d654 <strspn@plt+0x1a93c>
   1da8c:	ldr	r2, [sp, #56]	; 0x38
   1da90:	ldrb	r1, [r2]
   1da94:	cmp	r1, #111	; 0x6f
   1da98:	bne	1d654 <strspn@plt+0x1a93c>
   1da9c:	ldrb	r2, [r2, #1]
   1daa0:	cmp	r2, #0
   1daa4:	bne	1d654 <strspn@plt+0x1a93c>
   1daa8:	ldr	r1, [pc, #1072]	; 1dee0 <strspn@plt+0x1b1c8>
   1daac:	add	ip, r6, #16
   1dab0:	ldr	lr, [sp, #20]
   1dab4:	mov	r0, r6
   1dab8:	mov	r2, r9
   1dabc:	ldr	r1, [lr, r1]
   1dac0:	str	ip, [sp]
   1dac4:	bl	156d4 <strspn@plt+0x129bc>
   1dac8:	b	1d794 <strspn@plt+0x1aa7c>
   1dacc:	ldrb	r2, [r2, #1]
   1dad0:	cmp	r2, #0
   1dad4:	bne	1d654 <strspn@plt+0x1a93c>
   1dad8:	mov	r2, r3
   1dadc:	mov	r0, r6
   1dae0:	mov	r1, r9
   1dae4:	add	r3, sp, #64	; 0x40
   1dae8:	bl	15544 <strspn@plt+0x1282c>
   1daec:	cmp	r0, #0
   1daf0:	blt	1db14 <strspn@plt+0x1adfc>
   1daf4:	ldr	r0, [sp, #64]	; 0x40
   1daf8:	bl	2ac0 <__strdup@plt>
   1dafc:	subs	r4, r0, #0
   1db00:	beq	1de64 <strspn@plt+0x1b14c>
   1db04:	ldr	r0, [r6, #352]	; 0x160
   1db08:	bl	2778 <free@plt>
   1db0c:	str	r4, [r6, #352]	; 0x160
   1db10:	b	1d79c <strspn@plt+0x1aa84>
   1db14:	mov	r4, r0
   1db18:	b	1d658 <strspn@plt+0x1a940>
   1db1c:	mov	r4, r0
   1db20:	mov	sl, #0
   1db24:	b	1d658 <strspn@plt+0x1a940>
   1db28:	ldr	r3, [r6, #260]	; 0x104
   1db2c:	ldr	r0, [r6, #264]	; 0x108
   1db30:	add	r3, r3, #7
   1db34:	bic	r3, r3, #7
   1db38:	add	r0, r0, #16
   1db3c:	add	r0, r0, r3
   1db40:	bl	25610 <strspn@plt+0x228f8>
   1db44:	ldr	r5, [r6, #256]	; 0x100
   1db48:	add	r3, r0, #1
   1db4c:	cmp	r5, r3
   1db50:	bcc	1db9c <strspn@plt+0x1ae84>
   1db54:	sub	r3, r5, #1
   1db58:	ldr	ip, [r6, #248]	; 0xf8
   1db5c:	rsb	r3, r0, r3
   1db60:	adds	r4, ip, r3
   1db64:	bcs	1db9c <strspn@plt+0x1ae84>
   1db68:	ldrb	r3, [ip, r3]
   1db6c:	cmp	r3, #0
   1db70:	subne	r3, r4, #1
   1db74:	subne	r1, ip, #1
   1db78:	bne	1db90 <strspn@plt+0x1ae78>
   1db7c:	b	1dc1c <strspn@plt+0x1af04>
   1db80:	ldrb	r2, [r4]
   1db84:	sub	r3, r3, #1
   1db88:	cmp	r2, #0
   1db8c:	beq	1dc1c <strspn@plt+0x1af04>
   1db90:	cmp	r3, r1
   1db94:	mov	r4, r3
   1db98:	bne	1db80 <strspn@plt+0x1ae68>
   1db9c:	mvn	r4, #73	; 0x49
   1dba0:	b	1d660 <strspn@plt+0x1a948>
   1dba4:	cmp	r1, #116	; 0x74
   1dba8:	bne	1d654 <strspn@plt+0x1a93c>
   1dbac:	ldrb	r2, [r2, #1]
   1dbb0:	cmp	r2, #0
   1dbb4:	bne	1d654 <strspn@plt+0x1a93c>
   1dbb8:	cmp	r3, #8
   1dbbc:	bne	1d654 <strspn@plt+0x1a93c>
   1dbc0:	mov	r2, r3
   1dbc4:	mov	r0, r6
   1dbc8:	add	r3, sp, #64	; 0x40
   1dbcc:	mov	r1, r9
   1dbd0:	str	r3, [sp]
   1dbd4:	mov	r3, r2
   1dbd8:	bl	148e4 <strspn@plt+0x11bcc>
   1dbdc:	cmp	r0, #0
   1dbe0:	blt	1db14 <strspn@plt+0x1adfc>
   1dbe4:	ldr	r2, [r6, #244]	; 0xf4
   1dbe8:	ldr	r3, [sp, #64]	; 0x40
   1dbec:	ldrb	r1, [r2]
   1dbf0:	ldr	r2, [r3]
   1dbf4:	cmp	r1, #108	; 0x6c
   1dbf8:	ldr	r1, [r3, #4]
   1dbfc:	moveq	r0, r2
   1dc00:	revne	r0, r1
   1dc04:	revne	r1, r2
   1dc08:	mov	r2, r0
   1dc0c:	str	r0, [r6, #8]
   1dc10:	mov	r3, r1
   1dc14:	str	r1, [r6, #12]
   1dc18:	b	1d9b0 <strspn@plt+0x1ac98>
   1dc1c:	add	r3, ip, r5
   1dc20:	mvn	r1, r0
   1dc24:	rsb	r3, r4, r3
   1dc28:	add	r0, r4, #1
   1dc2c:	add	r1, r1, r3
   1dc30:	bl	288c <__strndup@plt>
   1dc34:	subs	r5, r0, #0
   1dc38:	beq	1de6c <strspn@plt+0x1b154>
   1dc3c:	ldr	r0, [r6, #352]	; 0x160
   1dc40:	bl	2778 <free@plt>
   1dc44:	ldr	r0, [r6, #248]	; 0xf8
   1dc48:	ldr	r2, [r6, #256]	; 0x100
   1dc4c:	mov	r1, #0
   1dc50:	ldr	r3, [r6, #264]	; 0x108
   1dc54:	add	r2, r0, r2
   1dc58:	str	r5, [r6, #352]	; 0x160
   1dc5c:	rsb	r4, r2, r4
   1dc60:	ldr	r0, [r6, #260]	; 0x104
   1dc64:	add	r3, r4, r3
   1dc68:	str	r3, [r6, #268]	; 0x10c
   1dc6c:	bl	25610 <strspn@plt+0x228f8>
   1dc70:	ldr	r3, [r6, #260]	; 0x104
   1dc74:	subs	fp, r0, #0
   1dc78:	streq	fp, [sp, #32]
   1dc7c:	beq	1d51c <strspn@plt+0x1a804>
   1dc80:	add	r5, sp, #72	; 0x48
   1dc84:	rsb	r3, fp, r3
   1dc88:	add	r2, sp, #64	; 0x40
   1dc8c:	mov	r0, r6
   1dc90:	str	r2, [sp]
   1dc94:	mov	r2, #1
   1dc98:	str	r3, [r5, #-28]!	; 0xffffffe4
   1dc9c:	mov	r3, fp
   1dca0:	mov	r1, r5
   1dca4:	bl	148e4 <strspn@plt+0x11bcc>
   1dca8:	cmp	r0, #0
   1dcac:	blt	1de5c <strspn@plt+0x1b144>
   1dcb0:	ldr	r0, [sp, #64]	; 0x40
   1dcb4:	mov	r1, fp
   1dcb8:	bl	25638 <strspn@plt+0x22920>
   1dcbc:	ldr	r3, [r6, #260]	; 0x104
   1dcc0:	rsb	r2, fp, r3
   1dcc4:	cmp	r0, r2
   1dcc8:	mov	r7, r0
   1dccc:	bcs	1db9c <strspn@plt+0x1ae84>
   1dcd0:	rsb	r4, r0, r3
   1dcd4:	mov	r1, fp
   1dcd8:	mov	r0, r4
   1dcdc:	bl	354b0 <strspn@plt+0x32798>
   1dce0:	cmp	r1, #0
   1dce4:	bne	1db9c <strspn@plt+0x1ae84>
   1dce8:	add	r2, sp, #52	; 0x34
   1dcec:	mov	r1, r5
   1dcf0:	str	r2, [sp]
   1dcf4:	mov	r3, r4
   1dcf8:	mov	r0, r6
   1dcfc:	mov	r2, #1
   1dd00:	str	r7, [sp, #44]	; 0x2c
   1dd04:	bl	148e4 <strspn@plt+0x11bcc>
   1dd08:	cmp	r0, #0
   1dd0c:	blt	1de5c <strspn@plt+0x1b144>
   1dd10:	ldr	r4, [r6, #260]	; 0x104
   1dd14:	mov	r1, fp
   1dd18:	rsb	r0, r7, r4
   1dd1c:	bl	352c4 <strspn@plt+0x325ac>
   1dd20:	mov	r3, r4
   1dd24:	str	r0, [sp, #32]
   1dd28:	b	1d51c <strspn@plt+0x1a804>
   1dd2c:	ldrd	r2, [r6, #8]
   1dd30:	orrs	r1, r2, r3
   1dd34:	beq	1db9c <strspn@plt+0x1ae84>
   1dd38:	ldr	r3, [r6, #36]	; 0x24
   1dd3c:	cmp	r3, #0
   1dd40:	beq	1db9c <strspn@plt+0x1ae84>
   1dd44:	ldr	r0, [r6, #16]
   1dd48:	ldr	r1, [pc, #404]	; 1dee4 <strspn@plt+0x1b1cc>
   1dd4c:	add	r1, pc, r1
   1dd50:	bl	2ac80 <strspn@plt+0x27f68>
   1dd54:	cmp	r0, #0
   1dd58:	bne	1db9c <strspn@plt+0x1ae84>
   1dd5c:	ldr	r5, [pc, #388]	; 1dee8 <strspn@plt+0x1b1d0>
   1dd60:	ldr	r0, [r6, #20]
   1dd64:	add	r5, pc, r5
   1dd68:	mov	r1, r5
   1dd6c:	bl	2ac80 <strspn@plt+0x27f68>
   1dd70:	cmp	r0, #0
   1dd74:	bne	1db9c <strspn@plt+0x1ae84>
   1dd78:	mov	r1, r5
   1dd7c:	ldr	r0, [r6, #32]
   1dd80:	bl	2ac80 <strspn@plt+0x27f68>
   1dd84:	cmp	r0, #0
   1dd88:	bne	1db9c <strspn@plt+0x1ae84>
   1dd8c:	ldr	r2, [r6, #268]	; 0x10c
   1dd90:	str	r2, [r6, #364]	; 0x16c
   1dd94:	ldrb	r3, [r4, #3]
   1dd98:	cmp	r3, #2
   1dd9c:	beq	1de30 <strspn@plt+0x1b118>
   1dda0:	ldrb	r3, [r4, #1]
   1dda4:	cmp	r3, #3
   1dda8:	movne	r4, #0
   1ddac:	bne	1d660 <strspn@plt+0x1a948>
   1ddb0:	ldr	r1, [pc, #308]	; 1deec <strspn@plt+0x1b1d4>
   1ddb4:	mov	r0, r6
   1ddb8:	add	r2, r6, #40	; 0x28
   1ddbc:	mov	r4, #0
   1ddc0:	add	r1, pc, r1
   1ddc4:	bl	1ca50 <strspn@plt+0x19d38>
   1ddc8:	b	1d660 <strspn@plt+0x1a948>
   1ddcc:	ldrd	r2, [r6, #8]
   1ddd0:	orrs	r0, r2, r3
   1ddd4:	bne	1dd44 <strspn@plt+0x1b02c>
   1ddd8:	b	1db9c <strspn@plt+0x1ae84>
   1dddc:	ldr	r0, [r6, #16]
   1dde0:	cmp	r0, #0
   1dde4:	beq	1db9c <strspn@plt+0x1ae84>
   1dde8:	ldr	r3, [r6, #24]
   1ddec:	cmp	r3, #0
   1ddf0:	beq	1db9c <strspn@plt+0x1ae84>
   1ddf4:	ldrd	r2, [r6, #8]
   1ddf8:	orrs	r1, r2, r3
   1ddfc:	beq	1dd48 <strspn@plt+0x1b030>
   1de00:	b	1db9c <strspn@plt+0x1ae84>
   1de04:	ldr	r0, [r6, #16]
   1de08:	cmp	r0, #0
   1de0c:	beq	1db9c <strspn@plt+0x1ae84>
   1de10:	ldr	r3, [r6, #20]
   1de14:	cmp	r3, #0
   1de18:	bne	1dde8 <strspn@plt+0x1b0d0>
   1de1c:	b	1db9c <strspn@plt+0x1ae84>
   1de20:	mvn	r4, #73	; 0x49
   1de24:	b	1db20 <strspn@plt+0x1ae08>
   1de28:	mvn	r4, #11
   1de2c:	b	1db20 <strspn@plt+0x1ae08>
   1de30:	ldr	r1, [r6, #352]	; 0x160
   1de34:	add	r0, r6, #372	; 0x174
   1de38:	add	r3, r6, #376	; 0x178
   1de3c:	str	r0, [sp]
   1de40:	str	r3, [sp, #4]
   1de44:	mov	r0, r6
   1de48:	add	r3, r6, #388	; 0x184
   1de4c:	bl	19e28 <strspn@plt+0x17110>
   1de50:	cmp	r0, #0
   1de54:	ldrge	r4, [r6, #244]	; 0xf4
   1de58:	bge	1dda0 <strspn@plt+0x1b088>
   1de5c:	mov	r4, r0
   1de60:	b	1d660 <strspn@plt+0x1a948>
   1de64:	mvn	r4, #11
   1de68:	b	1d658 <strspn@plt+0x1a940>
   1de6c:	mvn	r4, #11
   1de70:	b	1d660 <strspn@plt+0x1a948>
   1de74:	bl	2838 <__stack_chk_fail@plt>
   1de78:	ldr	r0, [pc, #112]	; 1def0 <strspn@plt+0x1b1d8>
   1de7c:	movw	r2, #5165	; 0x142d
   1de80:	ldr	r1, [pc, #108]	; 1def4 <strspn@plt+0x1b1dc>
   1de84:	ldr	r3, [pc, #108]	; 1def8 <strspn@plt+0x1b1e0>
   1de88:	add	r0, pc, r0
   1de8c:	add	r1, pc, r1
   1de90:	add	r3, pc, r3
   1de94:	bl	32874 <strspn@plt+0x2fb5c>
   1de98:	mov	r4, r0
   1de9c:	mov	r0, sl
   1dea0:	bl	2778 <free@plt>
   1dea4:	mov	r0, r4
   1dea8:	bl	2cb8 <_Unwind_Resume@plt>
   1deac:	mov	r4, r0
   1deb0:	mov	sl, #0
   1deb4:	b	1de9c <strspn@plt+0x1b184>
   1deb8:	b	1deac <strspn@plt+0x1b194>
   1debc:	b	1deac <strspn@plt+0x1b194>
   1dec0:	b	1deac <strspn@plt+0x1b194>
   1dec4:	b	1deac <strspn@plt+0x1b194>
   1dec8:	b	1deac <strspn@plt+0x1b194>
   1decc:	andeq	r7, r3, r8, lsr #17
   1ded0:	andeq	r0, r0, r8, asr #4
   1ded4:	andeq	r0, r0, r8, asr r2
   1ded8:	andeq	r0, r0, r4, ror #4
   1dedc:	andeq	r0, r0, r4, asr r2
   1dee0:	andeq	r0, r0, ip, asr #4
   1dee4:	andeq	r9, r1, r4, asr r2
   1dee8:	andeq	r9, r1, r8, asr r2
   1deec:	andeq	sp, r1, r0, lsl #27
   1def0:	ldrdeq	r0, [r2], -r8
   1def4:	andeq	fp, r1, r8, lsl #20
   1def8:	andeq	fp, r1, r0, lsr r8
   1defc:	ldr	ip, [pc, #296]	; 1e02c <strspn@plt+0x1b314>
   1df00:	push	{r4, r5, r6, r7, r8, r9, lr}
   1df04:	add	ip, pc, ip
   1df08:	ldr	r6, [pc, #288]	; 1e030 <strspn@plt+0x1b318>
   1df0c:	sub	sp, sp, #44	; 0x2c
   1df10:	mov	lr, #0
   1df14:	mov	r5, r1
   1df18:	ldr	r7, [sp, #80]	; 0x50
   1df1c:	mov	r4, r2
   1df20:	ldr	r6, [ip, r6]
   1df24:	ldr	r9, [sp, #72]	; 0x48
   1df28:	ldr	r8, [sp, #76]	; 0x4c
   1df2c:	str	r3, [sp, #8]
   1df30:	mov	r3, r1
   1df34:	ldr	ip, [r6]
   1df38:	str	r7, [sp, #20]
   1df3c:	str	lr, [sp, #24]
   1df40:	add	lr, sp, #32
   1df44:	str	r9, [sp, #12]
   1df48:	str	r8, [sp, #16]
   1df4c:	str	r2, [sp]
   1df50:	str	r2, [sp, #4]
   1df54:	str	lr, [sp, #28]
   1df58:	str	ip, [sp, #36]	; 0x24
   1df5c:	ldr	r7, [sp, #84]	; 0x54
   1df60:	bl	16250 <strspn@plt+0x13538>
   1df64:	cmp	r0, #0
   1df68:	blt	1dfd0 <strspn@plt+0x1b2b8>
   1df6c:	ldr	ip, [sp, #32]
   1df70:	movw	r2, #65520	; 0xfff0
   1df74:	movt	r2, #65535	; 0xffff
   1df78:	ldr	r3, [ip, #260]	; 0x104
   1df7c:	add	r3, r3, #7
   1df80:	bic	r3, r3, #7
   1df84:	rsb	r2, r3, r2
   1df88:	adds	r2, r2, r4
   1df8c:	bne	1dfe8 <strspn@plt+0x1b2d0>
   1df90:	mov	r2, #1
   1df94:	str	r4, [ip, #416]	; 0x1a0
   1df98:	add	r3, ip, #412	; 0x19c
   1df9c:	str	r5, [ip, #412]	; 0x19c
   1dfa0:	str	r2, [ip, #428]	; 0x1ac
   1dfa4:	mov	r0, ip
   1dfa8:	str	r3, [ip, #408]	; 0x198
   1dfac:	bl	1d4b8 <strspn@plt+0x1a7a0>
   1dfb0:	subs	r4, r0, #0
   1dfb4:	blt	1e018 <strspn@plt+0x1b300>
   1dfb8:	ldr	r3, [sp, #32]
   1dfbc:	mov	r0, #0
   1dfc0:	ldrb	r2, [r3, #240]	; 0xf0
   1dfc4:	orr	r2, r2, #40	; 0x28
   1dfc8:	strb	r2, [r3, #240]	; 0xf0
   1dfcc:	str	r3, [r7]
   1dfd0:	ldr	r2, [sp, #36]	; 0x24
   1dfd4:	ldr	r3, [r6]
   1dfd8:	cmp	r2, r3
   1dfdc:	bne	1e028 <strspn@plt+0x1b310>
   1dfe0:	add	sp, sp, #44	; 0x2c
   1dfe4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1dfe8:	ldrb	r1, [ip, #308]	; 0x134
   1dfec:	add	r3, r3, #16
   1dff0:	add	r3, r5, r3
   1dff4:	str	r2, [ip, #284]	; 0x11c
   1dff8:	str	r3, [ip, #276]	; 0x114
   1dffc:	orr	r2, r1, #4
   1e000:	mov	r3, #1
   1e004:	strb	r2, [ip, #308]	; 0x134
   1e008:	str	r3, [ip, #316]	; 0x13c
   1e00c:	mvn	r3, #0
   1e010:	str	r3, [ip, #304]	; 0x130
   1e014:	b	1df90 <strspn@plt+0x1b278>
   1e018:	ldr	r0, [sp, #32]
   1e01c:	bl	14d44 <strspn@plt+0x1202c>
   1e020:	mov	r0, r4
   1e024:	b	1dfd0 <strspn@plt+0x1b2b8>
   1e028:	bl	2838 <__stack_chk_fail@plt>
   1e02c:	andeq	r6, r3, r0, ror lr
   1e030:	andeq	r0, r0, r8, asr #4
   1e034:	ldr	r3, [pc, #232]	; 1e124 <strspn@plt+0x1b40c>
   1e038:	ldr	r2, [pc, #232]	; 1e128 <strspn@plt+0x1b410>
   1e03c:	add	r3, pc, r3
   1e040:	push	{r4, r5, r6, r7, lr}
   1e044:	subs	r5, r0, #0
   1e048:	ldr	r7, [r3, r2]
   1e04c:	sub	sp, sp, #12
   1e050:	mov	r4, r1
   1e054:	ldr	r3, [r7]
   1e058:	str	r3, [sp, #4]
   1e05c:	beq	1e104 <strspn@plt+0x1b3ec>
   1e060:	cmp	r1, #0
   1e064:	beq	1e0e4 <strspn@plt+0x1b3cc>
   1e068:	ldr	r2, [pc, #188]	; 1e12c <strspn@plt+0x1b414>
   1e06c:	mov	r1, #97	; 0x61
   1e070:	add	r2, pc, r2
   1e074:	bl	1b92c <strspn@plt+0x18c14>
   1e078:	cmp	r0, #0
   1e07c:	bgt	1e09c <strspn@plt+0x1b384>
   1e080:	b	1e0b4 <strspn@plt+0x1b39c>
   1e084:	beq	1e0cc <strspn@plt+0x1b3b4>
   1e088:	mov	r0, r4
   1e08c:	ldr	r1, [sp]
   1e090:	bl	32330 <strspn@plt+0x2f618>
   1e094:	cmp	r0, #0
   1e098:	blt	1e0b4 <strspn@plt+0x1b39c>
   1e09c:	mov	r0, r5
   1e0a0:	mov	r1, #115	; 0x73
   1e0a4:	mov	r2, sp
   1e0a8:	bl	1ab14 <strspn@plt+0x17dfc>
   1e0ac:	cmp	r0, #0
   1e0b0:	bge	1e084 <strspn@plt+0x1b36c>
   1e0b4:	ldr	r2, [sp, #4]
   1e0b8:	ldr	r3, [r7]
   1e0bc:	cmp	r2, r3
   1e0c0:	bne	1e0e0 <strspn@plt+0x1b3c8>
   1e0c4:	add	sp, sp, #12
   1e0c8:	pop	{r4, r5, r6, r7, pc}
   1e0cc:	mov	r0, r5
   1e0d0:	bl	1b354 <strspn@plt+0x1863c>
   1e0d4:	cmp	r0, #0
   1e0d8:	movge	r0, #1
   1e0dc:	b	1e0b4 <strspn@plt+0x1b39c>
   1e0e0:	bl	2838 <__stack_chk_fail@plt>
   1e0e4:	ldr	r0, [pc, #68]	; 1e130 <strspn@plt+0x1b418>
   1e0e8:	movw	r2, #5566	; 0x15be
   1e0ec:	ldr	r1, [pc, #64]	; 1e134 <strspn@plt+0x1b41c>
   1e0f0:	ldr	r3, [pc, #64]	; 1e138 <strspn@plt+0x1b420>
   1e0f4:	add	r0, pc, r0
   1e0f8:	add	r1, pc, r1
   1e0fc:	add	r3, pc, r3
   1e100:	bl	32874 <strspn@plt+0x2fb5c>
   1e104:	ldr	r0, [pc, #48]	; 1e13c <strspn@plt+0x1b424>
   1e108:	movw	r2, #5565	; 0x15bd
   1e10c:	ldr	r1, [pc, #44]	; 1e140 <strspn@plt+0x1b428>
   1e110:	ldr	r3, [pc, #44]	; 1e144 <strspn@plt+0x1b42c>
   1e114:	add	r0, pc, r0
   1e118:	add	r1, pc, r1
   1e11c:	add	r3, pc, r3
   1e120:	bl	32874 <strspn@plt+0x2fb5c>
   1e124:	andeq	r6, r3, r8, lsr sp
   1e128:	andeq	r0, r0, r8, asr #4
   1e12c:	ldrdeq	sp, [r1], -r0
   1e130:	strdeq	fp, [r1], -r0
   1e134:	muleq	r1, ip, r7
   1e138:	andeq	fp, r1, r0, asr #10
   1e13c:	andeq	pc, r1, ip, asr #28
   1e140:	andeq	fp, r1, ip, ror r7
   1e144:	andeq	fp, r1, r0, lsr #10
   1e148:	ldr	r3, [pc, #256]	; 1e250 <strspn@plt+0x1b538>
   1e14c:	subs	ip, r0, #0
   1e150:	ldr	r2, [pc, #252]	; 1e254 <strspn@plt+0x1b53c>
   1e154:	add	r3, pc, r3
   1e158:	push	{r4, r5, r6, lr}
   1e15c:	sub	sp, sp, #8
   1e160:	ldr	r4, [r3, r2]
   1e164:	mov	r5, r1
   1e168:	mov	r1, #0
   1e16c:	str	r1, [sp]
   1e170:	ldr	r3, [r4]
   1e174:	str	r3, [sp, #4]
   1e178:	beq	1e228 <strspn@plt+0x1b510>
   1e17c:	ldrb	r3, [ip, #240]	; 0xf0
   1e180:	tst	r3, #1
   1e184:	beq	1e200 <strspn@plt+0x1b4e8>
   1e188:	cmp	r5, #0
   1e18c:	beq	1e1d8 <strspn@plt+0x1b4c0>
   1e190:	mov	r1, sp
   1e194:	bl	1e034 <strspn@plt+0x1b31c>
   1e198:	subs	r6, r0, #0
   1e19c:	ble	1e1c4 <strspn@plt+0x1b4ac>
   1e1a0:	ldr	r3, [sp]
   1e1a4:	mov	r0, #1
   1e1a8:	str	r3, [r5]
   1e1ac:	ldr	r2, [sp, #4]
   1e1b0:	ldr	r3, [r4]
   1e1b4:	cmp	r2, r3
   1e1b8:	bne	1e1d4 <strspn@plt+0x1b4bc>
   1e1bc:	add	sp, sp, #8
   1e1c0:	pop	{r4, r5, r6, pc}
   1e1c4:	ldr	r0, [sp]
   1e1c8:	bl	320f4 <strspn@plt+0x2f3dc>
   1e1cc:	mov	r0, r6
   1e1d0:	b	1e1ac <strspn@plt+0x1b494>
   1e1d4:	bl	2838 <__stack_chk_fail@plt>
   1e1d8:	ldr	r0, [pc, #120]	; 1e258 <strspn@plt+0x1b540>
   1e1dc:	movw	r2, #5599	; 0x15df
   1e1e0:	ldr	r1, [pc, #116]	; 1e25c <strspn@plt+0x1b544>
   1e1e4:	ldr	r3, [pc, #116]	; 1e260 <strspn@plt+0x1b548>
   1e1e8:	add	r0, pc, r0
   1e1ec:	add	r1, pc, r1
   1e1f0:	add	r3, pc, r3
   1e1f4:	bl	32b64 <strspn@plt+0x2fe4c>
   1e1f8:	mvn	r0, #21
   1e1fc:	b	1e1ac <strspn@plt+0x1b494>
   1e200:	ldr	r0, [pc, #92]	; 1e264 <strspn@plt+0x1b54c>
   1e204:	movw	r2, #5598	; 0x15de
   1e208:	ldr	r1, [pc, #88]	; 1e268 <strspn@plt+0x1b550>
   1e20c:	ldr	r3, [pc, #88]	; 1e26c <strspn@plt+0x1b554>
   1e210:	add	r0, pc, r0
   1e214:	add	r1, pc, r1
   1e218:	add	r3, pc, r3
   1e21c:	bl	32b64 <strspn@plt+0x2fe4c>
   1e220:	mvn	r0, #0
   1e224:	b	1e1ac <strspn@plt+0x1b494>
   1e228:	ldr	r0, [pc, #64]	; 1e270 <strspn@plt+0x1b558>
   1e22c:	movw	r2, #5597	; 0x15dd
   1e230:	ldr	r1, [pc, #60]	; 1e274 <strspn@plt+0x1b55c>
   1e234:	ldr	r3, [pc, #60]	; 1e278 <strspn@plt+0x1b560>
   1e238:	add	r0, pc, r0
   1e23c:	add	r1, pc, r1
   1e240:	add	r3, pc, r3
   1e244:	bl	32b64 <strspn@plt+0x2fe4c>
   1e248:	mvn	r0, #21
   1e24c:	b	1e1ac <strspn@plt+0x1b494>
   1e250:	andeq	r6, r3, r0, lsr #24
   1e254:	andeq	r0, r0, r8, asr #4
   1e258:	strdeq	fp, [r1], -ip
   1e25c:	andeq	fp, r1, r8, lsr #13
   1e260:	andeq	fp, r1, ip, ror #27
   1e264:	muleq	r1, ip, r7
   1e268:	andeq	fp, r1, r0, lsl #13
   1e26c:	andeq	fp, r1, r4, asr #27
   1e270:	andeq	pc, r1, r8, lsr #26
   1e274:	andeq	fp, r1, r8, asr r6
   1e278:	muleq	r1, ip, sp
   1e27c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e280:	sub	sp, sp, #68	; 0x44
   1e284:	ldr	lr, [pc, #476]	; 1e468 <strspn@plt+0x1b750>
   1e288:	subs	r8, r0, #0
   1e28c:	ldr	ip, [pc, #472]	; 1e46c <strspn@plt+0x1b754>
   1e290:	add	lr, pc, lr
   1e294:	str	r3, [sp, #20]
   1e298:	str	r1, [sp, #8]
   1e29c:	str	r2, [sp, #16]
   1e2a0:	mov	r3, lr
   1e2a4:	ldr	ip, [lr, ip]
   1e2a8:	ldr	r3, [ip]
   1e2ac:	str	ip, [sp, #12]
   1e2b0:	str	r3, [sp, #60]	; 0x3c
   1e2b4:	beq	1e448 <strspn@plt+0x1b730>
   1e2b8:	ldr	ip, [sp, #16]
   1e2bc:	cmp	ip, #0
   1e2c0:	beq	1e428 <strspn@plt+0x1b710>
   1e2c4:	ldr	ip, [sp, #20]
   1e2c8:	cmp	ip, #0
   1e2cc:	beq	1e404 <strspn@plt+0x1b6ec>
   1e2d0:	mov	r1, #1
   1e2d4:	bl	1c94c <strspn@plt+0x19c34>
   1e2d8:	cmp	r0, #0
   1e2dc:	blt	1e3b4 <strspn@plt+0x1b69c>
   1e2e0:	ldr	r4, [pc, #392]	; 1e470 <strspn@plt+0x1b758>
   1e2e4:	add	sl, sp, #27
   1e2e8:	ldr	ip, [pc, #388]	; 1e474 <strspn@plt+0x1b75c>
   1e2ec:	add	r9, sp, #28
   1e2f0:	add	r4, pc, r4
   1e2f4:	add	r5, sp, #40	; 0x28
   1e2f8:	add	r7, sp, #44	; 0x2c
   1e2fc:	mov	r6, #0
   1e300:	add	ip, pc, ip
   1e304:	str	ip, [sp, #4]
   1e308:	mov	r0, r8
   1e30c:	mov	r1, sl
   1e310:	mov	r2, r9
   1e314:	bl	1b4e4 <strspn@plt+0x187cc>
   1e318:	cmp	r0, #0
   1e31c:	blt	1e3b4 <strspn@plt+0x1b69c>
   1e320:	beq	1e3d0 <strspn@plt+0x1b6b8>
   1e324:	ldrb	fp, [sp, #27]
   1e328:	add	r3, sp, #32
   1e32c:	mov	ip, r9
   1e330:	ldm	r4, {r0, r1, r2}
   1e334:	stm	r3, {r0, r1, r2}
   1e338:	ldr	r2, [ip, #4]!
   1e33c:	cmp	r2, fp
   1e340:	beq	1e374 <strspn@plt+0x1b65c>
   1e344:	cmp	ip, r5
   1e348:	bne	1e330 <strspn@plt+0x1b618>
   1e34c:	cmp	fp, #97	; 0x61
   1e350:	bne	1e3d0 <strspn@plt+0x1b6b8>
   1e354:	ldr	ip, [sp, #4]
   1e358:	ldm	ip, {r0, r1, r2, r3}
   1e35c:	stm	r7, {r0, r1, r2, r3}
   1e360:	mov	r0, r7
   1e364:	ldr	r1, [sp, #28]
   1e368:	bl	32024 <strspn@plt+0x2f30c>
   1e36c:	cmp	r0, #0
   1e370:	beq	1e3d0 <strspn@plt+0x1b6b8>
   1e374:	ldr	ip, [sp, #8]
   1e378:	cmp	r6, ip
   1e37c:	beq	1e3d8 <strspn@plt+0x1b6c0>
   1e380:	mov	r0, r8
   1e384:	mov	r1, #0
   1e388:	bl	1cb68 <strspn@plt+0x19e50>
   1e38c:	cmp	r0, #0
   1e390:	blt	1e3b4 <strspn@plt+0x1b69c>
   1e394:	add	r6, r6, #1
   1e398:	b	1e308 <strspn@plt+0x1b5f0>
   1e39c:	ldr	r1, [sp, #20]
   1e3a0:	bl	1e148 <strspn@plt+0x1b430>
   1e3a4:	cmp	r0, #0
   1e3a8:	ldrge	ip, [sp, #16]
   1e3ac:	movge	r0, #0
   1e3b0:	strge	r0, [ip]
   1e3b4:	ldr	ip, [sp, #12]
   1e3b8:	ldr	r2, [sp, #60]	; 0x3c
   1e3bc:	ldr	r3, [ip]
   1e3c0:	cmp	r2, r3
   1e3c4:	bne	1e424 <strspn@plt+0x1b70c>
   1e3c8:	add	sp, sp, #68	; 0x44
   1e3cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3d0:	mvn	r0, #5
   1e3d4:	b	1e3b4 <strspn@plt+0x1b69c>
   1e3d8:	cmp	fp, #97	; 0x61
   1e3dc:	mov	r0, r8
   1e3e0:	beq	1e39c <strspn@plt+0x1b684>
   1e3e4:	mov	r1, fp
   1e3e8:	ldr	r2, [sp, #16]
   1e3ec:	bl	1ab14 <strspn@plt+0x17dfc>
   1e3f0:	cmp	r0, #0
   1e3f4:	ldrge	ip, [sp, #20]
   1e3f8:	movge	r0, #0
   1e3fc:	strge	r0, [ip]
   1e400:	b	1e3b4 <strspn@plt+0x1b69c>
   1e404:	ldr	r0, [pc, #108]	; 1e478 <strspn@plt+0x1b760>
   1e408:	movw	r2, #5619	; 0x15f3
   1e40c:	ldr	r1, [pc, #104]	; 1e47c <strspn@plt+0x1b764>
   1e410:	ldr	r3, [pc, #104]	; 1e480 <strspn@plt+0x1b768>
   1e414:	add	r0, pc, r0
   1e418:	add	r1, pc, r1
   1e41c:	add	r3, pc, r3
   1e420:	bl	32874 <strspn@plt+0x2fb5c>
   1e424:	bl	2838 <__stack_chk_fail@plt>
   1e428:	ldr	r0, [pc, #84]	; 1e484 <strspn@plt+0x1b76c>
   1e42c:	movw	r2, #5618	; 0x15f2
   1e430:	ldr	r1, [pc, #80]	; 1e488 <strspn@plt+0x1b770>
   1e434:	ldr	r3, [pc, #80]	; 1e48c <strspn@plt+0x1b774>
   1e438:	add	r0, pc, r0
   1e43c:	add	r1, pc, r1
   1e440:	add	r3, pc, r3
   1e444:	bl	32874 <strspn@plt+0x2fb5c>
   1e448:	ldr	r0, [pc, #64]	; 1e490 <strspn@plt+0x1b778>
   1e44c:	movw	r2, #5617	; 0x15f1
   1e450:	ldr	r1, [pc, #60]	; 1e494 <strspn@plt+0x1b77c>
   1e454:	ldr	r3, [pc, #60]	; 1e498 <strspn@plt+0x1b780>
   1e458:	add	r0, pc, r0
   1e45c:	add	r1, pc, r1
   1e460:	add	r3, pc, r3
   1e464:	bl	32874 <strspn@plt+0x2fb5c>
   1e468:	andeq	r6, r3, r4, ror #21
   1e46c:	andeq	r0, r0, r8, asr #4
   1e470:	andeq	fp, r1, r4, ror r0
   1e474:	andeq	r6, r3, r8, ror sp
   1e478:	andeq	fp, r1, r8, ror #21
   1e47c:	andeq	fp, r1, ip, ror r4
   1e480:	strdeq	fp, [r1], -r0
   1e484:	andeq	fp, r1, r0, asr #21
   1e488:	andeq	fp, r1, r8, asr r4
   1e48c:	andeq	fp, r1, ip, asr #3
   1e490:	andeq	pc, r1, r8, lsl #22
   1e494:	andeq	fp, r1, r8, lsr r4
   1e498:	andeq	fp, r1, ip, lsr #3
   1e49c:	cmp	r0, #0
   1e4a0:	push	{r3, lr}
   1e4a4:	beq	1e4cc <strspn@plt+0x1b7b4>
   1e4a8:	ldr	r3, [r0, #244]	; 0xf4
   1e4ac:	ldrb	r3, [r3, #1]
   1e4b0:	cmp	r3, #3
   1e4b4:	beq	1e4c0 <strspn@plt+0x1b7a8>
   1e4b8:	mov	r0, #0
   1e4bc:	pop	{r3, pc}
   1e4c0:	add	r0, r0, #36	; 0x24
   1e4c4:	pop	{r3, lr}
   1e4c8:	b	caf8 <strspn@plt+0x9de0>
   1e4cc:	ldr	r0, [pc, #32]	; 1e4f4 <strspn@plt+0x1b7dc>
   1e4d0:	movw	r2, #5665	; 0x1621
   1e4d4:	ldr	r1, [pc, #28]	; 1e4f8 <strspn@plt+0x1b7e0>
   1e4d8:	ldr	r3, [pc, #28]	; 1e4fc <strspn@plt+0x1b7e4>
   1e4dc:	add	r0, pc, r0
   1e4e0:	add	r1, pc, r1
   1e4e4:	add	r3, pc, r3
   1e4e8:	bl	32b64 <strspn@plt+0x2fe4c>
   1e4ec:	mov	r0, #22
   1e4f0:	pop	{r3, pc}
   1e4f4:	andeq	pc, r1, r4, lsl #21
   1e4f8:			; <UNDEFINED> instruction: 0x0001b3b4
   1e4fc:			; <UNDEFINED> instruction: 0x0001b1b4
   1e500:	push	{r4, lr}
   1e504:	subs	r4, r0, #0
   1e508:	beq	1e538 <strspn@plt+0x1b820>
   1e50c:	cmp	r1, #0
   1e510:	addne	r0, r4, #340	; 0x154
   1e514:	beq	1e530 <strspn@plt+0x1b818>
   1e518:	ldr	r0, [r0, #12]
   1e51c:	cmp	r0, #0
   1e520:	popne	{r4, pc}
   1e524:	ldr	r0, [pc, #52]	; 1e560 <strspn@plt+0x1b848>
   1e528:	add	r0, pc, r0
   1e52c:	pop	{r4, pc}
   1e530:	bl	14720 <strspn@plt+0x11a08>
   1e534:	b	1e518 <strspn@plt+0x1b800>
   1e538:	ldr	r0, [pc, #36]	; 1e564 <strspn@plt+0x1b84c>
   1e53c:	movw	r2, #5676	; 0x162c
   1e540:	ldr	r1, [pc, #32]	; 1e568 <strspn@plt+0x1b850>
   1e544:	ldr	r3, [pc, #32]	; 1e56c <strspn@plt+0x1b854>
   1e548:	add	r0, pc, r0
   1e54c:	add	r1, pc, r1
   1e550:	add	r3, pc, r3
   1e554:	bl	32b64 <strspn@plt+0x2fe4c>
   1e558:	mov	r0, r4
   1e55c:	pop	{r4, pc}
   1e560:	andeq	sl, r1, r0, lsr r3
   1e564:	andeq	pc, r1, r8, lsl sl	; <UNPREDICTABLE>
   1e568:	andeq	fp, r1, r8, asr #6
   1e56c:	ldrdeq	fp, [r1], -r8
   1e570:	ldr	r3, [pc, #564]	; 1e7ac <strspn@plt+0x1ba94>
   1e574:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e578:	subs	r6, r0, #0
   1e57c:	ldr	r0, [pc, #556]	; 1e7b0 <strspn@plt+0x1ba98>
   1e580:	add	r3, pc, r3
   1e584:	sub	sp, sp, #28
   1e588:	mov	r4, r1
   1e58c:	mov	r9, r2
   1e590:	ldr	sl, [r3, r0]
   1e594:	ldr	r3, [sl]
   1e598:	str	r3, [sp, #20]
   1e59c:	beq	1e6ec <strspn@plt+0x1b9d4>
   1e5a0:	cmp	r1, #0
   1e5a4:	beq	1e784 <strspn@plt+0x1ba6c>
   1e5a8:	ldrb	r5, [r6, #240]	; 0xf0
   1e5ac:	ands	r5, r5, #1
   1e5b0:	bne	1e75c <strspn@plt+0x1ba44>
   1e5b4:	ldrb	r3, [r1, #240]	; 0xf0
   1e5b8:	tst	r3, #1
   1e5bc:	addne	r8, sp, #3
   1e5c0:	addne	r7, sp, #4
   1e5c4:	addne	fp, sp, #8
   1e5c8:	beq	1e714 <strspn@plt+0x1b9fc>
   1e5cc:	mov	r0, r4
   1e5d0:	mov	r1, r8
   1e5d4:	mov	r2, r7
   1e5d8:	bl	1b4e4 <strspn@plt+0x187cc>
   1e5dc:	cmp	r0, #0
   1e5e0:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e5e4:	beq	1e6d8 <strspn@plt+0x1b9c0>
   1e5e8:	ldrb	r5, [sp, #3]
   1e5ec:	mov	r0, r5
   1e5f0:	bl	209f0 <strspn@plt+0x1dcd8>
   1e5f4:	mov	r1, r5
   1e5f8:	cmp	r0, #0
   1e5fc:	mov	r0, r4
   1e600:	beq	1e674 <strspn@plt+0x1b95c>
   1e604:	ldr	r2, [sp, #4]
   1e608:	bl	1b92c <strspn@plt+0x18c14>
   1e60c:	cmp	r0, #0
   1e610:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e614:	mov	r0, r6
   1e618:	ldrb	r1, [sp, #3]
   1e61c:	ldr	r2, [sp, #4]
   1e620:	bl	184b0 <strspn@plt+0x15798>
   1e624:	cmp	r0, #0
   1e628:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e62c:	mov	r0, r6
   1e630:	mov	r1, r4
   1e634:	mov	r2, #1
   1e638:	bl	1e570 <strspn@plt+0x1b858>
   1e63c:	cmp	r0, #0
   1e640:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e644:	mov	r0, r6
   1e648:	bl	18dcc <strspn@plt+0x160b4>
   1e64c:	cmp	r0, #0
   1e650:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e654:	mov	r0, r4
   1e658:	bl	1b354 <strspn@plt+0x1863c>
   1e65c:	cmp	r0, #0
   1e660:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e664:	cmp	r9, #0
   1e668:	beq	1e6e0 <strspn@plt+0x1b9c8>
   1e66c:	mov	r5, #1
   1e670:	b	1e5cc <strspn@plt+0x1b8b4>
   1e674:	mov	r2, fp
   1e678:	bl	1ab14 <strspn@plt+0x17dfc>
   1e67c:	cmp	r0, #0
   1e680:	blt	1e6c0 <strspn@plt+0x1b9a8>
   1e684:	beq	1e73c <strspn@plt+0x1ba24>
   1e688:	ldrb	r1, [sp, #3]
   1e68c:	mov	r0, r6
   1e690:	and	r3, r1, #247	; 0xf7
   1e694:	cmp	r3, #103	; 0x67
   1e698:	beq	1e6b0 <strspn@plt+0x1b998>
   1e69c:	cmp	r1, #115	; 0x73
   1e6a0:	beq	1e6b0 <strspn@plt+0x1b998>
   1e6a4:	mov	r2, fp
   1e6a8:	bl	184a8 <strspn@plt+0x15790>
   1e6ac:	b	1e6b8 <strspn@plt+0x1b9a0>
   1e6b0:	ldr	r2, [sp, #8]
   1e6b4:	bl	184a8 <strspn@plt+0x15790>
   1e6b8:	cmp	r0, #0
   1e6bc:	bge	1e664 <strspn@plt+0x1b94c>
   1e6c0:	ldr	r2, [sp, #20]
   1e6c4:	ldr	r3, [sl]
   1e6c8:	cmp	r2, r3
   1e6cc:	bne	1e6e8 <strspn@plt+0x1b9d0>
   1e6d0:	add	sp, sp, #28
   1e6d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e6d8:	mov	r0, r5
   1e6dc:	b	1e6c0 <strspn@plt+0x1b9a8>
   1e6e0:	mov	r0, #1
   1e6e4:	b	1e6c0 <strspn@plt+0x1b9a8>
   1e6e8:	bl	2838 <__stack_chk_fail@plt>
   1e6ec:	ldr	r0, [pc, #192]	; 1e7b4 <strspn@plt+0x1ba9c>
   1e6f0:	movw	r2, #5698	; 0x1642
   1e6f4:	ldr	r1, [pc, #188]	; 1e7b8 <strspn@plt+0x1baa0>
   1e6f8:	ldr	r3, [pc, #188]	; 1e7bc <strspn@plt+0x1baa4>
   1e6fc:	add	r0, pc, r0
   1e700:	add	r1, pc, r1
   1e704:	add	r3, pc, r3
   1e708:	bl	32b64 <strspn@plt+0x2fe4c>
   1e70c:	mvn	r0, #21
   1e710:	b	1e6c0 <strspn@plt+0x1b9a8>
   1e714:	ldr	r0, [pc, #164]	; 1e7c0 <strspn@plt+0x1baa8>
   1e718:	movw	r2, #5701	; 0x1645
   1e71c:	ldr	r1, [pc, #160]	; 1e7c4 <strspn@plt+0x1baac>
   1e720:	ldr	r3, [pc, #160]	; 1e7c8 <strspn@plt+0x1bab0>
   1e724:	add	r0, pc, r0
   1e728:	add	r1, pc, r1
   1e72c:	add	r3, pc, r3
   1e730:	bl	32b64 <strspn@plt+0x2fe4c>
   1e734:	mvn	r0, #0
   1e738:	b	1e6c0 <strspn@plt+0x1b9a8>
   1e73c:	ldr	r0, [pc, #136]	; 1e7cc <strspn@plt+0x1bab4>
   1e740:	movw	r2, #5756	; 0x167c
   1e744:	ldr	r1, [pc, #132]	; 1e7d0 <strspn@plt+0x1bab8>
   1e748:	ldr	r3, [pc, #132]	; 1e7d4 <strspn@plt+0x1babc>
   1e74c:	add	r0, pc, r0
   1e750:	add	r1, pc, r1
   1e754:	add	r3, pc, r3
   1e758:	bl	32874 <strspn@plt+0x2fb5c>
   1e75c:	ldr	r0, [pc, #116]	; 1e7d8 <strspn@plt+0x1bac0>
   1e760:	movw	r2, #5700	; 0x1644
   1e764:	ldr	r1, [pc, #112]	; 1e7dc <strspn@plt+0x1bac4>
   1e768:	ldr	r3, [pc, #112]	; 1e7e0 <strspn@plt+0x1bac8>
   1e76c:	add	r0, pc, r0
   1e770:	add	r1, pc, r1
   1e774:	add	r3, pc, r3
   1e778:	bl	32b64 <strspn@plt+0x2fe4c>
   1e77c:	mvn	r0, #0
   1e780:	b	1e6c0 <strspn@plt+0x1b9a8>
   1e784:	ldr	r0, [pc, #88]	; 1e7e4 <strspn@plt+0x1bacc>
   1e788:	movw	r2, #5699	; 0x1643
   1e78c:	ldr	r1, [pc, #84]	; 1e7e8 <strspn@plt+0x1bad0>
   1e790:	ldr	r3, [pc, #84]	; 1e7ec <strspn@plt+0x1bad4>
   1e794:	add	r0, pc, r0
   1e798:	add	r1, pc, r1
   1e79c:	add	r3, pc, r3
   1e7a0:	bl	32b64 <strspn@plt+0x2fe4c>
   1e7a4:	mvn	r0, #21
   1e7a8:	b	1e6c0 <strspn@plt+0x1b9a8>
   1e7ac:	strdeq	r6, [r3], -r4
   1e7b0:	andeq	r0, r0, r8, asr #4
   1e7b4:	andeq	pc, r1, r4, ror #16
   1e7b8:	muleq	r1, r4, r1
   1e7bc:	muleq	r1, r8, r9
   1e7c0:	andeq	fp, r1, r8, ror #15
   1e7c4:	andeq	fp, r1, ip, ror #2
   1e7c8:	andeq	fp, r1, r0, ror r9
   1e7cc:	ldrdeq	fp, [r1], -r0
   1e7d0:	andeq	fp, r1, r4, asr #2
   1e7d4:	andeq	fp, r1, r8, asr #18
   1e7d8:	andeq	fp, r1, r0, lsl #9
   1e7dc:	andeq	fp, r1, r4, lsr #2
   1e7e0:	andeq	fp, r1, r8, lsr #18
   1e7e4:	andeq	fp, r1, r0, ror r7
   1e7e8:	strdeq	fp, [r1], -ip
   1e7ec:	andeq	fp, r1, r0, lsl #18
   1e7f0:	ldr	r3, [pc, #900]	; 1eb7c <strspn@plt+0x1be64>
   1e7f4:	cmp	r0, #0
   1e7f8:	ldr	r2, [pc, #896]	; 1eb80 <strspn@plt+0x1be68>
   1e7fc:	add	r3, pc, r3
   1e800:	push	{r4, r5, r6, r7, lr}
   1e804:	sub	sp, sp, #28
   1e808:	ldr	r7, [r3, r2]
   1e80c:	mov	r6, r1
   1e810:	mov	r1, #0
   1e814:	str	r1, [sp, #16]
   1e818:	ldr	r3, [r7]
   1e81c:	str	r3, [sp, #20]
   1e820:	beq	1eb34 <strspn@plt+0x1be1c>
   1e824:	cmp	r6, #0
   1e828:	beq	1eaf4 <strspn@plt+0x1bddc>
   1e82c:	ldr	ip, [r6]
   1e830:	cmp	ip, #0
   1e834:	beq	1eb54 <strspn@plt+0x1be3c>
   1e838:	ldr	r3, [ip, #244]	; 0xf4
   1e83c:	ldrb	r1, [r3, #1]
   1e840:	sub	r3, r1, #1
   1e844:	cmp	r3, #3
   1e848:	addls	pc, pc, r3, lsl #2
   1e84c:	b	1eb74 <strspn@plt+0x1be5c>
   1e850:	b	1e9a0 <strspn@plt+0x1bc88>
   1e854:	b	1e954 <strspn@plt+0x1bc3c>
   1e858:	b	1e954 <strspn@plt+0x1bc3c>
   1e85c:	b	1e860 <strspn@plt+0x1bb48>
   1e860:	ldr	r2, [ip, #16]
   1e864:	add	r1, sp, #16
   1e868:	ldr	r3, [ip, #20]
   1e86c:	ldr	ip, [ip, #24]
   1e870:	str	ip, [sp]
   1e874:	bl	16be0 <strspn@plt+0x13ec8>
   1e878:	cmp	r0, #0
   1e87c:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1e880:	ldr	r3, [r6]
   1e884:	ldr	r0, [sp, #16]
   1e888:	ldr	r2, [r3, #28]
   1e88c:	cmp	r2, #0
   1e890:	beq	1e8a0 <strspn@plt+0x1bb88>
   1e894:	ldr	r1, [r0, #28]
   1e898:	cmp	r1, #0
   1e89c:	beq	1eaa8 <strspn@plt+0x1bd90>
   1e8a0:	ldr	r2, [r3, #32]
   1e8a4:	cmp	r2, #0
   1e8a8:	beq	1e8b8 <strspn@plt+0x1bba0>
   1e8ac:	ldr	r1, [r0, #32]
   1e8b0:	cmp	r1, #0
   1e8b4:	beq	1ea74 <strspn@plt+0x1bd5c>
   1e8b8:	ldr	r1, [r3, #244]	; 0xf4
   1e8bc:	mov	r2, #1
   1e8c0:	ldr	r3, [r0, #244]	; 0xf4
   1e8c4:	ldrb	r1, [r1, #2]
   1e8c8:	ldrb	r0, [r3, #2]
   1e8cc:	and	r1, r1, #3
   1e8d0:	orr	r1, r1, r0
   1e8d4:	strb	r1, [r3, #2]
   1e8d8:	ldr	r0, [sp, #16]
   1e8dc:	ldr	r1, [r6]
   1e8e0:	bl	1e570 <strspn@plt+0x1b858>
   1e8e4:	cmp	r0, #0
   1e8e8:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1e8ec:	ldr	r3, [r6]
   1e8f0:	mov	r2, #448	; 0x1c0
   1e8f4:	ldrd	r4, [r3, r2]
   1e8f8:	ldr	r1, [r3, #244]	; 0xf4
   1e8fc:	orrs	r2, r4, r5
   1e900:	beq	1e9f8 <strspn@plt+0x1bce0>
   1e904:	ldrb	r3, [r1, #3]
   1e908:	ldr	r0, [sp, #16]
   1e90c:	cmp	r3, #2
   1e910:	ldrb	r2, [r1]
   1e914:	ldr	r3, [r1, #8]
   1e918:	beq	1ea10 <strspn@plt+0x1bcf8>
   1e91c:	cmp	r2, #108	; 0x6c
   1e920:	ldreq	r2, [r1, #8]
   1e924:	revne	r2, r3
   1e928:	mov	r3, #0
   1e92c:	strd	r4, [sp]
   1e930:	bl	1a5fc <strspn@plt+0x178e4>
   1e934:	cmp	r0, #0
   1e938:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1e93c:	ldr	r0, [r6]
   1e940:	bl	16b80 <strspn@plt+0x13e68>
   1e944:	ldr	r3, [sp, #16]
   1e948:	mov	r4, #0
   1e94c:	str	r3, [r6]
   1e950:	b	1e9dc <strspn@plt+0x1bcc4>
   1e954:	bl	14a0c <strspn@plt+0x11cf4>
   1e958:	cmp	r0, #0
   1e95c:	str	r0, [sp, #16]
   1e960:	beq	1eae8 <strspn@plt+0x1bdd0>
   1e964:	ldr	r3, [r6]
   1e968:	ldrd	r4, [r3, #8]
   1e96c:	mov	r2, r4
   1e970:	mov	r3, r5
   1e974:	strd	r4, [r0, #8]
   1e978:	bl	15f2c <strspn@plt+0x13214>
   1e97c:	cmp	r0, #0
   1e980:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1e984:	ldr	r3, [r6]
   1e988:	ldr	r2, [r3, #244]	; 0xf4
   1e98c:	ldrb	r2, [r2, #1]
   1e990:	cmp	r2, #3
   1e994:	beq	1ea28 <strspn@plt+0x1bd10>
   1e998:	ldr	r0, [sp, #16]
   1e99c:	b	1e888 <strspn@plt+0x1bb70>
   1e9a0:	ldr	lr, [ip, #20]
   1e9a4:	add	r1, sp, #16
   1e9a8:	ldr	r2, [ip, #28]
   1e9ac:	ldr	r3, [ip, #16]
   1e9b0:	str	lr, [sp]
   1e9b4:	ldr	ip, [ip, #24]
   1e9b8:	str	ip, [sp, #4]
   1e9bc:	bl	1668c <strspn@plt+0x13974>
   1e9c0:	cmp	r0, #0
   1e9c4:	bge	1e880 <strspn@plt+0x1bb68>
   1e9c8:	mov	r4, r0
   1e9cc:	ldr	r0, [sp, #16]
   1e9d0:	cmp	r0, #0
   1e9d4:	beq	1e9dc <strspn@plt+0x1bcc4>
   1e9d8:	bl	16b80 <strspn@plt+0x13e68>
   1e9dc:	ldr	r2, [sp, #20]
   1e9e0:	mov	r0, r4
   1e9e4:	ldr	r3, [r7]
   1e9e8:	cmp	r2, r3
   1e9ec:	bne	1eaf0 <strspn@plt+0x1bdd8>
   1e9f0:	add	sp, sp, #28
   1e9f4:	pop	{r4, r5, r6, r7, pc}
   1e9f8:	ldrb	r3, [r1, #2]
   1e9fc:	tst	r3, #1
   1ea00:	movweq	r4, #30784	; 0x7840
   1ea04:	moveq	r5, #0
   1ea08:	movteq	r4, #381	; 0x17d
   1ea0c:	b	1e904 <strspn@plt+0x1bbec>
   1ea10:	cmp	r2, #108	; 0x6c
   1ea14:	ldr	r2, [r1, #12]
   1ea18:	beq	1eadc <strspn@plt+0x1bdc4>
   1ea1c:	rev	r2, r2
   1ea20:	rev	r3, r3
   1ea24:	b	1e92c <strspn@plt+0x1bc14>
   1ea28:	ldr	r2, [r3, #36]	; 0x24
   1ea2c:	ldr	r0, [sp, #16]
   1ea30:	cmp	r2, #0
   1ea34:	beq	1e888 <strspn@plt+0x1bb70>
   1ea38:	mov	ip, #115	; 0x73
   1ea3c:	str	r2, [sp, #4]
   1ea40:	add	r1, r0, #40	; 0x28
   1ea44:	mov	r2, #4
   1ea48:	mov	r3, #0
   1ea4c:	str	ip, [sp]
   1ea50:	str	r1, [sp, #8]
   1ea54:	bl	141f8 <strspn@plt+0x114e0>
   1ea58:	cmp	r0, #0
   1ea5c:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1ea60:	ldr	r0, [sp, #16]
   1ea64:	mvn	r3, #0
   1ea68:	str	r3, [r0, #44]	; 0x2c
   1ea6c:	ldr	r3, [r6]
   1ea70:	b	1e888 <strspn@plt+0x1bb70>
   1ea74:	add	r3, r0, #32
   1ea78:	str	r2, [sp, #4]
   1ea7c:	str	r3, [sp, #8]
   1ea80:	mov	r2, #115	; 0x73
   1ea84:	mov	r3, #0
   1ea88:	str	r2, [sp]
   1ea8c:	mov	r2, #7
   1ea90:	bl	141f8 <strspn@plt+0x114e0>
   1ea94:	cmp	r0, #0
   1ea98:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1ea9c:	ldr	r0, [sp, #16]
   1eaa0:	ldr	r3, [r6]
   1eaa4:	b	1e8b8 <strspn@plt+0x1bba0>
   1eaa8:	add	r3, r0, #28
   1eaac:	str	r2, [sp, #4]
   1eab0:	str	r3, [sp, #8]
   1eab4:	mov	r2, #115	; 0x73
   1eab8:	mov	r3, #0
   1eabc:	str	r2, [sp]
   1eac0:	mov	r2, #6
   1eac4:	bl	141f8 <strspn@plt+0x114e0>
   1eac8:	cmp	r0, #0
   1eacc:	blt	1e9c8 <strspn@plt+0x1bcb0>
   1ead0:	ldr	r3, [r6]
   1ead4:	ldr	r0, [sp, #16]
   1ead8:	b	1e8a0 <strspn@plt+0x1bb88>
   1eadc:	ldr	r2, [r1, #8]
   1eae0:	ldr	r3, [r1, #12]
   1eae4:	b	1e92c <strspn@plt+0x1bc14>
   1eae8:	mvn	r4, #11
   1eaec:	b	1e9dc <strspn@plt+0x1bcc4>
   1eaf0:	bl	2838 <__stack_chk_fail@plt>
   1eaf4:	ldr	r0, [pc, #136]	; 1eb84 <strspn@plt+0x1be6c>
   1eaf8:	movw	r2, #5810	; 0x16b2
   1eafc:	ldr	r1, [pc, #132]	; 1eb88 <strspn@plt+0x1be70>
   1eb00:	ldr	r3, [pc, #132]	; 1eb8c <strspn@plt+0x1be74>
   1eb04:	add	r0, pc, r0
   1eb08:	add	r1, pc, r1
   1eb0c:	add	r3, pc, r3
   1eb10:	bl	32874 <strspn@plt+0x2fb5c>
   1eb14:	ldr	r3, [sp, #16]
   1eb18:	mov	r4, r0
   1eb1c:	cmp	r3, #0
   1eb20:	beq	1eb2c <strspn@plt+0x1be14>
   1eb24:	mov	r0, r3
   1eb28:	bl	16b80 <strspn@plt+0x13e68>
   1eb2c:	mov	r0, r4
   1eb30:	bl	2cb8 <_Unwind_Resume@plt>
   1eb34:	ldr	r0, [pc, #84]	; 1eb90 <strspn@plt+0x1be78>
   1eb38:	movw	r2, #5809	; 0x16b1
   1eb3c:	ldr	r1, [pc, #80]	; 1eb94 <strspn@plt+0x1be7c>
   1eb40:	ldr	r3, [pc, #80]	; 1eb98 <strspn@plt+0x1be80>
   1eb44:	add	r0, pc, r0
   1eb48:	add	r1, pc, r1
   1eb4c:	add	r3, pc, r3
   1eb50:	bl	32874 <strspn@plt+0x2fb5c>
   1eb54:	ldr	r0, [pc, #64]	; 1eb9c <strspn@plt+0x1be84>
   1eb58:	movw	r2, #5811	; 0x16b3
   1eb5c:	ldr	r1, [pc, #60]	; 1eba0 <strspn@plt+0x1be88>
   1eb60:	ldr	r3, [pc, #60]	; 1eba4 <strspn@plt+0x1be8c>
   1eb64:	add	r0, pc, r0
   1eb68:	add	r1, pc, r1
   1eb6c:	add	r3, pc, r3
   1eb70:	bl	32874 <strspn@plt+0x2fb5c>
   1eb74:	mvn	r4, #21
   1eb78:	b	1e9dc <strspn@plt+0x1bcc4>
   1eb7c:	andeq	r6, r3, r8, ror r5
   1eb80:	andeq	r0, r0, r8, asr #4
   1eb84:	andeq	pc, r1, ip, asr r4	; <UNPREDICTABLE>
   1eb88:	andeq	sl, r1, ip, lsl #27
   1eb8c:	andeq	sl, r1, r4, lsr #25
   1eb90:	andeq	sl, r1, r8, lsr #11
   1eb94:	andeq	sl, r1, ip, asr #26
   1eb98:	andeq	sl, r1, r4, ror #24
   1eb9c:	andeq	fp, r1, ip, asr r4
   1eba0:	andeq	sl, r1, ip, lsr #26
   1eba4:	andeq	sl, r1, r4, asr #24
   1eba8:	push	{r3, r4, r5, r6, r7, lr}
   1ebac:	subs	r6, r0, #0
   1ebb0:	mov	r7, r1
   1ebb4:	mov	r4, r2
   1ebb8:	beq	1ec60 <strspn@plt+0x1bf48>
   1ebbc:	cmp	r2, #0
   1ebc0:	blt	1ec40 <strspn@plt+0x1bf28>
   1ebc4:	ldr	r2, [r6, #108]	; 0x6c
   1ebc8:	cmp	r2, #0
   1ebcc:	beq	1ec20 <strspn@plt+0x1bf08>
   1ebd0:	bl	2a83c <strspn@plt+0x27b24>
   1ebd4:	mov	r5, r0
   1ebd8:	bl	2a83c <strspn@plt+0x27b24>
   1ebdc:	cmp	r4, r0
   1ebe0:	bhi	1ec18 <strspn@plt+0x1bf00>
   1ebe4:	ands	r3, r5, #31
   1ebe8:	asr	r0, r4, #5
   1ebec:	ldr	r1, [r6, #108]	; 0x6c
   1ebf0:	and	r4, r4, #31
   1ebf4:	movne	r3, #1
   1ebf8:	add	r5, r3, r5, lsr #5
   1ebfc:	mov	r2, #1
   1ec00:	mla	r7, r7, r5, r0
   1ec04:	ldr	r3, [r1, r7, lsl #2]
   1ec08:	ands	r3, r3, r2, lsl r4
   1ec0c:	moveq	r0, #0
   1ec10:	movne	r0, #1
   1ec14:	pop	{r3, r4, r5, r6, r7, pc}
   1ec18:	mov	r0, #0
   1ec1c:	pop	{r3, r4, r5, r6, r7, pc}
   1ec20:	ldr	r0, [pc, #88]	; 1ec80 <strspn@plt+0x1bf68>
   1ec24:	movw	r2, #594	; 0x252
   1ec28:	ldr	r1, [pc, #84]	; 1ec84 <strspn@plt+0x1bf6c>
   1ec2c:	ldr	r3, [pc, #84]	; 1ec88 <strspn@plt+0x1bf70>
   1ec30:	add	r0, pc, r0
   1ec34:	add	r1, pc, r1
   1ec38:	add	r3, pc, r3
   1ec3c:	bl	32874 <strspn@plt+0x2fb5c>
   1ec40:	ldr	r0, [pc, #68]	; 1ec8c <strspn@plt+0x1bf74>
   1ec44:	movw	r2, #593	; 0x251
   1ec48:	ldr	r1, [pc, #64]	; 1ec90 <strspn@plt+0x1bf78>
   1ec4c:	ldr	r3, [pc, #64]	; 1ec94 <strspn@plt+0x1bf7c>
   1ec50:	add	r0, pc, r0
   1ec54:	add	r1, pc, r1
   1ec58:	add	r3, pc, r3
   1ec5c:	bl	32874 <strspn@plt+0x2fb5c>
   1ec60:	ldr	r0, [pc, #48]	; 1ec98 <strspn@plt+0x1bf80>
   1ec64:	mov	r2, #592	; 0x250
   1ec68:	ldr	r1, [pc, #44]	; 1ec9c <strspn@plt+0x1bf84>
   1ec6c:	ldr	r3, [pc, #44]	; 1eca0 <strspn@plt+0x1bf88>
   1ec70:	add	r0, pc, r0
   1ec74:	add	r1, pc, r1
   1ec78:	add	r3, pc, r3
   1ec7c:	bl	32874 <strspn@plt+0x2fb5c>
   1ec80:	andeq	fp, r1, r8, lsl r7
   1ec84:	andeq	fp, r1, r0, ror #13
   1ec88:	andeq	fp, r1, r8, lsl r9
   1ec8c:	andeq	fp, r1, r8, ror #13
   1ec90:	andeq	fp, r1, r0, asr #13
   1ec94:	strdeq	fp, [r1], -r8
   1ec98:	andeq	r2, r2, ip
   1ec9c:	andeq	fp, r1, r0, lsr #13
   1eca0:	ldrdeq	fp, [r1], -r8
   1eca4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eca8:	subs	sl, r0, #0
   1ecac:	mov	r5, r1
   1ecb0:	mov	r4, r2
   1ecb4:	beq	1edb4 <strspn@plt+0x1c09c>
   1ecb8:	cmp	r2, #0
   1ecbc:	beq	1ed94 <strspn@plt+0x1c07c>
   1ecc0:	bl	2a83c <strspn@plt+0x27b24>
   1ecc4:	ldr	r1, [pc, #264]	; 1edd4 <strspn@plt+0x1c0bc>
   1ecc8:	add	r1, pc, r1
   1eccc:	ands	r3, r0, #31
   1ecd0:	mov	r2, r0
   1ecd4:	mov	r0, r4
   1ecd8:	movne	r3, #1
   1ecdc:	add	r6, r3, r2, lsr #5
   1ece0:	bl	2d18 <strspn@plt>
   1ece4:	add	r4, r4, r0
   1ece8:	mov	r0, r4
   1ecec:	bl	2a54 <strlen@plt>
   1ecf0:	tst	r0, #7
   1ecf4:	bne	1ed6c <strspn@plt+0x1c054>
   1ecf8:	lsr	r9, r0, #3
   1ecfc:	cmp	r6, r9
   1ed00:	bcc	1ed6c <strspn@plt+0x1c054>
   1ed04:	ldr	r3, [sl, #108]	; 0x6c
   1ed08:	cmp	r3, #0
   1ed0c:	beq	1ed74 <strspn@plt+0x1c05c>
   1ed10:	cmp	r9, #0
   1ed14:	beq	1ed64 <strspn@plt+0x1c04c>
   1ed18:	sub	r7, r9, #-1073741823	; 0xc0000001
   1ed1c:	mov	r8, #0
   1ed20:	mla	r5, r5, r6, r7
   1ed24:	lsl	r7, r5, #2
   1ed28:	add	r6, r4, #8
   1ed2c:	mov	r5, #0
   1ed30:	ldrb	r0, [r4], #1
   1ed34:	bl	2beb0 <strspn@plt+0x29198>
   1ed38:	cmp	r0, #0
   1ed3c:	blt	1ed6c <strspn@plt+0x1c054>
   1ed40:	cmp	r4, r6
   1ed44:	orr	r5, r0, r5, lsl #4
   1ed48:	bne	1ed30 <strspn@plt+0x1c018>
   1ed4c:	add	r8, r8, #1
   1ed50:	ldr	r3, [sl, #108]	; 0x6c
   1ed54:	cmp	r8, r9
   1ed58:	str	r5, [r3, r7]
   1ed5c:	sub	r7, r7, #4
   1ed60:	bne	1ed28 <strspn@plt+0x1c010>
   1ed64:	mov	r0, #0
   1ed68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ed6c:	mvn	r0, #21
   1ed70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ed74:	lsl	r0, r6, #2
   1ed78:	mov	r1, #4
   1ed7c:	bl	26c4 <calloc@plt>
   1ed80:	cmp	r0, #0
   1ed84:	str	r0, [sl, #108]	; 0x6c
   1ed88:	bne	1ed10 <strspn@plt+0x1bff8>
   1ed8c:	mvn	r0, #11
   1ed90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ed94:	ldr	r0, [pc, #60]	; 1edd8 <strspn@plt+0x1c0c0>
   1ed98:	mov	r2, #648	; 0x288
   1ed9c:	ldr	r1, [pc, #56]	; 1eddc <strspn@plt+0x1c0c4>
   1eda0:	ldr	r3, [pc, #56]	; 1ede0 <strspn@plt+0x1c0c8>
   1eda4:	add	r0, pc, r0
   1eda8:	add	r1, pc, r1
   1edac:	add	r3, pc, r3
   1edb0:	bl	32874 <strspn@plt+0x2fb5c>
   1edb4:	ldr	r0, [pc, #40]	; 1ede4 <strspn@plt+0x1c0cc>
   1edb8:	movw	r2, #647	; 0x287
   1edbc:	ldr	r1, [pc, #36]	; 1ede8 <strspn@plt+0x1c0d0>
   1edc0:	ldr	r3, [pc, #36]	; 1edec <strspn@plt+0x1c0d4>
   1edc4:	add	r0, pc, r0
   1edc8:	add	r1, pc, r1
   1edcc:	add	r3, pc, r3
   1edd0:	bl	32874 <strspn@plt+0x2fb5c>
   1edd4:	muleq	r1, r0, r6
   1edd8:	andeq	pc, r1, r0, lsr r1	; <UNPREDICTABLE>
   1eddc:	andeq	fp, r1, ip, ror #10
   1ede0:	andeq	fp, r1, r4, lsl #16
   1ede4:			; <UNDEFINED> instruction: 0x00021eb8
   1ede8:	andeq	fp, r1, ip, asr #10
   1edec:	andeq	fp, r1, r4, ror #15
   1edf0:	push	{r4, lr}
   1edf4:	subs	r4, r0, #0
   1edf8:	beq	1ee38 <strspn@plt+0x1c120>
   1edfc:	ldr	r0, [r4, #92]	; 0x5c
   1ee00:	bl	2778 <free@plt>
   1ee04:	ldr	r0, [r4, #96]	; 0x60
   1ee08:	bl	2778 <free@plt>
   1ee0c:	ldr	r0, [r4, #100]	; 0x64
   1ee10:	bl	2778 <free@plt>
   1ee14:	ldr	r0, [r4, #104]	; 0x68
   1ee18:	bl	2778 <free@plt>
   1ee1c:	ldr	r0, [r4, #144]	; 0x90
   1ee20:	bl	2778 <free@plt>
   1ee24:	ldr	r0, [r4, #128]	; 0x80
   1ee28:	bl	2778 <free@plt>
   1ee2c:	ldr	r0, [r4, #84]	; 0x54
   1ee30:	pop	{r4, lr}
   1ee34:	b	320f4 <strspn@plt+0x2f3dc>
   1ee38:	ldr	r0, [pc, #24]	; 1ee58 <strspn@plt+0x1c140>
   1ee3c:	mov	r2, #45	; 0x2d
   1ee40:	ldr	r1, [pc, #20]	; 1ee5c <strspn@plt+0x1c144>
   1ee44:	ldr	r3, [pc, #20]	; 1ee60 <strspn@plt+0x1c148>
   1ee48:	add	r0, pc, r0
   1ee4c:	add	r1, pc, r1
   1ee50:	add	r3, pc, r3
   1ee54:	bl	32874 <strspn@plt+0x2fb5c>
   1ee58:	andeq	r1, r2, r4, lsr lr
   1ee5c:	andeq	fp, r1, r8, asr #9
   1ee60:	strdeq	fp, [r1], -r0
   1ee64:	push	{r4, lr}
   1ee68:	subs	r4, r0, #0
   1ee6c:	beq	1eea8 <strspn@plt+0x1c190>
   1ee70:	ldrb	r3, [r4]
   1ee74:	cmp	r3, #0
   1ee78:	beq	1ee98 <strspn@plt+0x1c180>
   1ee7c:	ldr	r3, [r4, #4]
   1ee80:	cmp	r3, #0
   1ee84:	addne	r3, r3, #1
   1ee88:	strne	r3, [r4, #4]
   1ee8c:	beq	1eecc <strspn@plt+0x1c1b4>
   1ee90:	mov	r0, r4
   1ee94:	pop	{r4, pc}
   1ee98:	sub	r0, r4, #48	; 0x30
   1ee9c:	bl	16afc <strspn@plt+0x13de4>
   1eea0:	mov	r0, r4
   1eea4:	pop	{r4, pc}
   1eea8:	ldr	r0, [pc, #60]	; 1eeec <strspn@plt+0x1c1d4>
   1eeac:	mov	r2, #67	; 0x43
   1eeb0:	ldr	r1, [pc, #56]	; 1eef0 <strspn@plt+0x1c1d8>
   1eeb4:	ldr	r3, [pc, #56]	; 1eef4 <strspn@plt+0x1c1dc>
   1eeb8:	add	r0, pc, r0
   1eebc:	add	r1, pc, r1
   1eec0:	add	r3, pc, r3
   1eec4:	bl	32b64 <strspn@plt+0x2fe4c>
   1eec8:	b	1ee90 <strspn@plt+0x1c178>
   1eecc:	ldr	r0, [pc, #36]	; 1eef8 <strspn@plt+0x1c1e0>
   1eed0:	mov	r2, #70	; 0x46
   1eed4:	ldr	r1, [pc, #32]	; 1eefc <strspn@plt+0x1c1e4>
   1eed8:	ldr	r3, [pc, #32]	; 1ef00 <strspn@plt+0x1c1e8>
   1eedc:	add	r0, pc, r0
   1eee0:	add	r1, pc, r1
   1eee4:	add	r3, pc, r3
   1eee8:	bl	32874 <strspn@plt+0x2fb5c>
   1eeec:	andeq	r1, r2, r4, asr #27
   1eef0:	andeq	fp, r1, r8, asr r4
   1eef4:	muleq	r1, r8, r6
   1eef8:	andeq	fp, r1, r4, lsl #9
   1eefc:	andeq	fp, r1, r4, lsr r4
   1ef00:	andeq	fp, r1, r4, ror r6
   1ef04:	push	{r3, r4, r5, lr}
   1ef08:	subs	r4, r0, #0
   1ef0c:	beq	1ef38 <strspn@plt+0x1c220>
   1ef10:	ldrb	r3, [r4]
   1ef14:	cmp	r3, #0
   1ef18:	beq	1ef40 <strspn@plt+0x1c228>
   1ef1c:	ldr	r5, [r4, #4]
   1ef20:	cmp	r5, #0
   1ef24:	beq	1efcc <strspn@plt+0x1c2b4>
   1ef28:	sub	r5, r5, #1
   1ef2c:	str	r5, [r4, #4]
   1ef30:	cmp	r5, #0
   1ef34:	beq	1ef50 <strspn@plt+0x1c238>
   1ef38:	mov	r0, #0
   1ef3c:	pop	{r3, r4, r5, pc}
   1ef40:	sub	r0, r4, #48	; 0x30
   1ef44:	bl	16b80 <strspn@plt+0x13e68>
   1ef48:	mov	r0, #0
   1ef4c:	pop	{r3, r4, r5, pc}
   1ef50:	ldr	r0, [r4, #64]	; 0x40
   1ef54:	bl	2778 <free@plt>
   1ef58:	ldr	r0, [r4, #68]	; 0x44
   1ef5c:	bl	2778 <free@plt>
   1ef60:	ldr	r0, [r4, #72]	; 0x48
   1ef64:	bl	2778 <free@plt>
   1ef68:	ldr	r0, [r4, #76]	; 0x4c
   1ef6c:	bl	2778 <free@plt>
   1ef70:	ldr	r0, [r4, #88]	; 0x58
   1ef74:	bl	2778 <free@plt>
   1ef78:	ldr	r0, [r4, #108]	; 0x6c
   1ef7c:	bl	2778 <free@plt>
   1ef80:	ldr	r0, [r4, #120]	; 0x78
   1ef84:	bl	2778 <free@plt>
   1ef88:	ldr	r0, [r4, #124]	; 0x7c
   1ef8c:	bl	2778 <free@plt>
   1ef90:	ldr	r0, [r4, #136]	; 0x88
   1ef94:	bl	2778 <free@plt>
   1ef98:	ldr	r0, [r4, #140]	; 0x8c
   1ef9c:	bl	2778 <free@plt>
   1efa0:	ldr	r0, [r4, #48]	; 0x30
   1efa4:	bl	2778 <free@plt>
   1efa8:	ldr	r0, [r4, #128]	; 0x80
   1efac:	bl	320f4 <strspn@plt+0x2f3dc>
   1efb0:	mov	r0, r4
   1efb4:	str	r5, [r4, #128]	; 0x80
   1efb8:	bl	1edf0 <strspn@plt+0x1c0d8>
   1efbc:	mov	r0, r4
   1efc0:	bl	2778 <free@plt>
   1efc4:	mov	r0, #0
   1efc8:	pop	{r3, r4, r5, pc}
   1efcc:	ldr	r0, [pc, #24]	; 1efec <strspn@plt+0x1c2d4>
   1efd0:	mov	r2, #90	; 0x5a
   1efd4:	ldr	r1, [pc, #20]	; 1eff0 <strspn@plt+0x1c2d8>
   1efd8:	ldr	r3, [pc, #20]	; 1eff4 <strspn@plt+0x1c2dc>
   1efdc:	add	r0, pc, r0
   1efe0:	add	r1, pc, r1
   1efe4:	add	r3, pc, r3
   1efe8:	bl	32874 <strspn@plt+0x2fb5c>
   1efec:	andeq	fp, r1, r4, lsl #7
   1eff0:	andeq	fp, r1, r4, lsr r3
   1eff4:	andeq	fp, r1, r8, lsl #11
   1eff8:	push	{r3, lr}
   1effc:	mov	r1, #152	; 0x98
   1f000:	mov	r0, #1
   1f004:	bl	26c4 <calloc@plt>
   1f008:	cmp	r0, #0
   1f00c:	movne	r3, #1
   1f010:	strbne	r3, [r0]
   1f014:	strne	r3, [r0, #4]
   1f018:	pop	{r3, pc}
   1f01c:	cmp	r0, #0
   1f020:	push	{r3, r4, r5, lr}
   1f024:	beq	1f05c <strspn@plt+0x1c344>
   1f028:	cmp	r1, #0
   1f02c:	beq	1f084 <strspn@plt+0x1c36c>
   1f030:	ldrd	r2, [r0, #8]
   1f034:	mov	r4, #4
   1f038:	mov	r5, #0
   1f03c:	and	r2, r2, r4
   1f040:	and	r3, r3, r5
   1f044:	orrs	ip, r2, r3
   1f048:	ldrne	r3, [r0, #16]
   1f04c:	movne	r0, #0
   1f050:	mvneq	r0, #60	; 0x3c
   1f054:	strne	r3, [r1]
   1f058:	pop	{r3, r4, r5, pc}
   1f05c:	ldr	r0, [pc, #72]	; 1f0ac <strspn@plt+0x1c394>
   1f060:	mov	r2, #175	; 0xaf
   1f064:	ldr	r1, [pc, #68]	; 1f0b0 <strspn@plt+0x1c398>
   1f068:	ldr	r3, [pc, #68]	; 1f0b4 <strspn@plt+0x1c39c>
   1f06c:	add	r0, pc, r0
   1f070:	add	r1, pc, r1
   1f074:	add	r3, pc, r3
   1f078:	bl	32b64 <strspn@plt+0x2fe4c>
   1f07c:	mvn	r0, #21
   1f080:	pop	{r3, r4, r5, pc}
   1f084:	ldr	r0, [pc, #44]	; 1f0b8 <strspn@plt+0x1c3a0>
   1f088:	mov	r2, #176	; 0xb0
   1f08c:	ldr	r1, [pc, #40]	; 1f0bc <strspn@plt+0x1c3a4>
   1f090:	ldr	r3, [pc, #40]	; 1f0c0 <strspn@plt+0x1c3a8>
   1f094:	add	r0, pc, r0
   1f098:	add	r1, pc, r1
   1f09c:	add	r3, pc, r3
   1f0a0:	bl	32b64 <strspn@plt+0x2fe4c>
   1f0a4:	mvn	r0, #21
   1f0a8:	pop	{r3, r4, r5, pc}
   1f0ac:	andeq	r1, r2, r0, lsl ip
   1f0b0:	andeq	fp, r1, r4, lsr #5
   1f0b4:	andeq	fp, r1, ip, lsl #10
   1f0b8:	andeq	pc, r1, r0, lsl r2	; <UNPREDICTABLE>
   1f0bc:	andeq	fp, r1, ip, ror r2
   1f0c0:	andeq	fp, r1, r4, ror #9
   1f0c4:	cmp	r0, #0
   1f0c8:	push	{r3, r4, r5, lr}
   1f0cc:	beq	1f104 <strspn@plt+0x1c3ec>
   1f0d0:	cmp	r1, #0
   1f0d4:	beq	1f12c <strspn@plt+0x1c414>
   1f0d8:	ldrd	r2, [r0, #8]
   1f0dc:	mov	r4, #8
   1f0e0:	mov	r5, #0
   1f0e4:	and	r2, r2, r4
   1f0e8:	and	r3, r3, r5
   1f0ec:	orrs	ip, r2, r3
   1f0f0:	ldrne	r3, [r0, #20]
   1f0f4:	movne	r0, #0
   1f0f8:	mvneq	r0, #60	; 0x3c
   1f0fc:	strne	r3, [r1]
   1f100:	pop	{r3, r4, r5, pc}
   1f104:	ldr	r0, [pc, #72]	; 1f154 <strspn@plt+0x1c43c>
   1f108:	mov	r2, #186	; 0xba
   1f10c:	ldr	r1, [pc, #68]	; 1f158 <strspn@plt+0x1c440>
   1f110:	ldr	r3, [pc, #68]	; 1f15c <strspn@plt+0x1c444>
   1f114:	add	r0, pc, r0
   1f118:	add	r1, pc, r1
   1f11c:	add	r3, pc, r3
   1f120:	bl	32b64 <strspn@plt+0x2fe4c>
   1f124:	mvn	r0, #21
   1f128:	pop	{r3, r4, r5, pc}
   1f12c:	ldr	r0, [pc, #44]	; 1f160 <strspn@plt+0x1c448>
   1f130:	mov	r2, #187	; 0xbb
   1f134:	ldr	r1, [pc, #40]	; 1f164 <strspn@plt+0x1c44c>
   1f138:	ldr	r3, [pc, #40]	; 1f168 <strspn@plt+0x1c450>
   1f13c:	add	r0, pc, r0
   1f140:	add	r1, pc, r1
   1f144:	add	r3, pc, r3
   1f148:	bl	32b64 <strspn@plt+0x2fe4c>
   1f14c:	mvn	r0, #21
   1f150:	pop	{r3, r4, r5, pc}
   1f154:	andeq	r1, r2, r8, ror #22
   1f158:	strdeq	fp, [r1], -ip
   1f15c:	andeq	fp, r1, ip, ror r4
   1f160:	andeq	fp, r1, r4, lsr r2
   1f164:	ldrdeq	fp, [r1], -r4
   1f168:	andeq	fp, r1, r4, asr r4
   1f16c:	push	{r3, r4, r5, r6, r7, lr}
   1f170:	subs	r3, r0, #0
   1f174:	beq	1f1b4 <strspn@plt+0x1c49c>
   1f178:	cmp	r1, #0
   1f17c:	blt	1f1dc <strspn@plt+0x1c4c4>
   1f180:	ldrd	r6, [r3, #8]
   1f184:	mov	r4, #2097152	; 0x200000
   1f188:	mov	r5, #0
   1f18c:	and	r4, r4, r6
   1f190:	and	r5, r5, r7
   1f194:	orrs	r3, r4, r5
   1f198:	beq	1f1ac <strspn@plt+0x1c494>
   1f19c:	mov	r2, r1
   1f1a0:	mov	r1, #2
   1f1a4:	pop	{r3, r4, r5, r6, r7, lr}
   1f1a8:	b	1eba8 <strspn@plt+0x1be90>
   1f1ac:	mvn	r0, #60	; 0x3c
   1f1b0:	pop	{r3, r4, r5, r6, r7, pc}
   1f1b4:	ldr	r0, [pc, #72]	; 1f204 <strspn@plt+0x1c4ec>
   1f1b8:	mov	r2, #604	; 0x25c
   1f1bc:	ldr	r1, [pc, #68]	; 1f208 <strspn@plt+0x1c4f0>
   1f1c0:	ldr	r3, [pc, #68]	; 1f20c <strspn@plt+0x1c4f4>
   1f1c4:	add	r0, pc, r0
   1f1c8:	add	r1, pc, r1
   1f1cc:	add	r3, pc, r3
   1f1d0:	bl	32b64 <strspn@plt+0x2fe4c>
   1f1d4:	mvn	r0, #21
   1f1d8:	pop	{r3, r4, r5, r6, r7, pc}
   1f1dc:	ldr	r0, [pc, #44]	; 1f210 <strspn@plt+0x1c4f8>
   1f1e0:	movw	r2, #605	; 0x25d
   1f1e4:	ldr	r1, [pc, #40]	; 1f214 <strspn@plt+0x1c4fc>
   1f1e8:	ldr	r3, [pc, #40]	; 1f218 <strspn@plt+0x1c500>
   1f1ec:	add	r0, pc, r0
   1f1f0:	add	r1, pc, r1
   1f1f4:	add	r3, pc, r3
   1f1f8:	bl	32b64 <strspn@plt+0x2fe4c>
   1f1fc:	mvn	r0, #21
   1f200:	pop	{r3, r4, r5, r6, r7, pc}
   1f204:			; <UNDEFINED> instruction: 0x00021ab8
   1f208:	andeq	fp, r1, ip, asr #2
   1f20c:	strdeq	fp, [r1], -ip
   1f210:	andeq	fp, r1, ip, asr #2
   1f214:	andeq	fp, r1, r4, lsr #2
   1f218:	ldrdeq	fp, [r1], -r4
   1f21c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f220:	add	fp, sp, #32
   1f224:	ldr	r1, [pc, #2764]	; 1fcf8 <strspn@plt+0x1cfe0>
   1f228:	sub	sp, sp, #2128	; 0x850
   1f22c:	sub	sp, sp, #12
   1f230:	subs	r6, r0, #0
   1f234:	ldr	r0, [pc, #2752]	; 1fcfc <strspn@plt+0x1cfe4>
   1f238:	add	r1, pc, r1
   1f23c:	ldr	r7, [r1, r0]
   1f240:	ldr	r1, [r7]
   1f244:	str	r1, [fp, #-40]	; 0xffffffd8
   1f248:	beq	1fca4 <strspn@plt+0x1cf8c>
   1f24c:	ldrb	r1, [r6]
   1f250:	cmp	r1, #0
   1f254:	beq	1fc84 <strspn@plt+0x1cf6c>
   1f258:	cmp	r2, #0
   1f25c:	sbcs	r0, r3, #0
   1f260:	blt	1f284 <strspn@plt+0x1c56c>
   1f264:	mov	r8, #0
   1f268:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1f26c:	mov	r0, r8
   1f270:	ldr	r3, [r7]
   1f274:	cmp	r2, r3
   1f278:	bne	1fc80 <strspn@plt+0x1cf68>
   1f27c:	sub	sp, fp, #32
   1f280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f284:	ldrd	r0, [r6, #8]
   1f288:	bic	r8, r2, r0
   1f28c:	bic	r9, r3, r1
   1f290:	orrs	r2, r8, r9
   1f294:	beq	1f264 <strspn@plt+0x1c54c>
   1f298:	ldr	r3, [fp, #4]
   1f29c:	mov	r2, #1
   1f2a0:	cmp	r3, #0
   1f2a4:	mov	r3, #0
   1f2a8:	ble	1f420 <strspn@plt+0x1c708>
   1f2ac:	ldr	r4, [fp, #4]
   1f2b0:	orr	r0, r0, r2
   1f2b4:	orr	r1, r1, r3
   1f2b8:	strd	r0, [r6, #8]
   1f2bc:	str	r4, [r6, #56]	; 0x38
   1f2c0:	ldr	r2, [fp, #8]
   1f2c4:	cmp	r2, #0
   1f2c8:	ble	1f6f0 <strspn@plt+0x1c9d8>
   1f2cc:	ldr	ip, [fp, #8]
   1f2d0:	mov	r2, #2
   1f2d4:	mov	r3, #0
   1f2d8:	orr	r0, r0, r2
   1f2dc:	orr	r1, r1, r3
   1f2e0:	strd	r0, [r6, #8]
   1f2e4:	str	ip, [r6, #60]	; 0x3c
   1f2e8:	movw	r2, #2044	; 0x7fc
   1f2ec:	movt	r2, #480	; 0x1e0
   1f2f0:	mov	r3, #0
   1f2f4:	and	r2, r2, r8
   1f2f8:	and	r3, r3, r9
   1f2fc:	orrs	r0, r2, r3
   1f300:	beq	1f4f0 <strspn@plt+0x1c7d8>
   1f304:	ldr	r1, [fp, #4]
   1f308:	ldr	r4, [pc, #2544]	; 1fd00 <strspn@plt+0x1cfe8>
   1f30c:	cmp	r1, #0
   1f310:	add	r4, pc, r4
   1f314:	bne	1f8c0 <strspn@plt+0x1cba8>
   1f318:	ldr	r1, [pc, #2532]	; 1fd04 <strspn@plt+0x1cfec>
   1f31c:	mov	r0, r4
   1f320:	add	r1, pc, r1
   1f324:	bl	2c40 <fopen64@plt>
   1f328:	subs	sl, r0, #0
   1f32c:	beq	1fa58 <strspn@plt+0x1cd40>
   1f330:	sub	ip, fp, #2048	; 0x800
   1f334:	mov	r0, #60	; 0x3c
   1f338:	mov	r1, #0
   1f33c:	and	r4, r8, r0
   1f340:	and	r5, r9, r1
   1f344:	strd	r4, [ip, #-68]	; 0xffffffbc
   1f348:	sub	r4, fp, #2080	; 0x820
   1f34c:	sub	r5, fp, #2080	; 0x820
   1f350:	sub	r4, r4, #4
   1f354:	sub	r5, r5, #8
   1f358:	mov	r2, #960	; 0x3c0
   1f35c:	mov	r3, #0
   1f360:	and	r0, r8, r2
   1f364:	and	r1, r9, r3
   1f368:	strd	r0, [ip, #-76]	; 0xffffffb4
   1f36c:	mov	r0, #1024	; 0x400
   1f370:	mov	r1, #0
   1f374:	and	r0, r0, r8
   1f378:	and	r1, r1, r9
   1f37c:	strd	r0, [ip, #-84]	; 0xffffffac
   1f380:	mov	r0, r5
   1f384:	mov	r1, #2048	; 0x800
   1f388:	mov	r2, sl
   1f38c:	bl	2784 <fgets@plt>
   1f390:	cmp	r0, #0
   1f394:	beq	1fc58 <strspn@plt+0x1cf40>
   1f398:	mov	r0, r5
   1f39c:	bl	2b8c4 <strspn@plt+0x28bac>
   1f3a0:	sub	r0, fp, #2048	; 0x800
   1f3a4:	ldrd	r0, [r0, #-68]	; 0xffffffbc
   1f3a8:	orrs	r1, r0, r1
   1f3ac:	beq	1f43c <strspn@plt+0x1c724>
   1f3b0:	ldr	r1, [pc, #2384]	; 1fd08 <strspn@plt+0x1cff0>
   1f3b4:	mov	r0, r5
   1f3b8:	mov	r2, #4
   1f3bc:	add	r1, pc, r1
   1f3c0:	bl	2cc4 <strncmp@plt>
   1f3c4:	cmp	r0, #0
   1f3c8:	bne	1f43c <strspn@plt+0x1c724>
   1f3cc:	ldr	r1, [pc, #2360]	; 1fd0c <strspn@plt+0x1cff4>
   1f3d0:	mov	r0, r4
   1f3d4:	add	r1, pc, r1
   1f3d8:	bl	2d18 <strspn@plt>
   1f3dc:	sub	r1, r4, #12
   1f3e0:	sub	r3, fp, #2096	; 0x830
   1f3e4:	str	r1, [sp]
   1f3e8:	sub	r1, r4, #8
   1f3ec:	str	r1, [sp, #4]
   1f3f0:	ldr	r1, [pc, #2328]	; 1fd10 <strspn@plt+0x1cff8>
   1f3f4:	sub	r3, r3, #4
   1f3f8:	sub	r2, r3, #4
   1f3fc:	add	r1, pc, r1
   1f400:	add	r0, r4, r0
   1f404:	bl	2bec <sscanf@plt>
   1f408:	cmp	r0, #4
   1f40c:	beq	1fa1c <strspn@plt+0x1cd04>
   1f410:	mvn	r8, #4
   1f414:	mov	r0, sl
   1f418:	bl	2b68 <fclose@plt>
   1f41c:	b	1f268 <strspn@plt+0x1c550>
   1f420:	and	r2, r2, r0
   1f424:	and	r3, r3, r1
   1f428:	orrs	r5, r2, r3
   1f42c:	beq	1f264 <strspn@plt+0x1c54c>
   1f430:	ldr	ip, [r6, #56]	; 0x38
   1f434:	str	ip, [fp, #4]
   1f438:	b	1f2c0 <strspn@plt+0x1c5a8>
   1f43c:	sub	r2, fp, #2048	; 0x800
   1f440:	ldrd	r2, [r2, #-76]	; 0xffffffb4
   1f444:	orrs	r3, r2, r3
   1f448:	beq	1f678 <strspn@plt+0x1c960>
   1f44c:	ldr	r1, [pc, #2240]	; 1fd14 <strspn@plt+0x1cffc>
   1f450:	mov	r0, r5
   1f454:	mov	r2, #4
   1f458:	add	r1, pc, r1
   1f45c:	bl	2cc4 <strncmp@plt>
   1f460:	cmp	r0, #0
   1f464:	bne	1f678 <strspn@plt+0x1c960>
   1f468:	ldr	r1, [pc, #2216]	; 1fd18 <strspn@plt+0x1d000>
   1f46c:	mov	r0, r4
   1f470:	add	r1, pc, r1
   1f474:	bl	2d18 <strspn@plt>
   1f478:	sub	r1, r4, #12
   1f47c:	sub	r3, fp, #2096	; 0x830
   1f480:	str	r1, [sp]
   1f484:	sub	r1, r4, #8
   1f488:	str	r1, [sp, #4]
   1f48c:	ldr	r1, [pc, #2184]	; 1fd1c <strspn@plt+0x1d004>
   1f490:	sub	r3, r3, #4
   1f494:	sub	r2, r3, #4
   1f498:	add	r1, pc, r1
   1f49c:	add	r0, r4, r0
   1f4a0:	bl	2bec <sscanf@plt>
   1f4a4:	cmp	r0, #4
   1f4a8:	bne	1f410 <strspn@plt+0x1c6f8>
   1f4ac:	sub	r1, fp, #2048	; 0x800
   1f4b0:	ldrd	r2, [r6, #8]
   1f4b4:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   1f4b8:	ldrd	r0, [r1, #-76]	; 0xffffffb4
   1f4bc:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   1f4c0:	orr	r2, r2, r0
   1f4c4:	orr	r3, r3, r1
   1f4c8:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   1f4cc:	strd	r2, [r6, #8]
   1f4d0:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   1f4d4:	str	ip, [r6, #32]
   1f4d8:	str	lr, [r6, #36]	; 0x24
   1f4dc:	str	r0, [r6, #40]	; 0x28
   1f4e0:	str	r3, [r6, #44]	; 0x2c
   1f4e4:	b	1f380 <strspn@plt+0x1c668>
   1f4e8:	mov	r0, sl
   1f4ec:	bl	2b68 <fclose@plt>
   1f4f0:	mov	r2, #33554432	; 0x2000000
   1f4f4:	mov	r3, #0
   1f4f8:	and	r2, r2, r8
   1f4fc:	and	r3, r3, r9
   1f500:	orrs	r4, r2, r3
   1f504:	beq	1f548 <strspn@plt+0x1c830>
   1f508:	ldr	r5, [fp, #4]
   1f50c:	ldr	r4, [pc, #2060]	; 1fd20 <strspn@plt+0x1d008>
   1f510:	cmp	r5, #0
   1f514:	add	r4, pc, r4
   1f518:	bne	1f828 <strspn@plt+0x1cb10>
   1f51c:	mov	r0, r4
   1f520:	add	r1, r6, #120	; 0x78
   1f524:	bl	34980 <strspn@plt+0x31c68>
   1f528:	cmp	r0, #0
   1f52c:	blt	1f850 <strspn@plt+0x1cb38>
   1f530:	ldrd	r2, [r6, #8]
   1f534:	mov	r0, #33554432	; 0x2000000
   1f538:	mov	r1, #0
   1f53c:	orr	r2, r2, r0
   1f540:	orr	r3, r3, r1
   1f544:	strd	r2, [r6, #8]
   1f548:	mov	r4, #2048	; 0x800
   1f54c:	mov	r5, #0
   1f550:	and	r2, r8, r4
   1f554:	and	r3, r9, r5
   1f558:	orrs	ip, r2, r3
   1f55c:	bne	1f870 <strspn@plt+0x1cb58>
   1f560:	mov	r4, #8192	; 0x2000
   1f564:	mov	r5, #0
   1f568:	and	r2, r8, r4
   1f56c:	and	r3, r9, r5
   1f570:	orrs	r0, r2, r3
   1f574:	bne	1f898 <strspn@plt+0x1cb80>
   1f578:	mov	r2, #16384	; 0x4000
   1f57c:	mov	r3, #0
   1f580:	and	r2, r2, r8
   1f584:	and	r3, r3, r9
   1f588:	orrs	r1, r2, r3
   1f58c:	beq	1f5e0 <strspn@plt+0x1c8c8>
   1f590:	ldr	r2, [fp, #4]
   1f594:	ldr	r4, [pc, #1928]	; 1fd24 <strspn@plt+0x1d00c>
   1f598:	cmp	r2, #0
   1f59c:	add	r4, pc, r4
   1f5a0:	bne	1fa7c <strspn@plt+0x1cd64>
   1f5a4:	mov	r0, r4
   1f5a8:	add	r1, r6, #76	; 0x4c
   1f5ac:	add	r2, r6, #80	; 0x50
   1f5b0:	bl	33fcc <strspn@plt+0x312b4>
   1f5b4:	cmp	r0, #0
   1f5b8:	blt	1faa8 <strspn@plt+0x1cd90>
   1f5bc:	ldr	r4, [r6, #80]	; 0x50
   1f5c0:	cmp	r4, #0
   1f5c4:	beq	1fba0 <strspn@plt+0x1ce88>
   1f5c8:	ldrd	r2, [r6, #8]
   1f5cc:	mov	r0, #16384	; 0x4000
   1f5d0:	mov	r1, #0
   1f5d4:	orr	r2, r2, r0
   1f5d8:	orr	r3, r3, r1
   1f5dc:	strd	r2, [r6, #8]
   1f5e0:	ldr	r4, [fp, #8]
   1f5e4:	cmp	r4, #0
   1f5e8:	ble	1f604 <strspn@plt+0x1c8ec>
   1f5ec:	mov	r2, #4096	; 0x1000
   1f5f0:	mov	r3, #0
   1f5f4:	and	r2, r2, r8
   1f5f8:	and	r3, r3, r9
   1f5fc:	orrs	r5, r2, r3
   1f600:	bne	1f7bc <strspn@plt+0x1caa4>
   1f604:	mov	r4, #2064384	; 0x1f8000
   1f608:	mov	r5, #0
   1f60c:	and	r4, r4, r8
   1f610:	and	r5, r5, r9
   1f614:	orrs	ip, r4, r5
   1f618:	bne	1f954 <strspn@plt+0x1cc3c>
   1f61c:	mov	r4, #67108864	; 0x4000000
   1f620:	mov	r5, #0
   1f624:	and	r2, r8, r4
   1f628:	and	r3, r9, r5
   1f62c:	orrs	r0, r2, r3
   1f630:	bne	1f990 <strspn@plt+0x1cc78>
   1f634:	mov	r4, #134217728	; 0x8000000
   1f638:	mov	r5, #0
   1f63c:	and	r8, r8, r4
   1f640:	and	r9, r9, r5
   1f644:	orrs	r1, r8, r9
   1f648:	beq	1f264 <strspn@plt+0x1c54c>
   1f64c:	ldr	r0, [fp, #4]
   1f650:	add	r1, r6, #116	; 0x74
   1f654:	bl	34d20 <strspn@plt+0x32008>
   1f658:	cmp	r0, #0
   1f65c:	blt	1fbc8 <strspn@plt+0x1ceb0>
   1f660:	ldrd	r2, [r6, #8]
   1f664:	mov	r8, #0
   1f668:	orr	r2, r2, r4
   1f66c:	orr	r3, r3, r5
   1f670:	strd	r2, [r6, #8]
   1f674:	b	1f268 <strspn@plt+0x1c550>
   1f678:	sub	r2, fp, #2048	; 0x800
   1f67c:	ldrd	r2, [r2, #-84]	; 0xffffffac
   1f680:	orrs	r3, r2, r3
   1f684:	bne	1f71c <strspn@plt+0x1ca04>
   1f688:	mov	r2, #2097152	; 0x200000
   1f68c:	mov	r3, #0
   1f690:	and	r2, r2, r8
   1f694:	and	r3, r3, r9
   1f698:	orrs	r1, r2, r3
   1f69c:	beq	1f8ec <strspn@plt+0x1cbd4>
   1f6a0:	ldr	r1, [pc, #1664]	; 1fd28 <strspn@plt+0x1d010>
   1f6a4:	mov	r0, r5
   1f6a8:	mov	r2, #7
   1f6ac:	add	r1, pc, r1
   1f6b0:	bl	2cc4 <strncmp@plt>
   1f6b4:	cmp	r0, #0
   1f6b8:	bne	1f8ec <strspn@plt+0x1cbd4>
   1f6bc:	mov	r0, r6
   1f6c0:	mov	r1, #2
   1f6c4:	add	r2, r4, #3
   1f6c8:	bl	1eca4 <strspn@plt+0x1bf8c>
   1f6cc:	cmp	r0, #0
   1f6d0:	blt	1fbb0 <strspn@plt+0x1ce98>
   1f6d4:	ldrd	r2, [r6, #8]
   1f6d8:	mov	r0, #2097152	; 0x200000
   1f6dc:	mov	r1, #0
   1f6e0:	orr	r2, r2, r0
   1f6e4:	orr	r3, r3, r1
   1f6e8:	strd	r2, [r6, #8]
   1f6ec:	b	1f380 <strspn@plt+0x1c668>
   1f6f0:	mov	r2, #2
   1f6f4:	mov	r3, #0
   1f6f8:	and	r2, r2, r0
   1f6fc:	and	r3, r3, r1
   1f700:	orrs	r4, r2, r3
   1f704:	beq	1f2e8 <strspn@plt+0x1c5d0>
   1f708:	ldr	r5, [r6, #56]	; 0x38
   1f70c:	cmp	r5, #0
   1f710:	str	r5, [fp, #8]
   1f714:	ble	1f2e8 <strspn@plt+0x1c5d0>
   1f718:	b	1f2cc <strspn@plt+0x1c5b4>
   1f71c:	ldr	r1, [pc, #1544]	; 1fd2c <strspn@plt+0x1d014>
   1f720:	mov	r0, r5
   1f724:	mov	r2, #7
   1f728:	add	r1, pc, r1
   1f72c:	bl	2cc4 <strncmp@plt>
   1f730:	cmp	r0, #0
   1f734:	bne	1f688 <strspn@plt+0x1c970>
   1f738:	ldr	r2, [pc, #1520]	; 1fd30 <strspn@plt+0x1d018>
   1f73c:	add	r3, r4, #3
   1f740:	ldr	ip, [pc, #1516]	; 1fd34 <strspn@plt+0x1d01c>
   1f744:	sub	r1, r4, #8
   1f748:	add	r2, pc, r2
   1f74c:	str	r0, [fp, #-2100]	; 0xfffff7cc
   1f750:	str	r2, [fp, #-2136]	; 0xfffff7a8
   1f754:	add	ip, pc, ip
   1f758:	sub	r0, r4, #12
   1f75c:	add	r2, r6, #48	; 0x30
   1f760:	str	ip, [fp, #-2144]	; 0xfffff7a0
   1f764:	str	r0, [fp, #-2148]	; 0xfffff79c
   1f768:	str	r1, [fp, #-2152]	; 0xfffff798
   1f76c:	str	r2, [fp, #-2156]	; 0xfffff794
   1f770:	mov	r0, r3
   1f774:	ldr	r1, [fp, #-2136]	; 0xfffff7a8
   1f778:	mov	ip, #0
   1f77c:	str	r3, [fp, #-2160]	; 0xfffff790
   1f780:	str	ip, [fp, #-2092]	; 0xfffff7d4
   1f784:	bl	2d18 <strspn@plt>
   1f788:	ldr	r3, [fp, #-2160]	; 0xfffff790
   1f78c:	add	r1, r3, r0
   1f790:	ldrb	r3, [r3, r0]
   1f794:	str	r1, [fp, #-2140]	; 0xfffff7a4
   1f798:	cmp	r3, #0
   1f79c:	bne	1fac0 <strspn@plt+0x1cda8>
   1f7a0:	ldrd	r2, [r6, #8]
   1f7a4:	mov	r0, #1024	; 0x400
   1f7a8:	mov	r1, #0
   1f7ac:	orr	r2, r2, r0
   1f7b0:	orr	r3, r3, r1
   1f7b4:	strd	r2, [r6, #8]
   1f7b8:	b	1f380 <strspn@plt+0x1c668>
   1f7bc:	sub	r0, fp, #2080	; 0x820
   1f7c0:	ldr	r2, [pc, #1392]	; 1fd38 <strspn@plt+0x1d020>
   1f7c4:	sub	r0, r0, #4
   1f7c8:	str	r4, [sp]
   1f7cc:	sub	r0, r0, #8
   1f7d0:	mov	r1, #1
   1f7d4:	add	r2, pc, r2
   1f7d8:	ldr	r3, [fp, #4]
   1f7dc:	mov	ip, #0
   1f7e0:	str	ip, [fp, #-2092]	; 0xfffff7d4
   1f7e4:	bl	2964 <__asprintf_chk@plt>
   1f7e8:	cmp	r0, #0
   1f7ec:	blt	1fc50 <strspn@plt+0x1cf38>
   1f7f0:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   1f7f4:	add	r1, r6, #68	; 0x44
   1f7f8:	bl	34980 <strspn@plt+0x31c68>
   1f7fc:	cmp	r0, #0
   1f800:	blt	1fc2c <strspn@plt+0x1cf14>
   1f804:	ldrd	r2, [r6, #8]
   1f808:	mov	r0, #4096	; 0x1000
   1f80c:	mov	r1, #0
   1f810:	orr	r2, r2, r0
   1f814:	orr	r3, r3, r1
   1f818:	strd	r2, [r6, #8]
   1f81c:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   1f820:	bl	2778 <free@plt>
   1f824:	b	1f604 <strspn@plt+0x1c8ec>
   1f828:	sub	sp, sp, #40	; 0x28
   1f82c:	ldr	r3, [pc, #1288]	; 1fd3c <strspn@plt+0x1d024>
   1f830:	add	r4, sp, #8
   1f834:	mov	r1, #1
   1f838:	mov	r2, #32
   1f83c:	str	r5, [sp]
   1f840:	mov	r0, r4
   1f844:	add	r3, pc, r3
   1f848:	bl	2aa8 <__sprintf_chk@plt>
   1f84c:	b	1f51c <strspn@plt+0x1c804>
   1f850:	add	r3, r0, #2
   1f854:	cmn	r0, #22
   1f858:	cmpne	r3, #1
   1f85c:	bls	1f548 <strspn@plt+0x1c830>
   1f860:	cmn	r0, #13
   1f864:	beq	1f548 <strspn@plt+0x1c830>
   1f868:	mov	r8, r0
   1f86c:	b	1f268 <strspn@plt+0x1c550>
   1f870:	ldr	r0, [fp, #4]
   1f874:	add	r1, r6, #64	; 0x40
   1f878:	bl	2b954 <strspn@plt+0x28c3c>
   1f87c:	cmp	r0, #0
   1f880:	blt	1fbb8 <strspn@plt+0x1cea0>
   1f884:	ldrd	r2, [r6, #8]
   1f888:	orr	r2, r2, r4
   1f88c:	orr	r3, r3, r5
   1f890:	strd	r2, [r6, #8]
   1f894:	b	1f560 <strspn@plt+0x1c848>
   1f898:	ldr	r0, [fp, #4]
   1f89c:	add	r1, r6, #72	; 0x48
   1f8a0:	bl	2bce0 <strspn@plt+0x28fc8>
   1f8a4:	cmp	r0, #0
   1f8a8:	blt	1fbf0 <strspn@plt+0x1ced8>
   1f8ac:	ldrd	r2, [r6, #8]
   1f8b0:	orr	r2, r2, r4
   1f8b4:	orr	r3, r3, r5
   1f8b8:	strd	r2, [r6, #8]
   1f8bc:	b	1f578 <strspn@plt+0x1c860>
   1f8c0:	ldr	r3, [fp, #4]
   1f8c4:	sub	sp, sp, #40	; 0x28
   1f8c8:	add	r4, sp, #8
   1f8cc:	mov	r1, #1
   1f8d0:	mov	r2, #26
   1f8d4:	str	r3, [sp]
   1f8d8:	mov	r0, r4
   1f8dc:	ldr	r3, [pc, #1116]	; 1fd40 <strspn@plt+0x1d028>
   1f8e0:	add	r3, pc, r3
   1f8e4:	bl	2aa8 <__sprintf_chk@plt>
   1f8e8:	b	1f318 <strspn@plt+0x1c600>
   1f8ec:	mov	r2, #4194304	; 0x400000
   1f8f0:	mov	r3, #0
   1f8f4:	and	r2, r2, r8
   1f8f8:	and	r3, r3, r9
   1f8fc:	orrs	ip, r2, r3
   1f900:	beq	1f9b8 <strspn@plt+0x1cca0>
   1f904:	ldr	r1, [pc, #1080]	; 1fd44 <strspn@plt+0x1d02c>
   1f908:	mov	r0, r5
   1f90c:	mov	r2, #7
   1f910:	add	r1, pc, r1
   1f914:	bl	2cc4 <strncmp@plt>
   1f918:	cmp	r0, #0
   1f91c:	bne	1f9b8 <strspn@plt+0x1cca0>
   1f920:	mov	r0, r6
   1f924:	mov	r1, #1
   1f928:	add	r2, r4, #3
   1f92c:	bl	1eca4 <strspn@plt+0x1bf8c>
   1f930:	cmp	r0, #0
   1f934:	blt	1fbb0 <strspn@plt+0x1ce98>
   1f938:	ldrd	r2, [r6, #8]
   1f93c:	mov	r0, #4194304	; 0x400000
   1f940:	mov	r1, #0
   1f944:	orr	r2, r2, r0
   1f948:	orr	r3, r3, r1
   1f94c:	strd	r2, [r6, #8]
   1f950:	b	1f380 <strspn@plt+0x1c668>
   1f954:	mov	r0, #0
   1f958:	ldr	r1, [fp, #4]
   1f95c:	add	r2, r6, #88	; 0x58
   1f960:	bl	33740 <strspn@plt+0x30a28>
   1f964:	cmp	r0, #0
   1f968:	blt	1fb28 <strspn@plt+0x1ce10>
   1f96c:	add	r0, r6, #136	; 0x88
   1f970:	bl	33aa0 <strspn@plt+0x30d88>
   1f974:	cmp	r0, #0
   1f978:	blt	1f868 <strspn@plt+0x1cb50>
   1f97c:	ldrd	r2, [r6, #8]
   1f980:	orr	r2, r2, r4
   1f984:	orr	r3, r3, r5
   1f988:	strd	r2, [r6, #8]
   1f98c:	b	1f61c <strspn@plt+0x1c904>
   1f990:	ldr	r0, [fp, #4]
   1f994:	add	r1, r6, #112	; 0x70
   1f998:	bl	34bec <strspn@plt+0x31ed4>
   1f99c:	cmp	r0, #0
   1f9a0:	blt	1fc00 <strspn@plt+0x1cee8>
   1f9a4:	ldrd	r2, [r6, #8]
   1f9a8:	orr	r2, r2, r4
   1f9ac:	orr	r3, r3, r5
   1f9b0:	strd	r2, [r6, #8]
   1f9b4:	b	1f634 <strspn@plt+0x1c91c>
   1f9b8:	mov	r2, #8388608	; 0x800000
   1f9bc:	mov	r3, #0
   1f9c0:	and	r2, r2, r8
   1f9c4:	and	r3, r3, r9
   1f9c8:	orrs	r0, r2, r3
   1f9cc:	beq	1fb38 <strspn@plt+0x1ce20>
   1f9d0:	ldr	r1, [pc, #880]	; 1fd48 <strspn@plt+0x1d030>
   1f9d4:	mov	r0, r5
   1f9d8:	mov	r2, #7
   1f9dc:	add	r1, pc, r1
   1f9e0:	bl	2cc4 <strncmp@plt>
   1f9e4:	subs	r1, r0, #0
   1f9e8:	bne	1fb38 <strspn@plt+0x1ce20>
   1f9ec:	mov	r0, r6
   1f9f0:	add	r2, r4, #3
   1f9f4:	bl	1eca4 <strspn@plt+0x1bf8c>
   1f9f8:	cmp	r0, #0
   1f9fc:	blt	1fbb0 <strspn@plt+0x1ce98>
   1fa00:	ldrd	r2, [r6, #8]
   1fa04:	mov	r0, #8388608	; 0x800000
   1fa08:	mov	r1, #0
   1fa0c:	orr	r2, r2, r0
   1fa10:	orr	r3, r3, r1
   1fa14:	strd	r2, [r6, #8]
   1fa18:	b	1f380 <strspn@plt+0x1c668>
   1fa1c:	sub	r1, fp, #2048	; 0x800
   1fa20:	ldrd	r2, [r6, #8]
   1fa24:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   1fa28:	ldrd	r0, [r1, #-68]	; 0xffffffbc
   1fa2c:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   1fa30:	orr	r2, r2, r0
   1fa34:	orr	r3, r3, r1
   1fa38:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   1fa3c:	strd	r2, [r6, #8]
   1fa40:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   1fa44:	str	ip, [r6, #16]
   1fa48:	str	lr, [r6, #20]
   1fa4c:	str	r0, [r6, #24]
   1fa50:	str	r3, [r6, #28]
   1fa54:	b	1f380 <strspn@plt+0x1c668>
   1fa58:	bl	2a9c <__errno_location@plt>
   1fa5c:	ldr	r3, [r0]
   1fa60:	cmp	r3, #2
   1fa64:	beq	1fc24 <strspn@plt+0x1cf0c>
   1fa68:	cmp	r3, #13
   1fa6c:	cmpne	r3, #1
   1fa70:	rsbne	r8, r3, #0
   1fa74:	bne	1f268 <strspn@plt+0x1c550>
   1fa78:	b	1f4f0 <strspn@plt+0x1c7d8>
   1fa7c:	ldr	r3, [fp, #4]
   1fa80:	sub	sp, sp, #40	; 0x28
   1fa84:	add	r4, sp, #8
   1fa88:	mov	r1, #1
   1fa8c:	mov	r2, #27
   1fa90:	str	r3, [sp]
   1fa94:	mov	r0, r4
   1fa98:	ldr	r3, [pc, #684]	; 1fd4c <strspn@plt+0x1d034>
   1fa9c:	add	r3, pc, r3
   1faa0:	bl	2aa8 <__sprintf_chk@plt>
   1faa4:	b	1f5a4 <strspn@plt+0x1c88c>
   1faa8:	cmn	r0, #2
   1faac:	beq	1fc24 <strspn@plt+0x1cf0c>
   1fab0:	cmn	r0, #1
   1fab4:	cmnne	r0, #13
   1fab8:	beq	1f5e0 <strspn@plt+0x1c8c8>
   1fabc:	b	1f868 <strspn@plt+0x1cb50>
   1fac0:	mov	r0, r1
   1fac4:	ldr	r2, [fp, #-2148]	; 0xfffff79c
   1fac8:	ldr	r1, [fp, #-2144]	; 0xfffff7a0
   1facc:	ldr	r3, [fp, #-2152]	; 0xfffff798
   1fad0:	bl	2bec <sscanf@plt>
   1fad4:	cmp	r0, #1
   1fad8:	bne	1f410 <strspn@plt+0x1c6f8>
   1fadc:	ldr	r2, [r6, #52]	; 0x34
   1fae0:	sub	r1, fp, #2096	; 0x830
   1fae4:	ldr	r0, [fp, #-2156]	; 0xfffff794
   1fae8:	sub	r1, r1, #4
   1faec:	mov	r3, #4
   1faf0:	add	r2, r2, #1
   1faf4:	bl	2d3dc <strspn@plt+0x2a6c4>
   1faf8:	cmp	r0, #0
   1fafc:	beq	1fcc4 <strspn@plt+0x1cfac>
   1fb00:	ldr	r3, [r6, #52]	; 0x34
   1fb04:	ldr	r2, [r6, #48]	; 0x30
   1fb08:	ldr	r1, [fp, #-2096]	; 0xfffff7d0
   1fb0c:	add	r0, r3, #1
   1fb10:	str	r0, [r6, #52]	; 0x34
   1fb14:	str	r1, [r2, r3, lsl #2]
   1fb18:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   1fb1c:	ldr	r2, [fp, #-2140]	; 0xfffff7a4
   1fb20:	add	r3, r2, r3
   1fb24:	b	1f770 <strspn@plt+0x1ca58>
   1fb28:	cmn	r0, #1
   1fb2c:	cmnne	r0, #13
   1fb30:	beq	1f61c <strspn@plt+0x1c904>
   1fb34:	b	1f868 <strspn@plt+0x1cb50>
   1fb38:	mov	r2, #16777216	; 0x1000000
   1fb3c:	mov	r3, #0
   1fb40:	and	r2, r2, r8
   1fb44:	and	r3, r3, r9
   1fb48:	orrs	r1, r2, r3
   1fb4c:	beq	1f380 <strspn@plt+0x1c668>
   1fb50:	ldr	r1, [pc, #504]	; 1fd50 <strspn@plt+0x1d038>
   1fb54:	mov	r0, r5
   1fb58:	mov	r2, #7
   1fb5c:	add	r1, pc, r1
   1fb60:	bl	2cc4 <strncmp@plt>
   1fb64:	cmp	r0, #0
   1fb68:	bne	1f380 <strspn@plt+0x1c668>
   1fb6c:	mov	r1, #3
   1fb70:	mov	r0, r6
   1fb74:	add	r2, r4, r1
   1fb78:	bl	1eca4 <strspn@plt+0x1bf8c>
   1fb7c:	cmp	r0, #0
   1fb80:	blt	1fbb0 <strspn@plt+0x1ce98>
   1fb84:	ldrd	r2, [r6, #8]
   1fb88:	mov	r0, #16777216	; 0x1000000
   1fb8c:	mov	r1, #0
   1fb90:	orr	r2, r2, r0
   1fb94:	orr	r3, r3, r1
   1fb98:	strd	r2, [r6, #8]
   1fb9c:	b	1f380 <strspn@plt+0x1c668>
   1fba0:	ldr	r0, [r6, #76]	; 0x4c
   1fba4:	bl	2778 <free@plt>
   1fba8:	str	r4, [r6, #76]	; 0x4c
   1fbac:	b	1f5e0 <strspn@plt+0x1c8c8>
   1fbb0:	mov	r8, r0
   1fbb4:	b	1f414 <strspn@plt+0x1c6fc>
   1fbb8:	cmn	r0, #1
   1fbbc:	cmnne	r0, #13
   1fbc0:	beq	1f560 <strspn@plt+0x1c848>
   1fbc4:	b	1f868 <strspn@plt+0x1cb50>
   1fbc8:	cmn	r0, #6
   1fbcc:	cmnne	r0, #95	; 0x5f
   1fbd0:	beq	1f264 <strspn@plt+0x1c54c>
   1fbd4:	add	r3, r0, #2
   1fbd8:	cmp	r3, #1
   1fbdc:	bls	1f264 <strspn@plt+0x1c54c>
   1fbe0:	cmn	r0, #13
   1fbe4:	movne	r8, r0
   1fbe8:	moveq	r8, #0
   1fbec:	b	1f268 <strspn@plt+0x1c550>
   1fbf0:	cmn	r0, #1
   1fbf4:	cmnne	r0, #13
   1fbf8:	beq	1f578 <strspn@plt+0x1c860>
   1fbfc:	b	1f868 <strspn@plt+0x1cb50>
   1fc00:	cmn	r0, #6
   1fc04:	cmnne	r0, #95	; 0x5f
   1fc08:	beq	1f634 <strspn@plt+0x1c91c>
   1fc0c:	add	r3, r0, #2
   1fc10:	cmp	r3, #1
   1fc14:	bls	1f634 <strspn@plt+0x1c91c>
   1fc18:	cmn	r0, #13
   1fc1c:	bne	1f868 <strspn@plt+0x1cb50>
   1fc20:	b	1f634 <strspn@plt+0x1c91c>
   1fc24:	mvn	r8, #2
   1fc28:	b	1f268 <strspn@plt+0x1c550>
   1fc2c:	cmn	r0, #2
   1fc30:	beq	1fc78 <strspn@plt+0x1cf60>
   1fc34:	cmn	r0, #1
   1fc38:	cmnne	r0, #13
   1fc3c:	beq	1f81c <strspn@plt+0x1cb04>
   1fc40:	mov	r8, r0
   1fc44:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   1fc48:	bl	2778 <free@plt>
   1fc4c:	b	1f268 <strspn@plt+0x1c550>
   1fc50:	mvn	r8, #11
   1fc54:	b	1fc44 <strspn@plt+0x1cf2c>
   1fc58:	mov	r0, sl
   1fc5c:	bl	279c <ferror@plt>
   1fc60:	cmp	r0, #0
   1fc64:	beq	1f4e8 <strspn@plt+0x1c7d0>
   1fc68:	bl	2a9c <__errno_location@plt>
   1fc6c:	ldr	r8, [r0]
   1fc70:	rsb	r8, r8, #0
   1fc74:	b	1f414 <strspn@plt+0x1c6fc>
   1fc78:	mvn	r8, #2
   1fc7c:	b	1fc44 <strspn@plt+0x1cf2c>
   1fc80:	bl	2838 <__stack_chk_fail@plt>
   1fc84:	ldr	r0, [pc, #200]	; 1fd54 <strspn@plt+0x1d03c>
   1fc88:	movw	r2, #691	; 0x2b3
   1fc8c:	ldr	r1, [pc, #196]	; 1fd58 <strspn@plt+0x1d040>
   1fc90:	ldr	r3, [pc, #196]	; 1fd5c <strspn@plt+0x1d044>
   1fc94:	add	r0, pc, r0
   1fc98:	add	r1, pc, r1
   1fc9c:	add	r3, pc, r3
   1fca0:	bl	32874 <strspn@plt+0x2fb5c>
   1fca4:	ldr	r0, [pc, #180]	; 1fd60 <strspn@plt+0x1d048>
   1fca8:	movw	r2, #690	; 0x2b2
   1fcac:	ldr	r1, [pc, #176]	; 1fd64 <strspn@plt+0x1d04c>
   1fcb0:	ldr	r3, [pc, #176]	; 1fd68 <strspn@plt+0x1d050>
   1fcb4:	add	r0, pc, r0
   1fcb8:	add	r1, pc, r1
   1fcbc:	add	r3, pc, r3
   1fcc0:	bl	32874 <strspn@plt+0x2fb5c>
   1fcc4:	mvn	r8, #11
   1fcc8:	b	1f414 <strspn@plt+0x1c6fc>
   1fccc:	mov	r4, r0
   1fcd0:	mov	r0, sl
   1fcd4:	bl	2b68 <fclose@plt>
   1fcd8:	mov	r0, r4
   1fcdc:	bl	2cb8 <_Unwind_Resume@plt>
   1fce0:	mov	r4, r0
   1fce4:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   1fce8:	bl	2778 <free@plt>
   1fcec:	b	1fcd8 <strspn@plt+0x1cfc0>
   1fcf0:	mov	r4, r0
   1fcf4:	b	1fcd8 <strspn@plt+0x1cfc0>
   1fcf8:	andeq	r5, r3, ip, lsr fp
   1fcfc:	andeq	r0, r0, r8, asr #4
   1fd00:	andeq	fp, r1, r0, lsr r1
   1fd04:	andeq	sp, r1, r0, ror lr
   1fd08:	andeq	fp, r1, r4, ror #1
   1fd0c:	andeq	sl, r1, r4, lsl #31
   1fd10:	andeq	fp, r1, r8, lsr #2
   1fd14:	andeq	fp, r1, r0, asr r0
   1fd18:	andeq	sl, r1, r8, ror #29
   1fd1c:	andeq	fp, r1, ip, lsl #1
   1fd20:	andeq	sl, r1, r0, asr #30
   1fd24:	ldrdeq	sl, [r1], -r0
   1fd28:	andeq	sl, r1, r4, lsl lr
   1fd2c:	andeq	sl, r1, r8, lsl #27
   1fd30:	andeq	sl, r1, r0, lsl ip
   1fd34:	andeq	sl, r1, r4, ror #26
   1fd38:	andeq	sl, r1, r8, lsr sp
   1fd3c:	muleq	r1, ip, ip
   1fd40:			; <UNDEFINED> instruction: 0x0001abb0
   1fd44:			; <UNDEFINED> instruction: 0x0001abb8
   1fd48:	strdeq	sl, [r1], -r4
   1fd4c:	andeq	sl, r1, ip, asr sl
   1fd50:	andeq	sl, r1, ip, ror r9
   1fd54:	andeq	sl, r1, ip, ror #15
   1fd58:	andeq	sl, r1, ip, ror r6
   1fd5c:	andeq	sl, r1, r4, ror #12
   1fd60:	andeq	r0, r2, r8, asr #31
   1fd64:	andeq	sl, r1, ip, asr r6
   1fd68:	andeq	sl, r1, r4, asr #12
   1fd6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd70:	subs	r6, r0, #0
   1fd74:	sub	sp, sp, #20
   1fd78:	mov	r4, r2
   1fd7c:	mov	r5, r3
   1fd80:	ldr	r7, [sp, #56]	; 0x38
   1fd84:	beq	20564 <strspn@plt+0x1d84c>
   1fd88:	cmp	r7, #0
   1fd8c:	beq	20544 <strspn@plt+0x1d82c>
   1fd90:	ldrd	r2, [r6, #8]
   1fd94:	bic	r2, r4, r2
   1fd98:	bic	r3, r5, r3
   1fd9c:	orrs	r0, r2, r3
   1fda0:	beq	1fdb0 <strspn@plt+0x1d098>
   1fda4:	cmp	r4, #0
   1fda8:	sbcs	r1, r5, #0
   1fdac:	blt	1fdcc <strspn@plt+0x1d0b4>
   1fdb0:	mov	r0, r6
   1fdb4:	mov	r4, #0
   1fdb8:	bl	1ee64 <strspn@plt+0x1c14c>
   1fdbc:	str	r0, [r7]
   1fdc0:	mov	r0, r4
   1fdc4:	add	sp, sp, #20
   1fdc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fdcc:	bl	1eff8 <strspn@plt+0x1c2e0>
   1fdd0:	subs	r8, r0, #0
   1fdd4:	beq	2053c <strspn@plt+0x1d824>
   1fdd8:	ldrd	sl, [r6, #8]
   1fddc:	mov	r0, #4
   1fde0:	mov	r1, #0
   1fde4:	and	r2, sl, r0
   1fde8:	and	r3, fp, r1
   1fdec:	and	r2, r2, r4
   1fdf0:	and	r3, r3, r5
   1fdf4:	orrs	ip, r2, r3
   1fdf8:	beq	1fe18 <strspn@plt+0x1d100>
   1fdfc:	ldr	ip, [r6, #16]
   1fe00:	ldrd	r2, [r8, #8]
   1fe04:	str	ip, [r8, #16]
   1fe08:	orr	r2, r2, r0
   1fe0c:	orr	r3, r3, r1
   1fe10:	strd	r2, [r8, #8]
   1fe14:	ldrd	sl, [r6, #8]
   1fe18:	mov	r0, #8
   1fe1c:	mov	r1, #0
   1fe20:	and	r2, r4, r0
   1fe24:	and	r3, r5, r1
   1fe28:	and	r2, r2, sl
   1fe2c:	and	r3, r3, fp
   1fe30:	orrs	ip, r2, r3
   1fe34:	beq	1fe54 <strspn@plt+0x1d13c>
   1fe38:	ldr	ip, [r6, #20]
   1fe3c:	ldrd	r2, [r8, #8]
   1fe40:	str	ip, [r8, #20]
   1fe44:	orr	r2, r2, r0
   1fe48:	orr	r3, r3, r1
   1fe4c:	strd	r2, [r8, #8]
   1fe50:	ldrd	sl, [r6, #8]
   1fe54:	mov	r0, #16
   1fe58:	mov	r1, #0
   1fe5c:	and	r2, r4, r0
   1fe60:	and	r3, r5, r1
   1fe64:	and	r2, r2, sl
   1fe68:	and	r3, r3, fp
   1fe6c:	orrs	ip, r2, r3
   1fe70:	beq	1fe90 <strspn@plt+0x1d178>
   1fe74:	ldr	ip, [r6, #24]
   1fe78:	ldrd	r2, [r8, #8]
   1fe7c:	str	ip, [r8, #24]
   1fe80:	orr	r2, r2, r0
   1fe84:	orr	r3, r3, r1
   1fe88:	strd	r2, [r8, #8]
   1fe8c:	ldrd	sl, [r6, #8]
   1fe90:	mov	r0, #32
   1fe94:	mov	r1, #0
   1fe98:	and	r2, r4, r0
   1fe9c:	and	r3, r5, r1
   1fea0:	and	r2, r2, sl
   1fea4:	and	r3, r3, fp
   1fea8:	orrs	ip, r2, r3
   1feac:	beq	1fecc <strspn@plt+0x1d1b4>
   1feb0:	ldr	ip, [r6, #28]
   1feb4:	ldrd	r2, [r8, #8]
   1feb8:	str	ip, [r8, #28]
   1febc:	orr	r2, r2, r0
   1fec0:	orr	r3, r3, r1
   1fec4:	strd	r2, [r8, #8]
   1fec8:	ldrd	sl, [r6, #8]
   1fecc:	mov	r0, #64	; 0x40
   1fed0:	mov	r1, #0
   1fed4:	and	r2, r4, r0
   1fed8:	and	r3, r5, r1
   1fedc:	and	r2, r2, sl
   1fee0:	and	r3, r3, fp
   1fee4:	orrs	ip, r2, r3
   1fee8:	beq	1ff08 <strspn@plt+0x1d1f0>
   1feec:	ldr	ip, [r6, #32]
   1fef0:	ldrd	r2, [r8, #8]
   1fef4:	str	ip, [r8, #32]
   1fef8:	orr	r2, r2, r0
   1fefc:	orr	r3, r3, r1
   1ff00:	strd	r2, [r8, #8]
   1ff04:	ldrd	sl, [r6, #8]
   1ff08:	mov	r0, #128	; 0x80
   1ff0c:	mov	r1, #0
   1ff10:	and	r2, r4, r0
   1ff14:	and	r3, r5, r1
   1ff18:	and	r2, r2, sl
   1ff1c:	and	r3, r3, fp
   1ff20:	orrs	ip, r2, r3
   1ff24:	beq	1ff44 <strspn@plt+0x1d22c>
   1ff28:	ldr	ip, [r6, #36]	; 0x24
   1ff2c:	ldrd	r2, [r8, #8]
   1ff30:	str	ip, [r8, #36]	; 0x24
   1ff34:	orr	r2, r2, r0
   1ff38:	orr	r3, r3, r1
   1ff3c:	strd	r2, [r8, #8]
   1ff40:	ldrd	sl, [r6, #8]
   1ff44:	mov	r0, #256	; 0x100
   1ff48:	mov	r1, #0
   1ff4c:	and	r2, r4, r0
   1ff50:	and	r3, r5, r1
   1ff54:	and	r2, r2, sl
   1ff58:	and	r3, r3, fp
   1ff5c:	orrs	ip, r2, r3
   1ff60:	beq	1ff80 <strspn@plt+0x1d268>
   1ff64:	ldr	ip, [r6, #40]	; 0x28
   1ff68:	ldrd	r2, [r8, #8]
   1ff6c:	str	ip, [r8, #40]	; 0x28
   1ff70:	orr	r2, r2, r0
   1ff74:	orr	r3, r3, r1
   1ff78:	strd	r2, [r8, #8]
   1ff7c:	ldrd	sl, [r6, #8]
   1ff80:	mov	r0, #512	; 0x200
   1ff84:	mov	r1, #0
   1ff88:	and	r2, r4, r0
   1ff8c:	and	r3, r5, r1
   1ff90:	and	r2, r2, sl
   1ff94:	and	r3, r3, fp
   1ff98:	orrs	ip, r2, r3
   1ff9c:	bne	20220 <strspn@plt+0x1d508>
   1ffa0:	mov	r2, #1024	; 0x400
   1ffa4:	mov	r3, #0
   1ffa8:	and	r2, r2, r4
   1ffac:	and	r3, r3, r5
   1ffb0:	and	r2, r2, sl
   1ffb4:	and	r3, r3, fp
   1ffb8:	orrs	r0, r2, r3
   1ffbc:	bne	20280 <strspn@plt+0x1d568>
   1ffc0:	mov	r0, #1
   1ffc4:	mov	r1, #0
   1ffc8:	and	r2, r4, r0
   1ffcc:	and	r3, r5, r1
   1ffd0:	and	r2, r2, sl
   1ffd4:	and	r3, r3, fp
   1ffd8:	orrs	ip, r2, r3
   1ffdc:	beq	1fffc <strspn@plt+0x1d2e4>
   1ffe0:	ldr	ip, [r6, #56]	; 0x38
   1ffe4:	ldrd	r2, [r8, #8]
   1ffe8:	str	ip, [r8, #56]	; 0x38
   1ffec:	orr	r2, r2, r0
   1fff0:	orr	r3, r3, r1
   1fff4:	strd	r2, [r8, #8]
   1fff8:	ldrd	sl, [r6, #8]
   1fffc:	mov	r0, #2
   20000:	mov	r1, #0
   20004:	and	r2, r4, r0
   20008:	and	r3, r5, r1
   2000c:	and	r2, r2, sl
   20010:	and	r3, r3, fp
   20014:	orrs	ip, r2, r3
   20018:	bne	20240 <strspn@plt+0x1d528>
   2001c:	mov	r2, #2048	; 0x800
   20020:	mov	r3, #0
   20024:	and	r2, r2, r4
   20028:	and	r3, r3, r5
   2002c:	and	r2, r2, sl
   20030:	and	r3, r3, fp
   20034:	orrs	r0, r2, r3
   20038:	bne	202d0 <strspn@plt+0x1d5b8>
   2003c:	mov	r2, #4096	; 0x1000
   20040:	mov	r3, #0
   20044:	and	r2, r2, r4
   20048:	and	r3, r3, r5
   2004c:	and	r2, r2, sl
   20050:	and	r3, r3, fp
   20054:	orrs	r1, r2, r3
   20058:	bne	20304 <strspn@plt+0x1d5ec>
   2005c:	mov	r2, #8192	; 0x2000
   20060:	mov	r3, #0
   20064:	and	r2, r2, r4
   20068:	and	r3, r3, r5
   2006c:	and	r2, r2, sl
   20070:	and	r3, r3, fp
   20074:	orrs	r1, r2, r3
   20078:	bne	20338 <strspn@plt+0x1d620>
   2007c:	mov	r2, #16384	; 0x4000
   20080:	mov	r3, #0
   20084:	and	r2, r2, r4
   20088:	and	r3, r3, r5
   2008c:	and	r2, r2, sl
   20090:	and	r3, r3, fp
   20094:	orrs	r1, r2, r3
   20098:	bne	2036c <strspn@plt+0x1d654>
   2009c:	mov	r2, #2064384	; 0x1f8000
   200a0:	mov	r3, #0
   200a4:	and	r0, r4, r2
   200a8:	and	r1, r5, r3
   200ac:	and	r2, r0, sl
   200b0:	and	r3, r1, fp
   200b4:	strd	r0, [sp, #8]
   200b8:	orrs	r1, r2, r3
   200bc:	bne	203ac <strspn@plt+0x1d694>
   200c0:	mov	r2, #31457280	; 0x1e00000
   200c4:	mov	r3, #0
   200c8:	and	r2, r2, r4
   200cc:	and	r3, r3, r5
   200d0:	and	r2, r2, sl
   200d4:	and	r3, r3, fp
   200d8:	orrs	r1, r2, r3
   200dc:	bne	20424 <strspn@plt+0x1d70c>
   200e0:	mov	r2, #33554432	; 0x2000000
   200e4:	mov	r3, #0
   200e8:	and	r2, r2, r4
   200ec:	and	r3, r3, r5
   200f0:	and	r2, r2, sl
   200f4:	and	r3, r3, fp
   200f8:	orrs	ip, r2, r3
   200fc:	bne	203f0 <strspn@plt+0x1d6d8>
   20100:	mov	r0, #67108864	; 0x4000000
   20104:	mov	r1, #0
   20108:	and	r2, r4, r0
   2010c:	and	r3, r5, r1
   20110:	and	r2, r2, sl
   20114:	and	r3, r3, fp
   20118:	orrs	ip, r2, r3
   2011c:	beq	2013c <strspn@plt+0x1d424>
   20120:	ldr	ip, [r6, #112]	; 0x70
   20124:	ldrd	r2, [r8, #8]
   20128:	str	ip, [r8, #112]	; 0x70
   2012c:	orr	r2, r2, r0
   20130:	orr	r3, r3, r1
   20134:	strd	r2, [r8, #8]
   20138:	ldrd	sl, [r6, #8]
   2013c:	mov	r0, #134217728	; 0x8000000
   20140:	mov	r1, #0
   20144:	and	r2, r4, r0
   20148:	and	r3, r5, r1
   2014c:	and	r2, r2, sl
   20150:	and	r3, r3, fp
   20154:	orrs	ip, r2, r3
   20158:	bne	20260 <strspn@plt+0x1d548>
   2015c:	mov	r2, #268435456	; 0x10000000
   20160:	mov	r3, #0
   20164:	and	r2, r2, r4
   20168:	and	r3, r3, r5
   2016c:	and	r2, r2, sl
   20170:	and	r3, r3, fp
   20174:	orrs	r0, r2, r3
   20178:	bne	204bc <strspn@plt+0x1d7a4>
   2017c:	mov	r2, #536870912	; 0x20000000
   20180:	mov	r3, #0
   20184:	and	r2, r2, r4
   20188:	and	r3, r3, r5
   2018c:	and	r2, r2, sl
   20190:	and	r3, r3, fp
   20194:	orrs	r1, r2, r3
   20198:	bne	20488 <strspn@plt+0x1d770>
   2019c:	mov	r2, #1073741824	; 0x40000000
   201a0:	mov	r3, #0
   201a4:	and	r2, r2, r4
   201a8:	and	r3, r3, r5
   201ac:	and	r2, r2, sl
   201b0:	and	r3, r3, fp
   201b4:	orrs	ip, r2, r3
   201b8:	bne	204f0 <strspn@plt+0x1d7d8>
   201bc:	mov	r2, #1
   201c0:	mov	r3, #0
   201c4:	and	r2, r2, sl
   201c8:	and	r3, r3, fp
   201cc:	orrs	r1, r2, r3
   201d0:	mov	r3, #0
   201d4:	mov	r2, #2
   201d8:	and	fp, fp, r3
   201dc:	and	sl, sl, r2
   201e0:	ldrne	r0, [r6, #56]	; 0x38
   201e4:	moveq	r0, #0
   201e8:	orrs	r3, sl, fp
   201ec:	mov	r2, r4
   201f0:	mov	r3, r5
   201f4:	ldrne	r1, [r6, #60]	; 0x3c
   201f8:	moveq	r1, #0
   201fc:	str	r0, [sp]
   20200:	mov	r0, r8
   20204:	str	r1, [sp, #4]
   20208:	bl	1f21c <strspn@plt+0x1c504>
   2020c:	cmp	r0, #0
   20210:	blt	20524 <strspn@plt+0x1d80c>
   20214:	str	r8, [r7]
   20218:	mov	r4, #0
   2021c:	b	1fdc0 <strspn@plt+0x1d0a8>
   20220:	ldr	ip, [r6, #44]	; 0x2c
   20224:	ldrd	r2, [r8, #8]
   20228:	str	ip, [r8, #44]	; 0x2c
   2022c:	orr	r2, r2, r0
   20230:	orr	r3, r3, r1
   20234:	strd	r2, [r8, #8]
   20238:	ldrd	sl, [r6, #8]
   2023c:	b	1ffa0 <strspn@plt+0x1d288>
   20240:	ldr	ip, [r6, #60]	; 0x3c
   20244:	ldrd	r2, [r8, #8]
   20248:	str	ip, [r8, #60]	; 0x3c
   2024c:	orr	r2, r2, r0
   20250:	orr	r3, r3, r1
   20254:	strd	r2, [r8, #8]
   20258:	ldrd	sl, [r6, #8]
   2025c:	b	2001c <strspn@plt+0x1d304>
   20260:	ldr	ip, [r6, #116]	; 0x74
   20264:	ldrd	r2, [r8, #8]
   20268:	str	ip, [r8, #116]	; 0x74
   2026c:	orr	r2, r2, r0
   20270:	orr	r3, r3, r1
   20274:	strd	r2, [r8, #8]
   20278:	ldrd	sl, [r6, #8]
   2027c:	b	2015c <strspn@plt+0x1d444>
   20280:	ldr	r9, [r6, #52]	; 0x34
   20284:	ldr	sl, [r6, #48]	; 0x30
   20288:	cmp	r9, #0
   2028c:	bne	20584 <strspn@plt+0x1d86c>
   20290:	mov	r0, sl
   20294:	lsl	r1, r9, #2
   20298:	bl	2cdc0 <strspn@plt+0x2a0a8>
   2029c:	cmp	r0, #0
   202a0:	str	r0, [r8, #48]	; 0x30
   202a4:	beq	20534 <strspn@plt+0x1d81c>
   202a8:	ldr	ip, [r6, #52]	; 0x34
   202ac:	mov	r0, #1024	; 0x400
   202b0:	ldrd	r2, [r8, #8]
   202b4:	mov	r1, #0
   202b8:	str	ip, [r8, #52]	; 0x34
   202bc:	orr	r2, r2, r0
   202c0:	orr	r3, r3, r1
   202c4:	strd	r2, [r8, #8]
   202c8:	ldrd	sl, [r6, #8]
   202cc:	b	1ffc0 <strspn@plt+0x1d2a8>
   202d0:	ldr	r0, [r6, #64]	; 0x40
   202d4:	bl	2ac0 <__strdup@plt>
   202d8:	cmp	r0, #0
   202dc:	str	r0, [r8, #64]	; 0x40
   202e0:	beq	20534 <strspn@plt+0x1d81c>
   202e4:	ldrd	r2, [r8, #8]
   202e8:	mov	r0, #2048	; 0x800
   202ec:	mov	r1, #0
   202f0:	orr	r2, r2, r0
   202f4:	orr	r3, r3, r1
   202f8:	strd	r2, [r8, #8]
   202fc:	ldrd	sl, [r6, #8]
   20300:	b	2003c <strspn@plt+0x1d324>
   20304:	ldr	r0, [r6, #68]	; 0x44
   20308:	bl	2ac0 <__strdup@plt>
   2030c:	cmp	r0, #0
   20310:	str	r0, [r8, #68]	; 0x44
   20314:	beq	20534 <strspn@plt+0x1d81c>
   20318:	ldrd	r2, [r8, #8]
   2031c:	mov	r0, #4096	; 0x1000
   20320:	mov	r1, #0
   20324:	orr	r2, r2, r0
   20328:	orr	r3, r3, r1
   2032c:	strd	r2, [r8, #8]
   20330:	ldrd	sl, [r6, #8]
   20334:	b	2005c <strspn@plt+0x1d344>
   20338:	ldr	r0, [r6, #72]	; 0x48
   2033c:	bl	2ac0 <__strdup@plt>
   20340:	cmp	r0, #0
   20344:	str	r0, [r8, #72]	; 0x48
   20348:	beq	20534 <strspn@plt+0x1d81c>
   2034c:	ldrd	r2, [r8, #8]
   20350:	mov	r0, #8192	; 0x2000
   20354:	mov	r1, #0
   20358:	orr	r2, r2, r0
   2035c:	orr	r3, r3, r1
   20360:	strd	r2, [r8, #8]
   20364:	ldrd	sl, [r6, #8]
   20368:	b	2007c <strspn@plt+0x1d364>
   2036c:	ldr	r0, [r6, #76]	; 0x4c
   20370:	ldr	r1, [r6, #80]	; 0x50
   20374:	bl	2cdc0 <strspn@plt+0x2a0a8>
   20378:	cmp	r0, #0
   2037c:	str	r0, [r8, #76]	; 0x4c
   20380:	beq	20534 <strspn@plt+0x1d81c>
   20384:	ldr	ip, [r6, #80]	; 0x50
   20388:	mov	r0, #16384	; 0x4000
   2038c:	ldrd	r2, [r8, #8]
   20390:	mov	r1, #0
   20394:	str	ip, [r8, #80]	; 0x50
   20398:	orr	r2, r2, r0
   2039c:	orr	r3, r3, r1
   203a0:	strd	r2, [r8, #8]
   203a4:	ldrd	sl, [r6, #8]
   203a8:	b	2009c <strspn@plt+0x1d384>
   203ac:	ldr	r0, [r6, #88]	; 0x58
   203b0:	bl	2ac0 <__strdup@plt>
   203b4:	cmp	r0, #0
   203b8:	str	r0, [r8, #88]	; 0x58
   203bc:	beq	20534 <strspn@plt+0x1d81c>
   203c0:	ldr	r0, [r6, #136]	; 0x88
   203c4:	bl	2ac0 <__strdup@plt>
   203c8:	cmp	r0, #0
   203cc:	str	r0, [r8, #136]	; 0x88
   203d0:	beq	20534 <strspn@plt+0x1d81c>
   203d4:	ldrd	r2, [r8, #8]
   203d8:	ldrd	r0, [sp, #8]
   203dc:	orr	r2, r2, r0
   203e0:	orr	r3, r3, r1
   203e4:	strd	r2, [r8, #8]
   203e8:	ldrd	sl, [r6, #8]
   203ec:	b	200c0 <strspn@plt+0x1d3a8>
   203f0:	ldr	r0, [r6, #120]	; 0x78
   203f4:	bl	2ac0 <__strdup@plt>
   203f8:	cmp	r0, #0
   203fc:	str	r0, [r8, #120]	; 0x78
   20400:	beq	20534 <strspn@plt+0x1d81c>
   20404:	ldrd	r2, [r8, #8]
   20408:	mov	r0, #33554432	; 0x2000000
   2040c:	mov	r1, #0
   20410:	orr	r2, r2, r0
   20414:	orr	r3, r3, r1
   20418:	strd	r2, [r8, #8]
   2041c:	ldrd	sl, [r6, #8]
   20420:	b	20100 <strspn@plt+0x1d3e8>
   20424:	ldr	r9, [r6, #108]	; 0x6c
   20428:	bl	2a83c <strspn@plt+0x27b24>
   2042c:	ands	r3, r0, #31
   20430:	mov	r2, r0
   20434:	mov	r0, r9
   20438:	movne	r3, #1
   2043c:	add	r1, r3, r2, lsr #5
   20440:	lsl	r1, r1, #4
   20444:	bl	2cdc0 <strspn@plt+0x2a0a8>
   20448:	cmp	r0, #0
   2044c:	str	r0, [r8, #108]	; 0x6c
   20450:	beq	20534 <strspn@plt+0x1d81c>
   20454:	ldrd	r2, [r6, #8]
   20458:	mov	r0, #31457280	; 0x1e00000
   2045c:	ldrd	sl, [r8, #8]
   20460:	mov	r1, #0
   20464:	and	r2, r2, r0
   20468:	and	r3, r3, r1
   2046c:	and	r2, r2, r4
   20470:	and	r3, r3, r5
   20474:	orr	sl, sl, r2
   20478:	orr	fp, fp, r3
   2047c:	strd	sl, [r8, #8]
   20480:	ldrd	sl, [r6, #8]
   20484:	b	200e0 <strspn@plt+0x1d3c8>
   20488:	ldr	r0, [r6, #128]	; 0x80
   2048c:	bl	3210c <strspn@plt+0x2f3f4>
   20490:	cmp	r0, #0
   20494:	str	r0, [r8, #128]	; 0x80
   20498:	beq	20534 <strspn@plt+0x1d81c>
   2049c:	ldrd	r2, [r8, #8]
   204a0:	mov	r0, #536870912	; 0x20000000
   204a4:	mov	r1, #0
   204a8:	orr	r2, r2, r0
   204ac:	orr	r3, r3, r1
   204b0:	strd	r2, [r8, #8]
   204b4:	ldrd	sl, [r6, #8]
   204b8:	b	2019c <strspn@plt+0x1d484>
   204bc:	ldr	r0, [r6, #124]	; 0x7c
   204c0:	bl	2ac0 <__strdup@plt>
   204c4:	cmp	r0, #0
   204c8:	str	r0, [r8, #124]	; 0x7c
   204cc:	beq	20534 <strspn@plt+0x1d81c>
   204d0:	ldrd	r2, [r8, #8]
   204d4:	mov	r0, #268435456	; 0x10000000
   204d8:	mov	r1, #0
   204dc:	orr	r2, r2, r0
   204e0:	orr	r3, r3, r1
   204e4:	strd	r2, [r8, #8]
   204e8:	ldrd	sl, [r6, #8]
   204ec:	b	2017c <strspn@plt+0x1d464>
   204f0:	ldr	r0, [r6, #140]	; 0x8c
   204f4:	bl	2ac0 <__strdup@plt>
   204f8:	cmp	r0, #0
   204fc:	str	r0, [r8, #140]	; 0x8c
   20500:	beq	20534 <strspn@plt+0x1d81c>
   20504:	ldrd	r2, [r8, #8]
   20508:	mov	r0, #1073741824	; 0x40000000
   2050c:	mov	r1, #0
   20510:	orr	r2, r2, r0
   20514:	orr	r3, r3, r1
   20518:	strd	r2, [r8, #8]
   2051c:	ldrd	sl, [r6, #8]
   20520:	b	201bc <strspn@plt+0x1d4a4>
   20524:	mov	r4, r0
   20528:	mov	r0, r8
   2052c:	bl	1ef04 <strspn@plt+0x1c1ec>
   20530:	b	1fdc0 <strspn@plt+0x1d0a8>
   20534:	mvn	r4, #11
   20538:	b	20528 <strspn@plt+0x1d810>
   2053c:	mvn	r4, #11
   20540:	b	1fdc0 <strspn@plt+0x1d0a8>
   20544:	ldr	r0, [pc, #112]	; 205bc <strspn@plt+0x1d8a4>
   20548:	movw	r2, #962	; 0x3c2
   2054c:	ldr	r1, [pc, #108]	; 205c0 <strspn@plt+0x1d8a8>
   20550:	ldr	r3, [pc, #108]	; 205c4 <strspn@plt+0x1d8ac>
   20554:	add	r0, pc, r0
   20558:	add	r1, pc, r1
   2055c:	add	r3, pc, r3
   20560:	bl	32874 <strspn@plt+0x2fb5c>
   20564:	ldr	r0, [pc, #92]	; 205c8 <strspn@plt+0x1d8b0>
   20568:	movw	r2, #961	; 0x3c1
   2056c:	ldr	r1, [pc, #88]	; 205cc <strspn@plt+0x1d8b4>
   20570:	ldr	r3, [pc, #88]	; 205d0 <strspn@plt+0x1d8b8>
   20574:	add	r0, pc, r0
   20578:	add	r1, pc, r1
   2057c:	add	r3, pc, r3
   20580:	bl	32874 <strspn@plt+0x2fb5c>
   20584:	mvn	r0, #0
   20588:	mov	r1, r9
   2058c:	bl	352c4 <strspn@plt+0x325ac>
   20590:	cmp	r0, #3
   20594:	bhi	20290 <strspn@plt+0x1d578>
   20598:	mov	r3, #0
   2059c:	mvn	r4, #11
   205a0:	str	r3, [r8, #48]	; 0x30
   205a4:	b	20528 <strspn@plt+0x1d810>
   205a8:	mov	r4, r0
   205ac:	mov	r0, r8
   205b0:	bl	1ef04 <strspn@plt+0x1c1ec>
   205b4:	mov	r0, r4
   205b8:	bl	2cb8 <_Unwind_Resume@plt>
   205bc:	andeq	r6, r1, r0, lsl #9
   205c0:			; <UNDEFINED> instruction: 0x00019dbc
   205c4:	andeq	r9, r1, ip, lsl #27
   205c8:	andeq	r0, r2, r8, lsl #14
   205cc:	muleq	r1, ip, sp
   205d0:	andeq	r9, r1, ip, ror #26
   205d4:	ldr	ip, [pc, #496]	; 207cc <strspn@plt+0x1dab4>
   205d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205dc:	subs	r8, r0, #0
   205e0:	ldr	r0, [pc, #488]	; 207d0 <strspn@plt+0x1dab8>
   205e4:	add	ip, pc, ip
   205e8:	mov	sl, r3
   205ec:	sub	sp, sp, #20
   205f0:	mov	r3, ip
   205f4:	mov	r5, r1
   205f8:	ldr	r7, [ip, r0]
   205fc:	mov	r6, r2
   20600:	ldr	fp, [sp, #56]	; 0x38
   20604:	ldr	r3, [r7]
   20608:	str	r3, [sp, #12]
   2060c:	beq	20700 <strspn@plt+0x1d9e8>
   20610:	cmp	fp, #0
   20614:	beq	207ac <strspn@plt+0x1da94>
   20618:	ldrb	r4, [r8]
   2061c:	mov	r0, r4
   20620:	bl	209a0 <strspn@plt+0x1dc88>
   20624:	subs	r9, r0, #0
   20628:	bne	206dc <strspn@plt+0x1d9c4>
   2062c:	cmp	r4, #118	; 0x76
   20630:	beq	206dc <strspn@plt+0x1d9c4>
   20634:	cmp	r4, #97	; 0x61
   20638:	beq	20708 <strspn@plt+0x1d9f0>
   2063c:	cmp	r4, #40	; 0x28
   20640:	beq	20744 <strspn@plt+0x1da2c>
   20644:	cmp	r4, #123	; 0x7b
   20648:	bne	20700 <strspn@plt+0x1d9e8>
   2064c:	cmp	r5, #0
   20650:	beq	20700 <strspn@plt+0x1d9e8>
   20654:	cmp	sl, #31
   20658:	add	r5, r8, #1
   2065c:	bhi	20700 <strspn@plt+0x1d9e8>
   20660:	ldrb	r0, [r8, #1]
   20664:	cmp	r0, #125	; 0x7d
   20668:	beq	20700 <strspn@plt+0x1d9e8>
   2066c:	add	sl, sl, #1
   20670:	add	r9, sp, #8
   20674:	mov	r4, #0
   20678:	cmp	r4, #0
   2067c:	bne	2068c <strspn@plt+0x1d974>
   20680:	bl	209a0 <strspn@plt+0x1dc88>
   20684:	cmp	r0, #0
   20688:	beq	20700 <strspn@plt+0x1d9e8>
   2068c:	str	r9, [sp]
   20690:	mov	r0, r5
   20694:	mov	r1, #0
   20698:	mov	r2, r6
   2069c:	mov	r3, sl
   206a0:	bl	205d4 <strspn@plt+0x1d8bc>
   206a4:	cmp	r0, #0
   206a8:	blt	206e8 <strspn@plt+0x1d9d0>
   206ac:	ldr	r3, [sp, #8]
   206b0:	add	r4, r4, #1
   206b4:	ldrb	r0, [r5, r3]!
   206b8:	cmp	r0, #125	; 0x7d
   206bc:	bne	20678 <strspn@plt+0x1d960>
   206c0:	cmp	r4, #2
   206c4:	bne	20700 <strspn@plt+0x1d9e8>
   206c8:	rsb	r5, r8, r5
   206cc:	mov	r0, #0
   206d0:	add	r5, r5, #1
   206d4:	str	r5, [fp]
   206d8:	b	206e8 <strspn@plt+0x1d9d0>
   206dc:	mov	r0, #0
   206e0:	mov	r3, #1
   206e4:	str	r3, [fp]
   206e8:	ldr	r2, [sp, #12]
   206ec:	ldr	r3, [r7]
   206f0:	cmp	r2, r3
   206f4:	bne	207a8 <strspn@plt+0x1da90>
   206f8:	add	sp, sp, #20
   206fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20700:	mvn	r0, #21
   20704:	b	206e8 <strspn@plt+0x1d9d0>
   20708:	cmp	r6, #31
   2070c:	bhi	20700 <strspn@plt+0x1d9e8>
   20710:	add	ip, sp, #8
   20714:	add	r0, r8, #1
   20718:	add	r2, r6, #1
   2071c:	mov	r3, sl
   20720:	mov	r1, #1
   20724:	str	ip, [sp]
   20728:	bl	205d4 <strspn@plt+0x1d8bc>
   2072c:	cmp	r0, #0
   20730:	ldrge	r3, [sp, #8]
   20734:	movge	r0, r9
   20738:	addge	r3, r3, #1
   2073c:	strge	r3, [fp]
   20740:	b	206e8 <strspn@plt+0x1d9d0>
   20744:	cmp	sl, #31
   20748:	add	r4, r8, #1
   2074c:	bhi	20700 <strspn@plt+0x1d9e8>
   20750:	ldrb	r3, [r8, #1]
   20754:	cmp	r3, #41	; 0x29
   20758:	beq	20794 <strspn@plt+0x1da7c>
   2075c:	add	sl, sl, #1
   20760:	add	r5, sp, #8
   20764:	str	r5, [sp]
   20768:	mov	r0, r4
   2076c:	mov	r1, #0
   20770:	mov	r2, r6
   20774:	mov	r3, sl
   20778:	bl	205d4 <strspn@plt+0x1d8bc>
   2077c:	cmp	r0, #0
   20780:	blt	206e8 <strspn@plt+0x1d9d0>
   20784:	ldr	r3, [sp, #8]
   20788:	ldrb	r2, [r4, r3]!
   2078c:	cmp	r2, #41	; 0x29
   20790:	bne	20764 <strspn@plt+0x1da4c>
   20794:	rsb	r4, r8, r4
   20798:	mov	r0, #0
   2079c:	add	r4, r4, #1
   207a0:	str	r4, [fp]
   207a4:	b	206e8 <strspn@plt+0x1d9d0>
   207a8:	bl	2838 <__stack_chk_fail@plt>
   207ac:	ldr	r0, [pc, #32]	; 207d4 <strspn@plt+0x1dabc>
   207b0:	mov	r2, #39	; 0x27
   207b4:	ldr	r1, [pc, #28]	; 207d8 <strspn@plt+0x1dac0>
   207b8:	ldr	r3, [pc, #28]	; 207dc <strspn@plt+0x1dac4>
   207bc:	add	r0, pc, r0
   207c0:	add	r1, pc, r1
   207c4:	add	r3, pc, r3
   207c8:	bl	32874 <strspn@plt+0x2fb5c>
   207cc:	muleq	r3, r0, r7
   207d0:	andeq	r0, r0, r8, asr #4
   207d4:	andeq	r9, r1, r8, lsr #12
   207d8:	andeq	r9, r1, r0, lsr #28
   207dc:	strdeq	r9, [r1], -r8
   207e0:	push	{lr}		; (str lr, [sp, #-4]!)
   207e4:	sub	sp, sp, #12
   207e8:	mov	r2, #0
   207ec:	str	r1, [sp]
   207f0:	mov	r3, r2
   207f4:	mov	r1, #1
   207f8:	bl	205d4 <strspn@plt+0x1d8bc>
   207fc:	add	sp, sp, #12
   20800:	pop	{pc}		; (ldr pc, [sp], #4)
   20804:	ldr	r3, [pc, #112]	; 2087c <strspn@plt+0x1db64>
   20808:	ldr	r2, [pc, #112]	; 20880 <strspn@plt+0x1db68>
   2080c:	add	r3, pc, r3
   20810:	push	{r4, r5, lr}
   20814:	subs	r5, r0, #0
   20818:	ldr	r4, [r3, r2]
   2081c:	sub	sp, sp, #20
   20820:	ldr	r3, [r4]
   20824:	str	r3, [sp, #12]
   20828:	beq	20870 <strspn@plt+0x1db58>
   2082c:	mov	r2, #0
   20830:	add	ip, sp, #8
   20834:	mov	r3, r2
   20838:	str	ip, [sp]
   2083c:	bl	205d4 <strspn@plt+0x1d8bc>
   20840:	cmp	r0, #0
   20844:	blt	20870 <strspn@plt+0x1db58>
   20848:	ldr	r3, [sp, #8]
   2084c:	ldrb	r0, [r5, r3]
   20850:	rsbs	r0, r0, #1
   20854:	movcc	r0, #0
   20858:	ldr	r2, [sp, #12]
   2085c:	ldr	r3, [r4]
   20860:	cmp	r2, r3
   20864:	bne	20878 <strspn@plt+0x1db60>
   20868:	add	sp, sp, #20
   2086c:	pop	{r4, r5, pc}
   20870:	mov	r0, #0
   20874:	b	20858 <strspn@plt+0x1db40>
   20878:	bl	2838 <__stack_chk_fail@plt>
   2087c:	andeq	r4, r3, r8, ror #10
   20880:	andeq	r0, r0, r8, asr #4
   20884:	push	{r4, lr}
   20888:	subs	r4, r0, #0
   2088c:	beq	208a0 <strspn@plt+0x1db88>
   20890:	ldrb	r0, [r4]
   20894:	bl	209a0 <strspn@plt+0x1dc88>
   20898:	cmp	r0, #0
   2089c:	bne	208a8 <strspn@plt+0x1db90>
   208a0:	mov	r0, #0
   208a4:	pop	{r4, pc}
   208a8:	add	r0, r4, #1
   208ac:	mov	r1, #0
   208b0:	pop	{r4, lr}
   208b4:	b	20804 <strspn@plt+0x1daec>
   208b8:	ldr	r3, [pc, #176]	; 20970 <strspn@plt+0x1dc58>
   208bc:	ldr	r2, [pc, #176]	; 20974 <strspn@plt+0x1dc5c>
   208c0:	add	r3, pc, r3
   208c4:	push	{r4, r5, r6, r7, r8, lr}
   208c8:	subs	r7, r0, #0
   208cc:	ldr	r8, [r3, r2]
   208d0:	sub	sp, sp, #16
   208d4:	mov	r5, r1
   208d8:	ldr	r3, [r8]
   208dc:	str	r3, [sp, #12]
   208e0:	beq	2095c <strspn@plt+0x1dc44>
   208e4:	ldrb	r3, [r7]
   208e8:	cmp	r3, #0
   208ec:	beq	20964 <strspn@plt+0x1dc4c>
   208f0:	add	r6, sp, #8
   208f4:	mov	r4, r7
   208f8:	b	2090c <strspn@plt+0x1dbf4>
   208fc:	ldr	r3, [sp, #8]
   20900:	ldrb	r3, [r4, r3]!
   20904:	cmp	r3, #0
   20908:	beq	20948 <strspn@plt+0x1dc30>
   2090c:	mov	r2, #0
   20910:	str	r6, [sp]
   20914:	mov	r3, r2
   20918:	mov	r0, r4
   2091c:	mov	r1, r5
   20920:	bl	205d4 <strspn@plt+0x1d8bc>
   20924:	cmp	r0, #0
   20928:	bge	208fc <strspn@plt+0x1dbe4>
   2092c:	mov	r0, #0
   20930:	ldr	r2, [sp, #12]
   20934:	ldr	r3, [r8]
   20938:	cmp	r2, r3
   2093c:	bne	2096c <strspn@plt+0x1dc54>
   20940:	add	sp, sp, #16
   20944:	pop	{r4, r5, r6, r7, r8, pc}
   20948:	rsb	r7, r7, r4
   2094c:	cmp	r7, #255	; 0xff
   20950:	movgt	r0, #0
   20954:	movle	r0, #1
   20958:	b	20930 <strspn@plt+0x1dc18>
   2095c:	mov	r0, r7
   20960:	b	20930 <strspn@plt+0x1dc18>
   20964:	mov	r0, #1
   20968:	b	20930 <strspn@plt+0x1dc18>
   2096c:	bl	2838 <__stack_chk_fail@plt>
   20970:			; <UNDEFINED> instruction: 0x000344b4
   20974:	andeq	r0, r0, r8, asr #4
   20978:	mov	r1, r0
   2097c:	ldr	r0, [pc, #24]	; 2099c <strspn@plt+0x1dc84>
   20980:	push	{r3, lr}
   20984:	mov	r2, #17
   20988:	add	r0, pc, r0
   2098c:	bl	2b38 <memchr@plt>
   20990:	adds	r0, r0, #0
   20994:	movne	r0, #1
   20998:	pop	{r3, pc}
   2099c:	andeq	r9, r1, r4, asr sp
   209a0:	mov	r1, r0
   209a4:	ldr	r0, [pc, #24]	; 209c4 <strspn@plt+0x1dcac>
   209a8:	push	{r3, lr}
   209ac:	mov	r2, #13
   209b0:	add	r0, pc, r0
   209b4:	bl	2b38 <memchr@plt>
   209b8:	adds	r0, r0, #0
   209bc:	movne	r0, #1
   209c0:	pop	{r3, pc}
   209c4:	andeq	r9, r1, ip, lsr #25
   209c8:	mov	r1, r0
   209cc:	ldr	r0, [pc, #24]	; 209ec <strspn@plt+0x1dcd4>
   209d0:	push	{r3, lr}
   209d4:	mov	r2, #9
   209d8:	add	r0, pc, r0
   209dc:	bl	2b38 <memchr@plt>
   209e0:	adds	r0, r0, #0
   209e4:	movne	r0, #1
   209e8:	pop	{r3, pc}
   209ec:	muleq	r1, r8, ip
   209f0:	mov	r1, r0
   209f4:	ldr	r0, [pc, #24]	; 20a14 <strspn@plt+0x1dcfc>
   209f8:	push	{r3, lr}
   209fc:	mov	r2, #4
   20a00:	add	r0, pc, r0
   20a04:	bl	2b38 <memchr@plt>
   20a08:	adds	r0, r0, #0
   20a0c:	movne	r0, #1
   20a10:	pop	{r3, pc}
   20a14:	andeq	r9, r1, ip, ror #24
   20a18:	sub	r0, r0, #40	; 0x28
   20a1c:	uxtb	r0, r0
   20a20:	cmp	r0, #83	; 0x53
   20a24:	bhi	20a38 <strspn@plt+0x1dd20>
   20a28:	ldr	r3, [pc, #16]	; 20a40 <strspn@plt+0x1dd28>
   20a2c:	add	r3, pc, r3
   20a30:	ldrsb	r0, [r3, r0]
   20a34:	bx	lr
   20a38:	mvn	r0, #21
   20a3c:	bx	lr
   20a40:	ldrdeq	r9, [r1], -ip
   20a44:	sub	r0, r0, #98	; 0x62
   20a48:	uxtb	r0, r0
   20a4c:	cmp	r0, #23
   20a50:	bhi	20a64 <strspn@plt+0x1dd4c>
   20a54:	ldr	r3, [pc, #16]	; 20a6c <strspn@plt+0x1dd54>
   20a58:	add	r3, pc, r3
   20a5c:	ldr	r0, [r3, r0, lsl #2]
   20a60:	bx	lr
   20a64:	mvn	r0, #21
   20a68:	bx	lr
   20a6c:	andeq	r9, r1, r4, lsr #24
   20a70:	push	{r3, r4, r5, lr}
   20a74:	subs	r4, r0, #0
   20a78:	beq	20c34 <strspn@plt+0x1df1c>
   20a7c:	ldr	r2, [r4, #4]
   20a80:	cmp	r2, #0
   20a84:	beq	20c14 <strspn@plt+0x1defc>
   20a88:	ldr	r3, [r4, #16]
   20a8c:	cmp	r3, #0
   20a90:	bne	20bf4 <strspn@plt+0x1dedc>
   20a94:	ldr	r3, [r4]
   20a98:	cmp	r3, #0
   20a9c:	beq	20bd4 <strspn@plt+0x1debc>
   20aa0:	cmp	r3, #201	; 0xc9
   20aa4:	bgt	20bb4 <strspn@plt+0x1de9c>
   20aa8:	ldr	r1, [r2, #16]
   20aac:	cmp	r1, #0
   20ab0:	beq	20ae8 <strspn@plt+0x1ddd0>
   20ab4:	ldr	r3, [r4, #12]
   20ab8:	cmp	r3, #0
   20abc:	beq	20b70 <strspn@plt+0x1de58>
   20ac0:	ldr	r2, [r3, #8]
   20ac4:	cmp	r4, r2
   20ac8:	ldreq	r2, [r4, #8]
   20acc:	streq	r2, [r3, #8]
   20ad0:	bne	20c54 <strspn@plt+0x1df3c>
   20ad4:	ldr	r3, [r4, #8]
   20ad8:	cmp	r3, #0
   20adc:	ldrne	r2, [r4, #12]
   20ae0:	strne	r2, [r3, #12]
   20ae4:	ldr	r3, [r4]
   20ae8:	cmp	r3, #1
   20aec:	beq	20b24 <strspn@plt+0x1de0c>
   20af0:	sub	r3, r3, #3
   20af4:	cmp	r3, #198	; 0xc6
   20af8:	bhi	20b18 <strspn@plt+0x1de00>
   20afc:	ldr	r5, [r4, #20]
   20b00:	mov	r0, r5
   20b04:	bl	30e94 <strspn@plt+0x2e17c>
   20b08:	cmp	r0, #0
   20b0c:	bne	20c74 <strspn@plt+0x1df5c>
   20b10:	mov	r0, r5
   20b14:	bl	308ec <strspn@plt+0x2dbd4>
   20b18:	mov	r0, r4
   20b1c:	pop	{r3, r4, r5, lr}
   20b20:	b	2778 <free@plt>
   20b24:	ldr	r2, [r4, #4]
   20b28:	ldr	r3, [r2]
   20b2c:	cmp	r3, #4
   20b30:	beq	20ba0 <strspn@plt+0x1de88>
   20b34:	sub	r1, r3, #10
   20b38:	sub	r3, r3, #4
   20b3c:	cmp	r3, #4
   20b40:	cmphi	r1, #63	; 0x3f
   20b44:	ldr	r1, [r4, #20]
   20b48:	bhi	20b60 <strspn@plt+0x1de48>
   20b4c:	cmp	r1, #0
   20b50:	beq	20b60 <strspn@plt+0x1de48>
   20b54:	ldr	r0, [r2, #20]
   20b58:	bl	30c28 <strspn@plt+0x2df10>
   20b5c:	ldr	r1, [r4, #20]
   20b60:	mov	r0, r1
   20b64:	bl	2778 <free@plt>
   20b68:	ldr	r3, [r4]
   20b6c:	b	20af0 <strspn@plt+0x1ddd8>
   20b70:	cmp	r4, r1
   20b74:	ldreq	r3, [r4, #8]
   20b78:	streq	r3, [r2, #16]
   20b7c:	beq	20ad4 <strspn@plt+0x1ddbc>
   20b80:	ldr	r0, [pc, #268]	; 20c94 <strspn@plt+0x1df7c>
   20b84:	mov	r2, #88	; 0x58
   20b88:	ldr	r1, [pc, #264]	; 20c98 <strspn@plt+0x1df80>
   20b8c:	ldr	r3, [pc, #264]	; 20c9c <strspn@plt+0x1df84>
   20b90:	add	r0, pc, r0
   20b94:	add	r1, pc, r1
   20b98:	add	r3, pc, r3
   20b9c:	bl	32874 <strspn@plt+0x2fb5c>
   20ba0:	ldrb	r1, [r4, #24]
   20ba4:	ldr	r0, [r2, #20]
   20ba8:	bl	30c28 <strspn@plt+0x2df10>
   20bac:	ldr	r1, [r4, #20]
   20bb0:	b	20b60 <strspn@plt+0x1de48>
   20bb4:	ldr	r0, [pc, #228]	; 20ca0 <strspn@plt+0x1df88>
   20bb8:	mov	r2, #79	; 0x4f
   20bbc:	ldr	r1, [pc, #224]	; 20ca4 <strspn@plt+0x1df8c>
   20bc0:	ldr	r3, [pc, #224]	; 20ca8 <strspn@plt+0x1df90>
   20bc4:	add	r0, pc, r0
   20bc8:	add	r1, pc, r1
   20bcc:	add	r3, pc, r3
   20bd0:	bl	32874 <strspn@plt+0x2fb5c>
   20bd4:	ldr	r0, [pc, #208]	; 20cac <strspn@plt+0x1df94>
   20bd8:	mov	r2, #78	; 0x4e
   20bdc:	ldr	r1, [pc, #204]	; 20cb0 <strspn@plt+0x1df98>
   20be0:	ldr	r3, [pc, #204]	; 20cb4 <strspn@plt+0x1df9c>
   20be4:	add	r0, pc, r0
   20be8:	add	r1, pc, r1
   20bec:	add	r3, pc, r3
   20bf0:	bl	32874 <strspn@plt+0x2fb5c>
   20bf4:	ldr	r0, [pc, #188]	; 20cb8 <strspn@plt+0x1dfa0>
   20bf8:	mov	r2, #77	; 0x4d
   20bfc:	ldr	r1, [pc, #184]	; 20cbc <strspn@plt+0x1dfa4>
   20c00:	ldr	r3, [pc, #184]	; 20cc0 <strspn@plt+0x1dfa8>
   20c04:	add	r0, pc, r0
   20c08:	add	r1, pc, r1
   20c0c:	add	r3, pc, r3
   20c10:	bl	32874 <strspn@plt+0x2fb5c>
   20c14:	ldr	r0, [pc, #168]	; 20cc4 <strspn@plt+0x1dfac>
   20c18:	mov	r2, #76	; 0x4c
   20c1c:	ldr	r1, [pc, #164]	; 20cc8 <strspn@plt+0x1dfb0>
   20c20:	ldr	r3, [pc, #164]	; 20ccc <strspn@plt+0x1dfb4>
   20c24:	add	r0, pc, r0
   20c28:	add	r1, pc, r1
   20c2c:	add	r3, pc, r3
   20c30:	bl	32874 <strspn@plt+0x2fb5c>
   20c34:	ldr	r0, [pc, #148]	; 20cd0 <strspn@plt+0x1dfb8>
   20c38:	mov	r2, #75	; 0x4b
   20c3c:	ldr	r1, [pc, #144]	; 20cd4 <strspn@plt+0x1dfbc>
   20c40:	ldr	r3, [pc, #144]	; 20cd8 <strspn@plt+0x1dfc0>
   20c44:	add	r0, pc, r0
   20c48:	add	r1, pc, r1
   20c4c:	add	r3, pc, r3
   20c50:	bl	32874 <strspn@plt+0x2fb5c>
   20c54:	ldr	r0, [pc, #128]	; 20cdc <strspn@plt+0x1dfc4>
   20c58:	mov	r2, #85	; 0x55
   20c5c:	ldr	r1, [pc, #124]	; 20ce0 <strspn@plt+0x1dfc8>
   20c60:	ldr	r3, [pc, #124]	; 20ce4 <strspn@plt+0x1dfcc>
   20c64:	add	r0, pc, r0
   20c68:	add	r1, pc, r1
   20c6c:	add	r3, pc, r3
   20c70:	bl	32874 <strspn@plt+0x2fb5c>
   20c74:	ldr	r0, [pc, #108]	; 20ce8 <strspn@plt+0x1dfd0>
   20c78:	mov	r2, #109	; 0x6d
   20c7c:	ldr	r1, [pc, #104]	; 20cec <strspn@plt+0x1dfd4>
   20c80:	ldr	r3, [pc, #104]	; 20cf0 <strspn@plt+0x1dfd8>
   20c84:	add	r0, pc, r0
   20c88:	add	r1, pc, r1
   20c8c:	add	r3, pc, r3
   20c90:	bl	32874 <strspn@plt+0x2fb5c>
   20c94:	andeq	r9, r1, ip, ror #24
   20c98:	andeq	r9, r1, r0, asr #23
   20c9c:	andeq	r9, r1, r8, asr fp
   20ca0:	strdeq	r9, [r1], -r4
   20ca4:	andeq	r9, r1, ip, lsl #23
   20ca8:	andeq	r9, r1, r4, lsr #22
   20cac:			; <UNDEFINED> instruction: 0x00019bb4
   20cb0:	andeq	r9, r1, ip, ror #22
   20cb4:	andeq	r9, r1, r4, lsl #22
   20cb8:	andeq	r9, r1, r4, lsl #23
   20cbc:	andeq	r9, r1, ip, asr #22
   20cc0:	andeq	r9, r1, r4, ror #21
   20cc4:	andeq	r9, r1, r4, asr fp
   20cc8:	andeq	r9, r1, ip, lsr #22
   20ccc:	andeq	r9, r1, r4, asr #21
   20cd0:			; <UNDEFINED> instruction: 0x00019bb0
   20cd4:	andeq	r9, r1, ip, lsl #22
   20cd8:	andeq	r9, r1, r4, lsr #21
   20cdc:	andeq	r9, r1, ip, ror fp
   20ce0:	andeq	r9, r1, ip, ror #21
   20ce4:	andeq	r9, r1, r4, lsl #21
   20ce8:	muleq	r1, r4, fp
   20cec:	andeq	r9, r1, ip, asr #21
   20cf0:	andeq	r9, r1, r4, ror #20
   20cf4:	push	{r4, lr}
   20cf8:	subs	r4, r0, #0
   20cfc:	beq	20d54 <strspn@plt+0x1e03c>
   20d00:	ldr	r0, [r4]
   20d04:	cmp	r0, #0
   20d08:	popeq	{r4, pc}
   20d0c:	ldr	r3, [r4, #16]
   20d10:	cmp	r3, #0
   20d14:	beq	20d20 <strspn@plt+0x1e008>
   20d18:	mov	r0, #0
   20d1c:	pop	{r4, pc}
   20d20:	sub	r0, r0, #3
   20d24:	cmp	r0, #198	; 0xc6
   20d28:	bhi	20d3c <strspn@plt+0x1e024>
   20d2c:	ldr	r0, [r4, #20]
   20d30:	bl	30e94 <strspn@plt+0x2e17c>
   20d34:	cmp	r0, #0
   20d38:	bne	20d4c <strspn@plt+0x1e034>
   20d3c:	mov	r0, r4
   20d40:	bl	20a70 <strspn@plt+0x1dd58>
   20d44:	mov	r0, #1
   20d48:	pop	{r4, pc}
   20d4c:	mov	r0, #1
   20d50:	pop	{r4, pc}
   20d54:	ldr	r0, [pc, #24]	; 20d74 <strspn@plt+0x1e05c>
   20d58:	mov	r2, #117	; 0x75
   20d5c:	ldr	r1, [pc, #20]	; 20d78 <strspn@plt+0x1e060>
   20d60:	ldr	r3, [pc, #20]	; 20d7c <strspn@plt+0x1e064>
   20d64:	add	r0, pc, r0
   20d68:	add	r1, pc, r1
   20d6c:	add	r3, pc, r3
   20d70:	bl	32874 <strspn@plt+0x2fb5c>
   20d74:	muleq	r1, r0, sl
   20d78:	andeq	r9, r1, ip, ror #19
   20d7c:	muleq	r1, r8, r9
   20d80:	ldr	r3, [pc, #1776]	; 21478 <strspn@plt+0x1e760>
   20d84:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20d88:	subs	r8, r2, #0
   20d8c:	ldr	r2, [pc, #1768]	; 2147c <strspn@plt+0x1e764>
   20d90:	add	r3, pc, r3
   20d94:	sub	sp, sp, #24
   20d98:	mov	r6, r0
   20d9c:	mov	r5, r1
   20da0:	mov	r0, #0
   20da4:	ldr	r7, [r3, r2]
   20da8:	str	r0, [sp]
   20dac:	str	r0, [sp, #4]
   20db0:	ldr	r3, [r7]
   20db4:	str	r3, [sp, #20]
   20db8:	beq	21408 <strspn@plt+0x1e6f0>
   20dbc:	cmp	r1, #0
   20dc0:	beq	20e50 <strspn@plt+0x1e138>
   20dc4:	cmp	r6, #0
   20dc8:	beq	20dd8 <strspn@plt+0x1e0c0>
   20dcc:	ldrb	r3, [r6, #25]
   20dd0:	tst	r3, #1
   20dd4:	bne	20e6c <strspn@plt+0x1e154>
   20dd8:	ldr	r3, [r5]
   20ddc:	cmp	r3, #7
   20de0:	beq	212bc <strspn@plt+0x1e5a4>
   20de4:	bgt	20e74 <strspn@plt+0x1e15c>
   20de8:	cmp	r3, #3
   20dec:	beq	21294 <strspn@plt+0x1e57c>
   20df0:	ble	20e18 <strspn@plt+0x1e100>
   20df4:	cmp	r3, #5
   20df8:	beq	21300 <strspn@plt+0x1e5e8>
   20dfc:	bgt	2104c <strspn@plt+0x1e334>
   20e00:	ldr	r4, [sp]
   20e04:	ldr	r3, [r8, #244]	; 0xf4
   20e08:	cmp	r4, #0
   20e0c:	ldrb	r1, [r3, #1]
   20e10:	bne	21208 <strspn@plt+0x1e4f0>
   20e14:	b	21060 <strspn@plt+0x1e348>
   20e18:	cmp	r3, #1
   20e1c:	beq	212a0 <strspn@plt+0x1e588>
   20e20:	bgt	210d4 <strspn@plt+0x1e3bc>
   20e24:	cmp	r3, #0
   20e28:	bne	212e0 <strspn@plt+0x1e5c8>
   20e2c:	mov	r0, r6
   20e30:	ldr	r1, [r5, #16]
   20e34:	mov	r2, r8
   20e38:	bl	20d80 <strspn@plt+0x1e068>
   20e3c:	mov	r5, r0
   20e40:	ldr	r0, [sp]
   20e44:	cmp	r0, #0
   20e48:	beq	20e50 <strspn@plt+0x1e138>
   20e4c:	bl	320f4 <strspn@plt+0x2f3dc>
   20e50:	ldr	r2, [sp, #20]
   20e54:	mov	r0, r5
   20e58:	ldr	r3, [r7]
   20e5c:	cmp	r2, r3
   20e60:	bne	21404 <strspn@plt+0x1e6ec>
   20e64:	add	sp, sp, #24
   20e68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e6c:	mov	r5, r0
   20e70:	b	20e50 <strspn@plt+0x1e138>
   20e74:	cmp	r3, #73	; 0x49
   20e78:	bgt	210a8 <strspn@plt+0x1e390>
   20e7c:	cmp	r3, #10
   20e80:	bge	212c8 <strspn@plt+0x1e5b0>
   20e84:	ldr	r2, [r8, #16]
   20e88:	str	r2, [sp, #4]
   20e8c:	sub	r1, r3, #10
   20e90:	sub	r2, r3, #4
   20e94:	cmp	r2, #4
   20e98:	cmphi	r1, #63	; 0x3f
   20e9c:	bls	21054 <strspn@plt+0x1e33c>
   20ea0:	ldr	r4, [r5, #16]
   20ea4:	cmp	r4, #0
   20ea8:	beq	21088 <strspn@plt+0x1e370>
   20eac:	ldr	r2, [r4]
   20eb0:	ldr	r9, [sp, #4]
   20eb4:	cmp	r2, #1
   20eb8:	ldr	r2, [sp]
   20ebc:	beq	20f20 <strspn@plt+0x1e208>
   20ec0:	b	21428 <strspn@plt+0x1e710>
   20ec4:	cmp	r3, #10
   20ec8:	bge	21034 <strspn@plt+0x1e31c>
   20ecc:	cmp	r3, #8
   20ed0:	bgt	21024 <strspn@plt+0x1e30c>
   20ed4:	cmp	r3, #5
   20ed8:	bge	21034 <strspn@plt+0x1e31c>
   20edc:	cmp	r3, #3
   20ee0:	beq	20fa8 <strspn@plt+0x1e290>
   20ee4:	cmp	r3, #4
   20ee8:	bne	20f88 <strspn@plt+0x1e270>
   20eec:	ldrb	r0, [r4, #24]
   20ef0:	rsbs	r0, r0, #1
   20ef4:	movcc	r0, #0
   20ef8:	cmp	r0, #0
   20efc:	bne	20f54 <strspn@plt+0x1e23c>
   20f00:	ldr	r4, [r4, #8]
   20f04:	cmp	r4, #0
   20f08:	beq	21088 <strspn@plt+0x1e370>
   20f0c:	ldr	r2, [r4]
   20f10:	ldr	r3, [r5]
   20f14:	cmp	r2, #1
   20f18:	ldm	sp, {r2, r9}
   20f1c:	bne	21428 <strspn@plt+0x1e710>
   20f20:	cmp	r3, #73	; 0x49
   20f24:	ble	20ec4 <strspn@plt+0x1e1ac>
   20f28:	cmp	r3, #137	; 0x89
   20f2c:	ble	20f70 <strspn@plt+0x1e258>
   20f30:	cmp	r3, #201	; 0xc9
   20f34:	bgt	20f88 <strspn@plt+0x1e270>
   20f38:	cmp	r9, #0
   20f3c:	beq	2139c <strspn@plt+0x1e684>
   20f40:	mov	r1, r9
   20f44:	ldr	r0, [r4, #20]
   20f48:	bl	d104 <strspn@plt+0xa3ec>
   20f4c:	cmp	r0, #0
   20f50:	beq	20f00 <strspn@plt+0x1e1e8>
   20f54:	mov	r0, r6
   20f58:	mov	r1, r4
   20f5c:	mov	r2, r8
   20f60:	bl	20d80 <strspn@plt+0x1e068>
   20f64:	cmp	r0, #0
   20f68:	beq	20f00 <strspn@plt+0x1e1e8>
   20f6c:	b	20e3c <strspn@plt+0x1e124>
   20f70:	cmp	r9, #0
   20f74:	beq	21354 <strspn@plt+0x1e63c>
   20f78:	mov	r1, r9
   20f7c:	ldr	r0, [r4, #20]
   20f80:	bl	d0cc <strspn@plt+0xa3b4>
   20f84:	b	20ef8 <strspn@plt+0x1e1e0>
   20f88:	ldr	r0, [pc, #1264]	; 21480 <strspn@plt+0x1e768>
   20f8c:	mov	r2, #225	; 0xe1
   20f90:	ldr	r1, [pc, #1260]	; 21484 <strspn@plt+0x1e76c>
   20f94:	ldr	r3, [pc, #1260]	; 21488 <strspn@plt+0x1e770>
   20f98:	add	r0, pc, r0
   20f9c:	add	r1, pc, r1
   20fa0:	add	r3, pc, r3
   20fa4:	bl	32b0c <strspn@plt+0x2fdf4>
   20fa8:	ldr	sl, [r4, #20]
   20fac:	mov	r1, r9
   20fb0:	mov	r0, sl
   20fb4:	bl	2ac80 <strspn@plt+0x27f68>
   20fb8:	cmp	r0, #0
   20fbc:	bne	20f54 <strspn@plt+0x1e23c>
   20fc0:	ldrd	r2, [r8, #56]	; 0x38
   20fc4:	mov	r1, #0
   20fc8:	mov	r0, #536870912	; 0x20000000
   20fcc:	and	r3, r3, r1
   20fd0:	and	r2, r2, r0
   20fd4:	orrs	r1, r2, r3
   20fd8:	beq	21258 <strspn@plt+0x1e540>
   20fdc:	ldr	r9, [r8, #176]	; 0xb0
   20fe0:	cmp	r9, #0
   20fe4:	beq	20f00 <strspn@plt+0x1e1e8>
   20fe8:	ldr	r1, [r9]
   20fec:	cmp	r1, #0
   20ff0:	beq	20f00 <strspn@plt+0x1e1e8>
   20ff4:	add	r9, r9, #4
   20ff8:	b	21010 <strspn@plt+0x1e2f8>
   20ffc:	cmp	r9, #0
   21000:	beq	20f00 <strspn@plt+0x1e1e8>
   21004:	ldr	r1, [r9], #4
   21008:	cmp	r1, #0
   2100c:	beq	20f00 <strspn@plt+0x1e1e8>
   21010:	mov	r0, sl
   21014:	bl	2ac80 <strspn@plt+0x27f68>
   21018:	cmp	r0, #0
   2101c:	beq	20ffc <strspn@plt+0x1e2e4>
   21020:	b	20f54 <strspn@plt+0x1e23c>
   21024:	mov	r1, r9
   21028:	ldr	r0, [r4, #20]
   2102c:	bl	d188 <strspn@plt+0xa470>
   21030:	b	20ef8 <strspn@plt+0x1e1e0>
   21034:	cmp	r9, #0
   21038:	beq	2130c <strspn@plt+0x1e5f4>
   2103c:	mov	r1, r9
   21040:	ldr	r0, [r4, #20]
   21044:	bl	2ac80 <strspn@plt+0x27f68>
   21048:	b	20ef8 <strspn@plt+0x1e1e0>
   2104c:	ldr	r2, [r8, #20]
   21050:	str	r2, [sp, #4]
   21054:	ldr	r1, [sp, #4]
   21058:	cmp	r1, #0
   2105c:	beq	211e4 <strspn@plt+0x1e4cc>
   21060:	ldr	r0, [r5, #20]
   21064:	bl	30b6c <strspn@plt+0x2de54>
   21068:	cmp	r0, #0
   2106c:	beq	21088 <strspn@plt+0x1e370>
   21070:	mov	r1, r0
   21074:	mov	r2, r8
   21078:	mov	r0, r6
   2107c:	bl	20d80 <strspn@plt+0x1e068>
   21080:	cmp	r0, #0
   21084:	bne	20e3c <strspn@plt+0x1e124>
   21088:	cmp	r6, #0
   2108c:	beq	211d0 <strspn@plt+0x1e4b8>
   21090:	ldrb	r3, [r6, #25]
   21094:	tst	r3, #1
   21098:	beq	211d0 <strspn@plt+0x1e4b8>
   2109c:	ldr	r0, [sp]
   210a0:	mov	r5, #0
   210a4:	b	20e44 <strspn@plt+0x1e12c>
   210a8:	cmp	r3, #137	; 0x89
   210ac:	ble	2127c <strspn@plt+0x1e564>
   210b0:	cmp	r3, #201	; 0xc9
   210b4:	bgt	212e0 <strspn@plt+0x1e5c8>
   210b8:	sub	r1, r3, #138	; 0x8a
   210bc:	mov	r0, r8
   210c0:	add	r2, sp, #4
   210c4:	mov	r3, sp
   210c8:	bl	1e27c <strspn@plt+0x1b564>
   210cc:	ldr	r3, [r5]
   210d0:	b	20e8c <strspn@plt+0x1e174>
   210d4:	cmp	r6, #0
   210d8:	beq	210f4 <strspn@plt+0x1e3dc>
   210dc:	ldr	r3, [r5, #20]
   210e0:	ldr	r2, [r6, #416]	; 0x1a0
   210e4:	ldr	r1, [r3, #16]
   210e8:	cmp	r1, r2
   210ec:	beq	213f4 <strspn@plt+0x1e6dc>
   210f0:	str	r2, [r3, #16]
   210f4:	mov	r0, r8
   210f8:	mov	r1, #1
   210fc:	bl	1c94c <strspn@plt+0x19c34>
   21100:	cmp	r0, #0
   21104:	blt	20e3c <strspn@plt+0x1e124>
   21108:	ldr	r4, [r5, #20]
   2110c:	ldr	r3, [r4]
   21110:	cmp	r3, #0
   21114:	beq	211d0 <strspn@plt+0x1e4b8>
   21118:	cmp	r6, #0
   2111c:	mov	r3, #0
   21120:	sub	sl, r4, #32
   21124:	str	r3, [sp, #8]
   21128:	str	r3, [sp, #12]
   2112c:	str	r3, [sp, #16]
   21130:	beq	213fc <strspn@plt+0x1e6e4>
   21134:	mov	r0, sl
   21138:	add	r9, sp, #8
   2113c:	bl	26e7c <strspn@plt+0x24164>
   21140:	str	r0, [r6, #1020]	; 0x3fc
   21144:	ldr	r3, [r5, #20]
   21148:	ldr	r3, [r3]
   2114c:	str	r3, [r6, #1024]	; 0x400
   21150:	ldr	r3, [r4, #-24]	; 0xffffffe8
   21154:	str	r3, [r6, #1028]	; 0x404
   21158:	ldr	r3, [r5, #20]
   2115c:	add	r9, sp, #8
   21160:	ldr	ip, [r3]
   21164:	ldr	r2, [r4, #-24]	; 0xffffffe8
   21168:	mov	r0, r6
   2116c:	mov	r3, r9
   21170:	mov	r1, r8
   21174:	blx	ip
   21178:	cmp	r6, #0
   2117c:	mov	r4, r0
   21180:	beq	2119c <strspn@plt+0x1e484>
   21184:	mov	r3, #0
   21188:	mov	r0, sl
   2118c:	str	r3, [r6, #1028]	; 0x404
   21190:	str	r3, [r6, #1024]	; 0x400
   21194:	bl	27490 <strspn@plt+0x24778>
   21198:	str	r0, [r6, #1020]	; 0x3fc
   2119c:	mov	r1, r4
   211a0:	mov	r0, r8
   211a4:	mov	r2, r9
   211a8:	bl	26c24 <strspn@plt+0x23f0c>
   211ac:	cmp	r0, #0
   211b0:	bne	213e4 <strspn@plt+0x1e6cc>
   211b4:	cmp	r6, #0
   211b8:	beq	211c8 <strspn@plt+0x1e4b0>
   211bc:	ldrb	r3, [r6, #25]
   211c0:	tst	r3, #1
   211c4:	bne	213e4 <strspn@plt+0x1e6cc>
   211c8:	mov	r0, r9
   211cc:	bl	c75c <strspn@plt+0x9a44>
   211d0:	mov	r0, r6
   211d4:	ldr	r1, [r5, #8]
   211d8:	mov	r2, r8
   211dc:	bl	20d80 <strspn@plt+0x1e068>
   211e0:	b	20e3c <strspn@plt+0x1e124>
   211e4:	ldr	r4, [sp]
   211e8:	cmp	r4, #0
   211ec:	bne	21208 <strspn@plt+0x1e4f0>
   211f0:	cmp	r3, #4
   211f4:	bne	21088 <strspn@plt+0x1e370>
   211f8:	mov	r1, r4
   211fc:	b	21060 <strspn@plt+0x1e348>
   21200:	cmp	r4, #0
   21204:	beq	21088 <strspn@plt+0x1e370>
   21208:	ldr	r1, [r4], #4
   2120c:	cmp	r1, #0
   21210:	beq	21088 <strspn@plt+0x1e370>
   21214:	ldr	r0, [r5, #20]
   21218:	bl	30b6c <strspn@plt+0x2de54>
   2121c:	subs	r1, r0, #0
   21220:	beq	21200 <strspn@plt+0x1e4e8>
   21224:	mov	r0, r6
   21228:	mov	r2, r8
   2122c:	bl	20d80 <strspn@plt+0x1e068>
   21230:	cmp	r0, #0
   21234:	beq	21200 <strspn@plt+0x1e4e8>
   21238:	b	20e3c <strspn@plt+0x1e124>
   2123c:	mov	r4, r0
   21240:	ldr	r0, [sp]
   21244:	cmp	r0, #0
   21248:	beq	21250 <strspn@plt+0x1e538>
   2124c:	bl	320f4 <strspn@plt+0x2f3dc>
   21250:	mov	r0, r4
   21254:	bl	2cb8 <_Unwind_Resume@plt>
   21258:	ldrb	r3, [sl]
   2125c:	cmp	r3, #58	; 0x3a
   21260:	beq	20f00 <strspn@plt+0x1e1e8>
   21264:	cmp	r9, #0
   21268:	beq	20f00 <strspn@plt+0x1e1e8>
   2126c:	ldrb	r3, [r9]
   21270:	cmp	r3, #58	; 0x3a
   21274:	bne	20f00 <strspn@plt+0x1e1e8>
   21278:	b	20f54 <strspn@plt+0x1e23c>
   2127c:	sub	r1, r3, #74	; 0x4a
   21280:	mov	r0, r8
   21284:	add	r2, sp, #4
   21288:	mov	r3, sp
   2128c:	bl	1e27c <strspn@plt+0x1b564>
   21290:	b	210cc <strspn@plt+0x1e3b4>
   21294:	ldr	r2, [r8, #32]
   21298:	str	r2, [sp, #4]
   2129c:	b	20ea0 <strspn@plt+0x1e188>
   212a0:	ldr	r1, [r5, #16]
   212a4:	cmp	r1, #0
   212a8:	beq	21458 <strspn@plt+0x1e740>
   212ac:	mov	r0, r6
   212b0:	mov	r2, r8
   212b4:	bl	20d80 <strspn@plt+0x1e068>
   212b8:	b	20e3c <strspn@plt+0x1e124>
   212bc:	ldr	r2, [r8, #24]
   212c0:	str	r2, [sp, #4]
   212c4:	b	21054 <strspn@plt+0x1e33c>
   212c8:	sub	r1, r3, #10
   212cc:	mov	r0, r8
   212d0:	add	r2, sp, #4
   212d4:	mov	r3, sp
   212d8:	bl	1e27c <strspn@plt+0x1b564>
   212dc:	b	210cc <strspn@plt+0x1e3b4>
   212e0:	ldr	r0, [pc, #420]	; 2148c <strspn@plt+0x1e774>
   212e4:	mov	r2, #388	; 0x184
   212e8:	ldr	r1, [pc, #416]	; 21490 <strspn@plt+0x1e778>
   212ec:	ldr	r3, [pc, #416]	; 21494 <strspn@plt+0x1e77c>
   212f0:	add	r0, pc, r0
   212f4:	add	r1, pc, r1
   212f8:	add	r3, pc, r3
   212fc:	bl	32b0c <strspn@plt+0x2fdf4>
   21300:	ldr	r2, [r8, #28]
   21304:	str	r2, [sp, #4]
   21308:	b	21054 <strspn@plt+0x1e33c>
   2130c:	cmp	r2, #0
   21310:	beq	20f00 <strspn@plt+0x1e1e8>
   21314:	ldr	r1, [r2]
   21318:	cmp	r1, #0
   2131c:	addne	r9, r2, #4
   21320:	ldrne	sl, [r4, #20]
   21324:	bne	21340 <strspn@plt+0x1e628>
   21328:	b	20f00 <strspn@plt+0x1e1e8>
   2132c:	cmp	r9, #0
   21330:	beq	20f00 <strspn@plt+0x1e1e8>
   21334:	ldr	r1, [r9], #4
   21338:	cmp	r1, #0
   2133c:	beq	20f00 <strspn@plt+0x1e1e8>
   21340:	mov	r0, sl
   21344:	bl	2ac80 <strspn@plt+0x27f68>
   21348:	cmp	r0, #0
   2134c:	beq	2132c <strspn@plt+0x1e614>
   21350:	b	20f54 <strspn@plt+0x1e23c>
   21354:	cmp	r2, #0
   21358:	beq	20f00 <strspn@plt+0x1e1e8>
   2135c:	ldr	r1, [r2]
   21360:	cmp	r1, #0
   21364:	addne	r9, r2, #4
   21368:	ldrne	sl, [r4, #20]
   2136c:	bne	21388 <strspn@plt+0x1e670>
   21370:	b	20f00 <strspn@plt+0x1e1e8>
   21374:	cmp	r9, #0
   21378:	beq	20f00 <strspn@plt+0x1e1e8>
   2137c:	ldr	r1, [r9], #4
   21380:	cmp	r1, #0
   21384:	beq	20f00 <strspn@plt+0x1e1e8>
   21388:	mov	r0, sl
   2138c:	bl	d0cc <strspn@plt+0xa3b4>
   21390:	cmp	r0, #0
   21394:	beq	21374 <strspn@plt+0x1e65c>
   21398:	b	20f54 <strspn@plt+0x1e23c>
   2139c:	cmp	r2, #0
   213a0:	beq	20f00 <strspn@plt+0x1e1e8>
   213a4:	ldr	r1, [r2]
   213a8:	cmp	r1, #0
   213ac:	addne	r9, r2, #4
   213b0:	ldrne	sl, [r4, #20]
   213b4:	bne	213d0 <strspn@plt+0x1e6b8>
   213b8:	b	20f00 <strspn@plt+0x1e1e8>
   213bc:	cmp	r9, #0
   213c0:	beq	20f00 <strspn@plt+0x1e1e8>
   213c4:	ldr	r1, [r9], #4
   213c8:	cmp	r1, #0
   213cc:	beq	20f00 <strspn@plt+0x1e1e8>
   213d0:	mov	r0, sl
   213d4:	bl	d104 <strspn@plt+0xa3ec>
   213d8:	cmp	r0, #0
   213dc:	beq	213bc <strspn@plt+0x1e6a4>
   213e0:	b	20f54 <strspn@plt+0x1e23c>
   213e4:	mov	r5, r0
   213e8:	mov	r0, r9
   213ec:	bl	c75c <strspn@plt+0x9a44>
   213f0:	b	20e40 <strspn@plt+0x1e128>
   213f4:	mov	r5, #0
   213f8:	b	20e50 <strspn@plt+0x1e138>
   213fc:	mov	r3, r4
   21400:	b	2115c <strspn@plt+0x1e444>
   21404:	bl	2838 <__stack_chk_fail@plt>
   21408:	ldr	r0, [pc, #136]	; 21498 <strspn@plt+0x1e780>
   2140c:	movw	r2, #273	; 0x111
   21410:	ldr	r1, [pc, #132]	; 2149c <strspn@plt+0x1e784>
   21414:	ldr	r3, [pc, #132]	; 214a0 <strspn@plt+0x1e788>
   21418:	add	r0, pc, r0
   2141c:	add	r1, pc, r1
   21420:	add	r3, pc, r3
   21424:	bl	32874 <strspn@plt+0x2fb5c>
   21428:	ldr	r0, [pc, #116]	; 214a4 <strspn@plt+0x1e78c>
   2142c:	mov	r2, #141	; 0x8d
   21430:	ldr	r1, [pc, #112]	; 214a8 <strspn@plt+0x1e790>
   21434:	ldr	r3, [pc, #112]	; 214ac <strspn@plt+0x1e794>
   21438:	add	r0, pc, r0
   2143c:	add	r1, pc, r1
   21440:	add	r3, pc, r3
   21444:	bl	32874 <strspn@plt+0x2fb5c>
   21448:	mov	r4, r0
   2144c:	mov	r0, r9
   21450:	bl	c75c <strspn@plt+0x9a44>
   21454:	b	21240 <strspn@plt+0x1e528>
   21458:	ldr	r0, [pc, #80]	; 214b0 <strspn@plt+0x1e798>
   2145c:	movw	r2, #305	; 0x131
   21460:	ldr	r1, [pc, #76]	; 214b4 <strspn@plt+0x1e79c>
   21464:	ldr	r3, [pc, #76]	; 214b8 <strspn@plt+0x1e7a0>
   21468:	add	r0, pc, r0
   2146c:	add	r1, pc, r1
   21470:	add	r3, pc, r3
   21474:	bl	32874 <strspn@plt+0x2fb5c>
   21478:	andeq	r3, r3, r4, ror #31
   2147c:	andeq	r0, r0, r8, asr #4
   21480:	andeq	r9, r1, r8, asr #17
   21484:			; <UNDEFINED> instruction: 0x000197b8
   21488:	andeq	r9, r1, r4, lsr #15
   2148c:	muleq	r1, r0, r5
   21490:	andeq	r9, r1, r0, ror #8
   21494:	andeq	r9, r1, ip, lsr r4
   21498:	andeq	ip, r1, r8, asr #22
   2149c:	andeq	r9, r1, r8, lsr r3
   214a0:	andeq	r9, r1, r4, lsl r3
   214a4:	andeq	r9, r1, r8, lsl #8
   214a8:	andeq	r9, r1, r8, lsl r3
   214ac:	andeq	r9, r1, r4, lsl #6
   214b0:	andeq	r9, r1, ip, lsl #8
   214b4:	andeq	r9, r1, r8, ror #5
   214b8:	andeq	r9, r1, r4, asr #5
   214bc:	cmp	r0, #0
   214c0:	push	{r4, lr}
   214c4:	beq	21520 <strspn@plt+0x1e808>
   214c8:	cmp	r1, #0
   214cc:	beq	21560 <strspn@plt+0x1e848>
   214d0:	ldr	r0, [r1, #24]
   214d4:	cmp	r0, #0
   214d8:	popeq	{r4, pc}
   214dc:	ldr	r3, [r0]
   214e0:	cmp	r3, #2
   214e4:	bne	21540 <strspn@plt+0x1e828>
   214e8:	mov	r3, #0
   214ec:	str	r3, [r1, #24]
   214f0:	ldr	r4, [r0, #4]
   214f4:	bl	20a70 <strspn@plt+0x1dd58>
   214f8:	b	21510 <strspn@plt+0x1e7f8>
   214fc:	mov	r0, r4
   21500:	ldr	r4, [r4, #4]
   21504:	bl	20cf4 <strspn@plt+0x1dfdc>
   21508:	cmp	r0, #0
   2150c:	beq	21518 <strspn@plt+0x1e800>
   21510:	cmp	r4, #0
   21514:	bne	214fc <strspn@plt+0x1e7e4>
   21518:	mov	r0, #1
   2151c:	pop	{r4, pc}
   21520:	ldr	r0, [pc, #88]	; 21580 <strspn@plt+0x1e868>
   21524:	mov	r2, #984	; 0x3d8
   21528:	ldr	r1, [pc, #84]	; 21584 <strspn@plt+0x1e86c>
   2152c:	ldr	r3, [pc, #84]	; 21588 <strspn@plt+0x1e870>
   21530:	add	r0, pc, r0
   21534:	add	r1, pc, r1
   21538:	add	r3, pc, r3
   2153c:	bl	32874 <strspn@plt+0x2fb5c>
   21540:	ldr	r0, [pc, #68]	; 2158c <strspn@plt+0x1e874>
   21544:	movw	r2, #991	; 0x3df
   21548:	ldr	r1, [pc, #64]	; 21590 <strspn@plt+0x1e878>
   2154c:	ldr	r3, [pc, #64]	; 21594 <strspn@plt+0x1e87c>
   21550:	add	r0, pc, r0
   21554:	add	r1, pc, r1
   21558:	add	r3, pc, r3
   2155c:	bl	32874 <strspn@plt+0x2fb5c>
   21560:	ldr	r0, [pc, #48]	; 21598 <strspn@plt+0x1e880>
   21564:	movw	r2, #985	; 0x3d9
   21568:	ldr	r1, [pc, #44]	; 2159c <strspn@plt+0x1e884>
   2156c:	ldr	r3, [pc, #44]	; 215a0 <strspn@plt+0x1e888>
   21570:	add	r0, pc, r0
   21574:	add	r1, pc, r1
   21578:	add	r3, pc, r3
   2157c:	bl	32874 <strspn@plt+0x2fb5c>
   21580:	andeq	sp, r1, ip, lsr #2
   21584:	andeq	r9, r1, r0, lsr #4
   21588:	andeq	r9, r1, r8, ror #3
   2158c:	andeq	r9, r1, r0, ror #7
   21590:	andeq	r9, r1, r0, lsl #4
   21594:	andeq	r9, r1, r8, asr #3
   21598:	andeq	r5, r1, r0, lsr r7
   2159c:	andeq	r9, r1, r0, ror #3
   215a0:	andeq	r9, r1, r8, lsr #3
   215a4:	ldr	r3, [pc, #244]	; 216a0 <strspn@plt+0x1e988>
   215a8:	ldr	r2, [pc, #244]	; 216a4 <strspn@plt+0x1e98c>
   215ac:	add	r3, pc, r3
   215b0:	push	{r4, r5, r6, lr}
   215b4:	subs	r4, r0, #0
   215b8:	ldr	r6, [r3, r2]
   215bc:	sub	sp, sp, #16
   215c0:	ldr	r3, [r6]
   215c4:	str	r3, [sp, #12]
   215c8:	beq	2160c <strspn@plt+0x1e8f4>
   215cc:	ldr	r3, [r4]
   215d0:	sub	r2, r3, #10
   215d4:	sub	r3, r3, #4
   215d8:	cmp	r3, #4
   215dc:	cmphi	r2, #63	; 0x3f
   215e0:	bhi	215ec <strspn@plt+0x1e8d4>
   215e4:	b	21624 <strspn@plt+0x1e90c>
   215e8:	bl	215a4 <strspn@plt+0x1e88c>
   215ec:	ldr	r0, [r4, #16]
   215f0:	cmp	r0, #0
   215f4:	bne	215e8 <strspn@plt+0x1e8d0>
   215f8:	ldr	r3, [r4]
   215fc:	cmp	r3, #0
   21600:	beq	2160c <strspn@plt+0x1e8f4>
   21604:	mov	r0, r4
   21608:	bl	20a70 <strspn@plt+0x1dd58>
   2160c:	ldr	r2, [sp, #12]
   21610:	ldr	r3, [r6]
   21614:	cmp	r2, r3
   21618:	bne	2169c <strspn@plt+0x1e984>
   2161c:	add	sp, sp, #16
   21620:	pop	{r4, r5, r6, pc}
   21624:	add	r5, sp, #4
   21628:	mov	r3, #0
   2162c:	mov	r2, r3
   21630:	ldr	r0, [r4, #20]
   21634:	mov	r1, r5
   21638:	str	r3, [sp, #8]
   2163c:	mvn	r3, #1
   21640:	str	r3, [sp, #4]
   21644:	bl	307e4 <strspn@plt+0x2dacc>
   21648:	cmp	r0, #0
   2164c:	beq	2166c <strspn@plt+0x1e954>
   21650:	bl	215a4 <strspn@plt+0x1e88c>
   21654:	ldr	r0, [r4, #20]
   21658:	mov	r1, r5
   2165c:	mov	r2, #0
   21660:	bl	307e4 <strspn@plt+0x2dacc>
   21664:	cmp	r0, #0
   21668:	bne	21650 <strspn@plt+0x1e938>
   2166c:	ldr	r0, [r4, #20]
   21670:	bl	30e94 <strspn@plt+0x2e17c>
   21674:	cmp	r0, #0
   21678:	beq	215ec <strspn@plt+0x1e8d4>
   2167c:	ldr	r0, [pc, #36]	; 216a8 <strspn@plt+0x1e990>
   21680:	movw	r2, #1060	; 0x424
   21684:	ldr	r1, [pc, #32]	; 216ac <strspn@plt+0x1e994>
   21688:	ldr	r3, [pc, #32]	; 216b0 <strspn@plt+0x1e998>
   2168c:	add	r0, pc, r0
   21690:	add	r1, pc, r1
   21694:	add	r3, pc, r3
   21698:	bl	32874 <strspn@plt+0x2fb5c>
   2169c:	bl	2838 <__stack_chk_fail@plt>
   216a0:	andeq	r3, r3, r8, asr #15
   216a4:	andeq	r0, r0, r8, asr #4
   216a8:	andeq	r9, r1, ip, lsl #3
   216ac:	andeq	r9, r1, r4, asr #1
   216b0:	andeq	r9, r1, r4, lsl r3
   216b4:	ldr	ip, [pc, #596]	; 21910 <strspn@plt+0x1ebf8>
   216b8:	cmp	r1, #0
   216bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   216c0:	add	ip, pc, ip
   216c4:	ldr	r6, [pc, #584]	; 21914 <strspn@plt+0x1ebfc>
   216c8:	sub	sp, sp, #60	; 0x3c
   216cc:	str	r3, [sp, #8]
   216d0:	str	r0, [sp, #20]
   216d4:	str	r2, [sp, #32]
   216d8:	ldr	r6, [ip, r6]
   216dc:	ldr	r3, [r6]
   216e0:	str	r6, [sp, #36]	; 0x24
   216e4:	str	r3, [sp, #52]	; 0x34
   216e8:	beq	218ac <strspn@plt+0x1eb94>
   216ec:	ldr	r7, [sp, #32]
   216f0:	cmp	r7, #0
   216f4:	beq	2188c <strspn@plt+0x1eb74>
   216f8:	lsl	r1, r1, #3
   216fc:	mov	r3, #0
   21700:	mov	r2, r1
   21704:	cmp	r3, #0
   21708:	cmpeq	r2, #1
   2170c:	bls	21884 <strspn@plt+0x1eb6c>
   21710:	clz	r1, r1
   21714:	add	r8, r1, #32
   21718:	eor	r8, r8, #63	; 0x3f
   2171c:	add	r8, r8, #7
   21720:	lsr	r8, r8, #3
   21724:	cmp	r8, #8
   21728:	bhi	218f0 <strspn@plt+0x1ebd8>
   2172c:	ldr	sl, [sp, #32]
   21730:	mul	r1, sl, r8
   21734:	cmp	r1, #64	; 0x40
   21738:	bhi	218d0 <strspn@plt+0x1ebb8>
   2173c:	mov	r9, #0
   21740:	ldr	ip, [pc, #464]	; 21918 <strspn@plt+0x1ec00>
   21744:	subs	sl, r2, #1
   21748:	mov	r0, r9
   2174c:	mov	r1, r9
   21750:	sbc	fp, r3, #0
   21754:	add	ip, pc, ip
   21758:	strd	sl, [sp, #24]
   2175c:	str	ip, [sp, #16]
   21760:	add	fp, sp, #44	; 0x2c
   21764:	str	fp, [sp, #12]
   21768:	cmp	r8, #0
   2176c:	beq	21870 <strspn@plt+0x1eb58>
   21770:	mov	sl, #0
   21774:	mov	r6, #0
   21778:	mov	r7, #0
   2177c:	b	217b8 <strspn@plt+0x1eaa0>
   21780:	rsb	r3, r1, #8
   21784:	sub	r1, r1, #1
   21788:	add	r2, sp, #56	; 0x38
   2178c:	lsl	r5, r7, #8
   21790:	add	r3, r2, r3
   21794:	add	sl, sl, #1
   21798:	orr	r5, r5, r6, lsr #24
   2179c:	lsl	r4, r6, #8
   217a0:	cmp	sl, r8
   217a4:	ldrb	r6, [r3, #-12]
   217a8:	mov	r7, #0
   217ac:	orr	r7, r7, r5
   217b0:	orr	r6, r6, r4
   217b4:	beq	217ec <strspn@plt+0x1ead4>
   217b8:	cmp	r1, #0
   217bc:	bne	21780 <strspn@plt+0x1ea68>
   217c0:	ldr	ip, [sp, #16]
   217c4:	add	fp, r0, #1
   217c8:	ldr	r1, [sp, #8]
   217cc:	add	r3, ip, r0, lsl #4
   217d0:	ldr	r2, [sp, #96]	; 0x60
   217d4:	add	r0, sp, #44	; 0x2c
   217d8:	bl	30edc <strspn@plt+0x2e1c4>
   217dc:	mov	r0, fp
   217e0:	mov	r1, #7
   217e4:	mov	r3, #0
   217e8:	b	21788 <strspn@plt+0x1ea70>
   217ec:	ldrd	sl, [sp, #24]
   217f0:	mov	ip, #1
   217f4:	and	r6, r6, sl
   217f8:	and	r3, r6, #63	; 0x3f
   217fc:	sub	r2, r3, #32
   21800:	lsr	r6, r6, #6
   21804:	lsl	r2, ip, r2
   21808:	str	r2, [sp, #4]
   2180c:	ldr	r7, [sp, #4]
   21810:	lsl	r6, r6, #3
   21814:	rsb	r2, r3, #32
   21818:	lsl	r3, ip, r3
   2181c:	orr	r2, r7, ip, lsr r2
   21820:	str	r3, [sp]
   21824:	str	r2, [sp, #4]
   21828:	ldr	fp, [sp, #20]
   2182c:	add	r9, r9, #1
   21830:	ldr	ip, [sp, #32]
   21834:	ldrd	r2, [fp, r6]
   21838:	cmp	r9, ip
   2183c:	ldrd	sl, [sp]
   21840:	orr	r3, r3, fp
   21844:	ldr	fp, [sp, #20]
   21848:	orr	r2, r2, sl
   2184c:	strd	r2, [fp, r6]
   21850:	bne	21768 <strspn@plt+0x1ea50>
   21854:	ldr	ip, [sp, #36]	; 0x24
   21858:	ldr	r2, [sp, #52]	; 0x34
   2185c:	ldr	r3, [ip]
   21860:	cmp	r2, r3
   21864:	bne	218cc <strspn@plt+0x1ebb4>
   21868:	add	sp, sp, #60	; 0x3c
   2186c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21870:	mov	sl, #1
   21874:	mov	fp, #0
   21878:	mov	r6, r8
   2187c:	strd	sl, [sp]
   21880:	b	21828 <strspn@plt+0x1eb10>
   21884:	mov	r8, #0
   21888:	b	2173c <strspn@plt+0x1ea24>
   2188c:	ldr	r0, [pc, #136]	; 2191c <strspn@plt+0x1ec04>
   21890:	mov	r2, #54	; 0x36
   21894:	ldr	r1, [pc, #132]	; 21920 <strspn@plt+0x1ec08>
   21898:	ldr	r3, [pc, #132]	; 21924 <strspn@plt+0x1ec0c>
   2189c:	add	r0, pc, r0
   218a0:	add	r1, pc, r1
   218a4:	add	r3, pc, r3
   218a8:	bl	32874 <strspn@plt+0x2fb5c>
   218ac:	ldr	r0, [pc, #116]	; 21928 <strspn@plt+0x1ec10>
   218b0:	mov	r2, #53	; 0x35
   218b4:	ldr	r1, [pc, #112]	; 2192c <strspn@plt+0x1ec14>
   218b8:	ldr	r3, [pc, #112]	; 21930 <strspn@plt+0x1ec18>
   218bc:	add	r0, pc, r0
   218c0:	add	r1, pc, r1
   218c4:	add	r3, pc, r3
   218c8:	bl	32874 <strspn@plt+0x2fb5c>
   218cc:	bl	2838 <__stack_chk_fail@plt>
   218d0:	ldr	r0, [pc, #92]	; 21934 <strspn@plt+0x1ec1c>
   218d4:	mov	r2, #67	; 0x43
   218d8:	ldr	r1, [pc, #88]	; 21938 <strspn@plt+0x1ec20>
   218dc:	ldr	r3, [pc, #88]	; 2193c <strspn@plt+0x1ec24>
   218e0:	add	r0, pc, r0
   218e4:	add	r1, pc, r1
   218e8:	add	r3, pc, r3
   218ec:	bl	32874 <strspn@plt+0x2fb5c>
   218f0:	ldr	r0, [pc, #72]	; 21940 <strspn@plt+0x1ec28>
   218f4:	mov	r2, #62	; 0x3e
   218f8:	ldr	r1, [pc, #68]	; 21944 <strspn@plt+0x1ec2c>
   218fc:	ldr	r3, [pc, #68]	; 21948 <strspn@plt+0x1ec30>
   21900:	add	r0, pc, r0
   21904:	add	r1, pc, r1
   21908:	add	r3, pc, r3
   2190c:	bl	32874 <strspn@plt+0x2fb5c>
   21910:			; <UNDEFINED> instruction: 0x000336b4
   21914:	andeq	r0, r0, r8, asr #4
   21918:	andeq	r9, r1, r4, ror #4
   2191c:	andeq	r9, r1, r4, ror #3
   21920:			; <UNDEFINED> instruction: 0x000191bc
   21924:	andeq	r9, r1, r0, asr #4
   21928:	andeq	r7, r1, ip, asr #7
   2192c:	muleq	r1, ip, r1
   21930:	andeq	r9, r1, r0, lsr #4
   21934:	andeq	r9, r1, r0, asr #3
   21938:	andeq	r9, r1, r8, ror r1
   2193c:	strdeq	r9, [r1], -ip
   21940:	andeq	r9, r1, r8, lsl #3
   21944:	andeq	r9, r1, r8, asr r1
   21948:	ldrdeq	r9, [r1], -ip
   2194c:	ldr	ip, [pc, #292]	; 21a78 <strspn@plt+0x1ed60>
   21950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21954:	subs	r8, r0, #0
   21958:	add	fp, sp, #32
   2195c:	ldr	r0, [pc, #280]	; 21a7c <strspn@plt+0x1ed64>
   21960:	sub	sp, sp, #20
   21964:	add	ip, pc, ip
   21968:	mov	r5, r3
   2196c:	mov	r3, ip
   21970:	mov	r7, r1
   21974:	ldr	r6, [ip, r0]
   21978:	mov	r9, r2
   2197c:	ldr	r4, [fp, #4]
   21980:	ldr	r3, [r6]
   21984:	str	r3, [fp, #-40]	; 0xffffffd8
   21988:	beq	21a14 <strspn@plt+0x1ecfc>
   2198c:	cmp	r5, #0
   21990:	beq	21a58 <strspn@plt+0x1ed40>
   21994:	cmp	r4, #0
   21998:	beq	21a38 <strspn@plt+0x1ed20>
   2199c:	mov	r0, r5
   219a0:	bl	2a54 <strlen@plt>
   219a4:	mov	sl, r0
   219a8:	mov	r0, r4
   219ac:	bl	2a54 <strlen@plt>
   219b0:	mov	r1, r5
   219b4:	add	r5, r0, sl
   219b8:	add	r3, r5, #16
   219bc:	add	r5, r5, #1
   219c0:	bic	r3, r3, #7
   219c4:	sub	sp, sp, r3
   219c8:	add	sl, sp, #8
   219cc:	mov	r0, sl
   219d0:	bl	282c <stpcpy@plt>
   219d4:	mov	r3, #58	; 0x3a
   219d8:	mov	r1, r4
   219dc:	strb	r3, [r0], #1
   219e0:	bl	2928 <strcpy@plt>
   219e4:	mov	r3, sl
   219e8:	mov	r2, r9
   219ec:	mov	r0, r8
   219f0:	str	r5, [sp]
   219f4:	mov	r1, r7
   219f8:	bl	216b4 <strspn@plt+0x1e99c>
   219fc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21a00:	ldr	r3, [r6]
   21a04:	cmp	r2, r3
   21a08:	bne	21a34 <strspn@plt+0x1ed1c>
   21a0c:	sub	sp, fp, #32
   21a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a14:	ldr	r0, [pc, #100]	; 21a80 <strspn@plt+0x1ed68>
   21a18:	mov	r2, #94	; 0x5e
   21a1c:	ldr	r1, [pc, #96]	; 21a84 <strspn@plt+0x1ed6c>
   21a20:	ldr	r3, [pc, #96]	; 21a88 <strspn@plt+0x1ed70>
   21a24:	add	r0, pc, r0
   21a28:	add	r1, pc, r1
   21a2c:	add	r3, pc, r3
   21a30:	bl	32874 <strspn@plt+0x2fb5c>
   21a34:	bl	2838 <__stack_chk_fail@plt>
   21a38:	ldr	r0, [pc, #76]	; 21a8c <strspn@plt+0x1ed74>
   21a3c:	mov	r2, #96	; 0x60
   21a40:	ldr	r1, [pc, #72]	; 21a90 <strspn@plt+0x1ed78>
   21a44:	ldr	r3, [pc, #72]	; 21a94 <strspn@plt+0x1ed7c>
   21a48:	add	r0, pc, r0
   21a4c:	add	r1, pc, r1
   21a50:	add	r3, pc, r3
   21a54:	bl	32874 <strspn@plt+0x2fb5c>
   21a58:	ldr	r0, [pc, #56]	; 21a98 <strspn@plt+0x1ed80>
   21a5c:	mov	r2, #95	; 0x5f
   21a60:	ldr	r1, [pc, #52]	; 21a9c <strspn@plt+0x1ed84>
   21a64:	ldr	r3, [pc, #52]	; 21aa0 <strspn@plt+0x1ed88>
   21a68:	add	r0, pc, r0
   21a6c:	add	r1, pc, r1
   21a70:	add	r3, pc, r3
   21a74:	bl	32874 <strspn@plt+0x2fb5c>
   21a78:	andeq	r3, r3, r0, lsl r4
   21a7c:	andeq	r0, r0, r8, asr #4
   21a80:	strheq	r9, [r1], -r4
   21a84:	andeq	r9, r1, r4, lsr r0
   21a88:	andeq	r9, r1, ip
   21a8c:	andeq	r4, r1, ip, asr #27
   21a90:	andeq	r9, r1, r0, lsl r0
   21a94:	andeq	r8, r1, r8, ror #31
   21a98:	andeq	r9, r1, r8, ror r0
   21a9c:	strdeq	r8, [r1], -r0
   21aa0:	andeq	r8, r1, r8, asr #31
   21aa4:	ldr	ip, [pc, #352]	; 21c0c <strspn@plt+0x1eef4>
   21aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21aac:	subs	r7, r0, #0
   21ab0:	add	fp, sp, #32
   21ab4:	ldr	r0, [pc, #340]	; 21c10 <strspn@plt+0x1eef8>
   21ab8:	sub	sp, sp, #28
   21abc:	add	ip, pc, ip
   21ac0:	mov	r5, r3
   21ac4:	mov	r3, ip
   21ac8:	mov	r8, r1
   21acc:	ldr	r0, [ip, r0]
   21ad0:	mov	r9, r2
   21ad4:	ldr	r4, [fp, #4]
   21ad8:	ldrb	r6, [fp, #8]
   21adc:	ldr	r3, [r0]
   21ae0:	str	r0, [fp, #-48]	; 0xffffffd0
   21ae4:	str	r3, [fp, #-40]	; 0xffffffd8
   21ae8:	beq	21ba8 <strspn@plt+0x1ee90>
   21aec:	cmp	r5, #0
   21af0:	beq	21bec <strspn@plt+0x1eed4>
   21af4:	cmp	r4, #0
   21af8:	beq	21bcc <strspn@plt+0x1eeb4>
   21afc:	mov	r0, r5
   21b00:	bl	2a54 <strlen@plt>
   21b04:	mov	sl, r0
   21b08:	mov	r0, r4
   21b0c:	bl	2a54 <strlen@plt>
   21b10:	mov	r1, r5
   21b14:	add	r0, sl, r0
   21b18:	add	r3, r0, #16
   21b1c:	bic	r3, r3, #7
   21b20:	sub	sp, sp, r3
   21b24:	add	r5, sp, #8
   21b28:	mov	r0, r5
   21b2c:	bl	282c <stpcpy@plt>
   21b30:	mov	r1, r4
   21b34:	mov	r3, #58	; 0x3a
   21b38:	mov	r4, r0
   21b3c:	strb	r3, [r4], #1
   21b40:	mov	r0, r4
   21b44:	bl	2928 <strcpy@plt>
   21b48:	b	21b6c <strspn@plt+0x1ee54>
   21b4c:	strb	r3, [r0]
   21b50:	mov	r1, r8
   21b54:	rsb	r3, r5, r0
   21b58:	mov	r2, r9
   21b5c:	str	r3, [sp]
   21b60:	mov	r0, r7
   21b64:	mov	r3, r5
   21b68:	bl	216b4 <strspn@plt+0x1e99c>
   21b6c:	mov	r0, r4
   21b70:	mov	r1, r6
   21b74:	bl	2bbc <strrchr@plt>
   21b78:	cmp	r0, #0
   21b7c:	cmpne	r4, r0
   21b80:	movne	r3, #0
   21b84:	moveq	r3, #1
   21b88:	bne	21b4c <strspn@plt+0x1ee34>
   21b8c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   21b90:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21b94:	ldr	r3, [r1]
   21b98:	cmp	r2, r3
   21b9c:	bne	21bc8 <strspn@plt+0x1eeb0>
   21ba0:	sub	sp, fp, #32
   21ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ba8:	ldr	r0, [pc, #100]	; 21c14 <strspn@plt+0x1eefc>
   21bac:	mov	r2, #109	; 0x6d
   21bb0:	ldr	r1, [pc, #96]	; 21c18 <strspn@plt+0x1ef00>
   21bb4:	ldr	r3, [pc, #96]	; 21c1c <strspn@plt+0x1ef04>
   21bb8:	add	r0, pc, r0
   21bbc:	add	r1, pc, r1
   21bc0:	add	r3, pc, r3
   21bc4:	bl	32874 <strspn@plt+0x2fb5c>
   21bc8:	bl	2838 <__stack_chk_fail@plt>
   21bcc:	ldr	r0, [pc, #76]	; 21c20 <strspn@plt+0x1ef08>
   21bd0:	mov	r2, #111	; 0x6f
   21bd4:	ldr	r1, [pc, #72]	; 21c24 <strspn@plt+0x1ef0c>
   21bd8:	ldr	r3, [pc, #72]	; 21c28 <strspn@plt+0x1ef10>
   21bdc:	add	r0, pc, r0
   21be0:	add	r1, pc, r1
   21be4:	add	r3, pc, r3
   21be8:	bl	32874 <strspn@plt+0x2fb5c>
   21bec:	ldr	r0, [pc, #56]	; 21c2c <strspn@plt+0x1ef14>
   21bf0:	mov	r2, #110	; 0x6e
   21bf4:	ldr	r1, [pc, #52]	; 21c30 <strspn@plt+0x1ef18>
   21bf8:	ldr	r3, [pc, #52]	; 21c34 <strspn@plt+0x1ef1c>
   21bfc:	add	r0, pc, r0
   21c00:	add	r1, pc, r1
   21c04:	add	r3, pc, r3
   21c08:	bl	32874 <strspn@plt+0x2fb5c>
   21c0c:			; <UNDEFINED> instruction: 0x000332b8
   21c10:	andeq	r0, r0, r8, asr #4
   21c14:	andeq	r8, r1, r0, lsr #30
   21c18:	andeq	r8, r1, r0, lsr #29
   21c1c:	andeq	r8, r1, r8, lsl #29
   21c20:	andeq	r4, r1, r8, lsr ip
   21c24:	andeq	r8, r1, ip, ror lr
   21c28:	andeq	r8, r1, r4, ror #28
   21c2c:	andeq	r8, r1, r4, ror #29
   21c30:	andeq	r8, r1, ip, asr lr
   21c34:	andeq	r8, r1, r4, asr #28
   21c38:	cmp	r0, #0
   21c3c:	bxeq	lr
   21c40:	cmp	r1, #0
   21c44:	beq	21c84 <strspn@plt+0x1ef6c>
   21c48:	lsl	r0, r0, #3
   21c4c:	mov	r3, #0
   21c50:	mov	r2, r0
   21c54:	cmp	r3, #0
   21c58:	cmpeq	r2, #1
   21c5c:	bls	21ca0 <strspn@plt+0x1ef88>
   21c60:	clz	r0, r0
   21c64:	add	r0, r0, #32
   21c68:	eor	r0, r0, #63	; 0x3f
   21c6c:	add	r0, r0, #7
   21c70:	lsr	r0, r0, #3
   21c74:	cmp	r0, #8
   21c78:	bls	21c8c <strspn@plt+0x1ef74>
   21c7c:	mov	r0, #0
   21c80:	bx	lr
   21c84:	mov	r0, r1
   21c88:	bx	lr
   21c8c:	mul	r0, r1, r0
   21c90:	cmp	r0, #64	; 0x40
   21c94:	movhi	r0, #0
   21c98:	movls	r0, #1
   21c9c:	bx	lr
   21ca0:	mov	r0, #1
   21ca4:	bx	lr
   21ca8:	ldr	ip, [pc, #364]	; 21e1c <strspn@plt+0x1f104>
   21cac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21cb0:	subs	r5, r0, #0
   21cb4:	ldr	r0, [pc, #356]	; 21e20 <strspn@plt+0x1f108>
   21cb8:	add	ip, pc, ip
   21cbc:	mov	r9, r3
   21cc0:	sub	sp, sp, #16
   21cc4:	mov	r4, r2
   21cc8:	mov	r7, r1
   21ccc:	ldr	r6, [ip, r0]
   21cd0:	mov	r2, ip
   21cd4:	ldr	r8, [sp, #48]	; 0x30
   21cd8:	ldr	r3, [r6]
   21cdc:	str	r3, [sp, #12]
   21ce0:	beq	21ddc <strspn@plt+0x1f0c4>
   21ce4:	cmp	r1, #0
   21ce8:	beq	21dbc <strspn@plt+0x1f0a4>
   21cec:	cmp	r4, #0
   21cf0:	beq	21dfc <strspn@plt+0x1f0e4>
   21cf4:	ldr	r2, [r4, #16]
   21cf8:	ldr	r3, [r4, #-24]	; 0xffffffe8
   21cfc:	cmp	r2, #0
   21d00:	str	r3, [sp, #8]
   21d04:	beq	21d7c <strspn@plt+0x1f064>
   21d08:	sub	sl, r4, #32
   21d0c:	mov	r0, sl
   21d10:	bl	26e7c <strspn@plt+0x24164>
   21d14:	add	ip, sp, #16
   21d18:	mov	r1, r7
   21d1c:	ldr	r3, [ip, #-8]!
   21d20:	str	r3, [r5, #1028]	; 0x404
   21d24:	str	r0, [r5, #1020]	; 0x3fc
   21d28:	mov	r0, r5
   21d2c:	ldr	r2, [r4, #4]
   21d30:	str	ip, [sp]
   21d34:	str	r8, [sp, #4]
   21d38:	ldr	ip, [r4, #16]
   21d3c:	blx	ip
   21d40:	mov	r3, #0
   21d44:	str	r3, [r5, #1028]	; 0x404
   21d48:	mov	r4, r0
   21d4c:	mov	r0, sl
   21d50:	bl	27490 <strspn@plt+0x24778>
   21d54:	cmp	r4, #0
   21d58:	str	r0, [r5, #1020]	; 0x3fc
   21d5c:	movlt	r0, r4
   21d60:	blt	21d90 <strspn@plt+0x1f078>
   21d64:	mov	r0, r8
   21d68:	bl	c9c4 <strspn@plt+0x9cac>
   21d6c:	cmp	r0, #0
   21d70:	bne	21da8 <strspn@plt+0x1f090>
   21d74:	cmp	r4, #0
   21d78:	beq	21d90 <strspn@plt+0x1f078>
   21d7c:	cmp	r9, #0
   21d80:	moveq	r0, #1
   21d84:	ldrne	r3, [sp, #8]
   21d88:	movne	r0, #1
   21d8c:	strne	r3, [r9]
   21d90:	ldr	r2, [sp, #12]
   21d94:	ldr	r3, [r6]
   21d98:	cmp	r2, r3
   21d9c:	bne	21db8 <strspn@plt+0x1f0a0>
   21da0:	add	sp, sp, #16
   21da4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21da8:	mov	r0, r8
   21dac:	bl	caf8 <strspn@plt+0x9de0>
   21db0:	rsb	r0, r0, #0
   21db4:	b	21d90 <strspn@plt+0x1f078>
   21db8:	bl	2838 <__stack_chk_fail@plt>
   21dbc:	ldr	r0, [pc, #96]	; 21e24 <strspn@plt+0x1f10c>
   21dc0:	mov	r2, #45	; 0x2d
   21dc4:	ldr	r1, [pc, #92]	; 21e28 <strspn@plt+0x1f110>
   21dc8:	ldr	r3, [pc, #92]	; 21e2c <strspn@plt+0x1f114>
   21dcc:	add	r0, pc, r0
   21dd0:	add	r1, pc, r1
   21dd4:	add	r3, pc, r3
   21dd8:	bl	32874 <strspn@plt+0x2fb5c>
   21ddc:	ldr	r0, [pc, #76]	; 21e30 <strspn@plt+0x1f118>
   21de0:	mov	r2, #44	; 0x2c
   21de4:	ldr	r1, [pc, #72]	; 21e34 <strspn@plt+0x1f11c>
   21de8:	ldr	r3, [pc, #72]	; 21e38 <strspn@plt+0x1f120>
   21dec:	add	r0, pc, r0
   21df0:	add	r1, pc, r1
   21df4:	add	r3, pc, r3
   21df8:	bl	32874 <strspn@plt+0x2fb5c>
   21dfc:	ldr	r0, [pc, #56]	; 21e3c <strspn@plt+0x1f124>
   21e00:	mov	r2, #46	; 0x2e
   21e04:	ldr	r1, [pc, #52]	; 21e40 <strspn@plt+0x1f128>
   21e08:	ldr	r3, [pc, #52]	; 21e44 <strspn@plt+0x1f12c>
   21e0c:	add	r0, pc, r0
   21e10:	add	r1, pc, r1
   21e14:	add	r3, pc, r3
   21e18:	bl	32874 <strspn@plt+0x2fb5c>
   21e1c:	strheq	r3, [r3], -ip
   21e20:	andeq	r0, r0, r8, asr #4
   21e24:	andeq	r4, r1, ip, lsr #18
   21e28:	andeq	r8, r1, ip, lsr #29
   21e2c:	andeq	r8, r1, r4, lsr #27
   21e30:	andeq	r7, r1, r0, lsl #6
   21e34:	andeq	r8, r1, ip, lsl #29
   21e38:	andeq	r8, r1, r4, lsl #27
   21e3c:	andeq	lr, r1, r0, ror lr
   21e40:	andeq	r8, r1, ip, ror #28
   21e44:	andeq	r8, r1, r4, ror #26
   21e48:	ldr	ip, [pc, #432]	; 22000 <strspn@plt+0x1f2e8>
   21e4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21e50:	subs	r8, r0, #0
   21e54:	ldr	r0, [pc, #424]	; 22004 <strspn@plt+0x1f2ec>
   21e58:	add	ip, pc, ip
   21e5c:	mov	r6, r3
   21e60:	sub	sp, sp, #24
   21e64:	mov	r7, r2
   21e68:	ldr	r4, [ip, r0]
   21e6c:	ldr	r3, [r4]
   21e70:	str	r3, [sp, #20]
   21e74:	beq	21f8c <strspn@plt+0x1f274>
   21e78:	cmp	r1, #0
   21e7c:	beq	21fcc <strspn@plt+0x1f2b4>
   21e80:	cmp	r2, #0
   21e84:	beq	21fac <strspn@plt+0x1f294>
   21e88:	cmp	r6, #0
   21e8c:	bne	21f50 <strspn@plt+0x1f238>
   21e90:	ldr	r3, [r1, #28]
   21e94:	cmp	r3, #0
   21e98:	beq	21ebc <strspn@plt+0x1f1a4>
   21e9c:	mov	r5, #1
   21ea0:	ldr	r2, [sp, #20]
   21ea4:	mov	r0, r5
   21ea8:	ldr	r3, [r4]
   21eac:	cmp	r2, r3
   21eb0:	bne	21f88 <strspn@plt+0x1f270>
   21eb4:	add	sp, sp, #24
   21eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21ebc:	ldr	r3, [r1, #32]
   21ec0:	cmp	r3, #0
   21ec4:	bne	21e9c <strspn@plt+0x1f184>
   21ec8:	ldr	r3, [r1, #20]
   21ecc:	cmp	r3, #0
   21ed0:	bne	21e9c <strspn@plt+0x1f184>
   21ed4:	ldr	r5, [r1, #24]
   21ed8:	cmp	r5, #0
   21edc:	addne	sl, sp, #8
   21ee0:	movne	r9, #0
   21ee4:	beq	21f48 <strspn@plt+0x1f230>
   21ee8:	cmp	r6, #0
   21eec:	str	r9, [sp, #8]
   21ef0:	str	r9, [sp, #12]
   21ef4:	str	r9, [sp, #16]
   21ef8:	beq	21f08 <strspn@plt+0x1f1f0>
   21efc:	ldrb	r3, [r5, #8]
   21f00:	cmp	r3, #0
   21f04:	beq	21f34 <strspn@plt+0x1f21c>
   21f08:	str	sl, [sp]
   21f0c:	mov	r0, r8
   21f10:	mov	r1, r7
   21f14:	mov	r2, r5
   21f18:	mov	r3, #0
   21f1c:	bl	21ca8 <strspn@plt+0x1ef90>
   21f20:	cmp	r0, #0
   21f24:	bne	21f78 <strspn@plt+0x1f260>
   21f28:	ldrb	r3, [r8, #25]
   21f2c:	tst	r3, #4
   21f30:	bne	21f78 <strspn@plt+0x1f260>
   21f34:	mov	r0, sl
   21f38:	bl	c75c <strspn@plt+0x9a44>
   21f3c:	ldr	r5, [r5, #24]
   21f40:	cmp	r5, #0
   21f44:	bne	21ee8 <strspn@plt+0x1f1d0>
   21f48:	mov	r5, #0
   21f4c:	b	21ea0 <strspn@plt+0x1f188>
   21f50:	ldr	ip, [r1, #20]
   21f54:	cmp	ip, #0
   21f58:	beq	21ed4 <strspn@plt+0x1f1bc>
   21f5c:	ldrb	r3, [ip, #4]
   21f60:	cmp	r3, #0
   21f64:	bne	21e9c <strspn@plt+0x1f184>
   21f68:	ldr	ip, [ip, #16]
   21f6c:	cmp	ip, #0
   21f70:	bne	21f5c <strspn@plt+0x1f244>
   21f74:	b	21ed4 <strspn@plt+0x1f1bc>
   21f78:	mov	r5, r0
   21f7c:	mov	r0, sl
   21f80:	bl	c75c <strspn@plt+0x9a44>
   21f84:	b	21ea0 <strspn@plt+0x1f188>
   21f88:	bl	2838 <__stack_chk_fail@plt>
   21f8c:	ldr	r0, [pc, #116]	; 22008 <strspn@plt+0x1f2f0>
   21f90:	movw	r2, #841	; 0x349
   21f94:	ldr	r1, [pc, #112]	; 2200c <strspn@plt+0x1f2f4>
   21f98:	ldr	r3, [pc, #112]	; 22010 <strspn@plt+0x1f2f8>
   21f9c:	add	r0, pc, r0
   21fa0:	add	r1, pc, r1
   21fa4:	add	r3, pc, r3
   21fa8:	bl	32874 <strspn@plt+0x2fb5c>
   21fac:	ldr	r0, [pc, #96]	; 22014 <strspn@plt+0x1f2fc>
   21fb0:	movw	r2, #843	; 0x34b
   21fb4:	ldr	r1, [pc, #92]	; 22018 <strspn@plt+0x1f300>
   21fb8:	ldr	r3, [pc, #92]	; 2201c <strspn@plt+0x1f304>
   21fbc:	add	r0, pc, r0
   21fc0:	add	r1, pc, r1
   21fc4:	add	r3, pc, r3
   21fc8:	bl	32874 <strspn@plt+0x2fb5c>
   21fcc:	ldr	r0, [pc, #76]	; 22020 <strspn@plt+0x1f308>
   21fd0:	movw	r2, #842	; 0x34a
   21fd4:	ldr	r1, [pc, #72]	; 22024 <strspn@plt+0x1f30c>
   21fd8:	ldr	r3, [pc, #72]	; 22028 <strspn@plt+0x1f310>
   21fdc:	add	r0, pc, r0
   21fe0:	add	r1, pc, r1
   21fe4:	add	r3, pc, r3
   21fe8:	bl	32874 <strspn@plt+0x2fb5c>
   21fec:	mov	r4, r0
   21ff0:	mov	r0, sl
   21ff4:	bl	c75c <strspn@plt+0x9a44>
   21ff8:	mov	r0, r4
   21ffc:	bl	2cb8 <_Unwind_Resume@plt>
   22000:	andeq	r2, r3, ip, lsl pc
   22004:	andeq	r0, r0, r8, asr #4
   22008:	andeq	r7, r1, r0, asr r1
   2200c:	ldrdeq	r8, [r1], -ip
   22010:	andeq	r8, r1, r0, asr fp
   22014:	andeq	r4, r1, ip, lsr r7
   22018:			; <UNDEFINED> instruction: 0x00018cbc
   2201c:	andeq	r8, r1, r0, lsr fp
   22020:	andeq	r8, r1, r0, ror #9
   22024:	muleq	r1, ip, ip
   22028:	andeq	r8, r1, r0, lsl fp
   2202c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22030:	subs	r4, r0, #0
   22034:	sub	sp, sp, #28
   22038:	mov	r6, r1
   2203c:	mov	r5, r2
   22040:	ldr	sl, [sp, #64]	; 0x40
   22044:	ldr	r9, [sp, #68]	; 0x44
   22048:	ldr	r8, [sp, #72]	; 0x48
   2204c:	ldr	r7, [sp, #76]	; 0x4c
   22050:	ldr	fp, [sp, #80]	; 0x50
   22054:	beq	222b0 <strspn@plt+0x1f598>
   22058:	cmp	r1, #0
   2205c:	beq	22290 <strspn@plt+0x1f578>
   22060:	cmp	r2, #0
   22064:	beq	22270 <strspn@plt+0x1f558>
   22068:	cmp	r3, #0
   2206c:	beq	22250 <strspn@plt+0x1f538>
   22070:	cmp	sl, #0
   22074:	beq	22230 <strspn@plt+0x1f518>
   22078:	cmp	r9, #0
   2207c:	beq	22210 <strspn@plt+0x1f4f8>
   22080:	cmp	r8, #0
   22084:	beq	221f0 <strspn@plt+0x1f4d8>
   22088:	ldr	r2, [r2, #16]
   2208c:	cmp	r2, #0
   22090:	beq	22108 <strspn@plt+0x1f3f0>
   22094:	mov	r0, r1
   22098:	str	r3, [sp, #20]
   2209c:	bl	26e7c <strspn@plt+0x24164>
   220a0:	str	r7, [r4, #1028]	; 0x404
   220a4:	ldr	r3, [sp, #20]
   220a8:	mov	r2, sl
   220ac:	mov	r1, r3
   220b0:	mov	r3, r9
   220b4:	str	r0, [r4, #1020]	; 0x3fc
   220b8:	mov	r0, r4
   220bc:	str	r8, [sp]
   220c0:	stmib	sp, {r7, fp}
   220c4:	ldr	ip, [r5, #16]
   220c8:	blx	ip
   220cc:	mov	r3, #0
   220d0:	str	r3, [r4, #1028]	; 0x404
   220d4:	mov	r5, r0
   220d8:	mov	r0, r6
   220dc:	bl	27490 <strspn@plt+0x24778>
   220e0:	cmp	r5, #0
   220e4:	str	r0, [r4, #1020]	; 0x3fc
   220e8:	blt	220fc <strspn@plt+0x1f3e4>
   220ec:	mov	r0, fp
   220f0:	bl	c9c4 <strspn@plt+0x9cac>
   220f4:	cmp	r0, #0
   220f8:	bne	2219c <strspn@plt+0x1f484>
   220fc:	mov	r0, r5
   22100:	add	sp, sp, #28
   22104:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22108:	ldr	r0, [r5, #12]
   2210c:	ldrb	r3, [r0]
   22110:	cmp	r3, #97	; 0x61
   22114:	beq	22170 <strspn@plt+0x1f458>
   22118:	mov	r1, #0
   2211c:	bl	20804 <strspn@plt+0x1daec>
   22120:	cmp	r0, #0
   22124:	beq	222f0 <strspn@plt+0x1f5d8>
   22128:	ldr	r3, [r5, #12]
   2212c:	ldrb	r4, [r3]
   22130:	mov	r0, r4
   22134:	bl	209a0 <strspn@plt+0x1dc88>
   22138:	cmp	r0, #0
   2213c:	beq	222d0 <strspn@plt+0x1f5b8>
   22140:	cmp	r4, #111	; 0x6f
   22144:	beq	221c4 <strspn@plt+0x1f4ac>
   22148:	cmp	r4, #115	; 0x73
   2214c:	beq	221b0 <strspn@plt+0x1f498>
   22150:	cmp	r4, #103	; 0x67
   22154:	beq	221b0 <strspn@plt+0x1f498>
   22158:	mov	r0, r8
   2215c:	mov	r1, r4
   22160:	mov	r2, r7
   22164:	add	sp, sp, #28
   22168:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2216c:	b	184a8 <strspn@plt+0x15790>
   22170:	ldrb	r3, [r0, #1]
   22174:	cmp	r3, #115	; 0x73
   22178:	bne	22118 <strspn@plt+0x1f400>
   2217c:	ldrb	r3, [r0, #2]
   22180:	cmp	r3, #0
   22184:	bne	22118 <strspn@plt+0x1f400>
   22188:	mov	r0, r8
   2218c:	ldr	r1, [r7]
   22190:	add	sp, sp, #28
   22194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22198:	b	198a4 <strspn@plt+0x16b8c>
   2219c:	mov	r0, fp
   221a0:	bl	caf8 <strspn@plt+0x9de0>
   221a4:	rsb	r0, r0, #0
   221a8:	add	sp, sp, #28
   221ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   221b0:	ldr	r7, [r7]
   221b4:	cmp	r7, #0
   221b8:	ldreq	r7, [pc, #336]	; 22310 <strspn@plt+0x1f5f8>
   221bc:	addeq	r7, pc, r7
   221c0:	b	22158 <strspn@plt+0x1f440>
   221c4:	ldr	r7, [r7]
   221c8:	cmp	r7, #0
   221cc:	bne	22158 <strspn@plt+0x1f440>
   221d0:	ldr	r0, [pc, #316]	; 22314 <strspn@plt+0x1f5fc>
   221d4:	mov	r2, #468	; 0x1d4
   221d8:	ldr	r1, [pc, #312]	; 22318 <strspn@plt+0x1f600>
   221dc:	ldr	r3, [pc, #312]	; 2231c <strspn@plt+0x1f604>
   221e0:	add	r0, pc, r0
   221e4:	add	r1, pc, r1
   221e8:	add	r3, pc, r3
   221ec:	bl	32874 <strspn@plt+0x2fb5c>
   221f0:	ldr	r0, [pc, #296]	; 22320 <strspn@plt+0x1f608>
   221f4:	movw	r2, #434	; 0x1b2
   221f8:	ldr	r1, [pc, #292]	; 22324 <strspn@plt+0x1f60c>
   221fc:	ldr	r3, [pc, #292]	; 22328 <strspn@plt+0x1f610>
   22200:	add	r0, pc, r0
   22204:	add	r1, pc, r1
   22208:	add	r3, pc, r3
   2220c:	bl	32874 <strspn@plt+0x2fb5c>
   22210:	ldr	r0, [pc, #276]	; 2232c <strspn@plt+0x1f614>
   22214:	movw	r2, #433	; 0x1b1
   22218:	ldr	r1, [pc, #272]	; 22330 <strspn@plt+0x1f618>
   2221c:	ldr	r3, [pc, #272]	; 22334 <strspn@plt+0x1f61c>
   22220:	add	r0, pc, r0
   22224:	add	r1, pc, r1
   22228:	add	r3, pc, r3
   2222c:	bl	32874 <strspn@plt+0x2fb5c>
   22230:	ldr	r0, [pc, #256]	; 22338 <strspn@plt+0x1f620>
   22234:	mov	r2, #432	; 0x1b0
   22238:	ldr	r1, [pc, #252]	; 2233c <strspn@plt+0x1f624>
   2223c:	ldr	r3, [pc, #252]	; 22340 <strspn@plt+0x1f628>
   22240:	add	r0, pc, r0
   22244:	add	r1, pc, r1
   22248:	add	r3, pc, r3
   2224c:	bl	32874 <strspn@plt+0x2fb5c>
   22250:	ldr	r0, [pc, #236]	; 22344 <strspn@plt+0x1f62c>
   22254:	movw	r2, #431	; 0x1af
   22258:	ldr	r1, [pc, #232]	; 22348 <strspn@plt+0x1f630>
   2225c:	ldr	r3, [pc, #232]	; 2234c <strspn@plt+0x1f634>
   22260:	add	r0, pc, r0
   22264:	add	r1, pc, r1
   22268:	add	r3, pc, r3
   2226c:	bl	32874 <strspn@plt+0x2fb5c>
   22270:	ldr	r0, [pc, #216]	; 22350 <strspn@plt+0x1f638>
   22274:	movw	r2, #430	; 0x1ae
   22278:	ldr	r1, [pc, #212]	; 22354 <strspn@plt+0x1f63c>
   2227c:	ldr	r3, [pc, #212]	; 22358 <strspn@plt+0x1f640>
   22280:	add	r0, pc, r0
   22284:	add	r1, pc, r1
   22288:	add	r3, pc, r3
   2228c:	bl	32874 <strspn@plt+0x2fb5c>
   22290:	ldr	r0, [pc, #196]	; 2235c <strspn@plt+0x1f644>
   22294:	movw	r2, #429	; 0x1ad
   22298:	ldr	r1, [pc, #192]	; 22360 <strspn@plt+0x1f648>
   2229c:	ldr	r3, [pc, #192]	; 22364 <strspn@plt+0x1f64c>
   222a0:	add	r0, pc, r0
   222a4:	add	r1, pc, r1
   222a8:	add	r3, pc, r3
   222ac:	bl	32874 <strspn@plt+0x2fb5c>
   222b0:	ldr	r0, [pc, #176]	; 22368 <strspn@plt+0x1f650>
   222b4:	mov	r2, #428	; 0x1ac
   222b8:	ldr	r1, [pc, #172]	; 2236c <strspn@plt+0x1f654>
   222bc:	ldr	r3, [pc, #172]	; 22370 <strspn@plt+0x1f658>
   222c0:	add	r0, pc, r0
   222c4:	add	r1, pc, r1
   222c8:	add	r3, pc, r3
   222cc:	bl	32874 <strspn@plt+0x2fb5c>
   222d0:	ldr	r0, [pc, #156]	; 22374 <strspn@plt+0x1f65c>
   222d4:	movw	r2, #457	; 0x1c9
   222d8:	ldr	r1, [pc, #152]	; 22378 <strspn@plt+0x1f660>
   222dc:	ldr	r3, [pc, #152]	; 2237c <strspn@plt+0x1f664>
   222e0:	add	r0, pc, r0
   222e4:	add	r1, pc, r1
   222e8:	add	r3, pc, r3
   222ec:	bl	32874 <strspn@plt+0x2fb5c>
   222f0:	ldr	r0, [pc, #136]	; 22380 <strspn@plt+0x1f668>
   222f4:	mov	r2, #456	; 0x1c8
   222f8:	ldr	r1, [pc, #132]	; 22384 <strspn@plt+0x1f66c>
   222fc:	ldr	r3, [pc, #132]	; 22388 <strspn@plt+0x1f670>
   22300:	add	r0, pc, r0
   22304:	add	r1, pc, r1
   22308:	add	r3, pc, r3
   2230c:	bl	32874 <strspn@plt+0x2fb5c>
   22310:	muleq	r1, ip, r6
   22314:	strdeq	fp, [r1], -r4
   22318:	muleq	r1, r8, sl
   2231c:	andeq	r8, r1, r0, ror sl
   22320:	andeq	r4, r1, r4, lsl #14
   22324:	andeq	r8, r1, r8, ror sl
   22328:	andeq	r8, r1, r0, asr sl
   2232c:	andeq	r8, r1, ip, lsl #21
   22330:	andeq	r8, r1, r8, asr sl
   22334:	andeq	r8, r1, r0, lsr sl
   22338:	andeq	r5, r1, r4, ror r7
   2233c:	andeq	r8, r1, r8, lsr sl
   22340:	andeq	r8, r1, r0, lsl sl
   22344:	muleq	r1, r8, r4
   22348:	andeq	r8, r1, r8, lsl sl
   2234c:	strdeq	r8, [r1], -r0
   22350:	andeq	r8, r1, r8, lsr #20
   22354:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   22358:	ldrdeq	r8, [r1], -r0
   2235c:	andeq	r8, r1, r0, lsl #20
   22360:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   22364:			; <UNDEFINED> instruction: 0x000189b0
   22368:	andeq	r6, r1, ip, lsr #28
   2236c:			; <UNDEFINED> instruction: 0x000189b8
   22370:	muleq	r1, r0, r9
   22374:	andeq	r8, r1, r8, lsl #20
   22378:	muleq	r1, r8, r9
   2237c:	andeq	r8, r1, r0, ror r9
   22380:			; <UNDEFINED> instruction: 0x000189b8
   22384:	andeq	r8, r1, r8, ror r9
   22388:	andeq	r8, r1, r0, asr r9
   2238c:	ldr	ip, [pc, #808]	; 226bc <strspn@plt+0x1f9a4>
   22390:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22394:	subs	r8, r0, #0
   22398:	ldr	r0, [pc, #800]	; 226c0 <strspn@plt+0x1f9a8>
   2239c:	sub	sp, sp, #36	; 0x24
   223a0:	add	ip, pc, ip
   223a4:	mov	r9, r3
   223a8:	str	r2, [sp, #16]
   223ac:	mov	r6, r1
   223b0:	ldr	r0, [ip, r0]
   223b4:	mov	r3, ip
   223b8:	ldr	sl, [sp, #72]	; 0x48
   223bc:	ldr	r3, [r0]
   223c0:	str	r0, [sp, #20]
   223c4:	str	r3, [sp, #28]
   223c8:	beq	2269c <strspn@plt+0x1f984>
   223cc:	cmp	r1, #0
   223d0:	beq	2267c <strspn@plt+0x1f964>
   223d4:	ldr	r1, [sp, #16]
   223d8:	cmp	r1, #0
   223dc:	beq	2265c <strspn@plt+0x1f944>
   223e0:	cmp	r9, #0
   223e4:	beq	2263c <strspn@plt+0x1f924>
   223e8:	ldr	r2, [sp, #16]
   223ec:	ldr	r7, [r2, #28]
   223f0:	cmp	r7, #0
   223f4:	beq	22628 <strspn@plt+0x1f910>
   223f8:	ldrb	fp, [r8, #25]
   223fc:	mov	r3, #0
   22400:	str	r3, [sp, #24]
   22404:	ubfx	fp, fp, #2, #1
   22408:	cmp	fp, r3
   2240c:	bne	22534 <strspn@plt+0x1f81c>
   22410:	add	r3, sp, #24
   22414:	str	r3, [sp, #12]
   22418:	sub	r4, r7, #32
   2241c:	mov	r0, r4
   22420:	bl	26e7c <strspn@plt+0x24164>
   22424:	mov	r1, r6
   22428:	add	r3, sp, #24
   2242c:	str	r0, [r8, #1020]	; 0x3fc
   22430:	mov	r0, r8
   22434:	ldr	r2, [r7, #-24]	; 0xffffffe8
   22438:	str	r2, [r8, #1028]	; 0x404
   2243c:	ldr	r2, [r7, #-24]	; 0xffffffe8
   22440:	str	sl, [sp]
   22444:	ldr	ip, [r7, #4]
   22448:	blx	ip
   2244c:	mov	r2, #0
   22450:	str	r2, [r8, #1028]	; 0x404
   22454:	mov	r5, r0
   22458:	mov	r0, r4
   2245c:	bl	27490 <strspn@plt+0x24778>
   22460:	cmp	r5, #0
   22464:	str	r0, [r8, #1020]	; 0x3fc
   22468:	blt	2260c <strspn@plt+0x1f8f4>
   2246c:	mov	r0, sl
   22470:	bl	c9c4 <strspn@plt+0x9cac>
   22474:	cmp	r0, #0
   22478:	bne	22614 <strspn@plt+0x1f8fc>
   2247c:	ldr	r0, [sp, #24]
   22480:	cmp	r0, #0
   22484:	beq	22560 <strspn@plt+0x1f848>
   22488:	ldr	fp, [r0]
   2248c:	cmp	fp, #0
   22490:	beq	22560 <strspn@plt+0x1f848>
   22494:	add	r4, r0, #4
   22498:	b	224d8 <strspn@plt+0x1f7c0>
   2249c:	mov	r1, r6
   224a0:	bl	cdf4 <strspn@plt+0xa0dc>
   224a4:	cmp	r0, #0
   224a8:	beq	22554 <strspn@plt+0x1f83c>
   224ac:	mov	r1, fp
   224b0:	mov	r0, r9
   224b4:	bl	30eb0 <strspn@plt+0x2e198>
   224b8:	cmn	r0, #17
   224bc:	movne	r5, r0
   224c0:	moveq	r5, #0
   224c4:	cmp	r4, #0
   224c8:	beq	22504 <strspn@plt+0x1f7ec>
   224cc:	ldr	fp, [r4], #4
   224d0:	cmp	fp, #0
   224d4:	beq	22504 <strspn@plt+0x1f7ec>
   224d8:	cmp	r5, #0
   224dc:	mov	r0, fp
   224e0:	blt	224f8 <strspn@plt+0x1f7e0>
   224e4:	bl	cd44 <strspn@plt+0xa02c>
   224e8:	cmp	r0, #0
   224ec:	mov	r0, fp
   224f0:	bne	2249c <strspn@plt+0x1f784>
   224f4:	mvn	r5, #21
   224f8:	bl	2778 <free@plt>
   224fc:	cmp	r4, #0
   22500:	bne	224cc <strspn@plt+0x1f7b4>
   22504:	ldr	r0, [sp, #24]
   22508:	bl	2778 <free@plt>
   2250c:	cmp	r5, #0
   22510:	blt	2260c <strspn@plt+0x1f8f4>
   22514:	ldr	r7, [r7, #12]
   22518:	ldrb	r3, [r8, #25]
   2251c:	cmp	r7, #0
   22520:	beq	22574 <strspn@plt+0x1f85c>
   22524:	tst	r3, #4
   22528:	mov	r1, #0
   2252c:	str	r1, [sp, #24]
   22530:	beq	22418 <strspn@plt+0x1f700>
   22534:	mov	r0, #0
   22538:	ldr	r1, [sp, #20]
   2253c:	ldr	r2, [sp, #28]
   22540:	ldr	r3, [r1]
   22544:	cmp	r2, r3
   22548:	bne	22638 <strspn@plt+0x1f920>
   2254c:	add	sp, sp, #36	; 0x24
   22550:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22554:	mov	r0, fp
   22558:	bl	2778 <free@plt>
   2255c:	b	224c4 <strspn@plt+0x1f7ac>
   22560:	bl	2778 <free@plt>
   22564:	ldr	r7, [r7, #12]
   22568:	ldrb	r3, [r8, #25]
   2256c:	cmp	r7, #0
   22570:	bne	22524 <strspn@plt+0x1f80c>
   22574:	ubfx	r3, r3, #2, #1
   22578:	cmp	r3, #0
   2257c:	bne	22534 <strspn@plt+0x1f81c>
   22580:	ldr	r1, [sp, #16]
   22584:	ldr	r4, [r1, #8]
   22588:	cmp	r4, #0
   2258c:	beq	22534 <strspn@plt+0x1f81c>
   22590:	ldr	r5, [r4]
   22594:	mov	r1, r6
   22598:	mov	r0, r5
   2259c:	bl	cdf4 <strspn@plt+0xa0dc>
   225a0:	cmp	r0, #0
   225a4:	beq	225fc <strspn@plt+0x1f8e4>
   225a8:	mov	r0, r5
   225ac:	bl	2ac0 <__strdup@plt>
   225b0:	subs	r1, r0, #0
   225b4:	beq	22630 <strspn@plt+0x1f918>
   225b8:	mov	r0, r9
   225bc:	bl	30eb0 <strspn@plt+0x2e198>
   225c0:	adds	r3, r0, #17
   225c4:	movne	r3, #1
   225c8:	ands	r3, r3, r0, lsr #31
   225cc:	bne	22538 <strspn@plt+0x1f820>
   225d0:	str	sl, [sp]
   225d4:	mov	r0, r8
   225d8:	mov	r1, r6
   225dc:	mov	r2, r4
   225e0:	mov	r3, r9
   225e4:	bl	2238c <strspn@plt+0x1f674>
   225e8:	cmp	r0, #0
   225ec:	blt	22538 <strspn@plt+0x1f820>
   225f0:	ldrb	r3, [r8, #25]
   225f4:	tst	r3, #4
   225f8:	bne	22534 <strspn@plt+0x1f81c>
   225fc:	ldr	r4, [r4, #12]
   22600:	cmp	r4, #0
   22604:	bne	22590 <strspn@plt+0x1f878>
   22608:	b	22534 <strspn@plt+0x1f81c>
   2260c:	mov	r0, r5
   22610:	b	22538 <strspn@plt+0x1f820>
   22614:	mov	r0, sl
   22618:	bl	caf8 <strspn@plt+0x9de0>
   2261c:	rsb	r0, r0, #0
   22620:	cmp	r0, #0
   22624:	blt	22538 <strspn@plt+0x1f820>
   22628:	ldrb	r3, [r8, #25]
   2262c:	b	22574 <strspn@plt+0x1f85c>
   22630:	mvn	r0, #11
   22634:	b	22538 <strspn@plt+0x1f820>
   22638:	bl	2838 <__stack_chk_fail@plt>
   2263c:	ldr	r0, [pc, #128]	; 226c4 <strspn@plt+0x1f9ac>
   22640:	mov	r2, #179	; 0xb3
   22644:	ldr	r1, [pc, #124]	; 226c8 <strspn@plt+0x1f9b0>
   22648:	ldr	r3, [pc, #124]	; 226cc <strspn@plt+0x1f9b4>
   2264c:	add	r0, pc, r0
   22650:	add	r1, pc, r1
   22654:	add	r3, pc, r3
   22658:	bl	32874 <strspn@plt+0x2fb5c>
   2265c:	ldr	r0, [pc, #108]	; 226d0 <strspn@plt+0x1f9b8>
   22660:	mov	r2, #178	; 0xb2
   22664:	ldr	r1, [pc, #104]	; 226d4 <strspn@plt+0x1f9bc>
   22668:	ldr	r3, [pc, #104]	; 226d8 <strspn@plt+0x1f9c0>
   2266c:	add	r0, pc, r0
   22670:	add	r1, pc, r1
   22674:	add	r3, pc, r3
   22678:	bl	32874 <strspn@plt+0x2fb5c>
   2267c:	ldr	r0, [pc, #88]	; 226dc <strspn@plt+0x1f9c4>
   22680:	mov	r2, #177	; 0xb1
   22684:	ldr	r1, [pc, #84]	; 226e0 <strspn@plt+0x1f9c8>
   22688:	ldr	r3, [pc, #84]	; 226e4 <strspn@plt+0x1f9cc>
   2268c:	add	r0, pc, r0
   22690:	add	r1, pc, r1
   22694:	add	r3, pc, r3
   22698:	bl	32874 <strspn@plt+0x2fb5c>
   2269c:	ldr	r0, [pc, #68]	; 226e8 <strspn@plt+0x1f9d0>
   226a0:	mov	r2, #176	; 0xb0
   226a4:	ldr	r1, [pc, #64]	; 226ec <strspn@plt+0x1f9d4>
   226a8:	ldr	r3, [pc, #64]	; 226f0 <strspn@plt+0x1f9d8>
   226ac:	add	r0, pc, r0
   226b0:	add	r1, pc, r1
   226b4:	add	r3, pc, r3
   226b8:	bl	32874 <strspn@plt+0x2fb5c>
   226bc:	ldrdeq	r2, [r3], -r4
   226c0:	andeq	r0, r0, r8, asr #4
   226c4:	strdeq	r9, [r1], -r4
   226c8:	andeq	r8, r1, ip, lsr #12
   226cc:	andeq	r8, r1, r4, ror #10
   226d0:	andeq	r7, r1, r0, asr lr
   226d4:	andeq	r8, r1, ip, lsl #12
   226d8:	andeq	r8, r1, r4, asr #10
   226dc:	ldrdeq	r5, [r1], -r4
   226e0:	andeq	r8, r1, ip, ror #11
   226e4:	andeq	r8, r1, r4, lsr #10
   226e8:	andeq	r6, r1, r0, asr #20
   226ec:	andeq	r8, r1, ip, asr #11
   226f0:	andeq	r8, r1, r4, lsl #10
   226f4:	push	{r4, r5, r6, r7, r8, lr}
   226f8:	subs	r8, r0, #0
   226fc:	ldr	ip, [pc, #268]	; 22810 <strspn@plt+0x1faf8>
   22700:	sub	sp, sp, #8
   22704:	mov	r5, r1
   22708:	mov	r4, r2
   2270c:	mov	r7, r3
   22710:	add	ip, pc, ip
   22714:	beq	227f0 <strspn@plt+0x1fad8>
   22718:	cmp	r1, #0
   2271c:	beq	227b0 <strspn@plt+0x1fa98>
   22720:	cmp	r2, #0
   22724:	beq	22790 <strspn@plt+0x1fa78>
   22728:	cmp	r3, #0
   2272c:	beq	227d0 <strspn@plt+0x1fab8>
   22730:	ldr	r3, [pc, #220]	; 22814 <strspn@plt+0x1fafc>
   22734:	ldr	r0, [ip, r3]
   22738:	bl	3087c <strspn@plt+0x2db64>
   2273c:	subs	r6, r0, #0
   22740:	beq	22788 <strspn@plt+0x1fa70>
   22744:	ldr	r3, [sp, #32]
   22748:	mov	r2, r4
   2274c:	mov	r0, r8
   22750:	mov	r1, r5
   22754:	str	r3, [sp]
   22758:	mov	r3, r6
   2275c:	bl	2238c <strspn@plt+0x1f674>
   22760:	subs	r4, r0, #0
   22764:	strge	r6, [r7]
   22768:	movge	r0, #0
   2276c:	blt	22778 <strspn@plt+0x1fa60>
   22770:	add	sp, sp, #8
   22774:	pop	{r4, r5, r6, r7, r8, pc}
   22778:	mov	r0, r6
   2277c:	bl	3099c <strspn@plt+0x2dc84>
   22780:	mov	r0, r4
   22784:	b	22770 <strspn@plt+0x1fa58>
   22788:	mvn	r0, #11
   2278c:	b	22770 <strspn@plt+0x1fa58>
   22790:	ldr	r0, [pc, #128]	; 22818 <strspn@plt+0x1fb00>
   22794:	mov	r2, #223	; 0xdf
   22798:	ldr	r1, [pc, #124]	; 2281c <strspn@plt+0x1fb04>
   2279c:	ldr	r3, [pc, #124]	; 22820 <strspn@plt+0x1fb08>
   227a0:	add	r0, pc, r0
   227a4:	add	r1, pc, r1
   227a8:	add	r3, pc, r3
   227ac:	bl	32874 <strspn@plt+0x2fb5c>
   227b0:	ldr	r0, [pc, #108]	; 22824 <strspn@plt+0x1fb0c>
   227b4:	mov	r2, #222	; 0xde
   227b8:	ldr	r1, [pc, #104]	; 22828 <strspn@plt+0x1fb10>
   227bc:	ldr	r3, [pc, #104]	; 2282c <strspn@plt+0x1fb14>
   227c0:	add	r0, pc, r0
   227c4:	add	r1, pc, r1
   227c8:	add	r3, pc, r3
   227cc:	bl	32874 <strspn@plt+0x2fb5c>
   227d0:	ldr	r0, [pc, #88]	; 22830 <strspn@plt+0x1fb18>
   227d4:	mov	r2, #224	; 0xe0
   227d8:	ldr	r1, [pc, #84]	; 22834 <strspn@plt+0x1fb1c>
   227dc:	ldr	r3, [pc, #84]	; 22838 <strspn@plt+0x1fb20>
   227e0:	add	r0, pc, r0
   227e4:	add	r1, pc, r1
   227e8:	add	r3, pc, r3
   227ec:	bl	32874 <strspn@plt+0x2fb5c>
   227f0:	ldr	r0, [pc, #68]	; 2283c <strspn@plt+0x1fb24>
   227f4:	mov	r2, #221	; 0xdd
   227f8:	ldr	r1, [pc, #64]	; 22840 <strspn@plt+0x1fb28>
   227fc:	ldr	r3, [pc, #64]	; 22844 <strspn@plt+0x1fb2c>
   22800:	add	r0, pc, r0
   22804:	add	r1, pc, r1
   22808:	add	r3, pc, r3
   2280c:	bl	32874 <strspn@plt+0x2fb5c>
   22810:	andeq	r2, r3, r4, ror #12
   22814:	andeq	r0, r0, r4, ror r2
   22818:	andeq	r7, r1, ip, lsl sp
   2281c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   22820:	andeq	r8, r1, ip, ror #8
   22824:	andeq	r5, r1, r0, lsr #5
   22828:			; <UNDEFINED> instruction: 0x000184b8
   2282c:	andeq	r8, r1, ip, asr #8
   22830:	andeq	r8, r1, r8, lsr r5
   22834:	muleq	r1, r8, r4
   22838:	andeq	r8, r1, ip, lsr #8
   2283c:	andeq	r6, r1, ip, ror #17
   22840:	andeq	r8, r1, r8, ror r4
   22844:	andeq	r8, r1, ip, lsl #8
   22848:	push	{r4, r5, r6, r7, r8, lr}
   2284c:	subs	r8, r0, #0
   22850:	sub	sp, sp, #24
   22854:	mov	r4, r1
   22858:	mov	r7, r2
   2285c:	mov	r6, r3
   22860:	ldr	r5, [sp, #48]	; 0x30
   22864:	beq	22958 <strspn@plt+0x1fc40>
   22868:	cmp	r1, #0
   2286c:	beq	229d8 <strspn@plt+0x1fcc0>
   22870:	cmp	r2, #0
   22874:	beq	229b8 <strspn@plt+0x1fca0>
   22878:	cmp	r3, #0
   2287c:	beq	22998 <strspn@plt+0x1fc80>
   22880:	cmp	r5, #0
   22884:	beq	22978 <strspn@plt+0x1fc60>
   22888:	ldr	r2, [pc, #360]	; 229f8 <strspn@plt+0x1fce0>
   2288c:	mov	r0, r1
   22890:	mov	r1, #101	; 0x65
   22894:	add	r2, pc, r2
   22898:	bl	184b0 <strspn@plt+0x15798>
   2289c:	cmp	r0, #0
   228a0:	blt	22930 <strspn@plt+0x1fc18>
   228a4:	ldr	r1, [pc, #336]	; 229fc <strspn@plt+0x1fce4>
   228a8:	mov	r0, r4
   228ac:	ldr	r2, [r5, #8]
   228b0:	add	r1, pc, r1
   228b4:	bl	19750 <strspn@plt+0x16a38>
   228b8:	cmp	r0, #0
   228bc:	blt	22930 <strspn@plt+0x1fc18>
   228c0:	mov	r0, r4
   228c4:	mov	r1, #118	; 0x76
   228c8:	ldr	r2, [r5, #12]
   228cc:	bl	184b0 <strspn@plt+0x15798>
   228d0:	cmp	r0, #0
   228d4:	blt	22930 <strspn@plt+0x1fc18>
   228d8:	ldr	ip, [r6, #4]
   228dc:	mov	r3, r7
   228e0:	ldr	lr, [sp, #56]	; 0x38
   228e4:	sub	r1, r6, #32
   228e8:	mov	r2, r5
   228ec:	mov	r0, r8
   228f0:	str	ip, [sp]
   228f4:	ldr	ip, [r5, #8]
   228f8:	str	r4, [sp, #8]
   228fc:	str	ip, [sp, #4]
   22900:	ldr	ip, [r5, #24]
   22904:	str	lr, [sp, #16]
   22908:	ldr	lr, [sp, #52]	; 0x34
   2290c:	add	ip, lr, ip
   22910:	str	ip, [sp, #12]
   22914:	bl	2202c <strspn@plt+0x1f314>
   22918:	cmp	r0, #0
   2291c:	blt	22930 <strspn@plt+0x1fc18>
   22920:	ldrb	r3, [r8, #25]
   22924:	tst	r3, #4
   22928:	movne	r0, #0
   2292c:	beq	22938 <strspn@plt+0x1fc20>
   22930:	add	sp, sp, #24
   22934:	pop	{r4, r5, r6, r7, r8, pc}
   22938:	mov	r0, r4
   2293c:	bl	18dcc <strspn@plt+0x160b4>
   22940:	cmp	r0, #0
   22944:	blt	22930 <strspn@plt+0x1fc18>
   22948:	mov	r0, r4
   2294c:	bl	18dcc <strspn@plt+0x160b4>
   22950:	and	r0, r0, r0, asr #31
   22954:	b	22930 <strspn@plt+0x1fc18>
   22958:	ldr	r0, [pc, #160]	; 22a00 <strspn@plt+0x1fce8>
   2295c:	movw	r2, #678	; 0x2a6
   22960:	ldr	r1, [pc, #156]	; 22a04 <strspn@plt+0x1fcec>
   22964:	ldr	r3, [pc, #156]	; 22a08 <strspn@plt+0x1fcf0>
   22968:	add	r0, pc, r0
   2296c:	add	r1, pc, r1
   22970:	add	r3, pc, r3
   22974:	bl	32874 <strspn@plt+0x2fb5c>
   22978:	ldr	r0, [pc, #140]	; 22a0c <strspn@plt+0x1fcf4>
   2297c:	movw	r2, #682	; 0x2aa
   22980:	ldr	r1, [pc, #136]	; 22a10 <strspn@plt+0x1fcf8>
   22984:	ldr	r3, [pc, #136]	; 22a14 <strspn@plt+0x1fcfc>
   22988:	add	r0, pc, r0
   2298c:	add	r1, pc, r1
   22990:	add	r3, pc, r3
   22994:	bl	32874 <strspn@plt+0x2fb5c>
   22998:	ldr	r0, [pc, #120]	; 22a18 <strspn@plt+0x1fd00>
   2299c:	movw	r2, #681	; 0x2a9
   229a0:	ldr	r1, [pc, #116]	; 22a1c <strspn@plt+0x1fd04>
   229a4:	ldr	r3, [pc, #116]	; 22a20 <strspn@plt+0x1fd08>
   229a8:	add	r0, pc, r0
   229ac:	add	r1, pc, r1
   229b0:	add	r3, pc, r3
   229b4:	bl	32874 <strspn@plt+0x2fb5c>
   229b8:	ldr	r0, [pc, #100]	; 22a24 <strspn@plt+0x1fd0c>
   229bc:	mov	r2, #680	; 0x2a8
   229c0:	ldr	r1, [pc, #96]	; 22a28 <strspn@plt+0x1fd10>
   229c4:	ldr	r3, [pc, #96]	; 22a2c <strspn@plt+0x1fd14>
   229c8:	add	r0, pc, r0
   229cc:	add	r1, pc, r1
   229d0:	add	r3, pc, r3
   229d4:	bl	32874 <strspn@plt+0x2fb5c>
   229d8:	ldr	r0, [pc, #80]	; 22a30 <strspn@plt+0x1fd18>
   229dc:	movw	r2, #679	; 0x2a7
   229e0:	ldr	r1, [pc, #76]	; 22a34 <strspn@plt+0x1fd1c>
   229e4:	ldr	r3, [pc, #76]	; 22a38 <strspn@plt+0x1fd20>
   229e8:	add	r0, pc, r0
   229ec:	add	r1, pc, r1
   229f0:	add	r3, pc, r3
   229f4:	bl	32874 <strspn@plt+0x2fb5c>
   229f8:	muleq	r1, r8, r4
   229fc:	muleq	r1, r0, r2
   22a00:	andeq	r6, r1, r4, lsl #15
   22a04:	andeq	r8, r1, r0, lsl r3
   22a08:	andeq	r8, r1, r8, lsl #5
   22a0c:	andeq	r8, r1, r0, lsr #6
   22a10:	strdeq	r8, [r1], -r0
   22a14:	andeq	r8, r1, r8, ror #4
   22a18:	ldrdeq	lr, [r1], -r4
   22a1c:	ldrdeq	r8, [r1], -r0
   22a20:	andeq	r8, r1, r8, asr #4
   22a24:	andeq	r3, r1, r0, lsr sp
   22a28:			; <UNDEFINED> instruction: 0x000182b0
   22a2c:	andeq	r8, r1, r8, lsr #4
   22a30:	andeq	r3, r1, ip, lsl pc
   22a34:	muleq	r1, r0, r2
   22a38:	andeq	r8, r1, r8, lsl #4
   22a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a40:	subs	r8, r0, #0
   22a44:	sub	sp, sp, #20
   22a48:	mov	sl, r1
   22a4c:	mov	fp, r2
   22a50:	mov	r9, r3
   22a54:	beq	22b3c <strspn@plt+0x1fe24>
   22a58:	cmp	r1, #0
   22a5c:	beq	22b9c <strspn@plt+0x1fe84>
   22a60:	cmp	r2, #0
   22a64:	beq	22b7c <strspn@plt+0x1fe64>
   22a68:	cmp	r3, #0
   22a6c:	beq	22b5c <strspn@plt+0x1fe44>
   22a70:	ldr	r3, [r3, #12]
   22a74:	mov	r4, #2
   22a78:	mov	r5, #0
   22a7c:	ldr	r2, [r3, #4]
   22a80:	ldr	r6, [r3, #1]
   22a84:	ubfx	r7, r2, #8, #24
   22a88:	and	r6, r6, r4
   22a8c:	and	r7, r7, r5
   22a90:	orrs	r1, r6, r7
   22a94:	bne	22b30 <strspn@plt+0x1fe18>
   22a98:	ldrb	r7, [r3, #32]
   22a9c:	add	r6, r3, #32
   22aa0:	cmp	r7, #62	; 0x3e
   22aa4:	bne	22ab8 <strspn@plt+0x1fda0>
   22aa8:	b	22b30 <strspn@plt+0x1fe18>
   22aac:	ldrb	r7, [r6, #32]!
   22ab0:	cmp	r7, #62	; 0x3e
   22ab4:	beq	22b30 <strspn@plt+0x1fe18>
   22ab8:	cmp	r7, #87	; 0x57
   22abc:	cmpne	r7, #80	; 0x50
   22ac0:	moveq	r7, #0
   22ac4:	movne	r7, #1
   22ac8:	bne	22aac <strspn@plt+0x1fd94>
   22acc:	ldr	r1, [r6, #4]
   22ad0:	ldr	r2, [r6, #1]
   22ad4:	ubfx	r3, r1, #8, #24
   22ad8:	and	r2, r2, r4
   22adc:	and	r3, r3, r5
   22ae0:	orrs	r1, r2, r3
   22ae4:	bne	22aac <strspn@plt+0x1fd94>
   22ae8:	ldr	r2, [sp, #56]	; 0x38
   22aec:	mov	r0, r8
   22af0:	ldr	r3, [sp, #60]	; 0x3c
   22af4:	mov	r1, sl
   22af8:	str	r6, [sp]
   22afc:	str	r2, [sp, #4]
   22b00:	mov	r2, fp
   22b04:	str	r3, [sp, #8]
   22b08:	mov	r3, r9
   22b0c:	bl	22848 <strspn@plt+0x1fb30>
   22b10:	cmp	r0, #0
   22b14:	blt	22b28 <strspn@plt+0x1fe10>
   22b18:	ldrb	r3, [r8, #25]
   22b1c:	tst	r3, #4
   22b20:	beq	22aac <strspn@plt+0x1fd94>
   22b24:	mov	r0, r7
   22b28:	add	sp, sp, #20
   22b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b30:	mov	r0, #1
   22b34:	add	sp, sp, #20
   22b38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b3c:	ldr	r0, [pc, #120]	; 22bbc <strspn@plt+0x1fea4>
   22b40:	movw	r2, #726	; 0x2d6
   22b44:	ldr	r1, [pc, #116]	; 22bc0 <strspn@plt+0x1fea8>
   22b48:	ldr	r3, [pc, #116]	; 22bc4 <strspn@plt+0x1feac>
   22b4c:	add	r0, pc, r0
   22b50:	add	r1, pc, r1
   22b54:	add	r3, pc, r3
   22b58:	bl	32874 <strspn@plt+0x2fb5c>
   22b5c:	ldr	r0, [pc, #100]	; 22bc8 <strspn@plt+0x1feb0>
   22b60:	movw	r2, #729	; 0x2d9
   22b64:	ldr	r1, [pc, #96]	; 22bcc <strspn@plt+0x1feb4>
   22b68:	ldr	r3, [pc, #96]	; 22bd0 <strspn@plt+0x1feb8>
   22b6c:	add	r0, pc, r0
   22b70:	add	r1, pc, r1
   22b74:	add	r3, pc, r3
   22b78:	bl	32874 <strspn@plt+0x2fb5c>
   22b7c:	ldr	r0, [pc, #80]	; 22bd4 <strspn@plt+0x1febc>
   22b80:	mov	r2, #728	; 0x2d8
   22b84:	ldr	r1, [pc, #76]	; 22bd8 <strspn@plt+0x1fec0>
   22b88:	ldr	r3, [pc, #76]	; 22bdc <strspn@plt+0x1fec4>
   22b8c:	add	r0, pc, r0
   22b90:	add	r1, pc, r1
   22b94:	add	r3, pc, r3
   22b98:	bl	32874 <strspn@plt+0x2fb5c>
   22b9c:	ldr	r0, [pc, #60]	; 22be0 <strspn@plt+0x1fec8>
   22ba0:	movw	r2, #727	; 0x2d7
   22ba4:	ldr	r1, [pc, #56]	; 22be4 <strspn@plt+0x1fecc>
   22ba8:	ldr	r3, [pc, #56]	; 22be8 <strspn@plt+0x1fed0>
   22bac:	add	r0, pc, r0
   22bb0:	add	r1, pc, r1
   22bb4:	add	r3, pc, r3
   22bb8:	bl	32874 <strspn@plt+0x2fb5c>
   22bbc:	andeq	r6, r1, r0, lsr #11
   22bc0:	andeq	r8, r1, ip, lsr #2
   22bc4:	ldrdeq	r8, [r1], -r0
   22bc8:	andeq	lr, r1, r0, lsl r1
   22bcc:	andeq	r8, r1, ip, lsl #2
   22bd0:	strheq	r8, [r1], -r0
   22bd4:	andeq	r3, r1, ip, ror #22
   22bd8:	andeq	r8, r1, ip, ror #1
   22bdc:	muleq	r1, r0, r0
   22be0:	andeq	r3, r1, r8, asr sp
   22be4:	andeq	r8, r1, ip, asr #1
   22be8:	andeq	r8, r1, r0, ror r0
   22bec:	ldr	ip, [pc, #852]	; 22f48 <strspn@plt+0x20230>
   22bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22bf4:	subs	r4, r0, #0
   22bf8:	ldr	r0, [pc, #844]	; 22f4c <strspn@plt+0x20234>
   22bfc:	add	ip, pc, ip
   22c00:	mov	r6, r3
   22c04:	sub	sp, sp, #52	; 0x34
   22c08:	mov	r3, ip
   22c0c:	mov	r5, r1
   22c10:	ldr	r0, [ip, r0]
   22c14:	ldrb	r8, [sp, #88]	; 0x58
   22c18:	ldr	r7, [sp, #92]	; 0x5c
   22c1c:	ldr	r3, [r0]
   22c20:	str	r0, [sp, #24]
   22c24:	str	r3, [sp, #44]	; 0x2c
   22c28:	beq	22ea8 <strspn@plt+0x20190>
   22c2c:	cmp	r1, #0
   22c30:	beq	22f28 <strspn@plt+0x20210>
   22c34:	cmp	r2, #0
   22c38:	beq	22f08 <strspn@plt+0x201f0>
   22c3c:	cmp	r6, #0
   22c40:	beq	22ee8 <strspn@plt+0x201d0>
   22c44:	cmp	r7, #0
   22c48:	beq	22ec8 <strspn@plt+0x201b0>
   22c4c:	mov	r1, r2
   22c50:	ldr	r0, [r4, #136]	; 0x88
   22c54:	bl	30b6c <strspn@plt+0x2de54>
   22c58:	cmp	r0, #0
   22c5c:	beq	22e24 <strspn@plt+0x2010c>
   22c60:	ldr	fp, [r0, #24]
   22c64:	cmp	fp, #0
   22c68:	beq	22e70 <strspn@plt+0x20158>
   22c6c:	ldr	r1, [pc, #732]	; 22f50 <strspn@plt+0x20238>
   22c70:	mov	sl, #0
   22c74:	ldr	r3, [pc, #728]	; 22f54 <strspn@plt+0x2023c>
   22c78:	mov	r9, sl
   22c7c:	add	r1, pc, r1
   22c80:	str	r1, [sp, #28]
   22c84:	add	r3, pc, r3
   22c88:	ldr	r1, [pc, #712]	; 22f58 <strspn@plt+0x20240>
   22c8c:	str	r3, [sp, #32]
   22c90:	ldr	r3, [pc, #708]	; 22f5c <strspn@plt+0x20244>
   22c94:	add	r1, pc, r1
   22c98:	str	r1, [sp, #36]	; 0x24
   22c9c:	add	r3, pc, r3
   22ca0:	ldr	r1, [pc, #696]	; 22f60 <strspn@plt+0x20248>
   22ca4:	str	r3, [sp, #12]
   22ca8:	ldr	r3, [pc, #692]	; 22f64 <strspn@plt+0x2024c>
   22cac:	add	r1, pc, r1
   22cb0:	str	r1, [sp, #16]
   22cb4:	add	r3, pc, r3
   22cb8:	str	r3, [sp, #20]
   22cbc:	b	22d8c <strspn@plt+0x20074>
   22cc0:	mov	r0, r9
   22cc4:	ldr	r1, [fp, #4]
   22cc8:	bl	2ac80 <strspn@plt+0x27f68>
   22ccc:	cmp	r0, #0
   22cd0:	bne	22d44 <strspn@plt+0x2002c>
   22cd4:	cmp	r9, #0
   22cd8:	beq	22cfc <strspn@plt+0x1ffe4>
   22cdc:	mov	r0, r5
   22ce0:	bl	18dcc <strspn@plt+0x160b4>
   22ce4:	cmp	r0, #0
   22ce8:	blt	22e24 <strspn@plt+0x2010c>
   22cec:	mov	r0, r5
   22cf0:	bl	18dcc <strspn@plt+0x160b4>
   22cf4:	cmp	r0, #0
   22cf8:	blt	22e24 <strspn@plt+0x2010c>
   22cfc:	mov	r0, r5
   22d00:	mov	r1, #101	; 0x65
   22d04:	ldr	r2, [sp, #12]
   22d08:	bl	184b0 <strspn@plt+0x15798>
   22d0c:	cmp	r0, #0
   22d10:	blt	22e24 <strspn@plt+0x2010c>
   22d14:	mov	r0, r5
   22d18:	ldr	r1, [sp, #16]
   22d1c:	ldr	r2, [fp, #4]
   22d20:	bl	19750 <strspn@plt+0x16a38>
   22d24:	cmp	r0, #0
   22d28:	blt	22e24 <strspn@plt+0x2010c>
   22d2c:	mov	r0, r5
   22d30:	mov	r1, #97	; 0x61
   22d34:	ldr	r2, [sp, #20]
   22d38:	bl	184b0 <strspn@plt+0x15798>
   22d3c:	cmp	r0, #0
   22d40:	blt	22e24 <strspn@plt+0x2010c>
   22d44:	ldr	lr, [sp, #40]	; 0x28
   22d48:	mov	r0, r4
   22d4c:	str	r7, [sp, #4]
   22d50:	mov	r1, r5
   22d54:	mov	r2, r6
   22d58:	mov	r3, fp
   22d5c:	str	lr, [sp]
   22d60:	bl	22a3c <strspn@plt+0x1fd24>
   22d64:	cmp	r0, #0
   22d68:	blt	22e24 <strspn@plt+0x2010c>
   22d6c:	ldrb	r3, [r4, #25]
   22d70:	tst	r3, #4
   22d74:	bne	22e78 <strspn@plt+0x20160>
   22d78:	ldr	r9, [fp, #4]
   22d7c:	mov	sl, #1
   22d80:	ldr	fp, [fp, #24]
   22d84:	cmp	fp, #0
   22d88:	beq	22e40 <strspn@plt+0x20128>
   22d8c:	cmp	r8, #0
   22d90:	beq	22da0 <strspn@plt+0x20088>
   22d94:	ldrb	r3, [fp, #8]
   22d98:	cmp	r3, #0
   22d9c:	beq	22d80 <strspn@plt+0x20068>
   22da0:	str	r7, [sp]
   22da4:	mov	r0, r4
   22da8:	mov	r1, r6
   22dac:	mov	r2, fp
   22db0:	add	r3, sp, #40	; 0x28
   22db4:	bl	21ca8 <strspn@plt+0x1ef90>
   22db8:	cmp	r0, #0
   22dbc:	blt	22e24 <strspn@plt+0x2010c>
   22dc0:	ldrb	r3, [r4, #25]
   22dc4:	tst	r3, #4
   22dc8:	bne	22e78 <strspn@plt+0x20160>
   22dcc:	cmp	r0, #0
   22dd0:	beq	22d80 <strspn@plt+0x20068>
   22dd4:	cmp	sl, #0
   22dd8:	bne	22cc0 <strspn@plt+0x1ffa8>
   22ddc:	mov	r0, r5
   22de0:	mov	r1, #101	; 0x65
   22de4:	ldr	r2, [sp, #28]
   22de8:	bl	184b0 <strspn@plt+0x15798>
   22dec:	cmp	r0, #0
   22df0:	blt	22e24 <strspn@plt+0x2010c>
   22df4:	mov	r0, r5
   22df8:	ldr	r1, [sp, #32]
   22dfc:	mov	r2, r6
   22e00:	bl	19750 <strspn@plt+0x16a38>
   22e04:	cmp	r0, #0
   22e08:	blt	22e24 <strspn@plt+0x2010c>
   22e0c:	mov	r0, r5
   22e10:	mov	r1, #97	; 0x61
   22e14:	ldr	r2, [sp, #36]	; 0x24
   22e18:	bl	184b0 <strspn@plt+0x15798>
   22e1c:	cmp	r0, #0
   22e20:	bge	22cc0 <strspn@plt+0x1ffa8>
   22e24:	ldr	r1, [sp, #24]
   22e28:	ldr	r2, [sp, #44]	; 0x2c
   22e2c:	ldr	r3, [r1]
   22e30:	cmp	r2, r3
   22e34:	bne	22ea4 <strspn@plt+0x2018c>
   22e38:	add	sp, sp, #52	; 0x34
   22e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e40:	cmp	r9, #0
   22e44:	beq	22e68 <strspn@plt+0x20150>
   22e48:	mov	r0, r5
   22e4c:	bl	18dcc <strspn@plt+0x160b4>
   22e50:	cmp	r0, #0
   22e54:	blt	22e24 <strspn@plt+0x2010c>
   22e58:	mov	r0, r5
   22e5c:	bl	18dcc <strspn@plt+0x160b4>
   22e60:	cmp	r0, #0
   22e64:	blt	22e24 <strspn@plt+0x2010c>
   22e68:	cmp	sl, #0
   22e6c:	bne	22e80 <strspn@plt+0x20168>
   22e70:	mov	r0, #1
   22e74:	b	22e24 <strspn@plt+0x2010c>
   22e78:	mov	r0, #0
   22e7c:	b	22e24 <strspn@plt+0x2010c>
   22e80:	mov	r0, r5
   22e84:	bl	18dcc <strspn@plt+0x160b4>
   22e88:	cmp	r0, #0
   22e8c:	blt	22e24 <strspn@plt+0x2010c>
   22e90:	mov	r0, r5
   22e94:	bl	18dcc <strspn@plt+0x160b4>
   22e98:	cmp	r0, #0
   22e9c:	movge	r0, #1
   22ea0:	b	22e24 <strspn@plt+0x2010c>
   22ea4:	bl	2838 <__stack_chk_fail@plt>
   22ea8:	ldr	r0, [pc, #184]	; 22f68 <strspn@plt+0x20250>
   22eac:	movw	r2, #997	; 0x3e5
   22eb0:	ldr	r1, [pc, #180]	; 22f6c <strspn@plt+0x20254>
   22eb4:	ldr	r3, [pc, #180]	; 22f70 <strspn@plt+0x20258>
   22eb8:	add	r0, pc, r0
   22ebc:	add	r1, pc, r1
   22ec0:	add	r3, pc, r3
   22ec4:	bl	32874 <strspn@plt+0x2fb5c>
   22ec8:	ldr	r0, [pc, #164]	; 22f74 <strspn@plt+0x2025c>
   22ecc:	movw	r2, #1001	; 0x3e9
   22ed0:	ldr	r1, [pc, #160]	; 22f78 <strspn@plt+0x20260>
   22ed4:	ldr	r3, [pc, #160]	; 22f7c <strspn@plt+0x20264>
   22ed8:	add	r0, pc, r0
   22edc:	add	r1, pc, r1
   22ee0:	add	r3, pc, r3
   22ee4:	bl	32874 <strspn@plt+0x2fb5c>
   22ee8:	ldr	r0, [pc, #144]	; 22f80 <strspn@plt+0x20268>
   22eec:	mov	r2, #1000	; 0x3e8
   22ef0:	ldr	r1, [pc, #140]	; 22f84 <strspn@plt+0x2026c>
   22ef4:	ldr	r3, [pc, #140]	; 22f88 <strspn@plt+0x20270>
   22ef8:	add	r0, pc, r0
   22efc:	add	r1, pc, r1
   22f00:	add	r3, pc, r3
   22f04:	bl	32874 <strspn@plt+0x2fb5c>
   22f08:	ldr	r0, [pc, #124]	; 22f8c <strspn@plt+0x20274>
   22f0c:	movw	r2, #999	; 0x3e7
   22f10:	ldr	r1, [pc, #120]	; 22f90 <strspn@plt+0x20278>
   22f14:	ldr	r3, [pc, #120]	; 22f94 <strspn@plt+0x2027c>
   22f18:	add	r0, pc, r0
   22f1c:	add	r1, pc, r1
   22f20:	add	r3, pc, r3
   22f24:	bl	32874 <strspn@plt+0x2fb5c>
   22f28:	ldr	r0, [pc, #104]	; 22f98 <strspn@plt+0x20280>
   22f2c:	movw	r2, #998	; 0x3e6
   22f30:	ldr	r1, [pc, #100]	; 22f9c <strspn@plt+0x20284>
   22f34:	ldr	r3, [pc, #100]	; 22fa0 <strspn@plt+0x20288>
   22f38:	add	r0, pc, r0
   22f3c:	add	r1, pc, r1
   22f40:	add	r3, pc, r3
   22f44:	bl	32874 <strspn@plt+0x2fb5c>
   22f48:	andeq	r2, r3, r8, ror r1
   22f4c:	andeq	r0, r0, r8, asr #4
   22f50:	strheq	r8, [r1], -ip
   22f54:	andeq	ip, r1, r8, ror #27
   22f58:	strheq	r8, [r1], -r0
   22f5c:	strheq	r8, [r1], -r4
   22f60:	muleq	r1, r4, lr
   22f64:	andeq	r8, r1, ip, ror r0
   22f68:	andeq	r6, r1, r4, lsr r2
   22f6c:	andeq	r7, r1, r0, asr #27
   22f70:	andeq	r7, r1, r8, asr ip
   22f74:	andeq	r5, r1, r8, ror #6
   22f78:	andeq	r7, r1, r0, lsr #27
   22f7c:	andeq	r7, r1, r8, lsr ip
   22f80:	andeq	r3, r1, r0, lsl #16
   22f84:	andeq	r7, r1, r0, lsl #27
   22f88:	andeq	r7, r1, r8, lsl ip
   22f8c:	andeq	r4, r1, r8, asr #22
   22f90:	andeq	r7, r1, r0, ror #26
   22f94:	strdeq	r7, [r1], -r8
   22f98:	andeq	r3, r1, ip, asr #19
   22f9c:	andeq	r7, r1, r0, asr #26
   22fa0:	ldrdeq	r7, [r1], -r8
   22fa4:	cmp	r0, #0
   22fa8:	push	{r4, r5, r6, r7, r8, r9, lr}
   22fac:	mov	r8, r2
   22fb0:	sub	sp, sp, #12
   22fb4:	mov	r9, r3
   22fb8:	beq	23088 <strspn@plt+0x20370>
   22fbc:	cmp	r1, #0
   22fc0:	beq	230c8 <strspn@plt+0x203b0>
   22fc4:	cmp	r2, #0
   22fc8:	beq	230a8 <strspn@plt+0x20390>
   22fcc:	ldrb	r3, [r0, #25]
   22fd0:	ubfx	r3, r3, #3, #1
   22fd4:	cmp	r3, #0
   22fd8:	bne	23058 <strspn@plt+0x20340>
   22fdc:	ldr	r2, [r2, #20]
   22fe0:	mov	r6, #4
   22fe4:	mov	r7, #0
   22fe8:	ldr	r4, [r2, #1]
   22fec:	ldr	r2, [r2, #4]
   22ff0:	and	r6, r6, r4
   22ff4:	ubfx	r5, r2, #8, #24
   22ff8:	and	r7, r7, r5
   22ffc:	orrs	r2, r6, r7
   23000:	bne	23058 <strspn@plt+0x20340>
   23004:	lsr	r6, r5, #8
   23008:	mov	r7, r3
   2300c:	orrs	r3, r6, r7
   23010:	beq	23064 <strspn@plt+0x2034c>
   23014:	sub	r6, r6, #1
   23018:	mov	r0, r1
   2301c:	mov	r1, r6
   23020:	bl	264e4 <strspn@plt+0x237cc>
   23024:	cmp	r0, #0
   23028:	blt	2305c <strspn@plt+0x20344>
   2302c:	bne	23058 <strspn@plt+0x20340>
   23030:	ldr	ip, [r8, #8]
   23034:	mov	r0, r9
   23038:	ldr	r1, [pc, #168]	; 230e8 <strspn@plt+0x203d0>
   2303c:	ldr	r2, [pc, #168]	; 230ec <strspn@plt+0x203d4>
   23040:	ldr	r3, [r8, #4]
   23044:	add	r1, pc, r1
   23048:	add	r2, pc, r2
   2304c:	str	ip, [sp]
   23050:	bl	c954 <strspn@plt+0x9c3c>
   23054:	b	2305c <strspn@plt+0x20344>
   23058:	mov	r0, #0
   2305c:	add	sp, sp, #12
   23060:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23064:	ldr	r3, [r8, #12]
   23068:	mov	r7, #0
   2306c:	ldr	r3, [r3, #12]
   23070:	ldrh	r6, [r3, #6]
   23074:	uxth	r6, r6
   23078:	orrs	r2, r6, r7
   2307c:	moveq	r6, #21
   23080:	beq	23018 <strspn@plt+0x20300>
   23084:	b	23014 <strspn@plt+0x202fc>
   23088:	ldr	r0, [pc, #96]	; 230f0 <strspn@plt+0x203d8>
   2308c:	movw	r2, #299	; 0x12b
   23090:	ldr	r1, [pc, #92]	; 230f4 <strspn@plt+0x203dc>
   23094:	ldr	r3, [pc, #92]	; 230f8 <strspn@plt+0x203e0>
   23098:	add	r0, pc, r0
   2309c:	add	r1, pc, r1
   230a0:	add	r3, pc, r3
   230a4:	bl	32874 <strspn@plt+0x2fb5c>
   230a8:	ldr	r0, [pc, #76]	; 230fc <strspn@plt+0x203e4>
   230ac:	movw	r2, #301	; 0x12d
   230b0:	ldr	r1, [pc, #72]	; 23100 <strspn@plt+0x203e8>
   230b4:	ldr	r3, [pc, #72]	; 23104 <strspn@plt+0x203ec>
   230b8:	add	r0, pc, r0
   230bc:	add	r1, pc, r1
   230c0:	add	r3, pc, r3
   230c4:	bl	32874 <strspn@plt+0x2fb5c>
   230c8:	ldr	r0, [pc, #56]	; 23108 <strspn@plt+0x203f0>
   230cc:	mov	r2, #300	; 0x12c
   230d0:	ldr	r1, [pc, #52]	; 2310c <strspn@plt+0x203f4>
   230d4:	ldr	r3, [pc, #52]	; 23110 <strspn@plt+0x203f8>
   230d8:	add	r0, pc, r0
   230dc:	add	r1, pc, r1
   230e0:	add	r3, pc, r3
   230e4:	bl	32874 <strspn@plt+0x2fb5c>
   230e8:	andeq	r4, r1, r4, lsl #24
   230ec:	andeq	r7, r1, r8, asr lr
   230f0:	andeq	r6, r1, r4, asr r0
   230f4:	andeq	r7, r1, r0, ror #23
   230f8:	andeq	r7, r1, ip, asr #23
   230fc:	andeq	sp, r1, r4, asr #23
   23100:	andeq	r7, r1, r0, asr #23
   23104:	andeq	r7, r1, ip, lsr #23
   23108:	andeq	sl, r1, r8, lsl #29
   2310c:	andeq	r7, r1, r0, lsr #23
   23110:	andeq	r7, r1, ip, lsl #23
   23114:	ldr	ip, [pc, #3848]	; 24024 <strspn@plt+0x2130c>
   23118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2311c:	subs	r5, r0, #0
   23120:	ldr	r0, [pc, #3840]	; 24028 <strspn@plt+0x21310>
   23124:	sub	sp, sp, #140	; 0x8c
   23128:	add	ip, pc, ip
   2312c:	mov	sl, r3
   23130:	str	r2, [sp, #36]	; 0x24
   23134:	mov	fp, r1
   23138:	ldr	r0, [ip, r0]
   2313c:	mov	r3, ip
   23140:	ldr	r9, [sp, #176]	; 0xb0
   23144:	ldr	r3, [r0]
   23148:	str	r0, [sp, #40]	; 0x28
   2314c:	str	r3, [sp, #132]	; 0x84
   23150:	beq	24848 <strspn@plt+0x21b30>
   23154:	cmp	r1, #0
   23158:	beq	243f0 <strspn@plt+0x216d8>
   2315c:	ldr	r4, [sp, #36]	; 0x24
   23160:	cmp	r4, #0
   23164:	beq	243d0 <strspn@plt+0x216b8>
   23168:	cmp	r9, #0
   2316c:	beq	24424 <strspn@plt+0x2170c>
   23170:	ldr	r0, [r5, #136]	; 0x88
   23174:	ldr	r1, [sp, #36]	; 0x24
   23178:	bl	30b6c <strspn@plt+0x2de54>
   2317c:	cmp	r0, #0
   23180:	str	r0, [sp, #44]	; 0x2c
   23184:	beq	23434 <strspn@plt+0x2071c>
   23188:	ldr	ip, [sp, #44]	; 0x2c
   2318c:	ldr	r4, [ip, #20]
   23190:	cmp	r4, #0
   23194:	beq	23298 <strspn@plt+0x20580>
   23198:	ldrb	r6, [r5, #25]
   2319c:	mov	r3, #0
   231a0:	add	r7, sp, #108	; 0x6c
   231a4:	str	r3, [sp, #108]	; 0x6c
   231a8:	ubfx	r6, r6, #2, #1
   231ac:	str	r3, [sp, #112]	; 0x70
   231b0:	cmp	r6, r3
   231b4:	str	r3, [sp, #116]	; 0x74
   231b8:	beq	231d8 <strspn@plt+0x204c0>
   231bc:	b	23458 <strspn@plt+0x20740>
   231c0:	ldrb	r3, [r5, #25]
   231c4:	str	r6, [sp, #108]	; 0x6c
   231c8:	tst	r3, #4
   231cc:	str	r6, [sp, #112]	; 0x70
   231d0:	str	r6, [sp, #116]	; 0x74
   231d4:	bne	23458 <strspn@plt+0x20740>
   231d8:	cmp	sl, #0
   231dc:	beq	231ec <strspn@plt+0x204d4>
   231e0:	ldrb	r3, [r4, #4]
   231e4:	cmp	r3, #0
   231e8:	beq	23284 <strspn@plt+0x2056c>
   231ec:	mov	lr, #1
   231f0:	strb	lr, [r9]
   231f4:	ldr	r3, [r5, #416]	; 0x1a0
   231f8:	ldr	r2, [r4, #12]
   231fc:	cmp	r2, r3
   23200:	beq	23284 <strspn@plt+0x2056c>
   23204:	str	r3, [r4, #12]
   23208:	mov	r0, fp
   2320c:	mov	r1, #1
   23210:	bl	1c94c <strspn@plt+0x19c34>
   23214:	cmp	r0, #0
   23218:	blt	23464 <strspn@plt+0x2074c>
   2321c:	sub	r8, r4, #32
   23220:	mov	r0, r8
   23224:	bl	26e7c <strspn@plt+0x24164>
   23228:	str	r0, [r5, #1020]	; 0x3fc
   2322c:	mov	r1, fp
   23230:	ldr	r2, [r4, #8]
   23234:	mov	r0, r5
   23238:	mov	r3, r7
   2323c:	str	r2, [r5, #1024]	; 0x400
   23240:	ldr	r2, [r4, #-24]	; 0xffffffe8
   23244:	str	r2, [r5, #1028]	; 0x404
   23248:	ldr	ip, [r4, #8]
   2324c:	ldr	r2, [r4, #-24]	; 0xffffffe8
   23250:	blx	ip
   23254:	str	r0, [sp, #32]
   23258:	mov	r0, r8
   2325c:	str	r6, [r5, #1028]	; 0x404
   23260:	str	r6, [r5, #1024]	; 0x400
   23264:	bl	27490 <strspn@plt+0x24778>
   23268:	str	r0, [r5, #1020]	; 0x3fc
   2326c:	mov	r2, r7
   23270:	ldr	r1, [sp, #32]
   23274:	mov	r0, fp
   23278:	bl	26c24 <strspn@plt+0x23f0c>
   2327c:	cmp	r0, #0
   23280:	bne	23464 <strspn@plt+0x2074c>
   23284:	mov	r0, r7
   23288:	bl	c75c <strspn@plt+0x9a44>
   2328c:	ldr	r4, [r4, #16]
   23290:	cmp	r4, #0
   23294:	bne	231c0 <strspn@plt+0x204a8>
   23298:	ldrb	r4, [r5, #25]
   2329c:	ubfx	r4, r4, #2, #1
   232a0:	cmp	r4, #0
   232a4:	bne	23434 <strspn@plt+0x2071c>
   232a8:	ldr	r3, [fp, #20]
   232ac:	cmp	r3, #0
   232b0:	beq	23434 <strspn@plt+0x2071c>
   232b4:	ldr	r2, [fp, #24]
   232b8:	cmp	r2, #0
   232bc:	beq	23434 <strspn@plt+0x2071c>
   232c0:	ldr	r1, [sp, #36]	; 0x24
   232c4:	add	r7, sp, #108	; 0x6c
   232c8:	ldr	r0, [r5, #140]	; 0x8c
   232cc:	str	r3, [sp, #112]	; 0x70
   232d0:	str	r1, [sp, #108]	; 0x6c
   232d4:	mov	r1, r7
   232d8:	str	r2, [sp, #116]	; 0x74
   232dc:	bl	30b6c <strspn@plt+0x2de54>
   232e0:	subs	r6, r0, #0
   232e4:	beq	23474 <strspn@plt+0x2075c>
   232e8:	cmp	sl, #0
   232ec:	add	r8, sp, #92	; 0x5c
   232f0:	str	r4, [sp, #92]	; 0x5c
   232f4:	str	r4, [sp, #96]	; 0x60
   232f8:	str	r4, [sp, #100]	; 0x64
   232fc:	beq	23310 <strspn@plt+0x205f8>
   23300:	ldr	r3, [r6, #12]
   23304:	ldrb	r3, [r3, #8]
   23308:	cmp	r3, #0
   2330c:	beq	23420 <strspn@plt+0x20708>
   23310:	mov	r0, r5
   23314:	mov	r1, fp
   23318:	mov	r2, r6
   2331c:	mov	r3, r8
   23320:	bl	22fa4 <strspn@plt+0x2028c>
   23324:	subs	r1, r0, #0
   23328:	blt	23834 <strspn@plt+0x20b1c>
   2332c:	ldr	r1, [fp, #16]
   23330:	mov	r0, r5
   23334:	ldr	r2, [r6, #12]
   23338:	add	r3, sp, #80	; 0x50
   2333c:	str	r8, [sp]
   23340:	bl	21ca8 <strspn@plt+0x1ef90>
   23344:	subs	r1, r0, #0
   23348:	ble	23834 <strspn@plt+0x20b1c>
   2334c:	ldrb	r3, [r5, #25]
   23350:	tst	r3, #4
   23354:	bne	23420 <strspn@plt+0x20708>
   23358:	mov	r1, #1
   2335c:	strb	r1, [r9]
   23360:	ldr	r3, [r5, #416]	; 0x1a0
   23364:	ldr	r2, [r6, #16]
   23368:	cmp	r2, r3
   2336c:	beq	23420 <strspn@plt+0x20708>
   23370:	str	r3, [r6, #16]
   23374:	mov	r0, fp
   23378:	bl	1c94c <strspn@plt+0x19c34>
   2337c:	cmp	r0, #0
   23380:	blt	23a84 <strspn@plt+0x20d6c>
   23384:	mov	r0, fp
   23388:	mov	r1, #1
   2338c:	bl	1e500 <strspn@plt+0x1b7e8>
   23390:	subs	ip, r0, #0
   23394:	beq	243bc <strspn@plt+0x216a4>
   23398:	ldr	r3, [r6, #20]
   2339c:	mov	r1, ip
   233a0:	ldr	r0, [pc, #3204]	; 2402c <strspn@plt+0x21314>
   233a4:	ldr	r4, [r3, #12]
   233a8:	add	r0, pc, r0
   233ac:	str	r3, [sp, #24]
   233b0:	cmp	r4, #0
   233b4:	str	ip, [sp, #28]
   233b8:	movne	r0, r4
   233bc:	bl	26dc <strcmp@plt>
   233c0:	ldr	r3, [sp, #24]
   233c4:	ldr	ip, [sp, #28]
   233c8:	cmp	r0, #0
   233cc:	beq	237b4 <strspn@plt+0x20a9c>
   233d0:	cmp	r4, #0
   233d4:	ldr	r3, [r6, #4]
   233d8:	ldr	r2, [r6, #8]
   233dc:	beq	23da8 <strspn@plt+0x21090>
   233e0:	str	r2, [sp, #4]
   233e4:	mov	r0, fp
   233e8:	ldr	r1, [pc, #3136]	; 24030 <strspn@plt+0x21318>
   233ec:	ldr	r2, [pc, #3136]	; 24034 <strspn@plt+0x2131c>
   233f0:	str	r3, [sp]
   233f4:	add	r1, pc, r1
   233f8:	mov	r3, ip
   233fc:	str	r4, [sp, #8]
   23400:	add	r2, pc, r2
   23404:	bl	25eb0 <strspn@plt+0x23198>
   23408:	mov	r4, r0
   2340c:	mov	r0, r8
   23410:	bl	c75c <strspn@plt+0x9a44>
   23414:	cmp	r4, #0
   23418:	bne	23438 <strspn@plt+0x20720>
   2341c:	b	23428 <strspn@plt+0x20710>
   23420:	mov	r0, r8
   23424:	bl	c75c <strspn@plt+0x9a44>
   23428:	ldrb	r3, [r5, #25]
   2342c:	tst	r3, #4
   23430:	beq	23474 <strspn@plt+0x2075c>
   23434:	mov	r4, #0
   23438:	mov	r0, r4
   2343c:	ldr	r4, [sp, #40]	; 0x28
   23440:	ldr	r2, [sp, #132]	; 0x84
   23444:	ldr	r3, [r4]
   23448:	cmp	r2, r3
   2344c:	bne	23db4 <strspn@plt+0x2109c>
   23450:	add	sp, sp, #140	; 0x8c
   23454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23458:	mov	r0, r7
   2345c:	bl	c75c <strspn@plt+0x9a44>
   23460:	b	23298 <strspn@plt+0x20580>
   23464:	mov	r4, r0
   23468:	mov	r0, r7
   2346c:	bl	c75c <strspn@plt+0x9a44>
   23470:	b	23438 <strspn@plt+0x20720>
   23474:	ldr	r1, [pc, #3004]	; 24038 <strspn@plt+0x21320>
   23478:	ldr	r0, [fp, #20]
   2347c:	add	r1, pc, r1
   23480:	bl	26dc <strcmp@plt>
   23484:	cmp	r0, #0
   23488:	bne	23844 <strspn@plt+0x20b2c>
   2348c:	ldr	r0, [fp, #24]
   23490:	ldrb	r3, [r0]
   23494:	subs	r6, r3, #71	; 0x47
   23498:	bne	235a0 <strspn@plt+0x20888>
   2349c:	ldrb	r6, [r0, #1]
   234a0:	subs	r6, r6, #101	; 0x65
   234a4:	bne	235a0 <strspn@plt+0x20888>
   234a8:	ldrb	r6, [r0, #2]
   234ac:	subs	r6, r6, #116	; 0x74
   234b0:	bne	235a0 <strspn@plt+0x20888>
   234b4:	ldrb	r2, [r0, #3]
   234b8:	cmp	r2, #0
   234bc:	moveq	r6, #1
   234c0:	bne	235a8 <strspn@plt+0x20890>
   234c4:	mov	r0, fp
   234c8:	mov	r1, #1
   234cc:	bl	1c94c <strspn@plt+0x19c34>
   234d0:	cmp	r0, #0
   234d4:	blt	238a4 <strspn@plt+0x20b8c>
   234d8:	ldr	r4, [sp, #36]	; 0x24
   234dc:	mov	r0, fp
   234e0:	ldr	r1, [pc, #2900]	; 2403c <strspn@plt+0x21324>
   234e4:	add	r2, sp, #112	; 0x70
   234e8:	add	r3, sp, #116	; 0x74
   234ec:	add	r1, pc, r1
   234f0:	str	r4, [sp, #108]	; 0x6c
   234f4:	bl	1ca50 <strspn@plt+0x19d38>
   234f8:	cmp	r0, #0
   234fc:	blt	23a94 <strspn@plt+0x20d7c>
   23500:	mov	r1, r7
   23504:	ldr	r0, [r5, #144]	; 0x90
   23508:	bl	30b6c <strspn@plt+0x2de54>
   2350c:	subs	r7, r0, #0
   23510:	beq	23548 <strspn@plt+0x20830>
   23514:	cmp	sl, #0
   23518:	mov	r3, #0
   2351c:	str	r3, [sp, #92]	; 0x5c
   23520:	str	r3, [sp, #96]	; 0x60
   23524:	str	r3, [sp, #100]	; 0x64
   23528:	str	r3, [sp, #72]	; 0x48
   2352c:	beq	23908 <strspn@plt+0x20bf0>
   23530:	ldr	r3, [r7, #12]
   23534:	ldrb	r3, [r3, #8]
   23538:	cmp	r3, #0
   2353c:	bne	23908 <strspn@plt+0x20bf0>
   23540:	add	r0, sp, #92	; 0x5c
   23544:	bl	c75c <strspn@plt+0x9a44>
   23548:	ldrb	r3, [r5, #25]
   2354c:	tst	r3, #4
   23550:	bne	23434 <strspn@plt+0x2071c>
   23554:	ldrb	r3, [r9]
   23558:	cmp	r3, #0
   2355c:	bne	23434 <strspn@plt+0x2071c>
   23560:	ldr	r1, [sp, #44]	; 0x2c
   23564:	mov	r3, sl
   23568:	ldr	r2, [fp, #16]
   2356c:	mov	r0, r5
   23570:	bl	21e48 <strspn@plt+0x1f130>
   23574:	cmp	r0, #0
   23578:	blt	238a4 <strspn@plt+0x20b8c>
   2357c:	ldrb	r4, [r5, #25]
   23580:	ubfx	r4, r4, #2, #1
   23584:	cmp	r4, #0
   23588:	bne	23434 <strspn@plt+0x2071c>
   2358c:	cmp	r0, #0
   23590:	beq	23434 <strspn@plt+0x2071c>
   23594:	mov	r3, #1
   23598:	strb	r3, [r9]
   2359c:	b	23438 <strspn@plt+0x20720>
   235a0:	rsbs	r6, r6, #1
   235a4:	movcc	r6, #0
   235a8:	cmp	r3, #83	; 0x53
   235ac:	beq	2378c <strspn@plt+0x20a74>
   235b0:	ldr	r1, [pc, #2696]	; 24040 <strspn@plt+0x21328>
   235b4:	add	r1, pc, r1
   235b8:	bl	26dc <strcmp@plt>
   235bc:	cmp	r0, #0
   235c0:	bne	23548 <strspn@plt+0x20830>
   235c4:	mov	r0, fp
   235c8:	mov	r1, #1
   235cc:	bl	1c94c <strspn@plt+0x19c34>
   235d0:	cmp	r0, #0
   235d4:	blt	238a4 <strspn@plt+0x20b8c>
   235d8:	ldr	r1, [pc, #2660]	; 24044 <strspn@plt+0x2132c>
   235dc:	mov	r0, fp
   235e0:	add	r2, sp, #72	; 0x48
   235e4:	add	r1, pc, r1
   235e8:	bl	1ca50 <strspn@plt+0x19d38>
   235ec:	cmp	r0, #0
   235f0:	blt	246f4 <strspn@plt+0x219dc>
   235f4:	ldr	r7, [sp, #72]	; 0x48
   235f8:	add	r1, sp, #136	; 0x88
   235fc:	ldr	r4, [sp, #44]	; 0x2c
   23600:	mov	r0, fp
   23604:	ldrb	r3, [r7]
   23608:	cmp	r3, #0
   2360c:	streq	r3, [sp, #72]	; 0x48
   23610:	moveq	r7, r3
   23614:	ldr	r6, [r4, #24]
   23618:	mov	r3, #0
   2361c:	str	r3, [r1, #-60]!	; 0xffffffc4
   23620:	bl	16978 <strspn@plt+0x13c60>
   23624:	cmp	r0, #0
   23628:	blt	23d90 <strspn@plt+0x21078>
   2362c:	ldr	r2, [pc, #2580]	; 24048 <strspn@plt+0x21330>
   23630:	mov	r1, #97	; 0x61
   23634:	ldr	r0, [sp, #76]	; 0x4c
   23638:	add	r2, pc, r2
   2363c:	bl	184b0 <strspn@plt+0x15798>
   23640:	cmp	r0, #0
   23644:	blt	23d90 <strspn@plt+0x21078>
   23648:	cmp	r7, #0
   2364c:	beq	23d50 <strspn@plt+0x21038>
   23650:	ldr	r1, [pc, #2548]	; 2404c <strspn@plt+0x21334>
   23654:	mov	r0, r7
   23658:	add	r1, pc, r1
   2365c:	bl	26dc <strcmp@plt>
   23660:	cmp	r0, #0
   23664:	beq	23d50 <strspn@plt+0x21038>
   23668:	ldr	r1, [pc, #2528]	; 24050 <strspn@plt+0x21338>
   2366c:	mov	r0, r7
   23670:	add	r1, pc, r1
   23674:	bl	26dc <strcmp@plt>
   23678:	cmp	r0, #0
   2367c:	beq	23d50 <strspn@plt+0x21038>
   23680:	ldr	r1, [pc, #2508]	; 24054 <strspn@plt+0x2133c>
   23684:	mov	r0, r7
   23688:	add	r1, pc, r1
   2368c:	bl	26dc <strcmp@plt>
   23690:	rsbs	r0, r0, #1
   23694:	movcc	r0, #0
   23698:	str	r0, [sp, #32]
   2369c:	cmp	r6, #0
   236a0:	beq	23d5c <strspn@plt+0x21044>
   236a4:	add	r4, sp, #80	; 0x50
   236a8:	add	r8, sp, #92	; 0x5c
   236ac:	str	r4, [sp, #36]	; 0x24
   236b0:	mov	r4, #0
   236b4:	b	23760 <strspn@plt+0x20a48>
   236b8:	ldr	r1, [fp, #16]
   236bc:	mov	r0, r5
   236c0:	str	r8, [sp]
   236c4:	mov	r2, r6
   236c8:	add	r3, sp, #80	; 0x50
   236cc:	bl	21ca8 <strspn@plt+0x1ef90>
   236d0:	subs	r1, r0, #0
   236d4:	blt	246c8 <strspn@plt+0x219b0>
   236d8:	ldrb	r3, [r5, #25]
   236dc:	tst	r3, #4
   236e0:	bne	246b8 <strspn@plt+0x219a0>
   236e4:	cmp	r1, #0
   236e8:	beq	23780 <strspn@plt+0x20a68>
   236ec:	cmp	r7, #0
   236f0:	mov	ip, #1
   236f4:	strb	ip, [r9]
   236f8:	beq	23710 <strspn@plt+0x209f8>
   236fc:	ldr	r0, [r6, #4]
   23700:	mov	r1, r7
   23704:	bl	26dc <strcmp@plt>
   23708:	cmp	r0, #0
   2370c:	bne	23780 <strspn@plt+0x20a68>
   23710:	ldr	ip, [sp, #80]	; 0x50
   23714:	mov	r0, r5
   23718:	ldr	r2, [fp, #16]
   2371c:	mov	r3, r6
   23720:	ldr	r1, [sp, #76]	; 0x4c
   23724:	str	r8, [sp, #4]
   23728:	str	ip, [sp]
   2372c:	bl	22a3c <strspn@plt+0x1fd24>
   23730:	subs	r1, r0, #0
   23734:	blt	246c8 <strspn@plt+0x219b0>
   23738:	ldrb	r3, [r5, #25]
   2373c:	tst	r3, #4
   23740:	bne	246b8 <strspn@plt+0x219a0>
   23744:	mov	r0, r8
   23748:	bl	c75c <strspn@plt+0x9a44>
   2374c:	mov	lr, #1
   23750:	str	lr, [sp, #32]
   23754:	ldr	r6, [r6, #24]
   23758:	cmp	r6, #0
   2375c:	beq	23d5c <strspn@plt+0x21044>
   23760:	cmp	sl, #0
   23764:	str	r4, [sp, #92]	; 0x5c
   23768:	str	r4, [sp, #96]	; 0x60
   2376c:	str	r4, [sp, #100]	; 0x64
   23770:	beq	236b8 <strspn@plt+0x209a0>
   23774:	ldrb	r3, [r6, #8]
   23778:	cmp	r3, #0
   2377c:	bne	236b8 <strspn@plt+0x209a0>
   23780:	mov	r0, r8
   23784:	bl	c75c <strspn@plt+0x9a44>
   23788:	b	23754 <strspn@plt+0x20a3c>
   2378c:	ldrb	r3, [r0, #1]
   23790:	cmp	r3, #101	; 0x65
   23794:	bne	235b0 <strspn@plt+0x20898>
   23798:	ldrb	r3, [r0, #2]
   2379c:	cmp	r3, #116	; 0x74
   237a0:	bne	235b0 <strspn@plt+0x20898>
   237a4:	ldrb	r3, [r0, #3]
   237a8:	cmp	r3, #0
   237ac:	beq	234c4 <strspn@plt+0x207ac>
   237b0:	b	235b0 <strspn@plt+0x20898>
   237b4:	ldr	r3, [r3, #16]
   237b8:	cmp	r3, #0
   237bc:	beq	23e50 <strspn@plt+0x21138>
   237c0:	str	r3, [fp, #440]	; 0x1b8
   237c4:	ldr	r3, [r6, #20]
   237c8:	ldr	r1, [r3, #20]
   237cc:	cmp	r1, #0
   237d0:	beq	23e38 <strspn@plt+0x21120>
   237d4:	ldr	r3, [r6, #12]
   237d8:	sub	r4, r3, #32
   237dc:	mov	r0, r4
   237e0:	bl	26e7c <strspn@plt+0x24164>
   237e4:	str	r0, [r5, #1020]	; 0x3fc
   237e8:	mov	r1, fp
   237ec:	ldr	ip, [r6, #20]
   237f0:	mov	r0, r5
   237f4:	ldr	r2, [sp, #80]	; 0x50
   237f8:	mov	r3, r8
   237fc:	ldr	ip, [ip, #20]
   23800:	str	r2, [r5, #1028]	; 0x404
   23804:	str	ip, [r5, #1024]	; 0x400
   23808:	ldr	ip, [r6, #20]
   2380c:	ldr	ip, [ip, #20]
   23810:	blx	ip
   23814:	mov	r3, #0
   23818:	mov	r6, r0
   2381c:	str	r3, [r5, #1028]	; 0x404
   23820:	mov	r0, r4
   23824:	str	r3, [r5, #1024]	; 0x400
   23828:	bl	27490 <strspn@plt+0x24778>
   2382c:	mov	r1, r6
   23830:	str	r0, [r5, #1020]	; 0x3fc
   23834:	mov	r0, fp
   23838:	mov	r2, r8
   2383c:	bl	26c24 <strspn@plt+0x23f0c>
   23840:	b	23408 <strspn@plt+0x206f0>
   23844:	ldr	r1, [pc, #2060]	; 24058 <strspn@plt+0x21340>
   23848:	mov	r0, fp
   2384c:	ldr	r2, [pc, #2056]	; 2405c <strspn@plt+0x21344>
   23850:	add	r1, pc, r1
   23854:	add	r2, pc, r2
   23858:	bl	17004 <strspn@plt+0x142ec>
   2385c:	subs	r4, r0, #0
   23860:	mov	r0, fp
   23864:	beq	238ac <strspn@plt+0x20b94>
   23868:	mov	r1, #1
   2386c:	bl	1e500 <strspn@plt+0x1b7e8>
   23870:	cmp	r0, #0
   23874:	beq	239fc <strspn@plt+0x20ce4>
   23878:	ldrb	r3, [r0]
   2387c:	cmp	r3, #0
   23880:	beq	239fc <strspn@plt+0x20ce4>
   23884:	ldr	r1, [pc, #2004]	; 24060 <strspn@plt+0x21348>
   23888:	mov	r0, fp
   2388c:	ldr	r2, [pc, #2000]	; 24064 <strspn@plt+0x2134c>
   23890:	add	r1, pc, r1
   23894:	add	r2, pc, r2
   23898:	bl	25eb0 <strspn@plt+0x23198>
   2389c:	mov	r4, r0
   238a0:	b	23438 <strspn@plt+0x20720>
   238a4:	mov	r4, r0
   238a8:	b	23438 <strspn@plt+0x20720>
   238ac:	ldr	r1, [pc, #1972]	; 24068 <strspn@plt+0x21350>
   238b0:	ldr	r2, [pc, #1972]	; 2406c <strspn@plt+0x21354>
   238b4:	add	r1, pc, r1
   238b8:	add	r2, pc, r2
   238bc:	bl	17004 <strspn@plt+0x142ec>
   238c0:	cmp	r0, #0
   238c4:	beq	23548 <strspn@plt+0x20830>
   238c8:	mov	r0, fp
   238cc:	mov	r1, #1
   238d0:	bl	1e500 <strspn@plt+0x1b7e8>
   238d4:	cmp	r0, #0
   238d8:	beq	23b38 <strspn@plt+0x20e20>
   238dc:	ldrb	r3, [r0]
   238e0:	cmp	r3, #0
   238e4:	beq	23b38 <strspn@plt+0x20e20>
   238e8:	ldr	r1, [pc, #1920]	; 24070 <strspn@plt+0x21358>
   238ec:	mov	r0, fp
   238f0:	ldr	r2, [pc, #1916]	; 24074 <strspn@plt+0x2135c>
   238f4:	add	r1, pc, r1
   238f8:	add	r2, pc, r2
   238fc:	bl	25eb0 <strspn@plt+0x23198>
   23900:	mov	r4, r0
   23904:	b	23438 <strspn@plt+0x20720>
   23908:	ldr	r1, [fp, #16]
   2390c:	cmp	r1, #0
   23910:	beq	24780 <strspn@plt+0x21a68>
   23914:	add	r4, sp, #76	; 0x4c
   23918:	ldr	r2, [r7, #12]
   2391c:	add	r8, sp, #92	; 0x5c
   23920:	mov	r0, r5
   23924:	mov	r3, r4
   23928:	str	r8, [sp]
   2392c:	bl	21ca8 <strspn@plt+0x1ef90>
   23930:	cmp	r0, #0
   23934:	ble	23b30 <strspn@plt+0x20e18>
   23938:	ldrb	r3, [r5, #25]
   2393c:	tst	r3, #4
   23940:	bne	23ab4 <strspn@plt+0x20d9c>
   23944:	ldr	r3, [r7, #20]
   23948:	ldr	ip, [sp, #76]	; 0x4c
   2394c:	cmp	r3, #0
   23950:	str	ip, [sp, #48]	; 0x30
   23954:	beq	247dc <strspn@plt+0x21ac4>
   23958:	ldr	r3, [r3, #24]
   2395c:	mov	r2, #1
   23960:	ldr	ip, [r7, #12]
   23964:	mov	r0, fp
   23968:	strb	r2, [r9]
   2396c:	add	r1, sp, #72	; 0x48
   23970:	sub	ip, ip, #32
   23974:	str	r3, [sp, #52]	; 0x34
   23978:	str	ip, [sp, #32]
   2397c:	bl	16978 <strspn@plt+0x13c60>
   23980:	cmp	r0, #0
   23984:	blt	239d4 <strspn@plt+0x20cbc>
   23988:	ldr	lr, [sp, #48]	; 0x30
   2398c:	cmp	r6, #0
   23990:	ldr	r0, [sp, #52]	; 0x34
   23994:	add	lr, lr, r0
   23998:	str	lr, [sp, #36]	; 0x24
   2399c:	bne	23e94 <strspn@plt+0x2117c>
   239a0:	str	r6, [sp, #76]	; 0x4c
   239a4:	ldr	r3, [r7, #20]
   239a8:	strb	r6, [sp, #71]	; 0x47
   239ac:	ldrb	r3, [r3]
   239b0:	cmp	r3, #87	; 0x57
   239b4:	beq	23db8 <strspn@plt+0x210a0>
   239b8:	ldr	r1, [pc, #1720]	; 24078 <strspn@plt+0x21360>
   239bc:	mov	r0, fp
   239c0:	ldr	r2, [pc, #1716]	; 2407c <strspn@plt+0x21364>
   239c4:	ldr	r3, [r7, #8]
   239c8:	add	r1, pc, r1
   239cc:	add	r2, pc, r2
   239d0:	bl	25eb0 <strspn@plt+0x23198>
   239d4:	mov	r4, r0
   239d8:	ldr	r0, [sp, #72]	; 0x48
   239dc:	cmp	r0, #0
   239e0:	beq	239e8 <strspn@plt+0x20cd0>
   239e4:	bl	16b80 <strspn@plt+0x13e68>
   239e8:	mov	r0, r8
   239ec:	bl	c75c <strspn@plt+0x9a44>
   239f0:	cmp	r4, #0
   239f4:	bne	23438 <strspn@plt+0x20720>
   239f8:	b	23548 <strspn@plt+0x20830>
   239fc:	add	r3, sp, #136	; 0x88
   23a00:	mov	ip, #0
   23a04:	add	r4, sp, #80	; 0x50
   23a08:	ldr	r1, [fp, #16]
   23a0c:	str	ip, [r3, #-60]!	; 0xffffffc4
   23a10:	mov	r0, r5
   23a14:	str	r4, [sp]
   23a18:	ldr	r2, [sp, #44]	; 0x2c
   23a1c:	str	r4, [sp, #32]
   23a20:	str	ip, [sp, #80]	; 0x50
   23a24:	str	ip, [sp, #84]	; 0x54
   23a28:	str	ip, [sp, #88]	; 0x58
   23a2c:	str	ip, [sp, #72]	; 0x48
   23a30:	bl	226f4 <strspn@plt+0x1f9dc>
   23a34:	subs	r1, r0, #0
   23a38:	blt	23d3c <strspn@plt+0x21024>
   23a3c:	ldrb	r1, [r5, #25]
   23a40:	ubfx	r6, r1, #2, #1
   23a44:	cmp	r6, #0
   23a48:	movne	r4, #0
   23a4c:	beq	23bb8 <strspn@plt+0x20ea0>
   23a50:	ldr	r0, [sp, #76]	; 0x4c
   23a54:	cmp	r0, #0
   23a58:	beq	23a60 <strspn@plt+0x20d48>
   23a5c:	bl	3099c <strspn@plt+0x2dc84>
   23a60:	ldr	r0, [sp, #72]	; 0x48
   23a64:	cmp	r0, #0
   23a68:	beq	23a70 <strspn@plt+0x20d58>
   23a6c:	bl	16b80 <strspn@plt+0x13e68>
   23a70:	ldr	r0, [sp, #32]
   23a74:	bl	c75c <strspn@plt+0x9a44>
   23a78:	cmp	r4, #0
   23a7c:	beq	23548 <strspn@plt+0x20830>
   23a80:	b	23438 <strspn@plt+0x20720>
   23a84:	mov	r4, r0
   23a88:	mov	r0, r8
   23a8c:	bl	c75c <strspn@plt+0x9a44>
   23a90:	b	23438 <strspn@plt+0x20720>
   23a94:	ldr	r1, [pc, #1508]	; 24080 <strspn@plt+0x21368>
   23a98:	mov	r0, fp
   23a9c:	ldr	r2, [pc, #1504]	; 24084 <strspn@plt+0x2136c>
   23aa0:	add	r1, pc, r1
   23aa4:	add	r2, pc, r2
   23aa8:	bl	25eb0 <strspn@plt+0x23198>
   23aac:	mov	r4, r0
   23ab0:	b	23438 <strspn@plt+0x20720>
   23ab4:	mov	r1, #0
   23ab8:	mov	r0, fp
   23abc:	mov	r2, r8
   23ac0:	bl	26c24 <strspn@plt+0x23f0c>
   23ac4:	b	239d4 <strspn@plt+0x20cbc>
   23ac8:	ldr	r0, [r6, #12]
   23acc:	bl	20804 <strspn@plt+0x1daec>
   23ad0:	cmp	r0, #0
   23ad4:	beq	24310 <strspn@plt+0x215f8>
   23ad8:	ldr	r3, [r6, #12]
   23adc:	ldrb	r4, [r3]
   23ae0:	mov	r0, r4
   23ae4:	bl	209a0 <strspn@plt+0x1dc88>
   23ae8:	cmp	r0, #0
   23aec:	beq	242f0 <strspn@plt+0x215d8>
   23af0:	sub	r2, r4, #103	; 0x67
   23af4:	uxtb	r2, r2
   23af8:	cmp	r2, #12
   23afc:	bhi	23b18 <strspn@plt+0x20e00>
   23b00:	mov	r1, #1
   23b04:	movw	r3, #4353	; 0x1101
   23b08:	lsl	r2, r1, r2
   23b0c:	and	r3, r2, r3
   23b10:	cmp	r3, #0
   23b14:	bne	24350 <strspn@plt+0x21638>
   23b18:	mov	r1, r4
   23b1c:	ldr	r2, [sp, #36]	; 0x24
   23b20:	mov	r0, fp
   23b24:	bl	1ab14 <strspn@plt+0x17dfc>
   23b28:	cmp	r0, #0
   23b2c:	bge	2429c <strspn@plt+0x21584>
   23b30:	mov	r1, r0
   23b34:	b	23ab8 <strspn@plt+0x20da0>
   23b38:	cmp	sl, #0
   23b3c:	mov	r3, #0
   23b40:	str	r3, [sp, #92]	; 0x5c
   23b44:	str	r3, [sp, #96]	; 0x60
   23b48:	str	r3, [sp, #100]	; 0x64
   23b4c:	str	r3, [sp, #72]	; 0x48
   23b50:	str	r3, [sp, #76]	; 0x4c
   23b54:	bne	23540 <strspn@plt+0x20828>
   23b58:	ldr	r2, [sp, #44]	; 0x2c
   23b5c:	ldr	r3, [r2, #32]
   23b60:	cmp	r3, #0
   23b64:	beq	23540 <strspn@plt+0x20828>
   23b68:	ldr	r1, [fp, #16]
   23b6c:	add	r8, sp, #92	; 0x5c
   23b70:	mov	r0, r5
   23b74:	str	r8, [sp]
   23b78:	add	r3, sp, #76	; 0x4c
   23b7c:	bl	226f4 <strspn@plt+0x1f9dc>
   23b80:	cmp	r0, #0
   23b84:	blt	24724 <strspn@plt+0x21a0c>
   23b88:	ldrb	r3, [r5, #25]
   23b8c:	tst	r3, #4
   23b90:	beq	24444 <strspn@plt+0x2172c>
   23b94:	ldr	r0, [sp, #76]	; 0x4c
   23b98:	cmp	r0, #0
   23b9c:	beq	23ba4 <strspn@plt+0x20e8c>
   23ba0:	bl	3099c <strspn@plt+0x2dc84>
   23ba4:	ldr	r0, [sp, #72]	; 0x48
   23ba8:	cmp	r0, #0
   23bac:	beq	239e8 <strspn@plt+0x20cd0>
   23bb0:	bl	16b80 <strspn@plt+0x13e68>
   23bb4:	b	239e8 <strspn@plt+0x20cd0>
   23bb8:	add	r8, sp, #92	; 0x5c
   23bbc:	ubfx	r1, r1, #3, #1
   23bc0:	mov	r0, r8
   23bc4:	bl	2a138 <strspn@plt+0x27420>
   23bc8:	cmp	r0, #0
   23bcc:	blt	23d48 <strspn@plt+0x21030>
   23bd0:	cmp	sl, #0
   23bd4:	bne	23be8 <strspn@plt+0x20ed0>
   23bd8:	ldr	r4, [sp, #44]	; 0x2c
   23bdc:	ldr	r6, [r4, #32]
   23be0:	adds	r6, r6, #0
   23be4:	movne	r6, #1
   23be8:	mov	r1, r6
   23bec:	mov	r0, r8
   23bf0:	bl	2a1c8 <strspn@plt+0x274b0>
   23bf4:	cmp	r0, #0
   23bf8:	blt	23d48 <strspn@plt+0x21030>
   23bfc:	ldr	r4, [sp, #76]	; 0x4c
   23c00:	mov	r0, r4
   23c04:	bl	30e94 <strspn@plt+0x2e17c>
   23c08:	ldr	r4, [sp, #44]	; 0x2c
   23c0c:	ldr	r7, [r4, #24]
   23c10:	rsbs	r4, r0, #1
   23c14:	movcc	r4, #0
   23c18:	cmp	r7, #0
   23c1c:	beq	23fa4 <strspn@plt+0x2128c>
   23c20:	ldr	ip, [pc, #1120]	; 24088 <strspn@plt+0x21370>
   23c24:	mov	r6, #0
   23c28:	ldr	lr, [pc, #1116]	; 2408c <strspn@plt+0x21374>
   23c2c:	add	ip, pc, ip
   23c30:	str	r9, [sp, #36]	; 0x24
   23c34:	add	lr, pc, lr
   23c38:	str	ip, [sp, #48]	; 0x30
   23c3c:	str	lr, [sp, #52]	; 0x34
   23c40:	b	23cbc <strspn@plt+0x20fa4>
   23c44:	ldr	r9, [r7, #4]
   23c48:	mov	r0, r6
   23c4c:	mov	r1, r9
   23c50:	bl	2ac80 <strspn@plt+0x27f68>
   23c54:	cmp	r0, #0
   23c58:	bne	23c94 <strspn@plt+0x20f7c>
   23c5c:	cmp	r6, #0
   23c60:	beq	23c7c <strspn@plt+0x20f64>
   23c64:	ldr	r0, [sp, #52]	; 0x34
   23c68:	mov	r1, #1
   23c6c:	mov	r2, #14
   23c70:	ldr	r3, [sp, #92]	; 0x5c
   23c74:	bl	28f8 <fwrite@plt>
   23c78:	ldr	r9, [r7, #4]
   23c7c:	mov	r3, r9
   23c80:	ldr	r0, [sp, #92]	; 0x5c
   23c84:	mov	r1, #1
   23c88:	ldr	r2, [sp, #48]	; 0x30
   23c8c:	bl	2b2c <__fprintf_chk@plt>
   23c90:	ldr	r4, [r7, #12]
   23c94:	mov	r1, r4
   23c98:	mov	r0, r8
   23c9c:	bl	2a31c <strspn@plt+0x27604>
   23ca0:	cmp	r0, #0
   23ca4:	blt	24014 <strspn@plt+0x212fc>
   23ca8:	ldr	r6, [r7, #4]
   23cac:	mov	r4, #0
   23cb0:	ldr	r7, [r7, #24]
   23cb4:	cmp	r7, #0
   23cb8:	beq	23f80 <strspn@plt+0x21268>
   23cbc:	cmp	sl, #0
   23cc0:	beq	23cd0 <strspn@plt+0x20fb8>
   23cc4:	ldrb	r3, [r7, #8]
   23cc8:	cmp	r3, #0
   23ccc:	beq	23cb0 <strspn@plt+0x20f98>
   23cd0:	ldr	r2, [sp, #32]
   23cd4:	mov	r0, r5
   23cd8:	ldr	r1, [fp, #16]
   23cdc:	mov	r3, #0
   23ce0:	str	r2, [sp]
   23ce4:	mov	r2, r7
   23ce8:	bl	21ca8 <strspn@plt+0x1ef90>
   23cec:	cmp	r0, #0
   23cf0:	blt	23f48 <strspn@plt+0x21230>
   23cf4:	ldrb	ip, [r5, #25]
   23cf8:	ubfx	ip, ip, #2, #1
   23cfc:	cmp	ip, #0
   23d00:	bne	23f34 <strspn@plt+0x2121c>
   23d04:	cmp	r0, #0
   23d08:	beq	23cb0 <strspn@plt+0x20f98>
   23d0c:	ldr	r4, [r7, #12]
   23d10:	mov	r0, #2
   23d14:	ldr	r1, [r4, #4]
   23d18:	ldr	r2, [r4, #1]
   23d1c:	ubfx	r3, r1, #8, #24
   23d20:	mov	r1, #0
   23d24:	and	r2, r2, r0
   23d28:	and	r3, r3, r1
   23d2c:	orrs	r1, r2, r3
   23d30:	beq	23c44 <strspn@plt+0x20f2c>
   23d34:	mov	r4, ip
   23d38:	b	23cb0 <strspn@plt+0x20f98>
   23d3c:	mov	r0, fp
   23d40:	ldr	r2, [sp, #32]
   23d44:	bl	26c24 <strspn@plt+0x23f0c>
   23d48:	mov	r4, r0
   23d4c:	b	23a50 <strspn@plt+0x20d38>
   23d50:	mov	r4, #1
   23d54:	str	r4, [sp, #32]
   23d58:	b	2369c <strspn@plt+0x20984>
   23d5c:	ldr	r4, [sp, #32]
   23d60:	cmp	r4, #0
   23d64:	bne	24730 <strspn@plt+0x21a18>
   23d68:	ldr	r1, [pc, #800]	; 24090 <strspn@plt+0x21378>
   23d6c:	mov	r3, r7
   23d70:	ldr	r2, [pc, #796]	; 24094 <strspn@plt+0x2137c>
   23d74:	mov	r0, fp
   23d78:	add	r1, pc, r1
   23d7c:	add	r2, pc, r2
   23d80:	bl	25eb0 <strspn@plt+0x23198>
   23d84:	cmp	r0, #0
   23d88:	movge	r4, #1
   23d8c:	bge	23d94 <strspn@plt+0x2107c>
   23d90:	mov	r4, r0
   23d94:	ldr	r0, [sp, #76]	; 0x4c
   23d98:	cmp	r0, #0
   23d9c:	beq	239f0 <strspn@plt+0x20cd8>
   23da0:	bl	16b80 <strspn@plt+0x13e68>
   23da4:	b	239f0 <strspn@plt+0x20cd8>
   23da8:	ldr	r4, [pc, #744]	; 24098 <strspn@plt+0x21380>
   23dac:	add	r4, pc, r4
   23db0:	b	233e0 <strspn@plt+0x206c8>
   23db4:	bl	2838 <__stack_chk_fail@plt>
   23db8:	ldr	r3, [r5, #416]	; 0x1a0
   23dbc:	ldr	r2, [r7, #16]
   23dc0:	cmp	r2, r3
   23dc4:	beq	23efc <strspn@plt+0x211e4>
   23dc8:	str	r3, [r7, #16]
   23dcc:	mov	r2, r4
   23dd0:	mov	r0, fp
   23dd4:	add	r1, sp, #71	; 0x47
   23dd8:	bl	1b4e4 <strspn@plt+0x187cc>
   23ddc:	cmp	r0, #0
   23de0:	blt	239d4 <strspn@plt+0x20cbc>
   23de4:	ldrb	r3, [sp, #71]	; 0x47
   23de8:	cmp	r3, #118	; 0x76
   23dec:	beq	24170 <strspn@plt+0x21458>
   23df0:	ldr	r3, [r7, #20]
   23df4:	ldr	r6, [sp, #76]	; 0x4c
   23df8:	ldr	r4, [r3, #12]
   23dfc:	cmp	r4, #0
   23e00:	ldr	r3, [r7, #8]
   23e04:	ldreq	r4, [pc, #656]	; 2409c <strspn@plt+0x21384>
   23e08:	addeq	r4, pc, r4
   23e0c:	cmp	r6, #0
   23e10:	ldreq	r6, [pc, #648]	; 240a0 <strspn@plt+0x21388>
   23e14:	addeq	r6, pc, r6
   23e18:	ldr	r1, [pc, #644]	; 240a4 <strspn@plt+0x2138c>
   23e1c:	mov	r0, fp
   23e20:	ldr	r2, [pc, #640]	; 240a8 <strspn@plt+0x21390>
   23e24:	stm	sp, {r4, r6}
   23e28:	add	r1, pc, r1
   23e2c:	add	r2, pc, r2
   23e30:	bl	25eb0 <strspn@plt+0x23198>
   23e34:	b	239d4 <strspn@plt+0x20cbc>
   23e38:	mov	r0, fp
   23e3c:	bl	25a04 <strspn@plt+0x22cec>
   23e40:	cmp	r0, #0
   23e44:	movlt	r4, r0
   23e48:	movge	r4, #1
   23e4c:	b	23a88 <strspn@plt+0x20d70>
   23e50:	ldr	r3, [pc, #596]	; 240ac <strspn@plt+0x21394>
   23e54:	add	r3, pc, r3
   23e58:	b	237c0 <strspn@plt+0x20aa8>
   23e5c:	ldr	r4, [sp, #76]	; 0x4c
   23e60:	mov	r5, r0
   23e64:	cmp	r4, #0
   23e68:	beq	23e74 <strspn@plt+0x2115c>
   23e6c:	mov	r0, r4
   23e70:	bl	3099c <strspn@plt+0x2dc84>
   23e74:	ldr	r0, [sp, #72]	; 0x48
   23e78:	cmp	r0, #0
   23e7c:	beq	23e84 <strspn@plt+0x2116c>
   23e80:	bl	16b80 <strspn@plt+0x13e68>
   23e84:	ldr	r0, [sp, #32]
   23e88:	bl	c75c <strspn@plt+0x9a44>
   23e8c:	mov	r0, r5
   23e90:	bl	2cb8 <_Unwind_Resume@plt>
   23e94:	ldr	r3, [r7, #20]
   23e98:	mov	r1, #118	; 0x76
   23e9c:	ldr	r0, [sp, #72]	; 0x48
   23ea0:	ldr	r2, [r3, #12]
   23ea4:	bl	184b0 <strspn@plt+0x15798>
   23ea8:	cmp	r0, #0
   23eac:	blt	239d4 <strspn@plt+0x20cbc>
   23eb0:	ldr	ip, [r7, #4]
   23eb4:	mov	r0, r5
   23eb8:	ldr	r2, [r7, #20]
   23ebc:	ldr	r3, [fp, #16]
   23ec0:	ldr	r4, [sp, #36]	; 0x24
   23ec4:	str	ip, [sp]
   23ec8:	ldr	ip, [sp, #72]	; 0x48
   23ecc:	ldr	lr, [r7, #8]
   23ed0:	ldr	r1, [sp, #32]
   23ed4:	str	r4, [sp, #12]
   23ed8:	str	lr, [sp, #4]
   23edc:	str	r8, [sp, #16]
   23ee0:	str	ip, [sp, #8]
   23ee4:	bl	2202c <strspn@plt+0x1f314>
   23ee8:	subs	r1, r0, #0
   23eec:	blt	23ab8 <strspn@plt+0x20da0>
   23ef0:	ldrb	r3, [r5, #25]
   23ef4:	tst	r3, #4
   23ef8:	beq	23f04 <strspn@plt+0x211ec>
   23efc:	mov	r4, #0
   23f00:	b	239d8 <strspn@plt+0x20cc0>
   23f04:	ldr	r0, [sp, #72]	; 0x48
   23f08:	bl	18dcc <strspn@plt+0x160b4>
   23f0c:	cmp	r0, #0
   23f10:	blt	239d4 <strspn@plt+0x20cbc>
   23f14:	mov	r0, r5
   23f18:	ldr	r1, [sp, #72]	; 0x48
   23f1c:	mov	r2, #0
   23f20:	bl	98e0 <strspn@plt+0x6bc8>
   23f24:	cmp	r0, #0
   23f28:	movlt	r4, r0
   23f2c:	movge	r4, #1
   23f30:	b	239d8 <strspn@plt+0x20cc0>
   23f34:	ldr	r9, [sp, #36]	; 0x24
   23f38:	mov	r4, #0
   23f3c:	mov	r0, r8
   23f40:	bl	2a7d0 <strspn@plt+0x27ab8>
   23f44:	b	23a50 <strspn@plt+0x20d38>
   23f48:	mov	r1, r0
   23f4c:	ldr	r2, [sp, #32]
   23f50:	mov	r0, fp
   23f54:	ldr	r9, [sp, #36]	; 0x24
   23f58:	bl	26c24 <strspn@plt+0x23f0c>
   23f5c:	mov	r4, r0
   23f60:	b	23f3c <strspn@plt+0x21224>
   23f64:	b	23e5c <strspn@plt+0x21144>
   23f68:	b	23e5c <strspn@plt+0x21144>
   23f6c:	b	23e5c <strspn@plt+0x21144>
   23f70:	b	23e5c <strspn@plt+0x21144>
   23f74:	b	23e5c <strspn@plt+0x21144>
   23f78:	b	23e5c <strspn@plt+0x21144>
   23f7c:	b	23e5c <strspn@plt+0x21144>
   23f80:	cmp	r6, #0
   23f84:	ldr	r9, [sp, #36]	; 0x24
   23f88:	beq	23fa4 <strspn@plt+0x2128c>
   23f8c:	ldr	r0, [pc, #284]	; 240b0 <strspn@plt+0x21398>
   23f90:	mov	r1, #1
   23f94:	mov	r2, #14
   23f98:	ldr	r3, [sp, #92]	; 0x5c
   23f9c:	add	r0, pc, r0
   23fa0:	bl	28f8 <fwrite@plt>
   23fa4:	cmp	r4, #0
   23fa8:	bne	247b0 <strspn@plt+0x21a98>
   23fac:	mov	r3, #1
   23fb0:	strb	r3, [r9]
   23fb4:	mov	r0, r8
   23fb8:	ldr	r1, [sp, #76]	; 0x4c
   23fbc:	ldr	r2, [fp, #16]
   23fc0:	bl	2a24c <strspn@plt+0x27534>
   23fc4:	subs	r4, r0, #0
   23fc8:	blt	23f3c <strspn@plt+0x21224>
   23fcc:	mov	r0, r8
   23fd0:	mov	r1, r5
   23fd4:	mov	r2, fp
   23fd8:	add	r3, sp, #72	; 0x48
   23fdc:	bl	2a658 <strspn@plt+0x27940>
   23fe0:	subs	r4, r0, #0
   23fe4:	blt	23f3c <strspn@plt+0x21224>
   23fe8:	mov	r0, r5
   23fec:	ldr	r1, [sp, #72]	; 0x48
   23ff0:	mov	r2, #0
   23ff4:	bl	98e0 <strspn@plt+0x6bc8>
   23ff8:	cmp	r0, #0
   23ffc:	movlt	r4, r0
   24000:	movge	r4, #1
   24004:	b	23f3c <strspn@plt+0x21224>
   24008:	b	23e5c <strspn@plt+0x21144>
   2400c:	mov	r5, r0
   24010:	b	23e64 <strspn@plt+0x2114c>
   24014:	mov	r4, r0
   24018:	ldr	r9, [sp, #36]	; 0x24
   2401c:	b	23f3c <strspn@plt+0x21224>
   24020:	b	23e5c <strspn@plt+0x21144>
   24024:	andeq	r1, r3, ip, asr #24
   24028:	andeq	r0, r0, r8, asr #4
   2402c:			; <UNDEFINED> instruction: 0x000154b0
   24030:	andeq	r4, r1, ip, lsr #22
   24034:	ldrdeq	r7, [r1], -r4
   24038:	andeq	r7, r1, ip, ror #17
   2403c:	andeq	r5, r1, r4, asr #22
   24040:	andeq	r7, r1, r8, ror #19
   24044:	andeq	r8, r1, ip, asr r5
   24048:	strdeq	r7, [r1], -r8
   2404c:	andeq	r7, r1, r0, lsl r7
   24050:	andeq	r3, r1, r0, lsr #16
   24054:	andeq	r7, r1, ip, lsr r9
   24058:	andeq	r7, r1, r4, ror r7
   2405c:	andeq	r7, r1, ip, lsr #15
   24060:	muleq	r1, r0, r6
   24064:	andeq	r7, r1, r8, ror #15
   24068:	andeq	r7, r1, r0, ror r7
   2406c:	muleq	r1, r0, r7
   24070:	andeq	r4, r1, ip, lsr #12
   24074:	andeq	r7, r1, r4, lsl #15
   24078:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   2407c:	andeq	r7, r1, ip, ror #10
   24080:	andeq	r4, r1, r0, lsl #9
   24084:	andeq	r7, r1, r8, ror #8
   24088:	andeq	r7, r1, r0, ror #7
   2408c:	andeq	sl, r1, r4, lsr #2
   24090:	andeq	r4, r1, ip, ror #5
   24094:	andeq	r7, r1, ip, ror #4
   24098:	andeq	r4, r1, ip, lsr #21
   2409c:	andeq	r4, r1, r0, asr sl
   240a0:	andeq	r4, r1, r4, asr #20
   240a4:	strdeq	r4, [r1], -r8
   240a8:	andeq	r7, r1, ip, lsr #2
   240ac:	andeq	r4, r1, r4, lsl #20
   240b0:			; <UNDEFINED> instruction: 0x00019dbc
   240b4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   240b8:	andeq	r4, r1, r4, asr #13
   240bc:	andeq	r6, r1, r8, ror #19
   240c0:	andeq	r6, r1, r8, ror r9
   240c4:	strdeq	r6, [r1], -ip
   240c8:	muleq	r1, r8, r9
   240cc:	andeq	r6, r1, r8, asr r9
   240d0:	ldrdeq	r6, [r1], -ip
   240d4:	andeq	r6, r1, ip, ror #18
   240d8:	andeq	r6, r1, r8, lsr r9
   240dc:			; <UNDEFINED> instruction: 0x000167bc
   240e0:	andeq	r3, r1, ip, lsl #12
   240e4:	ldrdeq	r6, [r1], -r0
   240e8:	andeq	r6, r1, r4, asr r7
   240ec:	strdeq	r9, [r1], -r4
   240f0:	muleq	r1, r8, r8
   240f4:	andeq	r6, r1, ip, asr r8
   240f8:	andeq	r9, r1, r0, ror #22
   240fc:	andeq	r6, r1, r8, ror r8
   24100:	andeq	r6, r1, ip, lsr r8
   24104:	muleq	r1, r0, sl
   24108:	andeq	r6, r1, r4, asr #16
   2410c:	andeq	r6, r1, r8, lsl #16
   24110:	strdeq	r6, [r1], -r8
   24114:	andeq	r6, r1, r0, ror #20
   24118:	andeq	r6, r1, ip, ror #12
   2411c:	andeq	r6, r1, r4, lsr #10
   24120:	andeq	r2, r1, ip, lsl #5
   24124:	andeq	r6, r1, r0, lsl #12
   24128:			; <UNDEFINED> instruction: 0x000164b8
   2412c:	andeq	r3, r1, r0, lsr #16
   24130:	andeq	r6, r1, r0, lsr #17
   24134:	andeq	r1, r1, r4, ror #30
   24138:	andeq	r6, r1, r4, ror #9
   2413c:	andeq	r6, r1, ip, lsr r4
   24140:			; <UNDEFINED> instruction: 0x000164b8
   24144:	andeq	r6, r1, r8, lsl #9
   24148:	andeq	r6, r1, ip, lsl #6
   2414c:	muleq	r1, r0, r4
   24150:	andeq	r6, r1, r8, ror #8
   24154:	andeq	r6, r1, ip, ror #5
   24158:	andeq	r1, r1, r8, asr #29
   2415c:	andeq	r6, r1, r8, asr #8
   24160:	andeq	r6, r1, ip, asr #5
   24164:	muleq	r1, r4, r8
   24168:	andeq	r6, r1, r0, lsr #8
   2416c:	andeq	r6, r1, r4, ror #7
   24170:	ldr	r3, [r7, #20]
   24174:	ldr	r6, [sp, #76]	; 0x4c
   24178:	ldr	r0, [pc, #-204]	; 240b4 <strspn@plt+0x2139c>
   2417c:	ldr	r4, [r3, #12]
   24180:	cmp	r6, #0
   24184:	add	r0, pc, r0
   24188:	ldr	r1, [pc, #-216]	; 240b8 <strspn@plt+0x213a0>
   2418c:	movne	r0, r6
   24190:	cmp	r4, #0
   24194:	add	r1, pc, r1
   24198:	movne	r1, r4
   2419c:	bl	26dc <strcmp@plt>
   241a0:	cmp	r0, #0
   241a4:	bne	23dfc <strspn@plt+0x210e4>
   241a8:	mov	r2, r4
   241ac:	mov	r0, fp
   241b0:	mov	r1, #118	; 0x76
   241b4:	bl	1b92c <strspn@plt+0x18c14>
   241b8:	cmp	r0, #0
   241bc:	blt	239d4 <strspn@plt+0x20cbc>
   241c0:	mov	r0, r5
   241c4:	mov	r1, fp
   241c8:	mov	r2, r7
   241cc:	mov	r3, r8
   241d0:	bl	22fa4 <strspn@plt+0x2028c>
   241d4:	subs	r1, r0, #0
   241d8:	blt	23ab8 <strspn@plt+0x20da0>
   241dc:	ldr	r4, [sp, #32]
   241e0:	ldr	r6, [r7, #20]
   241e4:	cmp	r4, #0
   241e8:	ldr	r4, [fp, #16]
   241ec:	str	r4, [sp, #56]	; 0x38
   241f0:	ldr	r4, [r7, #4]
   241f4:	str	r4, [sp, #60]	; 0x3c
   241f8:	ldr	r4, [r7, #8]
   241fc:	beq	24800 <strspn@plt+0x21ae8>
   24200:	cmp	r6, #0
   24204:	beq	247e0 <strspn@plt+0x21ac8>
   24208:	ldr	ip, [sp, #56]	; 0x38
   2420c:	cmp	ip, #0
   24210:	beq	24820 <strspn@plt+0x21b08>
   24214:	ldr	lr, [sp, #60]	; 0x3c
   24218:	cmp	lr, #0
   2421c:	beq	24398 <strspn@plt+0x21680>
   24220:	cmp	r4, #0
   24224:	beq	24330 <strspn@plt+0x21618>
   24228:	ldr	r1, [r6, #20]
   2422c:	cmp	r1, #0
   24230:	beq	23ac8 <strspn@plt+0x20db0>
   24234:	ldr	r0, [sp, #32]
   24238:	bl	26e7c <strspn@plt+0x24164>
   2423c:	str	r0, [r5, #1020]	; 0x3fc
   24240:	mov	r3, r4
   24244:	ldr	r0, [sp, #36]	; 0x24
   24248:	ldr	r1, [sp, #56]	; 0x38
   2424c:	ldr	r2, [sp, #60]	; 0x3c
   24250:	str	r0, [r5, #1028]	; 0x404
   24254:	str	r0, [sp, #4]
   24258:	mov	r0, r5
   2425c:	str	fp, [sp]
   24260:	str	r8, [sp, #8]
   24264:	ldr	ip, [r6, #20]
   24268:	blx	ip
   2426c:	mov	r4, r0
   24270:	mov	r3, #0
   24274:	ldr	r0, [sp, #32]
   24278:	str	r3, [r5, #1028]	; 0x404
   2427c:	bl	27490 <strspn@plt+0x24778>
   24280:	cmp	r4, #0
   24284:	str	r0, [r5, #1020]	; 0x3fc
   24288:	blt	242e8 <strspn@plt+0x215d0>
   2428c:	mov	r0, r8
   24290:	bl	c9c4 <strspn@plt+0x9cac>
   24294:	cmp	r0, #0
   24298:	bne	242d0 <strspn@plt+0x215b8>
   2429c:	ldrb	r3, [r5, #25]
   242a0:	tst	r3, #4
   242a4:	bne	23efc <strspn@plt+0x211e4>
   242a8:	mov	r0, fp
   242ac:	bl	1b354 <strspn@plt+0x1863c>
   242b0:	b	23f0c <strspn@plt+0x211f4>
   242b4:	mov	r4, r0
   242b8:	mov	r0, r8
   242bc:	bl	c75c <strspn@plt+0x9a44>
   242c0:	mov	r0, r4
   242c4:	bl	2cb8 <_Unwind_Resume@plt>
   242c8:	mov	r5, r0
   242cc:	b	23e74 <strspn@plt+0x2115c>
   242d0:	mov	r0, r8
   242d4:	bl	caf8 <strspn@plt+0x9de0>
   242d8:	rsb	r1, r0, #0
   242dc:	cmp	r1, #0
   242e0:	bge	2429c <strspn@plt+0x21584>
   242e4:	b	23ab8 <strspn@plt+0x20da0>
   242e8:	mov	r1, r4
   242ec:	b	23ab8 <strspn@plt+0x20da0>
   242f0:	ldr	r0, [pc, #-572]	; 240bc <strspn@plt+0x213a4>
   242f4:	movw	r2, #518	; 0x206
   242f8:	ldr	r1, [pc, #-576]	; 240c0 <strspn@plt+0x213a8>
   242fc:	ldr	r3, [pc, #-576]	; 240c4 <strspn@plt+0x213ac>
   24300:	add	r0, pc, r0
   24304:	add	r1, pc, r1
   24308:	add	r3, pc, r3
   2430c:	bl	32874 <strspn@plt+0x2fb5c>
   24310:	ldr	r0, [pc, #-592]	; 240c8 <strspn@plt+0x213b0>
   24314:	movw	r2, #517	; 0x205
   24318:	ldr	r1, [pc, #-596]	; 240cc <strspn@plt+0x213b4>
   2431c:	ldr	r3, [pc, #-596]	; 240d0 <strspn@plt+0x213b8>
   24320:	add	r0, pc, r0
   24324:	add	r1, pc, r1
   24328:	add	r3, pc, r3
   2432c:	bl	32874 <strspn@plt+0x2fb5c>
   24330:	ldr	r0, [pc, #-612]	; 240d4 <strspn@plt+0x213bc>
   24334:	movw	r2, #497	; 0x1f1
   24338:	ldr	r1, [pc, #-616]	; 240d8 <strspn@plt+0x213c0>
   2433c:	ldr	r3, [pc, #-616]	; 240dc <strspn@plt+0x213c4>
   24340:	add	r0, pc, r0
   24344:	add	r1, pc, r1
   24348:	add	r3, pc, r3
   2434c:	bl	32874 <strspn@plt+0x2fb5c>
   24350:	mov	r1, r4
   24354:	mov	r0, fp
   24358:	add	r2, sp, #80	; 0x50
   2435c:	bl	1ab14 <strspn@plt+0x17dfc>
   24360:	cmp	r0, #0
   24364:	blt	23b30 <strspn@plt+0x20e18>
   24368:	ldr	r0, [sp, #80]	; 0x50
   2436c:	bl	2ac0 <__strdup@plt>
   24370:	subs	r4, r0, #0
   24374:	beq	24840 <strspn@plt+0x21b28>
   24378:	ldr	r2, [sp, #48]	; 0x30
   2437c:	ldr	r1, [sp, #52]	; 0x34
   24380:	ldr	r0, [r2, r1]
   24384:	bl	2778 <free@plt>
   24388:	ldr	ip, [sp, #48]	; 0x30
   2438c:	ldr	r3, [sp, #52]	; 0x34
   24390:	str	r4, [ip, r3]
   24394:	b	2429c <strspn@plt+0x21584>
   24398:	ldr	r0, [pc, #-704]	; 240e0 <strspn@plt+0x213c8>
   2439c:	mov	r2, #496	; 0x1f0
   243a0:	ldr	r1, [pc, #-708]	; 240e4 <strspn@plt+0x213cc>
   243a4:	ldr	r3, [pc, #-708]	; 240e8 <strspn@plt+0x213d0>
   243a8:	add	r0, pc, r0
   243ac:	add	r1, pc, r1
   243b0:	add	r3, pc, r3
   243b4:	bl	32874 <strspn@plt+0x2fb5c>
   243b8:	b	23e5c <strspn@plt+0x21144>
   243bc:	mvn	r4, #21
   243c0:	b	23a88 <strspn@plt+0x20d70>
   243c4:	mov	r5, r0
   243c8:	b	23e84 <strspn@plt+0x2116c>
   243cc:	b	242b4 <strspn@plt+0x2159c>
   243d0:	ldr	r0, [pc, #-748]	; 240ec <strspn@plt+0x213d4>
   243d4:	movw	r2, #1214	; 0x4be
   243d8:	ldr	r1, [pc, #-752]	; 240f0 <strspn@plt+0x213d8>
   243dc:	ldr	r3, [pc, #-752]	; 240f4 <strspn@plt+0x213dc>
   243e0:	add	r0, pc, r0
   243e4:	add	r1, pc, r1
   243e8:	add	r3, pc, r3
   243ec:	bl	32874 <strspn@plt+0x2fb5c>
   243f0:	ldr	r0, [pc, #-768]	; 240f8 <strspn@plt+0x213e0>
   243f4:	movw	r2, #1213	; 0x4bd
   243f8:	ldr	r1, [pc, #-772]	; 240fc <strspn@plt+0x213e4>
   243fc:	ldr	r3, [pc, #-772]	; 24100 <strspn@plt+0x213e8>
   24400:	add	r0, pc, r0
   24404:	add	r1, pc, r1
   24408:	add	r3, pc, r3
   2440c:	bl	32874 <strspn@plt+0x2fb5c>
   24410:	mov	r4, r0
   24414:	mov	r0, r7
   24418:	bl	c75c <strspn@plt+0x9a44>
   2441c:	mov	r0, r4
   24420:	bl	2cb8 <_Unwind_Resume@plt>
   24424:	ldr	r0, [pc, #-808]	; 24104 <strspn@plt+0x213ec>
   24428:	movw	r2, #1215	; 0x4bf
   2442c:	ldr	r1, [pc, #-812]	; 24108 <strspn@plt+0x213f0>
   24430:	ldr	r3, [pc, #-812]	; 2410c <strspn@plt+0x213f4>
   24434:	add	r0, pc, r0
   24438:	add	r1, pc, r1
   2443c:	add	r3, pc, r3
   24440:	bl	32874 <strspn@plt+0x2fb5c>
   24444:	mov	r0, fp
   24448:	add	r1, sp, #72	; 0x48
   2444c:	bl	16978 <strspn@plt+0x13c60>
   24450:	cmp	r0, #0
   24454:	blt	24724 <strspn@plt+0x21a0c>
   24458:	ldr	r2, [pc, #-848]	; 24110 <strspn@plt+0x213f8>
   2445c:	mov	r1, #97	; 0x61
   24460:	ldr	r0, [sp, #72]	; 0x48
   24464:	add	r2, pc, r2
   24468:	bl	184b0 <strspn@plt+0x15798>
   2446c:	cmp	r0, #0
   24470:	blt	24724 <strspn@plt+0x21a0c>
   24474:	add	r3, sp, #80	; 0x50
   24478:	str	r3, [sp, #32]
   2447c:	ldr	r0, [sp, #76]	; 0x4c
   24480:	mvn	r2, #1
   24484:	ldr	r1, [sp, #32]
   24488:	mov	r3, #0
   2448c:	str	r2, [sp, #80]	; 0x50
   24490:	str	r3, [sp, #84]	; 0x54
   24494:	bl	30874 <strspn@plt+0x2db5c>
   24498:	subs	r7, r0, #0
   2449c:	beq	24688 <strspn@plt+0x21970>
   244a0:	ldr	ip, [sp, #72]	; 0x48
   244a4:	cmp	ip, #0
   244a8:	str	ip, [sp, #36]	; 0x24
   244ac:	bne	24548 <strspn@plt+0x21830>
   244b0:	b	24668 <strspn@plt+0x21950>
   244b4:	ldrb	r6, [r5, #25]
   244b8:	ubfx	r6, r6, #2, #1
   244bc:	cmp	r6, #0
   244c0:	bne	24654 <strspn@plt+0x2193c>
   244c4:	mov	r0, r7
   244c8:	bl	2a54 <strlen@plt>
   244cc:	cmp	r0, #65536	; 0x10000
   244d0:	bhi	245fc <strspn@plt+0x218e4>
   244d4:	add	r2, r0, #1
   244d8:	str	r2, [sp, #28]
   244dc:	mov	r0, r2
   244e0:	bl	2994 <malloc@plt>
   244e4:	ldr	r2, [sp, #28]
   244e8:	subs	r6, r0, #0
   244ec:	beq	245ec <strspn@plt+0x218d4>
   244f0:	mov	r1, r7
   244f4:	bl	27c0 <memcpy@plt>
   244f8:	ldrb	r3, [r6]
   244fc:	cmp	r3, #47	; 0x2f
   24500:	bne	24594 <strspn@plt+0x2187c>
   24504:	ldrb	r3, [r6, #1]
   24508:	cmp	r3, #0
   2450c:	bne	24594 <strspn@plt+0x2187c>
   24510:	mov	r0, r6
   24514:	bl	2778 <free@plt>
   24518:	ldrb	r3, [r5, #25]
   2451c:	tst	r3, #4
   24520:	bne	23b94 <strspn@plt+0x20e7c>
   24524:	ldr	r0, [sp, #76]	; 0x4c
   24528:	ldr	r1, [sp, #32]
   2452c:	bl	30874 <strspn@plt+0x2db5c>
   24530:	subs	r7, r0, #0
   24534:	beq	24688 <strspn@plt+0x21970>
   24538:	ldr	lr, [sp, #72]	; 0x48
   2453c:	cmp	lr, #0
   24540:	str	lr, [sp, #36]	; 0x24
   24544:	beq	24668 <strspn@plt+0x21950>
   24548:	mov	r0, #0
   2454c:	str	r8, [sp, #4]
   24550:	str	r0, [sp]
   24554:	mov	r2, r7
   24558:	mov	r0, r5
   2455c:	ldr	r1, [sp, #36]	; 0x24
   24560:	mov	r3, r7
   24564:	bl	22bec <strspn@plt+0x1fed4>
   24568:	cmp	r0, #0
   2456c:	bge	244b4 <strspn@plt+0x2179c>
   24570:	mov	r4, r0
   24574:	mov	r6, #0
   24578:	b	245f0 <strspn@plt+0x218d8>
   2457c:	ldrb	r3, [r5, #25]
   24580:	tst	r3, #4
   24584:	bne	24510 <strspn@plt+0x217f8>
   24588:	ldrb	r3, [r6]
   2458c:	cmp	r3, #47	; 0x2f
   24590:	beq	24504 <strspn@plt+0x217ec>
   24594:	mov	r0, r6
   24598:	mov	r1, #47	; 0x2f
   2459c:	bl	2bbc <strrchr@plt>
   245a0:	subs	r3, r0, #0
   245a4:	beq	24510 <strspn@plt+0x217f8>
   245a8:	subs	r2, r3, r6
   245ac:	mov	lr, #0
   245b0:	rsbs	ip, r2, #0
   245b4:	mov	r0, r5
   245b8:	adcs	ip, ip, r2
   245bc:	ldr	r1, [sp, #36]	; 0x24
   245c0:	mov	r2, r6
   245c4:	strb	lr, [r3, ip]
   245c8:	mov	ip, #1
   245cc:	mov	r3, r7
   245d0:	str	ip, [sp]
   245d4:	str	r8, [sp, #4]
   245d8:	bl	22bec <strspn@plt+0x1fed4>
   245dc:	cmp	r0, #0
   245e0:	bge	2457c <strspn@plt+0x21864>
   245e4:	mov	r4, r0
   245e8:	b	245f0 <strspn@plt+0x218d8>
   245ec:	mvn	r4, #11
   245f0:	mov	r0, r6
   245f4:	bl	2778 <free@plt>
   245f8:	b	23b94 <strspn@plt+0x20e7c>
   245fc:	ldr	r0, [pc, #-1264]	; 24114 <strspn@plt+0x213fc>
   24600:	movw	r2, #1125	; 0x465
   24604:	ldr	r1, [pc, #-1268]	; 24118 <strspn@plt+0x21400>
   24608:	ldr	r3, [pc, #-1268]	; 2411c <strspn@plt+0x21404>
   2460c:	add	r0, pc, r0
   24610:	add	r1, pc, r1
   24614:	add	r3, pc, r3
   24618:	bl	32874 <strspn@plt+0x2fb5c>
   2461c:	mov	r3, r0
   24620:	mov	r0, r6
   24624:	mov	r4, r3
   24628:	bl	2778 <free@plt>
   2462c:	ldr	r0, [sp, #76]	; 0x4c
   24630:	cmp	r0, #0
   24634:	beq	2463c <strspn@plt+0x21924>
   24638:	bl	3099c <strspn@plt+0x2dc84>
   2463c:	ldr	r0, [sp, #72]	; 0x48
   24640:	cmp	r0, #0
   24644:	beq	242b8 <strspn@plt+0x215a0>
   24648:	bl	16b80 <strspn@plt+0x13e68>
   2464c:	b	242b8 <strspn@plt+0x215a0>
   24650:	b	2461c <strspn@plt+0x21904>
   24654:	mov	r6, #0
   24658:	b	24510 <strspn@plt+0x217f8>
   2465c:	mov	r3, r0
   24660:	mov	r6, #0
   24664:	b	24620 <strspn@plt+0x21908>
   24668:	ldr	r0, [pc, #-1360]	; 24120 <strspn@plt+0x21408>
   2466c:	movw	r2, #1112	; 0x458
   24670:	ldr	r1, [pc, #-1364]	; 24124 <strspn@plt+0x2140c>
   24674:	ldr	r3, [pc, #-1364]	; 24128 <strspn@plt+0x21410>
   24678:	add	r0, pc, r0
   2467c:	add	r1, pc, r1
   24680:	add	r3, pc, r3
   24684:	bl	32874 <strspn@plt+0x2fb5c>
   24688:	ldr	r0, [sp, #72]	; 0x48
   2468c:	bl	18dcc <strspn@plt+0x160b4>
   24690:	cmp	r0, #0
   24694:	blt	24724 <strspn@plt+0x21a0c>
   24698:	mov	r0, r5
   2469c:	ldr	r1, [sp, #72]	; 0x48
   246a0:	mov	r2, #0
   246a4:	bl	98e0 <strspn@plt+0x6bc8>
   246a8:	cmp	r0, #0
   246ac:	movlt	r4, r0
   246b0:	movge	r4, #1
   246b4:	b	23b94 <strspn@plt+0x20e7c>
   246b8:	mov	r4, #0
   246bc:	mov	r0, r8
   246c0:	bl	c75c <strspn@plt+0x9a44>
   246c4:	b	23d94 <strspn@plt+0x2107c>
   246c8:	mov	r0, fp
   246cc:	mov	r2, r8
   246d0:	bl	26c24 <strspn@plt+0x23f0c>
   246d4:	mov	r4, r0
   246d8:	b	246bc <strspn@plt+0x219a4>
   246dc:	mov	r4, r0
   246e0:	ldr	r0, [sp, #76]	; 0x4c
   246e4:	cmp	r0, #0
   246e8:	beq	242c0 <strspn@plt+0x215a8>
   246ec:	bl	16b80 <strspn@plt+0x13e68>
   246f0:	b	242c0 <strspn@plt+0x215a8>
   246f4:	ldr	r1, [pc, #-1488]	; 2412c <strspn@plt+0x21414>
   246f8:	mov	r0, fp
   246fc:	ldr	r2, [pc, #-1492]	; 24130 <strspn@plt+0x21418>
   24700:	add	r1, pc, r1
   24704:	add	r2, pc, r2
   24708:	bl	25eb0 <strspn@plt+0x23198>
   2470c:	mov	r4, r0
   24710:	b	23438 <strspn@plt+0x20720>
   24714:	mov	r4, r0
   24718:	mov	r0, r8
   2471c:	bl	c75c <strspn@plt+0x9a44>
   24720:	b	246e0 <strspn@plt+0x219c8>
   24724:	mov	r4, r0
   24728:	b	23b94 <strspn@plt+0x20e7c>
   2472c:	b	2465c <strspn@plt+0x21944>
   24730:	ldr	r0, [sp, #76]	; 0x4c
   24734:	bl	18dcc <strspn@plt+0x160b4>
   24738:	cmp	r0, #0
   2473c:	blt	23d90 <strspn@plt+0x21078>
   24740:	mov	r0, r5
   24744:	ldr	r1, [sp, #76]	; 0x4c
   24748:	mov	r2, #0
   2474c:	bl	98e0 <strspn@plt+0x6bc8>
   24750:	b	23d84 <strspn@plt+0x2106c>
   24754:	mov	r4, r0
   24758:	b	2462c <strspn@plt+0x21914>
   2475c:	mov	r4, r0
   24760:	b	2463c <strspn@plt+0x21924>
   24764:	ldr	r3, [sp, #72]	; 0x48
   24768:	mov	r4, r0
   2476c:	cmp	r3, #0
   24770:	beq	242b8 <strspn@plt+0x215a0>
   24774:	mov	r0, r3
   24778:	bl	16b80 <strspn@plt+0x13e68>
   2477c:	b	242b8 <strspn@plt+0x215a0>
   24780:	ldr	r0, [pc, #-1620]	; 24134 <strspn@plt+0x2141c>
   24784:	mov	r2, #88	; 0x58
   24788:	ldr	r1, [pc, #-1624]	; 24138 <strspn@plt+0x21420>
   2478c:	add	r8, sp, #92	; 0x5c
   24790:	ldr	r3, [pc, #-1628]	; 2413c <strspn@plt+0x21424>
   24794:	add	r0, pc, r0
   24798:	add	r1, pc, r1
   2479c:	add	r3, pc, r3
   247a0:	bl	32874 <strspn@plt+0x2fb5c>
   247a4:	b	23e5c <strspn@plt+0x21144>
   247a8:	b	23e5c <strspn@plt+0x21144>
   247ac:	b	23e5c <strspn@plt+0x21144>
   247b0:	mov	r0, r5
   247b4:	ldr	r1, [sp, #44]	; 0x2c
   247b8:	ldr	r2, [fp, #16]
   247bc:	mov	r3, sl
   247c0:	bl	21e48 <strspn@plt+0x1f130>
   247c4:	subs	r4, r0, #0
   247c8:	ble	23f3c <strspn@plt+0x21224>
   247cc:	ldrb	r3, [r5, #25]
   247d0:	tst	r3, #4
   247d4:	bne	23f38 <strspn@plt+0x21220>
   247d8:	b	23fac <strspn@plt+0x21294>
   247dc:	bl	2d28 <strspn@plt+0x10>
   247e0:	ldr	r0, [pc, #-1704]	; 24140 <strspn@plt+0x21428>
   247e4:	movw	r2, #494	; 0x1ee
   247e8:	ldr	r1, [pc, #-1708]	; 24144 <strspn@plt+0x2142c>
   247ec:	ldr	r3, [pc, #-1708]	; 24148 <strspn@plt+0x21430>
   247f0:	add	r0, pc, r0
   247f4:	add	r1, pc, r1
   247f8:	add	r3, pc, r3
   247fc:	bl	32874 <strspn@plt+0x2fb5c>
   24800:	ldr	r0, [pc, #-1724]	; 2414c <strspn@plt+0x21434>
   24804:	movw	r2, #493	; 0x1ed
   24808:	ldr	r1, [pc, #-1728]	; 24150 <strspn@plt+0x21438>
   2480c:	ldr	r3, [pc, #-1728]	; 24154 <strspn@plt+0x2143c>
   24810:	add	r0, pc, r0
   24814:	add	r1, pc, r1
   24818:	add	r3, pc, r3
   2481c:	bl	32874 <strspn@plt+0x2fb5c>
   24820:	ldr	r0, [pc, #-1744]	; 24158 <strspn@plt+0x21440>
   24824:	movw	r2, #495	; 0x1ef
   24828:	ldr	r1, [pc, #-1748]	; 2415c <strspn@plt+0x21444>
   2482c:	ldr	r3, [pc, #-1748]	; 24160 <strspn@plt+0x21448>
   24830:	add	r0, pc, r0
   24834:	add	r1, pc, r1
   24838:	add	r3, pc, r3
   2483c:	bl	32874 <strspn@plt+0x2fb5c>
   24840:	mvn	r1, #11
   24844:	b	23ab8 <strspn@plt+0x20da0>
   24848:	ldr	r0, [pc, #-1772]	; 24164 <strspn@plt+0x2144c>
   2484c:	movw	r2, #1212	; 0x4bc
   24850:	ldr	r1, [pc, #-1776]	; 24168 <strspn@plt+0x21450>
   24854:	ldr	r3, [pc, #-1776]	; 2416c <strspn@plt+0x21454>
   24858:	add	r0, pc, r0
   2485c:	add	r1, pc, r1
   24860:	add	r3, pc, r3
   24864:	bl	32874 <strspn@plt+0x2fb5c>
   24868:	ldr	r4, [sp, #76]	; 0x4c
   2486c:	b	2400c <strspn@plt+0x212f4>
   24870:	b	242b4 <strspn@plt+0x2159c>
   24874:	b	23e5c <strspn@plt+0x21144>
   24878:	ldr	r3, [pc, #848]	; 24bd0 <strspn@plt+0x21eb8>
   2487c:	mov	r2, #0
   24880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24884:	subs	r6, r0, #0
   24888:	ldr	r0, [pc, #836]	; 24bd4 <strspn@plt+0x21ebc>
   2488c:	add	r3, pc, r3
   24890:	sub	sp, sp, #20
   24894:	mov	r7, r1
   24898:	ldr	r8, [r3, r0]
   2489c:	strb	r2, [sp, #11]
   248a0:	ldr	r3, [r8]
   248a4:	str	r3, [sp, #12]
   248a8:	beq	24b30 <strspn@plt+0x21e18>
   248ac:	cmp	r1, #0
   248b0:	beq	24af8 <strspn@plt+0x21de0>
   248b4:	mov	r3, #968	; 0x3c8
   248b8:	mov	r4, #8
   248bc:	ldrd	sl, [r6, r3]
   248c0:	mov	r5, #0
   248c4:	and	r4, r4, sl
   248c8:	and	r5, r5, fp
   248cc:	orrs	r3, r4, r5
   248d0:	bne	248e4 <strspn@plt+0x21bcc>
   248d4:	ldr	r3, [r1, #244]	; 0xf4
   248d8:	ldrb	r3, [r3, #1]
   248dc:	cmp	r3, #1
   248e0:	beq	24910 <strspn@plt+0x21bf8>
   248e4:	mov	r4, r2
   248e8:	mov	r5, r2
   248ec:	mov	r0, r4
   248f0:	bl	2778 <free@plt>
   248f4:	ldr	r2, [sp, #12]
   248f8:	ldr	r3, [r8]
   248fc:	mov	r0, r5
   24900:	cmp	r2, r3
   24904:	bne	24b54 <strspn@plt+0x21e3c>
   24908:	add	sp, sp, #20
   2490c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24910:	ldr	r0, [r6, #136]	; 0x88
   24914:	bl	30e94 <strspn@plt+0x2e17c>
   24918:	cmp	r0, #0
   2491c:	beq	24a40 <strspn@plt+0x21d28>
   24920:	ldrb	r3, [r6, #24]
   24924:	tst	r3, #4
   24928:	beq	24938 <strspn@plt+0x21c20>
   2492c:	ldr	r4, [r7, #28]
   24930:	cmp	r4, #0
   24934:	beq	24a4c <strspn@plt+0x21d34>
   24938:	ldr	r4, [r7, #16]
   2493c:	cmp	r4, #0
   24940:	beq	24ba8 <strspn@plt+0x21e90>
   24944:	ldr	r5, [r7, #24]
   24948:	cmp	r5, #0
   2494c:	beq	24b88 <strspn@plt+0x21e70>
   24950:	mov	r0, r4
   24954:	bl	2a54 <strlen@plt>
   24958:	cmp	r0, #65536	; 0x10000
   2495c:	bhi	24b5c <strspn@plt+0x21e44>
   24960:	add	r0, r0, #1
   24964:	bl	2994 <malloc@plt>
   24968:	subs	r4, r0, #0
   2496c:	beq	24ac8 <strspn@plt+0x21db0>
   24970:	add	r5, sp, #11
   24974:	mov	r9, #0
   24978:	b	24994 <strspn@plt+0x21c7c>
   2497c:	ldrb	r3, [r4, #1]
   24980:	cmp	r3, #0
   24984:	bne	249e8 <strspn@plt+0x21cd0>
   24988:	ldrb	r3, [r6, #25]
   2498c:	tst	r3, #4
   24990:	beq	24a54 <strspn@plt+0x21d3c>
   24994:	ldrb	r2, [r6, #25]
   24998:	mov	r0, r6
   2499c:	mov	r1, r7
   249a0:	mov	r3, #0
   249a4:	bfc	r2, #2, #1
   249a8:	strb	r2, [r6, #25]
   249ac:	ldr	r2, [r7, #16]
   249b0:	str	r5, [sp]
   249b4:	bl	23114 <strspn@plt+0x203fc>
   249b8:	cmp	r0, #0
   249bc:	bne	24a38 <strspn@plt+0x21d20>
   249c0:	mov	r0, r4
   249c4:	ldr	r1, [r7, #16]
   249c8:	bl	2928 <strcpy@plt>
   249cc:	ldrb	r3, [r4]
   249d0:	cmp	r3, #47	; 0x2f
   249d4:	bne	249e8 <strspn@plt+0x21cd0>
   249d8:	b	2497c <strspn@plt+0x21c64>
   249dc:	ldrb	r3, [r4]
   249e0:	cmp	r3, #47	; 0x2f
   249e4:	beq	2497c <strspn@plt+0x21c64>
   249e8:	mov	r0, r4
   249ec:	mov	r1, #47	; 0x2f
   249f0:	bl	2bbc <strrchr@plt>
   249f4:	cmp	r0, #0
   249f8:	beq	24988 <strspn@plt+0x21c70>
   249fc:	subs	r2, r0, r4
   24a00:	rsbs	r3, r2, #0
   24a04:	adcs	r3, r3, r2
   24a08:	strb	r9, [r0, r3]
   24a0c:	ldrb	r3, [r6, #25]
   24a10:	tst	r3, #4
   24a14:	bne	24994 <strspn@plt+0x21c7c>
   24a18:	str	r5, [sp]
   24a1c:	mov	r0, r6
   24a20:	mov	r1, r7
   24a24:	mov	r2, r4
   24a28:	mov	r3, #1
   24a2c:	bl	23114 <strspn@plt+0x203fc>
   24a30:	cmp	r0, #0
   24a34:	beq	249dc <strspn@plt+0x21cc4>
   24a38:	mov	r5, r0
   24a3c:	b	248ec <strspn@plt+0x21bd4>
   24a40:	mov	r4, r0
   24a44:	mov	r5, r0
   24a48:	b	248ec <strspn@plt+0x21bd4>
   24a4c:	mov	r5, r4
   24a50:	b	248ec <strspn@plt+0x21bd4>
   24a54:	ldrb	r5, [sp, #11]
   24a58:	cmp	r5, #0
   24a5c:	beq	248ec <strspn@plt+0x21bd4>
   24a60:	ldr	r1, [pc, #368]	; 24bd8 <strspn@plt+0x21ec0>
   24a64:	mov	r0, r7
   24a68:	ldr	r2, [pc, #364]	; 24bdc <strspn@plt+0x21ec4>
   24a6c:	add	r1, pc, r1
   24a70:	add	r2, pc, r2
   24a74:	bl	17004 <strspn@plt+0x142ec>
   24a78:	cmp	r0, #0
   24a7c:	bne	24aa0 <strspn@plt+0x21d88>
   24a80:	ldr	r1, [pc, #344]	; 24be0 <strspn@plt+0x21ec8>
   24a84:	mov	r0, r7
   24a88:	ldr	r2, [pc, #340]	; 24be4 <strspn@plt+0x21ecc>
   24a8c:	add	r1, pc, r1
   24a90:	add	r2, pc, r2
   24a94:	bl	17004 <strspn@plt+0x142ec>
   24a98:	cmp	r0, #0
   24a9c:	beq	24ad0 <strspn@plt+0x21db8>
   24aa0:	ldr	r1, [pc, #320]	; 24be8 <strspn@plt+0x21ed0>
   24aa4:	mov	r0, r7
   24aa8:	ldr	r2, [pc, #316]	; 24bec <strspn@plt+0x21ed4>
   24aac:	add	r1, pc, r1
   24ab0:	add	r2, pc, r2
   24ab4:	bl	25eb0 <strspn@plt+0x23198>
   24ab8:	cmp	r0, #0
   24abc:	movlt	r5, r0
   24ac0:	movge	r5, #1
   24ac4:	b	248ec <strspn@plt+0x21bd4>
   24ac8:	mvn	r5, #11
   24acc:	b	248ec <strspn@plt+0x21bd4>
   24ad0:	ldr	ip, [r7, #20]
   24ad4:	mov	r0, r7
   24ad8:	ldr	r1, [pc, #272]	; 24bf0 <strspn@plt+0x21ed8>
   24adc:	ldr	r2, [pc, #272]	; 24bf4 <strspn@plt+0x21edc>
   24ae0:	ldr	r3, [r7, #24]
   24ae4:	add	r1, pc, r1
   24ae8:	add	r2, pc, r2
   24aec:	str	ip, [sp]
   24af0:	bl	25eb0 <strspn@plt+0x23198>
   24af4:	b	24ab8 <strspn@plt+0x21da0>
   24af8:	ldr	r0, [pc, #248]	; 24bf8 <strspn@plt+0x21ee0>
   24afc:	movw	r2, #1331	; 0x533
   24b00:	ldr	r1, [pc, #244]	; 24bfc <strspn@plt+0x21ee4>
   24b04:	ldr	r3, [pc, #244]	; 24c00 <strspn@plt+0x21ee8>
   24b08:	add	r0, pc, r0
   24b0c:	add	r1, pc, r1
   24b10:	add	r3, pc, r3
   24b14:	bl	32874 <strspn@plt+0x2fb5c>
   24b18:	mov	r8, r0
   24b1c:	mov	r4, #0
   24b20:	mov	r0, r4
   24b24:	bl	2778 <free@plt>
   24b28:	mov	r0, r8
   24b2c:	bl	2cb8 <_Unwind_Resume@plt>
   24b30:	ldr	r0, [pc, #204]	; 24c04 <strspn@plt+0x21eec>
   24b34:	movw	r2, #1330	; 0x532
   24b38:	ldr	r1, [pc, #200]	; 24c08 <strspn@plt+0x21ef0>
   24b3c:	ldr	r3, [pc, #200]	; 24c0c <strspn@plt+0x21ef4>
   24b40:	add	r0, pc, r0
   24b44:	add	r1, pc, r1
   24b48:	add	r3, pc, r3
   24b4c:	bl	32874 <strspn@plt+0x2fb5c>
   24b50:	b	24b18 <strspn@plt+0x21e00>
   24b54:	bl	2838 <__stack_chk_fail@plt>
   24b58:	b	24b18 <strspn@plt+0x21e00>
   24b5c:	ldr	r0, [pc, #172]	; 24c10 <strspn@plt+0x21ef8>
   24b60:	movw	r2, #1350	; 0x546
   24b64:	ldr	r1, [pc, #168]	; 24c14 <strspn@plt+0x21efc>
   24b68:	ldr	r3, [pc, #168]	; 24c18 <strspn@plt+0x21f00>
   24b6c:	add	r0, pc, r0
   24b70:	add	r1, pc, r1
   24b74:	add	r3, pc, r3
   24b78:	bl	32874 <strspn@plt+0x2fb5c>
   24b7c:	mov	r8, r0
   24b80:	b	24b20 <strspn@plt+0x21e08>
   24b84:	b	24b18 <strspn@plt+0x21e00>
   24b88:	ldr	r0, [pc, #140]	; 24c1c <strspn@plt+0x21f04>
   24b8c:	movw	r2, #1347	; 0x543
   24b90:	ldr	r1, [pc, #136]	; 24c20 <strspn@plt+0x21f08>
   24b94:	ldr	r3, [pc, #136]	; 24c24 <strspn@plt+0x21f0c>
   24b98:	add	r0, pc, r0
   24b9c:	add	r1, pc, r1
   24ba0:	add	r3, pc, r3
   24ba4:	bl	32874 <strspn@plt+0x2fb5c>
   24ba8:	ldr	r0, [pc, #120]	; 24c28 <strspn@plt+0x21f10>
   24bac:	movw	r2, #1346	; 0x542
   24bb0:	ldr	r1, [pc, #116]	; 24c2c <strspn@plt+0x21f14>
   24bb4:	ldr	r3, [pc, #116]	; 24c30 <strspn@plt+0x21f18>
   24bb8:	add	r0, pc, r0
   24bbc:	add	r1, pc, r1
   24bc0:	add	r3, pc, r3
   24bc4:	bl	32874 <strspn@plt+0x2fb5c>
   24bc8:	b	24b18 <strspn@plt+0x21e00>
   24bcc:	b	24b7c <strspn@plt+0x21e64>
   24bd0:	andeq	r0, r3, r8, ror #9
   24bd4:	andeq	r0, r0, r8, asr #4
   24bd8:	strdeq	r6, [r1], -ip
   24bdc:	andeq	r6, r1, r8, lsr r6
   24be0:	ldrdeq	r6, [r1], -ip
   24be4:	andeq	r6, r1, ip, lsr r6
   24be8:	andeq	r3, r1, r4, ror #11
   24bec:	strdeq	r6, [r1], -ip
   24bf0:	andeq	r2, r1, r0, ror #7
   24bf4:	andeq	r6, r1, r8, ror #11
   24bf8:	andeq	r9, r1, r8, asr r4
   24bfc:	andeq	r6, r1, r0, ror r1
   24c00:	andeq	r6, r1, r4, asr r0
   24c04:	andeq	r4, r1, ip, lsr #11
   24c08:	andeq	r6, r1, r8, lsr r1
   24c0c:	andeq	r6, r1, ip, lsl r0
   24c10:	andeq	r6, r1, r0, lsl #10
   24c14:	andeq	r6, r1, ip, lsl #2
   24c18:	strdeq	r5, [r1], -r0
   24c1c:	andeq	r6, r1, r4, lsl #10
   24c20:	andeq	r6, r1, r0, ror #1
   24c24:	andeq	r5, r1, r4, asr #31
   24c28:	ldrdeq	r6, [r1], -ip
   24c2c:	andeq	r6, r1, r0, asr #1
   24c30:	andeq	r5, r1, r4, lsr #31
   24c34:	push	{r3, r4, r5, lr}
   24c38:	subs	r5, r0, #0
   24c3c:	mov	r4, r1
   24c40:	beq	24cf8 <strspn@plt+0x21fe0>
   24c44:	cmp	r1, #0
   24c48:	popeq	{r3, r4, r5, pc}
   24c4c:	ldr	r3, [r1, #8]
   24c50:	cmp	r3, #0
   24c54:	popne	{r3, r4, r5, pc}
   24c58:	ldr	r3, [r1, #20]
   24c5c:	cmp	r3, #0
   24c60:	popne	{r3, r4, r5, pc}
   24c64:	ldr	r3, [r1, #24]
   24c68:	cmp	r3, #0
   24c6c:	popne	{r3, r4, r5, pc}
   24c70:	ldr	r3, [r1, #28]
   24c74:	cmp	r3, #0
   24c78:	popne	{r3, r4, r5, pc}
   24c7c:	ldr	r3, [r1, #32]
   24c80:	cmp	r3, #0
   24c84:	popne	{r3, r4, r5, pc}
   24c88:	ldr	r0, [r5, #136]	; 0x88
   24c8c:	ldr	r1, [r1]
   24c90:	bl	30c28 <strspn@plt+0x2df10>
   24c94:	cmp	r4, r0
   24c98:	bne	24d18 <strspn@plt+0x22000>
   24c9c:	ldr	r3, [r4, #4]
   24ca0:	cmp	r3, #0
   24ca4:	beq	24cd8 <strspn@plt+0x21fc0>
   24ca8:	ldr	r2, [r4, #12]
   24cac:	cmp	r2, #0
   24cb0:	ldrne	r1, [r4, #16]
   24cb4:	strne	r1, [r2, #16]
   24cb8:	ldr	r2, [r4, #16]
   24cbc:	cmp	r2, #0
   24cc0:	beq	24d38 <strspn@plt+0x22020>
   24cc4:	ldr	r3, [r4, #12]
   24cc8:	str	r3, [r2, #12]
   24ccc:	mov	r3, #0
   24cd0:	str	r3, [r4, #16]
   24cd4:	str	r3, [r4, #12]
   24cd8:	ldr	r0, [r4]
   24cdc:	bl	2778 <free@plt>
   24ce0:	mov	r0, r5
   24ce4:	ldr	r1, [r4, #4]
   24ce8:	bl	24c34 <strspn@plt+0x21f1c>
   24cec:	mov	r0, r4
   24cf0:	pop	{r3, r4, r5, lr}
   24cf4:	b	2778 <free@plt>
   24cf8:	ldr	r0, [pc, #108]	; 24d6c <strspn@plt+0x22054>
   24cfc:	movw	r2, #1454	; 0x5ae
   24d00:	ldr	r1, [pc, #104]	; 24d70 <strspn@plt+0x22058>
   24d04:	ldr	r3, [pc, #104]	; 24d74 <strspn@plt+0x2205c>
   24d08:	add	r0, pc, r0
   24d0c:	add	r1, pc, r1
   24d10:	add	r3, pc, r3
   24d14:	bl	32874 <strspn@plt+0x2fb5c>
   24d18:	ldr	r0, [pc, #88]	; 24d78 <strspn@plt+0x22060>
   24d1c:	movw	r2, #1466	; 0x5ba
   24d20:	ldr	r1, [pc, #84]	; 24d7c <strspn@plt+0x22064>
   24d24:	ldr	r3, [pc, #84]	; 24d80 <strspn@plt+0x22068>
   24d28:	add	r0, pc, r0
   24d2c:	add	r1, pc, r1
   24d30:	add	r3, pc, r3
   24d34:	bl	32874 <strspn@plt+0x2fb5c>
   24d38:	ldr	r2, [r3, #8]
   24d3c:	cmp	r4, r2
   24d40:	ldreq	r2, [r4, #12]
   24d44:	streq	r2, [r3, #8]
   24d48:	beq	24ccc <strspn@plt+0x21fb4>
   24d4c:	ldr	r0, [pc, #48]	; 24d84 <strspn@plt+0x2206c>
   24d50:	movw	r2, #1469	; 0x5bd
   24d54:	ldr	r1, [pc, #44]	; 24d88 <strspn@plt+0x22070>
   24d58:	ldr	r3, [pc, #44]	; 24d8c <strspn@plt+0x22074>
   24d5c:	add	r0, pc, r0
   24d60:	add	r1, pc, r1
   24d64:	add	r3, pc, r3
   24d68:	bl	32874 <strspn@plt+0x2fb5c>
   24d6c:	andeq	r1, r1, ip, lsl #22
   24d70:	andeq	r5, r1, r0, ror pc
   24d74:			; <UNDEFINED> instruction: 0x00015ebc
   24d78:	ldrdeq	r6, [r1], -r0
   24d7c:	andeq	r5, r1, r0, asr pc
   24d80:	muleq	r1, ip, lr
   24d84:	andeq	r6, r1, r4, asr #7
   24d88:	andeq	r5, r1, ip, lsl pc
   24d8c:	andeq	r5, r1, r8, ror #28
   24d90:	ldr	r3, [pc, #696]	; 25050 <strspn@plt+0x22338>
   24d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d98:	add	fp, sp, #32
   24d9c:	ldr	r1, [pc, #688]	; 25054 <strspn@plt+0x2233c>
   24da0:	sub	sp, sp, #12
   24da4:	add	r3, pc, r3
   24da8:	mov	r4, r0
   24dac:	ldr	r7, [r3, r1]
   24db0:	ldrb	r2, [r0]
   24db4:	ldr	r3, [r7]
   24db8:	cmp	r2, #0
   24dbc:	str	r3, [fp, #-40]	; 0xffffffd8
   24dc0:	beq	25044 <strspn@plt+0x2232c>
   24dc4:	sub	r6, fp, #44	; 0x2c
   24dc8:	mov	r5, #1
   24dcc:	mov	r8, #0
   24dd0:	mov	r0, r4
   24dd4:	mov	r1, r6
   24dd8:	bl	207e0 <strspn@plt+0x1dac8>
   24ddc:	cmp	r0, #0
   24de0:	blt	24f70 <strspn@plt+0x22258>
   24de4:	ldrb	r3, [r4]
   24de8:	sub	r3, r3, #40	; 0x28
   24dec:	cmp	r3, #83	; 0x53
   24df0:	addls	pc, pc, r3, lsl #2
   24df4:	b	25024 <strspn@plt+0x2230c>
   24df8:	b	2500c <strspn@plt+0x222f4>
   24dfc:	b	25024 <strspn@plt+0x2230c>
   24e00:	b	25024 <strspn@plt+0x2230c>
   24e04:	b	25024 <strspn@plt+0x2230c>
   24e08:	b	25024 <strspn@plt+0x2230c>
   24e0c:	b	25024 <strspn@plt+0x2230c>
   24e10:	b	25024 <strspn@plt+0x2230c>
   24e14:	b	25024 <strspn@plt+0x2230c>
   24e18:	b	25024 <strspn@plt+0x2230c>
   24e1c:	b	25024 <strspn@plt+0x2230c>
   24e20:	b	25024 <strspn@plt+0x2230c>
   24e24:	b	25024 <strspn@plt+0x2230c>
   24e28:	b	25024 <strspn@plt+0x2230c>
   24e2c:	b	25024 <strspn@plt+0x2230c>
   24e30:	b	25024 <strspn@plt+0x2230c>
   24e34:	b	25024 <strspn@plt+0x2230c>
   24e38:	b	25024 <strspn@plt+0x2230c>
   24e3c:	b	25024 <strspn@plt+0x2230c>
   24e40:	b	25024 <strspn@plt+0x2230c>
   24e44:	b	25024 <strspn@plt+0x2230c>
   24e48:	b	25024 <strspn@plt+0x2230c>
   24e4c:	b	25024 <strspn@plt+0x2230c>
   24e50:	b	25024 <strspn@plt+0x2230c>
   24e54:	b	25024 <strspn@plt+0x2230c>
   24e58:	b	25024 <strspn@plt+0x2230c>
   24e5c:	b	25024 <strspn@plt+0x2230c>
   24e60:	b	25024 <strspn@plt+0x2230c>
   24e64:	b	25024 <strspn@plt+0x2230c>
   24e68:	b	25024 <strspn@plt+0x2230c>
   24e6c:	b	25024 <strspn@plt+0x2230c>
   24e70:	b	25024 <strspn@plt+0x2230c>
   24e74:	b	25024 <strspn@plt+0x2230c>
   24e78:	b	25024 <strspn@plt+0x2230c>
   24e7c:	b	25024 <strspn@plt+0x2230c>
   24e80:	b	25024 <strspn@plt+0x2230c>
   24e84:	b	25024 <strspn@plt+0x2230c>
   24e88:	b	25024 <strspn@plt+0x2230c>
   24e8c:	b	25024 <strspn@plt+0x2230c>
   24e90:	b	25024 <strspn@plt+0x2230c>
   24e94:	b	25024 <strspn@plt+0x2230c>
   24e98:	b	25024 <strspn@plt+0x2230c>
   24e9c:	b	25024 <strspn@plt+0x2230c>
   24ea0:	b	25024 <strspn@plt+0x2230c>
   24ea4:	b	25024 <strspn@plt+0x2230c>
   24ea8:	b	25024 <strspn@plt+0x2230c>
   24eac:	b	25024 <strspn@plt+0x2230c>
   24eb0:	b	25024 <strspn@plt+0x2230c>
   24eb4:	b	25024 <strspn@plt+0x2230c>
   24eb8:	b	25024 <strspn@plt+0x2230c>
   24ebc:	b	25024 <strspn@plt+0x2230c>
   24ec0:	b	25024 <strspn@plt+0x2230c>
   24ec4:	b	25024 <strspn@plt+0x2230c>
   24ec8:	b	25024 <strspn@plt+0x2230c>
   24ecc:	b	25024 <strspn@plt+0x2230c>
   24ed0:	b	25024 <strspn@plt+0x2230c>
   24ed4:	b	25024 <strspn@plt+0x2230c>
   24ed8:	b	25024 <strspn@plt+0x2230c>
   24edc:	b	24fa0 <strspn@plt+0x22288>
   24ee0:	b	24f98 <strspn@plt+0x22280>
   24ee4:	b	25024 <strspn@plt+0x2230c>
   24ee8:	b	24f90 <strspn@plt+0x22278>
   24eec:	b	25024 <strspn@plt+0x2230c>
   24ef0:	b	25024 <strspn@plt+0x2230c>
   24ef4:	b	24f98 <strspn@plt+0x22280>
   24ef8:	b	24f88 <strspn@plt+0x22270>
   24efc:	b	24f88 <strspn@plt+0x22270>
   24f00:	b	25024 <strspn@plt+0x2230c>
   24f04:	b	25024 <strspn@plt+0x2230c>
   24f08:	b	25024 <strspn@plt+0x2230c>
   24f0c:	b	25024 <strspn@plt+0x2230c>
   24f10:	b	24f48 <strspn@plt+0x22230>
   24f14:	b	24f98 <strspn@plt+0x22280>
   24f18:	b	25024 <strspn@plt+0x2230c>
   24f1c:	b	24f48 <strspn@plt+0x22230>
   24f20:	b	25024 <strspn@plt+0x2230c>
   24f24:	b	24f98 <strspn@plt+0x22280>
   24f28:	b	24f90 <strspn@plt+0x22278>
   24f2c:	b	24f88 <strspn@plt+0x22270>
   24f30:	b	24f90 <strspn@plt+0x22278>
   24f34:	b	25024 <strspn@plt+0x2230c>
   24f38:	b	24f90 <strspn@plt+0x22278>
   24f3c:	b	24f98 <strspn@plt+0x22280>
   24f40:	b	25024 <strspn@plt+0x2230c>
   24f44:	b	2500c <strspn@plt+0x222f4>
   24f48:	mov	r0, #2
   24f4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24f50:	cmp	r5, r0
   24f54:	movcc	r5, r0
   24f58:	ldrb	r3, [r4, r3]!
   24f5c:	cmp	r3, #0
   24f60:	beq	24f6c <strspn@plt+0x22254>
   24f64:	cmp	r5, #8
   24f68:	bne	24dd0 <strspn@plt+0x220b8>
   24f6c:	mov	r0, r5
   24f70:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24f74:	ldr	r3, [r7]
   24f78:	cmp	r2, r3
   24f7c:	bne	2504c <strspn@plt+0x22334>
   24f80:	sub	sp, fp, #32
   24f84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f88:	mov	r0, #4
   24f8c:	b	24f4c <strspn@plt+0x22234>
   24f90:	mov	r0, #8
   24f94:	b	24f4c <strspn@plt+0x22234>
   24f98:	mov	r0, #1
   24f9c:	b	24f4c <strspn@plt+0x22234>
   24fa0:	ldr	r9, [fp, #-44]	; 0xffffffd4
   24fa4:	add	r1, r4, #1
   24fa8:	mov	sl, sp
   24fac:	add	r3, r9, #7
   24fb0:	sub	r9, r9, #1
   24fb4:	bic	r3, r3, #7
   24fb8:	mov	r2, r9
   24fbc:	sub	sp, sp, r3
   24fc0:	mov	r0, sp
   24fc4:	bl	27c0 <memcpy@plt>
   24fc8:	strb	r8, [sp, r9]
   24fcc:	mov	r0, sp
   24fd0:	bl	24d90 <strspn@plt+0x22078>
   24fd4:	mov	sp, sl
   24fd8:	cmp	r0, #0
   24fdc:	blt	24f70 <strspn@plt+0x22258>
   24fe0:	sub	r3, r0, #1
   24fe4:	cmp	r3, #7
   24fe8:	bls	24f4c <strspn@plt+0x22234>
   24fec:	ldr	r0, [pc, #100]	; 25058 <strspn@plt+0x22340>
   24ff0:	mov	r2, #183	; 0xb7
   24ff4:	ldr	r1, [pc, #96]	; 2505c <strspn@plt+0x22344>
   24ff8:	ldr	r3, [pc, #96]	; 25060 <strspn@plt+0x22348>
   24ffc:	add	r0, pc, r0
   25000:	add	r1, pc, r1
   25004:	add	r3, pc, r3
   25008:	bl	32874 <strspn@plt+0x2fb5c>
   2500c:	ldr	r9, [fp, #-44]	; 0xffffffd4
   25010:	mov	sl, sp
   25014:	add	r1, r4, #1
   25018:	add	r3, r9, #6
   2501c:	sub	r9, r9, #2
   25020:	b	24fb4 <strspn@plt+0x2229c>
   25024:	ldr	r0, [pc, #56]	; 25064 <strspn@plt+0x2234c>
   25028:	mov	r2, #177	; 0xb1
   2502c:	ldr	r1, [pc, #52]	; 25068 <strspn@plt+0x22350>
   25030:	ldr	r3, [pc, #52]	; 2506c <strspn@plt+0x22354>
   25034:	add	r0, pc, r0
   25038:	add	r1, pc, r1
   2503c:	add	r3, pc, r3
   25040:	bl	32b0c <strspn@plt+0x2fdf4>
   25044:	mov	r0, #1
   25048:	b	24f70 <strspn@plt+0x22258>
   2504c:	bl	2838 <__stack_chk_fail@plt>
   25050:	ldrdeq	pc, [r2], -r0
   25054:	andeq	r0, r0, r8, asr #4
   25058:	andeq	r6, r1, r4, ror r3
   2505c:	andeq	r6, r1, r8, asr #6
   25060:			; <UNDEFINED> instruction: 0x000162bc
   25064:	strdeq	r6, [r1], -ip
   25068:	andeq	r6, r1, r0, lsl r3
   2506c:	andeq	r6, r1, r4, lsl #5
   25070:	ldr	r3, [pc, #748]	; 25364 <strspn@plt+0x2264c>
   25074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25078:	add	fp, sp, #32
   2507c:	ldr	r2, [pc, #740]	; 25368 <strspn@plt+0x22650>
   25080:	sub	sp, sp, #20
   25084:	add	r3, pc, r3
   25088:	mov	r9, r0
   2508c:	ldr	r2, [r3, r2]
   25090:	ldrb	r6, [r0]
   25094:	ldr	r3, [r2]
   25098:	cmp	r6, #0
   2509c:	str	r2, [fp, #-48]	; 0xffffffd0
   250a0:	str	r3, [fp, #-40]	; 0xffffffd8
   250a4:	beq	252d0 <strspn@plt+0x225b8>
   250a8:	mov	r6, #0
   250ac:	sub	r8, fp, #44	; 0x2c
   250b0:	mov	r7, r6
   250b4:	mov	r4, r0
   250b8:	mov	r0, r4
   250bc:	mov	r1, r8
   250c0:	bl	207e0 <strspn@plt+0x1dac8>
   250c4:	cmp	r0, #0
   250c8:	blt	252ec <strspn@plt+0x225d4>
   250cc:	ldr	r5, [fp, #-44]	; 0xffffffd4
   250d0:	mov	sl, sp
   250d4:	mov	r1, r4
   250d8:	add	r0, r5, #8
   250dc:	bic	r0, r0, #7
   250e0:	mov	r2, r5
   250e4:	sub	sp, sp, r0
   250e8:	mov	r0, sp
   250ec:	bl	27c0 <memcpy@plt>
   250f0:	strb	r7, [sp, r5]
   250f4:	mov	r0, sp
   250f8:	bl	24d90 <strspn@plt+0x22078>
   250fc:	cmp	r0, #0
   25100:	blt	25350 <strspn@plt+0x22638>
   25104:	ldrb	r2, [r4]
   25108:	sub	r6, r6, #1
   2510c:	add	r6, r6, r0
   25110:	rsb	r0, r0, #0
   25114:	sub	r2, r2, #40	; 0x28
   25118:	and	r6, r0, r6
   2511c:	mov	sp, sl
   25120:	cmp	r2, #83	; 0x53
   25124:	addls	pc, pc, r2, lsl #2
   25128:	b	25330 <strspn@plt+0x22618>
   2512c:	b	2527c <strspn@plt+0x22564>
   25130:	b	25330 <strspn@plt+0x22618>
   25134:	b	25330 <strspn@plt+0x22618>
   25138:	b	25330 <strspn@plt+0x22618>
   2513c:	b	25330 <strspn@plt+0x22618>
   25140:	b	25330 <strspn@plt+0x22618>
   25144:	b	25330 <strspn@plt+0x22618>
   25148:	b	25330 <strspn@plt+0x22618>
   2514c:	b	25330 <strspn@plt+0x22618>
   25150:	b	25330 <strspn@plt+0x22618>
   25154:	b	25330 <strspn@plt+0x22618>
   25158:	b	25330 <strspn@plt+0x22618>
   2515c:	b	25330 <strspn@plt+0x22618>
   25160:	b	25330 <strspn@plt+0x22618>
   25164:	b	25330 <strspn@plt+0x22618>
   25168:	b	25330 <strspn@plt+0x22618>
   2516c:	b	25330 <strspn@plt+0x22618>
   25170:	b	25330 <strspn@plt+0x22618>
   25174:	b	25330 <strspn@plt+0x22618>
   25178:	b	25330 <strspn@plt+0x22618>
   2517c:	b	25330 <strspn@plt+0x22618>
   25180:	b	25330 <strspn@plt+0x22618>
   25184:	b	25330 <strspn@plt+0x22618>
   25188:	b	25330 <strspn@plt+0x22618>
   2518c:	b	25330 <strspn@plt+0x22618>
   25190:	b	25330 <strspn@plt+0x22618>
   25194:	b	25330 <strspn@plt+0x22618>
   25198:	b	25330 <strspn@plt+0x22618>
   2519c:	b	25330 <strspn@plt+0x22618>
   251a0:	b	25330 <strspn@plt+0x22618>
   251a4:	b	25330 <strspn@plt+0x22618>
   251a8:	b	25330 <strspn@plt+0x22618>
   251ac:	b	25330 <strspn@plt+0x22618>
   251b0:	b	25330 <strspn@plt+0x22618>
   251b4:	b	25330 <strspn@plt+0x22618>
   251b8:	b	25330 <strspn@plt+0x22618>
   251bc:	b	25330 <strspn@plt+0x22618>
   251c0:	b	25330 <strspn@plt+0x22618>
   251c4:	b	25330 <strspn@plt+0x22618>
   251c8:	b	25330 <strspn@plt+0x22618>
   251cc:	b	25330 <strspn@plt+0x22618>
   251d0:	b	25330 <strspn@plt+0x22618>
   251d4:	b	25330 <strspn@plt+0x22618>
   251d8:	b	25330 <strspn@plt+0x22618>
   251dc:	b	25330 <strspn@plt+0x22618>
   251e0:	b	25330 <strspn@plt+0x22618>
   251e4:	b	25330 <strspn@plt+0x22618>
   251e8:	b	25330 <strspn@plt+0x22618>
   251ec:	b	25330 <strspn@plt+0x22618>
   251f0:	b	25330 <strspn@plt+0x22618>
   251f4:	b	25330 <strspn@plt+0x22618>
   251f8:	b	25330 <strspn@plt+0x22618>
   251fc:	b	25330 <strspn@plt+0x22618>
   25200:	b	25330 <strspn@plt+0x22618>
   25204:	b	25330 <strspn@plt+0x22618>
   25208:	b	25330 <strspn@plt+0x22618>
   2520c:	b	25330 <strspn@plt+0x22618>
   25210:	b	25308 <strspn@plt+0x225f0>
   25214:	b	25328 <strspn@plt+0x22610>
   25218:	b	25330 <strspn@plt+0x22618>
   2521c:	b	25320 <strspn@plt+0x22608>
   25220:	b	25330 <strspn@plt+0x22618>
   25224:	b	25330 <strspn@plt+0x22618>
   25228:	b	25308 <strspn@plt+0x225f0>
   2522c:	b	25318 <strspn@plt+0x22600>
   25230:	b	25318 <strspn@plt+0x22600>
   25234:	b	25330 <strspn@plt+0x22618>
   25238:	b	25330 <strspn@plt+0x22618>
   2523c:	b	25330 <strspn@plt+0x22618>
   25240:	b	25330 <strspn@plt+0x22618>
   25244:	b	25310 <strspn@plt+0x225f8>
   25248:	b	25308 <strspn@plt+0x225f0>
   2524c:	b	25330 <strspn@plt+0x22618>
   25250:	b	25310 <strspn@plt+0x225f8>
   25254:	b	25330 <strspn@plt+0x22618>
   25258:	b	25308 <strspn@plt+0x225f0>
   2525c:	b	25320 <strspn@plt+0x22608>
   25260:	b	25318 <strspn@plt+0x22600>
   25264:	b	25308 <strspn@plt+0x225f0>
   25268:	b	25330 <strspn@plt+0x22618>
   2526c:	b	25320 <strspn@plt+0x22608>
   25270:	b	25328 <strspn@plt+0x22610>
   25274:	b	25330 <strspn@plt+0x22618>
   25278:	b	2527c <strspn@plt+0x22564>
   2527c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25280:	mov	r5, sp
   25284:	add	r1, r4, #1
   25288:	add	r2, r3, #6
   2528c:	sub	sl, r3, #2
   25290:	bic	r2, r2, #7
   25294:	sub	sp, sp, r2
   25298:	mov	r2, sl
   2529c:	mov	r0, sp
   252a0:	bl	27c0 <memcpy@plt>
   252a4:	strb	r7, [sp, sl]
   252a8:	mov	r0, sp
   252ac:	bl	25070 <strspn@plt+0x22358>
   252b0:	cmp	r0, #0
   252b4:	blt	25358 <strspn@plt+0x22640>
   252b8:	add	r6, r6, r0
   252bc:	mov	sp, r5
   252c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   252c4:	ldrb	r3, [r4, r3]!
   252c8:	cmp	r3, #0
   252cc:	bne	250b8 <strspn@plt+0x223a0>
   252d0:	mov	r0, r9
   252d4:	bl	24d90 <strspn@plt+0x22078>
   252d8:	cmp	r0, #0
   252dc:	addge	r6, r6, r0
   252e0:	rsbge	r0, r0, #0
   252e4:	subge	r6, r6, #1
   252e8:	andge	r0, r6, r0
   252ec:	ldr	r1, [fp, #-48]	; 0xffffffd0
   252f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   252f4:	ldr	r3, [r1]
   252f8:	cmp	r2, r3
   252fc:	bne	25360 <strspn@plt+0x22648>
   25300:	sub	sp, fp, #32
   25304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25308:	mvn	r0, #21
   2530c:	b	252ec <strspn@plt+0x225d4>
   25310:	add	r6, r6, #2
   25314:	b	252c0 <strspn@plt+0x225a8>
   25318:	add	r6, r6, #4
   2531c:	b	252c0 <strspn@plt+0x225a8>
   25320:	add	r6, r6, #8
   25324:	b	252c0 <strspn@plt+0x225a8>
   25328:	add	r6, r6, #1
   2532c:	b	252c0 <strspn@plt+0x225a8>
   25330:	ldr	r0, [pc, #52]	; 2536c <strspn@plt+0x22654>
   25334:	mov	r2, #100	; 0x64
   25338:	ldr	r1, [pc, #48]	; 25370 <strspn@plt+0x22658>
   2533c:	ldr	r3, [pc, #48]	; 25374 <strspn@plt+0x2265c>
   25340:	add	r0, pc, r0
   25344:	add	r1, pc, r1
   25348:	add	r3, pc, r3
   2534c:	bl	32b0c <strspn@plt+0x2fdf4>
   25350:	mov	sp, sl
   25354:	b	252ec <strspn@plt+0x225d4>
   25358:	mov	sp, r5
   2535c:	b	252ec <strspn@plt+0x225d4>
   25360:	bl	2838 <__stack_chk_fail@plt>
   25364:	strdeq	pc, [r2], -r0
   25368:	andeq	r0, r0, r8, asr #4
   2536c:	strdeq	r5, [r1], -r0
   25370:	andeq	r6, r1, r4
   25374:	andeq	r6, r1, r4, ror r0
   25378:	ldr	r3, [pc, #624]	; 255f0 <strspn@plt+0x228d8>
   2537c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   25380:	add	fp, sp, #28
   25384:	ldr	r2, [pc, #616]	; 255f4 <strspn@plt+0x228dc>
   25388:	sub	sp, sp, #8
   2538c:	add	r3, pc, r3
   25390:	subs	r4, r0, #0
   25394:	ldr	r6, [r3, r2]
   25398:	ldr	r3, [r6]
   2539c:	str	r3, [fp, #-32]	; 0xffffffe0
   253a0:	beq	255cc <strspn@plt+0x228b4>
   253a4:	ldrb	r3, [r4]
   253a8:	cmp	r3, #0
   253ac:	subne	r5, fp, #36	; 0x24
   253b0:	movne	r7, #0
   253b4:	beq	25580 <strspn@plt+0x22868>
   253b8:	mov	r0, r4
   253bc:	mov	r1, r5
   253c0:	bl	207e0 <strspn@plt+0x1dac8>
   253c4:	cmp	r0, #0
   253c8:	blt	2558c <strspn@plt+0x22874>
   253cc:	ldrb	r3, [r4]
   253d0:	sub	r3, r3, #40	; 0x28
   253d4:	cmp	r3, #83	; 0x53
   253d8:	addls	pc, pc, r3, lsl #2
   253dc:	b	255a4 <strspn@plt+0x2288c>
   253e0:	b	25530 <strspn@plt+0x22818>
   253e4:	b	255a4 <strspn@plt+0x2288c>
   253e8:	b	255a4 <strspn@plt+0x2288c>
   253ec:	b	255a4 <strspn@plt+0x2288c>
   253f0:	b	255a4 <strspn@plt+0x2288c>
   253f4:	b	255a4 <strspn@plt+0x2288c>
   253f8:	b	255a4 <strspn@plt+0x2288c>
   253fc:	b	255a4 <strspn@plt+0x2288c>
   25400:	b	255a4 <strspn@plt+0x2288c>
   25404:	b	255a4 <strspn@plt+0x2288c>
   25408:	b	255a4 <strspn@plt+0x2288c>
   2540c:	b	255a4 <strspn@plt+0x2288c>
   25410:	b	255a4 <strspn@plt+0x2288c>
   25414:	b	255a4 <strspn@plt+0x2288c>
   25418:	b	255a4 <strspn@plt+0x2288c>
   2541c:	b	255a4 <strspn@plt+0x2288c>
   25420:	b	255a4 <strspn@plt+0x2288c>
   25424:	b	255a4 <strspn@plt+0x2288c>
   25428:	b	255a4 <strspn@plt+0x2288c>
   2542c:	b	255a4 <strspn@plt+0x2288c>
   25430:	b	255a4 <strspn@plt+0x2288c>
   25434:	b	255a4 <strspn@plt+0x2288c>
   25438:	b	255a4 <strspn@plt+0x2288c>
   2543c:	b	255a4 <strspn@plt+0x2288c>
   25440:	b	255a4 <strspn@plt+0x2288c>
   25444:	b	255a4 <strspn@plt+0x2288c>
   25448:	b	255a4 <strspn@plt+0x2288c>
   2544c:	b	255a4 <strspn@plt+0x2288c>
   25450:	b	255a4 <strspn@plt+0x2288c>
   25454:	b	255a4 <strspn@plt+0x2288c>
   25458:	b	255a4 <strspn@plt+0x2288c>
   2545c:	b	255a4 <strspn@plt+0x2288c>
   25460:	b	255a4 <strspn@plt+0x2288c>
   25464:	b	255a4 <strspn@plt+0x2288c>
   25468:	b	255a4 <strspn@plt+0x2288c>
   2546c:	b	255a4 <strspn@plt+0x2288c>
   25470:	b	255a4 <strspn@plt+0x2288c>
   25474:	b	255a4 <strspn@plt+0x2288c>
   25478:	b	255a4 <strspn@plt+0x2288c>
   2547c:	b	255a4 <strspn@plt+0x2288c>
   25480:	b	255a4 <strspn@plt+0x2288c>
   25484:	b	255a4 <strspn@plt+0x2288c>
   25488:	b	255a4 <strspn@plt+0x2288c>
   2548c:	b	255a4 <strspn@plt+0x2288c>
   25490:	b	255a4 <strspn@plt+0x2288c>
   25494:	b	255a4 <strspn@plt+0x2288c>
   25498:	b	255a4 <strspn@plt+0x2288c>
   2549c:	b	255a4 <strspn@plt+0x2288c>
   254a0:	b	255a4 <strspn@plt+0x2288c>
   254a4:	b	255a4 <strspn@plt+0x2288c>
   254a8:	b	255a4 <strspn@plt+0x2288c>
   254ac:	b	255a4 <strspn@plt+0x2288c>
   254b0:	b	255a4 <strspn@plt+0x2288c>
   254b4:	b	255a4 <strspn@plt+0x2288c>
   254b8:	b	255a4 <strspn@plt+0x2288c>
   254bc:	b	255a4 <strspn@plt+0x2288c>
   254c0:	b	255a4 <strspn@plt+0x2288c>
   254c4:	b	25588 <strspn@plt+0x22870>
   254c8:	b	25570 <strspn@plt+0x22858>
   254cc:	b	255a4 <strspn@plt+0x2288c>
   254d0:	b	25570 <strspn@plt+0x22858>
   254d4:	b	255a4 <strspn@plt+0x2288c>
   254d8:	b	255a4 <strspn@plt+0x2288c>
   254dc:	b	25588 <strspn@plt+0x22870>
   254e0:	b	25570 <strspn@plt+0x22858>
   254e4:	b	25570 <strspn@plt+0x22858>
   254e8:	b	255a4 <strspn@plt+0x2288c>
   254ec:	b	255a4 <strspn@plt+0x2288c>
   254f0:	b	255a4 <strspn@plt+0x2288c>
   254f4:	b	255a4 <strspn@plt+0x2288c>
   254f8:	b	25570 <strspn@plt+0x22858>
   254fc:	b	25588 <strspn@plt+0x22870>
   25500:	b	255a4 <strspn@plt+0x2288c>
   25504:	b	25570 <strspn@plt+0x22858>
   25508:	b	255a4 <strspn@plt+0x2288c>
   2550c:	b	25588 <strspn@plt+0x22870>
   25510:	b	25570 <strspn@plt+0x22858>
   25514:	b	25570 <strspn@plt+0x22858>
   25518:	b	25588 <strspn@plt+0x22870>
   2551c:	b	255a4 <strspn@plt+0x2288c>
   25520:	b	25570 <strspn@plt+0x22858>
   25524:	b	25570 <strspn@plt+0x22858>
   25528:	b	255a4 <strspn@plt+0x2288c>
   2552c:	b	25530 <strspn@plt+0x22818>
   25530:	ldr	r8, [fp, #-36]	; 0xffffffdc
   25534:	mov	r9, sp
   25538:	add	r1, r4, #1
   2553c:	add	r3, r8, #6
   25540:	sub	r8, r8, #2
   25544:	bic	r3, r3, #7
   25548:	sub	sp, sp, r3
   2554c:	mov	r2, r8
   25550:	mov	r0, sp
   25554:	bl	27c0 <memcpy@plt>
   25558:	strb	r7, [sp, r8]
   2555c:	mov	r0, sp
   25560:	bl	25378 <strspn@plt+0x22660>
   25564:	cmp	r0, #0
   25568:	ble	255c4 <strspn@plt+0x228ac>
   2556c:	mov	sp, r9
   25570:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25574:	ldrb	r3, [r4, r3]!
   25578:	cmp	r3, #0
   2557c:	bne	253b8 <strspn@plt+0x226a0>
   25580:	mov	r0, #1
   25584:	b	2558c <strspn@plt+0x22874>
   25588:	mov	r0, #0
   2558c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   25590:	ldr	r3, [r6]
   25594:	cmp	r2, r3
   25598:	bne	255ec <strspn@plt+0x228d4>
   2559c:	sub	sp, fp, #28
   255a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   255a4:	ldr	r0, [pc, #76]	; 255f8 <strspn@plt+0x228e0>
   255a8:	mov	r2, #242	; 0xf2
   255ac:	ldr	r1, [pc, #72]	; 255fc <strspn@plt+0x228e4>
   255b0:	ldr	r3, [pc, #72]	; 25600 <strspn@plt+0x228e8>
   255b4:	add	r0, pc, r0
   255b8:	add	r1, pc, r1
   255bc:	add	r3, pc, r3
   255c0:	bl	32b0c <strspn@plt+0x2fdf4>
   255c4:	mov	sp, r9
   255c8:	b	2558c <strspn@plt+0x22874>
   255cc:	ldr	r0, [pc, #48]	; 25604 <strspn@plt+0x228ec>
   255d0:	mov	r2, #197	; 0xc5
   255d4:	ldr	r1, [pc, #44]	; 25608 <strspn@plt+0x228f0>
   255d8:	ldr	r3, [pc, #44]	; 2560c <strspn@plt+0x228f4>
   255dc:	add	r0, pc, r0
   255e0:	add	r1, pc, r1
   255e4:	add	r3, pc, r3
   255e8:	bl	32874 <strspn@plt+0x2fb5c>
   255ec:	bl	2838 <__stack_chk_fail@plt>
   255f0:	andeq	pc, r2, r8, ror #19
   255f4:	andeq	r0, r0, r8, asr #4
   255f8:	andeq	r5, r1, ip, ror sp
   255fc:	muleq	r1, r0, sp
   25600:	andeq	r5, r1, ip, lsr sp
   25604:	andeq	r4, r1, ip, ror #7
   25608:	andeq	r5, r1, r8, ror #26
   2560c:	andeq	r5, r1, r4, lsl sp
   25610:	add	r0, r0, r1
   25614:	cmp	r0, #255	; 0xff
   25618:	bls	25630 <strspn@plt+0x22918>
   2561c:	add	r0, r0, r1
   25620:	cmp	r0, #65536	; 0x10000
   25624:	movcs	r0, #4
   25628:	movcc	r0, #2
   2562c:	bx	lr
   25630:	mov	r0, #1
   25634:	bx	lr
   25638:	ldr	r3, [pc, #196]	; 25704 <strspn@plt+0x229ec>
   2563c:	cmp	r0, #0
   25640:	ldr	r2, [pc, #192]	; 25708 <strspn@plt+0x229f0>
   25644:	add	r3, pc, r3
   25648:	push	{r4, r5, lr}
   2564c:	sub	sp, sp, #20
   25650:	ldr	r5, [r3, r2]
   25654:	mov	r4, r1
   25658:	ldr	r3, [r5]
   2565c:	str	r3, [sp, #12]
   25660:	beq	256c4 <strspn@plt+0x229ac>
   25664:	cmp	r1, #1
   25668:	beq	256b8 <strspn@plt+0x229a0>
   2566c:	mov	r1, r0
   25670:	mov	r2, r4
   25674:	mov	r0, sp
   25678:	mov	r3, #8
   2567c:	bl	28ec <__memcpy_chk@plt>
   25680:	cmp	r4, #2
   25684:	ldrheq	r0, [sp]
   25688:	beq	256a0 <strspn@plt+0x22988>
   2568c:	cmp	r4, #4
   25690:	beq	2569c <strspn@plt+0x22984>
   25694:	cmp	r4, #8
   25698:	bne	256e4 <strspn@plt+0x229cc>
   2569c:	ldr	r0, [sp]
   256a0:	ldr	r2, [sp, #12]
   256a4:	ldr	r3, [r5]
   256a8:	cmp	r2, r3
   256ac:	bne	256c0 <strspn@plt+0x229a8>
   256b0:	add	sp, sp, #20
   256b4:	pop	{r4, r5, pc}
   256b8:	ldrb	r0, [r0]
   256bc:	b	256a0 <strspn@plt+0x22988>
   256c0:	bl	2838 <__stack_chk_fail@plt>
   256c4:	ldr	r0, [pc, #64]	; 2570c <strspn@plt+0x229f4>
   256c8:	movw	r2, #269	; 0x10d
   256cc:	ldr	r1, [pc, #60]	; 25710 <strspn@plt+0x229f8>
   256d0:	ldr	r3, [pc, #60]	; 25714 <strspn@plt+0x229fc>
   256d4:	add	r0, pc, r0
   256d8:	add	r1, pc, r1
   256dc:	add	r3, pc, r3
   256e0:	bl	32874 <strspn@plt+0x2fb5c>
   256e4:	ldr	r0, [pc, #44]	; 25718 <strspn@plt+0x22a00>
   256e8:	movw	r2, #283	; 0x11b
   256ec:	ldr	r1, [pc, #40]	; 2571c <strspn@plt+0x22a04>
   256f0:	ldr	r3, [pc, #40]	; 25720 <strspn@plt+0x22a08>
   256f4:	add	r0, pc, r0
   256f8:	add	r1, pc, r1
   256fc:	add	r3, pc, r3
   25700:	bl	32b0c <strspn@plt+0x2fdf4>
   25704:	andeq	pc, r2, r0, lsr r7	; <UNPREDICTABLE>
   25708:	andeq	r0, r0, r8, asr #4
   2570c:	andeq	r8, r1, r0, lsl #16
   25710:	andeq	r5, r1, r0, ror ip
   25714:	andeq	r5, r1, r0, lsl #24
   25718:	andeq	r5, r1, ip, lsl #25
   2571c:	andeq	r5, r1, r0, asr ip
   25720:	andeq	r5, r1, r0, ror #23
   25724:	ldr	r3, [pc, #244]	; 25820 <strspn@plt+0x22b08>
   25728:	cmp	r0, #0
   2572c:	ldr	ip, [pc, #240]	; 25824 <strspn@plt+0x22b0c>
   25730:	add	r3, pc, r3
   25734:	push	{r4, r5, r6, lr}
   25738:	sub	sp, sp, #16
   2573c:	ldr	r6, [r3, ip]
   25740:	ldr	r3, [r6]
   25744:	str	r3, [sp, #12]
   25748:	beq	25784 <strspn@plt+0x22a6c>
   2574c:	cmp	r1, #8
   25750:	bne	257a8 <strspn@plt+0x22a90>
   25754:	mov	r3, #0
   25758:	str	r2, [sp]
   2575c:	str	r3, [sp, #4]
   25760:	mov	r2, r1
   25764:	mov	r1, sp
   25768:	bl	27c0 <memcpy@plt>
   2576c:	ldr	r2, [sp, #12]
   25770:	ldr	r3, [r6]
   25774:	cmp	r2, r3
   25778:	bne	257a4 <strspn@plt+0x22a8c>
   2577c:	add	sp, sp, #16
   25780:	pop	{r4, r5, r6, pc}
   25784:	ldr	r0, [pc, #156]	; 25828 <strspn@plt+0x22b10>
   25788:	movw	r2, #293	; 0x125
   2578c:	ldr	r1, [pc, #152]	; 2582c <strspn@plt+0x22b14>
   25790:	ldr	r3, [pc, #152]	; 25830 <strspn@plt+0x22b18>
   25794:	add	r0, pc, r0
   25798:	add	r1, pc, r1
   2579c:	add	r3, pc, r3
   257a0:	bl	32874 <strspn@plt+0x2fb5c>
   257a4:	bl	2838 <__stack_chk_fail@plt>
   257a8:	lsl	r3, r1, #3
   257ac:	mov	r5, #0
   257b0:	lsr	r4, r2, r3
   257b4:	orrs	r3, r4, r5
   257b8:	bne	25800 <strspn@plt+0x22ae8>
   257bc:	cmp	r1, #1
   257c0:	strbeq	r2, [r0]
   257c4:	beq	2576c <strspn@plt+0x22a54>
   257c8:	cmp	r1, #2
   257cc:	strheq	r2, [sp]
   257d0:	beq	25760 <strspn@plt+0x22a48>
   257d4:	cmp	r1, #4
   257d8:	streq	r2, [sp]
   257dc:	beq	25760 <strspn@plt+0x22a48>
   257e0:	ldr	r0, [pc, #76]	; 25834 <strspn@plt+0x22b1c>
   257e4:	movw	r2, #306	; 0x132
   257e8:	ldr	r1, [pc, #72]	; 25838 <strspn@plt+0x22b20>
   257ec:	ldr	r3, [pc, #72]	; 2583c <strspn@plt+0x22b24>
   257f0:	add	r0, pc, r0
   257f4:	add	r1, pc, r1
   257f8:	add	r3, pc, r3
   257fc:	bl	32b0c <strspn@plt+0x2fdf4>
   25800:	ldr	r0, [pc, #56]	; 25840 <strspn@plt+0x22b28>
   25804:	movw	r2, #294	; 0x126
   25808:	ldr	r1, [pc, #52]	; 25844 <strspn@plt+0x22b2c>
   2580c:	ldr	r3, [pc, #52]	; 25848 <strspn@plt+0x22b30>
   25810:	add	r0, pc, r0
   25814:	add	r1, pc, r1
   25818:	add	r3, pc, r3
   2581c:	bl	32874 <strspn@plt+0x2fb5c>
   25820:	andeq	pc, r2, r4, asr #12
   25824:	andeq	r0, r0, r8, asr #4
   25828:	andeq	r8, r1, r0, asr #14
   2582c:			; <UNDEFINED> instruction: 0x00015bb0
   25830:	andeq	r5, r1, r8, ror fp
   25834:	muleq	r1, r0, fp
   25838:	andeq	r5, r1, r4, asr fp
   2583c:	andeq	r5, r1, ip, lsl fp
   25840:	andeq	r5, r1, r4, lsl #23
   25844:	andeq	r5, r1, r4, lsr fp
   25848:	strdeq	r5, [r1], -ip
   2584c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25850:	mov	r9, r3
   25854:	ldr	lr, [pc, #392]	; 259e4 <strspn@plt+0x22ccc>
   25858:	sub	sp, sp, #36	; 0x24
   2585c:	ldr	ip, [pc, #388]	; 259e8 <strspn@plt+0x22cd0>
   25860:	subs	r4, r0, #0
   25864:	add	lr, pc, lr
   25868:	mov	r6, r2
   2586c:	mov	r8, r1
   25870:	mov	r2, #0
   25874:	ldr	ip, [lr, ip]
   25878:	mov	r3, lr
   2587c:	ldr	r7, [sp, #72]	; 0x48
   25880:	ldr	sl, [sp, #76]	; 0x4c
   25884:	ldr	r3, [ip]
   25888:	str	ip, [sp, #12]
   2588c:	str	r2, [sp, #20]
   25890:	ldr	fp, [sp, #80]	; 0x50
   25894:	ldr	r5, [sp, #84]	; 0x54
   25898:	str	r3, [sp, #28]
   2589c:	beq	2599c <strspn@plt+0x22c84>
   258a0:	bl	6ef0 <strspn@plt+0x41d8>
   258a4:	cmp	r0, #0
   258a8:	bne	25974 <strspn@plt+0x22c5c>
   258ac:	ldr	r3, [r4, #4]
   258b0:	sub	r3, r3, #1
   258b4:	cmp	r3, #3
   258b8:	bhi	25968 <strspn@plt+0x22c50>
   258bc:	str	r9, [sp]
   258c0:	mov	r2, r8
   258c4:	str	r7, [sp, #4]
   258c8:	mov	r3, r6
   258cc:	mov	r0, r4
   258d0:	add	r1, sp, #20
   258d4:	bl	1668c <strspn@plt+0x13974>
   258d8:	cmp	r0, #0
   258dc:	blt	25910 <strspn@plt+0x22bf8>
   258e0:	cmp	r5, #0
   258e4:	beq	258f4 <strspn@plt+0x22bdc>
   258e8:	ldrb	r3, [r5]
   258ec:	cmp	r3, #0
   258f0:	bne	25944 <strspn@plt+0x22c2c>
   258f4:	ldr	r1, [sp, #20]
   258f8:	mov	r0, r4
   258fc:	str	sl, [sp]
   25900:	mov	r2, #0
   25904:	mov	r3, #0
   25908:	str	fp, [sp, #4]
   2590c:	bl	9e1c <strspn@plt+0x7104>
   25910:	mov	r4, r0
   25914:	ldr	r0, [sp, #20]
   25918:	cmp	r0, #0
   2591c:	beq	25924 <strspn@plt+0x22c0c>
   25920:	bl	16b80 <strspn@plt+0x13e68>
   25924:	ldr	r1, [sp, #12]
   25928:	mov	r0, r4
   2592c:	ldr	r2, [sp, #28]
   25930:	ldr	r3, [r1]
   25934:	cmp	r2, r3
   25938:	bne	25970 <strspn@plt+0x22c58>
   2593c:	add	sp, sp, #36	; 0x24
   25940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25944:	add	r3, sp, #88	; 0x58
   25948:	mov	r1, r5
   2594c:	ldr	r0, [sp, #20]
   25950:	mov	r2, r3
   25954:	str	r3, [sp, #24]
   25958:	bl	19108 <strspn@plt+0x163f0>
   2595c:	cmp	r0, #0
   25960:	bge	258f4 <strspn@plt+0x22bdc>
   25964:	b	25910 <strspn@plt+0x22bf8>
   25968:	mvn	r4, #106	; 0x6a
   2596c:	b	25914 <strspn@plt+0x22bfc>
   25970:	bl	2838 <__stack_chk_fail@plt>
   25974:	ldr	r0, [pc, #112]	; 259ec <strspn@plt+0x22cd4>
   25978:	mov	r2, #75	; 0x4b
   2597c:	ldr	r1, [pc, #108]	; 259f0 <strspn@plt+0x22cd8>
   25980:	ldr	r3, [pc, #108]	; 259f4 <strspn@plt+0x22cdc>
   25984:	add	r0, pc, r0
   25988:	add	r1, pc, r1
   2598c:	add	r3, pc, r3
   25990:	bl	32b64 <strspn@plt+0x2fe4c>
   25994:	mvn	r4, #9
   25998:	b	25914 <strspn@plt+0x22bfc>
   2599c:	ldr	r0, [pc, #84]	; 259f8 <strspn@plt+0x22ce0>
   259a0:	mov	r2, #74	; 0x4a
   259a4:	ldr	r1, [pc, #80]	; 259fc <strspn@plt+0x22ce4>
   259a8:	ldr	r3, [pc, #80]	; 25a00 <strspn@plt+0x22ce8>
   259ac:	add	r0, pc, r0
   259b0:	add	r1, pc, r1
   259b4:	add	r3, pc, r3
   259b8:	bl	32b64 <strspn@plt+0x2fe4c>
   259bc:	mvn	r4, #21
   259c0:	b	25914 <strspn@plt+0x22bfc>
   259c4:	ldr	r3, [sp, #20]
   259c8:	mov	r4, r0
   259cc:	cmp	r3, #0
   259d0:	beq	259dc <strspn@plt+0x22cc4>
   259d4:	mov	r0, r3
   259d8:	bl	16b80 <strspn@plt+0x13e68>
   259dc:	mov	r0, r4
   259e0:	bl	2cb8 <_Unwind_Resume@plt>
   259e4:	andeq	pc, r2, r0, lsl r5	; <UNPREDICTABLE>
   259e8:	andeq	r0, r0, r8, asr #4
   259ec:	andeq	r1, r1, ip, ror #2
   259f0:	andeq	r5, r1, r0, lsr #21
   259f4:	andeq	r5, r1, ip, ror #22
   259f8:	andeq	r3, r1, r0, asr #14
   259fc:	andeq	r5, r1, r8, ror sl
   25a00:	andeq	r5, r1, r4, asr #22
   25a04:	push	{r1, r2, r3}
   25a08:	mov	r2, #0
   25a0c:	ldr	r3, [pc, #512]	; 25c14 <strspn@plt+0x22efc>
   25a10:	push	{r4, r5, r6, lr}
   25a14:	subs	r4, r0, #0
   25a18:	ldr	r0, [pc, #504]	; 25c18 <strspn@plt+0x22f00>
   25a1c:	add	r3, pc, r3
   25a20:	sub	sp, sp, #20
   25a24:	ldr	r5, [r3, r0]
   25a28:	ldr	r6, [sp, #36]	; 0x24
   25a2c:	str	r2, [sp, #4]
   25a30:	ldr	r3, [r5]
   25a34:	str	r3, [sp, #12]
   25a38:	beq	25b34 <strspn@plt+0x22e1c>
   25a3c:	ldrb	r3, [r4, #240]	; 0xf0
   25a40:	tst	r3, #1
   25a44:	beq	25ba8 <strspn@plt+0x22e90>
   25a48:	ldr	r3, [r4, #244]	; 0xf4
   25a4c:	ldrb	r3, [r3, #1]
   25a50:	cmp	r3, #1
   25a54:	bne	25b5c <strspn@plt+0x22e44>
   25a58:	ldr	r0, [r4, #4]
   25a5c:	cmp	r0, #0
   25a60:	beq	25bd0 <strspn@plt+0x22eb8>
   25a64:	bl	6ef0 <strspn@plt+0x41d8>
   25a68:	cmp	r0, #0
   25a6c:	bne	25b80 <strspn@plt+0x22e68>
   25a70:	ldr	r3, [r4, #4]
   25a74:	ldr	r3, [r3, #4]
   25a78:	sub	r3, r3, #1
   25a7c:	cmp	r3, #3
   25a80:	bhi	25b28 <strspn@plt+0x22e10>
   25a84:	ldr	r3, [r4, #244]	; 0xf4
   25a88:	ldrb	r3, [r3, #2]
   25a8c:	tst	r3, #1
   25a90:	beq	25acc <strspn@plt+0x22db4>
   25a94:	mov	r4, r0
   25a98:	ldr	r0, [sp, #4]
   25a9c:	cmp	r0, #0
   25aa0:	beq	25aa8 <strspn@plt+0x22d90>
   25aa4:	bl	16b80 <strspn@plt+0x13e68>
   25aa8:	ldr	r2, [sp, #12]
   25aac:	mov	r0, r4
   25ab0:	ldr	r3, [r5]
   25ab4:	cmp	r2, r3
   25ab8:	bne	25b30 <strspn@plt+0x22e18>
   25abc:	add	sp, sp, #20
   25ac0:	pop	{r4, r5, r6, lr}
   25ac4:	add	sp, sp, #12
   25ac8:	bx	lr
   25acc:	mov	r0, r4
   25ad0:	add	r1, sp, #4
   25ad4:	bl	16978 <strspn@plt+0x13c60>
   25ad8:	cmp	r0, #0
   25adc:	blt	25a94 <strspn@plt+0x22d7c>
   25ae0:	cmp	r6, #0
   25ae4:	beq	25b14 <strspn@plt+0x22dfc>
   25ae8:	ldrb	r3, [r6]
   25aec:	cmp	r3, #0
   25af0:	beq	25b14 <strspn@plt+0x22dfc>
   25af4:	add	r3, sp, #40	; 0x28
   25af8:	mov	r1, r6
   25afc:	ldr	r0, [sp, #4]
   25b00:	mov	r2, r3
   25b04:	str	r3, [sp, #8]
   25b08:	bl	19108 <strspn@plt+0x163f0>
   25b0c:	cmp	r0, #0
   25b10:	blt	25a94 <strspn@plt+0x22d7c>
   25b14:	ldr	r0, [r4, #4]
   25b18:	mov	r2, #0
   25b1c:	ldr	r1, [sp, #4]
   25b20:	bl	98e0 <strspn@plt+0x6bc8>
   25b24:	b	25a94 <strspn@plt+0x22d7c>
   25b28:	mvn	r4, #106	; 0x6a
   25b2c:	b	25a98 <strspn@plt+0x22d80>
   25b30:	bl	2838 <__stack_chk_fail@plt>
   25b34:	ldr	r0, [pc, #224]	; 25c1c <strspn@plt+0x22f04>
   25b38:	mov	r2, #104	; 0x68
   25b3c:	ldr	r1, [pc, #220]	; 25c20 <strspn@plt+0x22f08>
   25b40:	ldr	r3, [pc, #220]	; 25c24 <strspn@plt+0x22f0c>
   25b44:	add	r0, pc, r0
   25b48:	add	r1, pc, r1
   25b4c:	add	r3, pc, r3
   25b50:	bl	32b64 <strspn@plt+0x2fe4c>
   25b54:	mvn	r4, #21
   25b58:	b	25a98 <strspn@plt+0x22d80>
   25b5c:	ldr	r0, [pc, #196]	; 25c28 <strspn@plt+0x22f10>
   25b60:	mov	r2, #106	; 0x6a
   25b64:	ldr	r1, [pc, #192]	; 25c2c <strspn@plt+0x22f14>
   25b68:	ldr	r3, [pc, #192]	; 25c30 <strspn@plt+0x22f18>
   25b6c:	add	r0, pc, r0
   25b70:	add	r1, pc, r1
   25b74:	add	r3, pc, r3
   25b78:	bl	32b64 <strspn@plt+0x2fe4c>
   25b7c:	b	25b54 <strspn@plt+0x22e3c>
   25b80:	ldr	r0, [pc, #172]	; 25c34 <strspn@plt+0x22f1c>
   25b84:	mov	r2, #108	; 0x6c
   25b88:	ldr	r1, [pc, #168]	; 25c38 <strspn@plt+0x22f20>
   25b8c:	ldr	r3, [pc, #168]	; 25c3c <strspn@plt+0x22f24>
   25b90:	add	r0, pc, r0
   25b94:	add	r1, pc, r1
   25b98:	add	r3, pc, r3
   25b9c:	bl	32b64 <strspn@plt+0x2fe4c>
   25ba0:	mvn	r4, #9
   25ba4:	b	25a98 <strspn@plt+0x22d80>
   25ba8:	ldr	r0, [pc, #144]	; 25c40 <strspn@plt+0x22f28>
   25bac:	mov	r2, #105	; 0x69
   25bb0:	ldr	r1, [pc, #140]	; 25c44 <strspn@plt+0x22f2c>
   25bb4:	ldr	r3, [pc, #140]	; 25c48 <strspn@plt+0x22f30>
   25bb8:	add	r0, pc, r0
   25bbc:	add	r1, pc, r1
   25bc0:	add	r3, pc, r3
   25bc4:	bl	32b64 <strspn@plt+0x2fe4c>
   25bc8:	mvn	r4, #0
   25bcc:	b	25a98 <strspn@plt+0x22d80>
   25bd0:	ldr	r0, [pc, #116]	; 25c4c <strspn@plt+0x22f34>
   25bd4:	mov	r2, #107	; 0x6b
   25bd8:	ldr	r1, [pc, #112]	; 25c50 <strspn@plt+0x22f38>
   25bdc:	ldr	r3, [pc, #112]	; 25c54 <strspn@plt+0x22f3c>
   25be0:	add	r0, pc, r0
   25be4:	add	r1, pc, r1
   25be8:	add	r3, pc, r3
   25bec:	bl	32b64 <strspn@plt+0x2fe4c>
   25bf0:	b	25b54 <strspn@plt+0x22e3c>
   25bf4:	ldr	r3, [sp, #4]
   25bf8:	mov	r4, r0
   25bfc:	cmp	r3, #0
   25c00:	beq	25c0c <strspn@plt+0x22ef4>
   25c04:	mov	r0, r3
   25c08:	bl	16b80 <strspn@plt+0x13e68>
   25c0c:	mov	r0, r4
   25c10:	bl	2cb8 <_Unwind_Resume@plt>
   25c14:	andeq	pc, r2, r8, asr r3	; <UNPREDICTABLE>
   25c18:	andeq	r0, r0, r8, asr #4
   25c1c:	strdeq	r3, [r1], -r4
   25c20:	andeq	r5, r1, r0, ror #17
   25c24:	ldrdeq	r5, [r1], -ip
   25c28:	andeq	r3, r1, r4, ror #29
   25c2c:			; <UNDEFINED> instruction: 0x000158b8
   25c30:			; <UNDEFINED> instruction: 0x000159b4
   25c34:	andeq	r5, r1, ip, asr #17
   25c38:	muleq	r1, r4, r8
   25c3c:	muleq	r1, r0, r9
   25c40:	andeq	r3, r1, r8, lsl #29
   25c44:	andeq	r5, r1, ip, ror #16
   25c48:	andeq	r5, r1, r8, ror #18
   25c4c:	andeq	r5, r1, r0, ror r8
   25c50:	andeq	r5, r1, r4, asr #16
   25c54:	andeq	r5, r1, r0, asr #18
   25c58:	ldr	r3, [pc, #512]	; 25e60 <strspn@plt+0x23148>
   25c5c:	ldr	r2, [pc, #512]	; 25e64 <strspn@plt+0x2314c>
   25c60:	add	r3, pc, r3
   25c64:	push	{r4, r5, r6, lr}
   25c68:	subs	r4, r0, #0
   25c6c:	ldr	r5, [r3, r2]
   25c70:	sub	sp, sp, #8
   25c74:	mov	r6, r1
   25c78:	mov	r1, #0
   25c7c:	str	r1, [sp]
   25c80:	ldr	r3, [r5]
   25c84:	str	r3, [sp, #4]
   25c88:	beq	25da8 <strspn@plt+0x23090>
   25c8c:	ldrb	r3, [r4, #240]	; 0xf0
   25c90:	tst	r3, #1
   25c94:	beq	25dcc <strspn@plt+0x230b4>
   25c98:	ldr	r3, [r4, #244]	; 0xf4
   25c9c:	ldrb	r3, [r3, #1]
   25ca0:	cmp	r3, #1
   25ca4:	bne	25d5c <strspn@plt+0x23044>
   25ca8:	mov	r0, r6
   25cac:	bl	c9c4 <strspn@plt+0x9cac>
   25cb0:	cmp	r0, #0
   25cb4:	beq	25d84 <strspn@plt+0x2306c>
   25cb8:	ldr	r0, [r4, #4]
   25cbc:	cmp	r0, #0
   25cc0:	beq	25e1c <strspn@plt+0x23104>
   25cc4:	bl	6ef0 <strspn@plt+0x41d8>
   25cc8:	cmp	r0, #0
   25ccc:	bne	25df4 <strspn@plt+0x230dc>
   25cd0:	ldr	r3, [r4, #4]
   25cd4:	ldr	r3, [r3, #4]
   25cd8:	sub	r3, r3, #1
   25cdc:	cmp	r3, #3
   25ce0:	bhi	25d50 <strspn@plt+0x23038>
   25ce4:	ldr	r3, [r4, #244]	; 0xf4
   25ce8:	ldrb	r3, [r3, #2]
   25cec:	tst	r3, #1
   25cf0:	beq	25d24 <strspn@plt+0x2300c>
   25cf4:	mov	r4, r0
   25cf8:	ldr	r0, [sp]
   25cfc:	cmp	r0, #0
   25d00:	beq	25d08 <strspn@plt+0x22ff0>
   25d04:	bl	16b80 <strspn@plt+0x13e68>
   25d08:	ldr	r2, [sp, #4]
   25d0c:	mov	r0, r4
   25d10:	ldr	r3, [r5]
   25d14:	cmp	r2, r3
   25d18:	bne	25d58 <strspn@plt+0x23040>
   25d1c:	add	sp, sp, #8
   25d20:	pop	{r4, r5, r6, pc}
   25d24:	mov	r2, r6
   25d28:	mov	r0, r4
   25d2c:	mov	r1, sp
   25d30:	bl	17c14 <strspn@plt+0x14efc>
   25d34:	cmp	r0, #0
   25d38:	blt	25cf4 <strspn@plt+0x22fdc>
   25d3c:	ldr	r0, [r4, #4]
   25d40:	mov	r2, #0
   25d44:	ldr	r1, [sp]
   25d48:	bl	98e0 <strspn@plt+0x6bc8>
   25d4c:	b	25cf4 <strspn@plt+0x22fdc>
   25d50:	mvn	r4, #106	; 0x6a
   25d54:	b	25cf8 <strspn@plt+0x22fe0>
   25d58:	bl	2838 <__stack_chk_fail@plt>
   25d5c:	ldr	r0, [pc, #260]	; 25e68 <strspn@plt+0x23150>
   25d60:	mov	r2, #142	; 0x8e
   25d64:	ldr	r1, [pc, #256]	; 25e6c <strspn@plt+0x23154>
   25d68:	ldr	r3, [pc, #256]	; 25e70 <strspn@plt+0x23158>
   25d6c:	add	r0, pc, r0
   25d70:	add	r1, pc, r1
   25d74:	add	r3, pc, r3
   25d78:	bl	32b64 <strspn@plt+0x2fe4c>
   25d7c:	mvn	r4, #21
   25d80:	b	25cf8 <strspn@plt+0x22fe0>
   25d84:	ldr	r0, [pc, #232]	; 25e74 <strspn@plt+0x2315c>
   25d88:	mov	r2, #143	; 0x8f
   25d8c:	ldr	r1, [pc, #228]	; 25e78 <strspn@plt+0x23160>
   25d90:	ldr	r3, [pc, #228]	; 25e7c <strspn@plt+0x23164>
   25d94:	add	r0, pc, r0
   25d98:	add	r1, pc, r1
   25d9c:	add	r3, pc, r3
   25da0:	bl	32b64 <strspn@plt+0x2fe4c>
   25da4:	b	25d7c <strspn@plt+0x23064>
   25da8:	ldr	r0, [pc, #208]	; 25e80 <strspn@plt+0x23168>
   25dac:	mov	r2, #140	; 0x8c
   25db0:	ldr	r1, [pc, #204]	; 25e84 <strspn@plt+0x2316c>
   25db4:	ldr	r3, [pc, #204]	; 25e88 <strspn@plt+0x23170>
   25db8:	add	r0, pc, r0
   25dbc:	add	r1, pc, r1
   25dc0:	add	r3, pc, r3
   25dc4:	bl	32b64 <strspn@plt+0x2fe4c>
   25dc8:	b	25d7c <strspn@plt+0x23064>
   25dcc:	ldr	r0, [pc, #184]	; 25e8c <strspn@plt+0x23174>
   25dd0:	mov	r2, #141	; 0x8d
   25dd4:	ldr	r1, [pc, #180]	; 25e90 <strspn@plt+0x23178>
   25dd8:	ldr	r3, [pc, #180]	; 25e94 <strspn@plt+0x2317c>
   25ddc:	add	r0, pc, r0
   25de0:	add	r1, pc, r1
   25de4:	add	r3, pc, r3
   25de8:	bl	32b64 <strspn@plt+0x2fe4c>
   25dec:	mvn	r4, #0
   25df0:	b	25cf8 <strspn@plt+0x22fe0>
   25df4:	ldr	r0, [pc, #156]	; 25e98 <strspn@plt+0x23180>
   25df8:	mov	r2, #145	; 0x91
   25dfc:	ldr	r1, [pc, #152]	; 25e9c <strspn@plt+0x23184>
   25e00:	ldr	r3, [pc, #152]	; 25ea0 <strspn@plt+0x23188>
   25e04:	add	r0, pc, r0
   25e08:	add	r1, pc, r1
   25e0c:	add	r3, pc, r3
   25e10:	bl	32b64 <strspn@plt+0x2fe4c>
   25e14:	mvn	r4, #9
   25e18:	b	25cf8 <strspn@plt+0x22fe0>
   25e1c:	ldr	r0, [pc, #128]	; 25ea4 <strspn@plt+0x2318c>
   25e20:	mov	r2, #144	; 0x90
   25e24:	ldr	r1, [pc, #124]	; 25ea8 <strspn@plt+0x23190>
   25e28:	ldr	r3, [pc, #124]	; 25eac <strspn@plt+0x23194>
   25e2c:	add	r0, pc, r0
   25e30:	add	r1, pc, r1
   25e34:	add	r3, pc, r3
   25e38:	bl	32b64 <strspn@plt+0x2fe4c>
   25e3c:	b	25d7c <strspn@plt+0x23064>
   25e40:	ldr	r3, [sp]
   25e44:	mov	r4, r0
   25e48:	cmp	r3, #0
   25e4c:	beq	25e58 <strspn@plt+0x23140>
   25e50:	mov	r0, r3
   25e54:	bl	16b80 <strspn@plt+0x13e68>
   25e58:	mov	r0, r4
   25e5c:	bl	2cb8 <_Unwind_Resume@plt>
   25e60:	andeq	pc, r2, r4, lsl r1	; <UNPREDICTABLE>
   25e64:	andeq	r0, r0, r8, asr #4
   25e68:	andeq	r3, r1, r4, ror #25
   25e6c:			; <UNDEFINED> instruction: 0x000156b8
   25e70:	andeq	r5, r1, r0, ror #12
   25e74:			; <UNDEFINED> instruction: 0x00013ebc
   25e78:	muleq	r1, r0, r6
   25e7c:	andeq	r5, r1, r8, lsr r6
   25e80:	andeq	r3, r1, r0, lsl #25
   25e84:	andeq	r5, r1, ip, ror #12
   25e88:	andeq	r5, r1, r4, lsl r6
   25e8c:	andeq	r3, r1, r4, ror #24
   25e90:	andeq	r5, r1, r8, asr #12
   25e94:	strdeq	r5, [r1], -r0
   25e98:	andeq	r5, r1, r8, asr r6
   25e9c:	andeq	r5, r1, r0, lsr #12
   25ea0:	andeq	r5, r1, r8, asr #11
   25ea4:	andeq	r5, r1, r4, lsr #12
   25ea8:	strdeq	r5, [r1], -r8
   25eac:	andeq	r5, r1, r0, lsr #11
   25eb0:	push	{r2, r3}
   25eb4:	ldr	r3, [pc, #512]	; 260bc <strspn@plt+0x233a4>
   25eb8:	ldr	r2, [pc, #512]	; 260c0 <strspn@plt+0x233a8>
   25ebc:	add	r3, pc, r3
   25ec0:	push	{r4, r5, r6, r7, r8, lr}
   25ec4:	subs	r4, r0, #0
   25ec8:	mov	r0, r3
   25ecc:	sub	sp, sp, #24
   25ed0:	ldr	r6, [r0, r2]
   25ed4:	mov	r3, #0
   25ed8:	mov	r7, r1
   25edc:	ldr	r8, [sp, #48]	; 0x30
   25ee0:	str	r3, [sp, #8]
   25ee4:	ldr	r2, [r6]
   25ee8:	str	r3, [sp, #12]
   25eec:	str	r3, [sp, #16]
   25ef0:	str	r2, [sp, #20]
   25ef4:	beq	25ff8 <strspn@plt+0x232e0>
   25ef8:	ldrb	r3, [r4, #240]	; 0xf0
   25efc:	tst	r3, #1
   25f00:	beq	26028 <strspn@plt+0x23310>
   25f04:	ldr	r3, [r4, #244]	; 0xf4
   25f08:	ldrb	r3, [r3, #1]
   25f0c:	cmp	r3, #1
   25f10:	bne	26080 <strspn@plt+0x23368>
   25f14:	ldr	r0, [r4, #4]
   25f18:	cmp	r0, #0
   25f1c:	beq	26058 <strspn@plt+0x23340>
   25f20:	add	r5, sp, #8
   25f24:	bl	6ef0 <strspn@plt+0x41d8>
   25f28:	cmp	r0, #0
   25f2c:	bne	25fc8 <strspn@plt+0x232b0>
   25f30:	ldr	r3, [r4, #4]
   25f34:	ldr	r3, [r3, #4]
   25f38:	sub	r3, r3, #1
   25f3c:	cmp	r3, #3
   25f40:	bhi	25fb8 <strspn@plt+0x232a0>
   25f44:	ldr	r3, [r4, #244]	; 0xf4
   25f48:	ldrb	r3, [r3, #2]
   25f4c:	tst	r3, #1
   25f50:	addne	r5, sp, #8
   25f54:	beq	25f88 <strspn@plt+0x23270>
   25f58:	mov	r4, r0
   25f5c:	mov	r0, r5
   25f60:	bl	c75c <strspn@plt+0x9a44>
   25f64:	ldr	r2, [sp, #20]
   25f68:	ldr	r3, [r6]
   25f6c:	mov	r0, r4
   25f70:	cmp	r2, r3
   25f74:	bne	25fc4 <strspn@plt+0x232ac>
   25f78:	add	sp, sp, #24
   25f7c:	pop	{r4, r5, r6, r7, r8, lr}
   25f80:	add	sp, sp, #8
   25f84:	bx	lr
   25f88:	add	ip, sp, #52	; 0x34
   25f8c:	add	r5, sp, #8
   25f90:	mov	r1, r7
   25f94:	mov	r2, r8
   25f98:	mov	r3, ip
   25f9c:	mov	r0, r5
   25fa0:	str	ip, [sp, #4]
   25fa4:	bl	c870 <strspn@plt+0x9b58>
   25fa8:	mov	r0, r4
   25fac:	mov	r1, r5
   25fb0:	bl	25c58 <strspn@plt+0x22f40>
   25fb4:	b	25f58 <strspn@plt+0x23240>
   25fb8:	mvn	r4, #106	; 0x6a
   25fbc:	add	r5, sp, #8
   25fc0:	b	25f5c <strspn@plt+0x23244>
   25fc4:	bl	2838 <__stack_chk_fail@plt>
   25fc8:	ldr	r0, [pc, #244]	; 260c4 <strspn@plt+0x233ac>
   25fcc:	mov	r2, #173	; 0xad
   25fd0:	ldr	r1, [pc, #240]	; 260c8 <strspn@plt+0x233b0>
   25fd4:	add	r5, sp, #8
   25fd8:	ldr	r3, [pc, #236]	; 260cc <strspn@plt+0x233b4>
   25fdc:	add	r0, pc, r0
   25fe0:	add	r1, pc, r1
   25fe4:	add	r3, pc, r3
   25fe8:	bl	32b64 <strspn@plt+0x2fe4c>
   25fec:	mvn	r4, #9
   25ff0:	add	r5, sp, #8
   25ff4:	b	25f5c <strspn@plt+0x23244>
   25ff8:	ldr	r0, [pc, #208]	; 260d0 <strspn@plt+0x233b8>
   25ffc:	mov	r2, #169	; 0xa9
   26000:	ldr	r1, [pc, #204]	; 260d4 <strspn@plt+0x233bc>
   26004:	add	r5, sp, #8
   26008:	ldr	r3, [pc, #200]	; 260d8 <strspn@plt+0x233c0>
   2600c:	add	r0, pc, r0
   26010:	add	r1, pc, r1
   26014:	add	r3, pc, r3
   26018:	bl	32b64 <strspn@plt+0x2fe4c>
   2601c:	mvn	r4, #21
   26020:	add	r5, sp, #8
   26024:	b	25f5c <strspn@plt+0x23244>
   26028:	ldr	r0, [pc, #172]	; 260dc <strspn@plt+0x233c4>
   2602c:	mov	r2, #170	; 0xaa
   26030:	ldr	r1, [pc, #168]	; 260e0 <strspn@plt+0x233c8>
   26034:	add	r5, sp, #8
   26038:	ldr	r3, [pc, #164]	; 260e4 <strspn@plt+0x233cc>
   2603c:	add	r0, pc, r0
   26040:	add	r1, pc, r1
   26044:	add	r3, pc, r3
   26048:	bl	32b64 <strspn@plt+0x2fe4c>
   2604c:	mvn	r4, #0
   26050:	add	r5, sp, #8
   26054:	b	25f5c <strspn@plt+0x23244>
   26058:	ldr	r0, [pc, #136]	; 260e8 <strspn@plt+0x233d0>
   2605c:	mov	r2, #172	; 0xac
   26060:	ldr	r1, [pc, #132]	; 260ec <strspn@plt+0x233d4>
   26064:	add	r5, sp, #8
   26068:	ldr	r3, [pc, #128]	; 260f0 <strspn@plt+0x233d8>
   2606c:	add	r0, pc, r0
   26070:	add	r1, pc, r1
   26074:	add	r3, pc, r3
   26078:	bl	32b64 <strspn@plt+0x2fe4c>
   2607c:	b	2601c <strspn@plt+0x23304>
   26080:	ldr	r0, [pc, #108]	; 260f4 <strspn@plt+0x233dc>
   26084:	mov	r2, #171	; 0xab
   26088:	ldr	r1, [pc, #104]	; 260f8 <strspn@plt+0x233e0>
   2608c:	add	r5, sp, #8
   26090:	ldr	r3, [pc, #100]	; 260fc <strspn@plt+0x233e4>
   26094:	add	r0, pc, r0
   26098:	add	r1, pc, r1
   2609c:	add	r3, pc, r3
   260a0:	bl	32b64 <strspn@plt+0x2fe4c>
   260a4:	b	2601c <strspn@plt+0x23304>
   260a8:	mov	r4, r0
   260ac:	mov	r0, r5
   260b0:	bl	c75c <strspn@plt+0x9a44>
   260b4:	mov	r0, r4
   260b8:	bl	2cb8 <_Unwind_Resume@plt>
   260bc:			; <UNDEFINED> instruction: 0x0002eeb8
   260c0:	andeq	r0, r0, r8, asr #4
   260c4:	andeq	r5, r1, r0, lsl #9
   260c8:	andeq	r5, r1, r8, asr #8
   260cc:	andeq	r5, r1, ip, lsl #8
   260d0:	andeq	r3, r1, ip, lsr #20
   260d4:	andeq	r5, r1, r8, lsl r4
   260d8:	ldrdeq	r5, [r1], -ip
   260dc:	andeq	r3, r1, r4, lsl #20
   260e0:	andeq	r5, r1, r8, ror #7
   260e4:	andeq	r5, r1, ip, lsr #7
   260e8:	andeq	r5, r1, r4, ror #7
   260ec:			; <UNDEFINED> instruction: 0x000153b8
   260f0:	andeq	r5, r1, ip, ror r3
   260f4:			; <UNDEFINED> instruction: 0x000139bc
   260f8:	muleq	r1, r0, r3
   260fc:	andeq	r5, r1, r4, asr r3
   26100:	ldr	ip, [pc, #472]	; 262e0 <strspn@plt+0x235c8>
   26104:	mov	r3, #0
   26108:	push	{r4, r5, r6, r7, r8, lr}
   2610c:	subs	r4, r0, #0
   26110:	ldr	r0, [pc, #460]	; 262e4 <strspn@plt+0x235cc>
   26114:	add	ip, pc, ip
   26118:	mov	r7, r2
   2611c:	sub	sp, sp, #16
   26120:	mov	r8, r1
   26124:	ldr	r6, [ip, r0]
   26128:	str	r3, [sp]
   2612c:	str	r3, [sp, #4]
   26130:	ldr	r2, [r6]
   26134:	str	r3, [sp, #8]
   26138:	str	r2, [sp, #12]
   2613c:	beq	2620c <strspn@plt+0x234f4>
   26140:	ldrb	r3, [r4, #240]	; 0xf0
   26144:	tst	r3, #1
   26148:	beq	26280 <strspn@plt+0x23568>
   2614c:	ldr	r3, [r4, #244]	; 0xf4
   26150:	ldrb	r3, [r3, #1]
   26154:	cmp	r3, #1
   26158:	bne	26234 <strspn@plt+0x2351c>
   2615c:	ldr	r0, [r4, #4]
   26160:	cmp	r0, #0
   26164:	beq	262a8 <strspn@plt+0x23590>
   26168:	bl	6ef0 <strspn@plt+0x41d8>
   2616c:	cmp	r0, #0
   26170:	bne	26258 <strspn@plt+0x23540>
   26174:	ldr	r3, [r4, #4]
   26178:	ldr	r3, [r3, #4]
   2617c:	sub	r3, r3, #1
   26180:	cmp	r3, #3
   26184:	bhi	26200 <strspn@plt+0x234e8>
   26188:	ldr	r3, [r4, #244]	; 0xf4
   2618c:	ldrb	r3, [r3, #2]
   26190:	tst	r3, #1
   26194:	beq	261c0 <strspn@plt+0x234a8>
   26198:	mov	r4, r0
   2619c:	mov	r0, sp
   261a0:	bl	c75c <strspn@plt+0x9a44>
   261a4:	ldr	r2, [sp, #12]
   261a8:	ldr	r3, [r6]
   261ac:	mov	r0, r4
   261b0:	cmp	r2, r3
   261b4:	bne	26208 <strspn@plt+0x234f0>
   261b8:	add	sp, sp, #16
   261bc:	pop	{r4, r5, r6, r7, r8, pc}
   261c0:	mov	r0, r7
   261c4:	bl	c9c4 <strspn@plt+0x9cac>
   261c8:	cmp	r0, #0
   261cc:	beq	261e4 <strspn@plt+0x234cc>
   261d0:	mov	r0, r4
   261d4:	mov	r1, r7
   261d8:	bl	25c58 <strspn@plt+0x22f40>
   261dc:	mov	r4, r0
   261e0:	b	2619c <strspn@plt+0x23484>
   261e4:	mov	r1, r8
   261e8:	mov	r0, sp
   261ec:	bl	cb18 <strspn@plt+0x9e00>
   261f0:	mov	r0, r4
   261f4:	mov	r1, sp
   261f8:	bl	25c58 <strspn@plt+0x22f40>
   261fc:	b	26198 <strspn@plt+0x23480>
   26200:	mvn	r4, #106	; 0x6a
   26204:	b	2619c <strspn@plt+0x23484>
   26208:	bl	2838 <__stack_chk_fail@plt>
   2620c:	ldr	r0, [pc, #212]	; 262e8 <strspn@plt+0x235d0>
   26210:	mov	r2, #195	; 0xc3
   26214:	ldr	r1, [pc, #208]	; 262ec <strspn@plt+0x235d4>
   26218:	ldr	r3, [pc, #208]	; 262f0 <strspn@plt+0x235d8>
   2621c:	add	r0, pc, r0
   26220:	add	r1, pc, r1
   26224:	add	r3, pc, r3
   26228:	bl	32b64 <strspn@plt+0x2fe4c>
   2622c:	mvn	r4, #21
   26230:	b	2619c <strspn@plt+0x23484>
   26234:	ldr	r0, [pc, #184]	; 262f4 <strspn@plt+0x235dc>
   26238:	mov	r2, #197	; 0xc5
   2623c:	ldr	r1, [pc, #180]	; 262f8 <strspn@plt+0x235e0>
   26240:	ldr	r3, [pc, #180]	; 262fc <strspn@plt+0x235e4>
   26244:	add	r0, pc, r0
   26248:	add	r1, pc, r1
   2624c:	add	r3, pc, r3
   26250:	bl	32b64 <strspn@plt+0x2fe4c>
   26254:	b	2622c <strspn@plt+0x23514>
   26258:	ldr	r0, [pc, #160]	; 26300 <strspn@plt+0x235e8>
   2625c:	mov	r2, #199	; 0xc7
   26260:	ldr	r1, [pc, #156]	; 26304 <strspn@plt+0x235ec>
   26264:	ldr	r3, [pc, #156]	; 26308 <strspn@plt+0x235f0>
   26268:	add	r0, pc, r0
   2626c:	add	r1, pc, r1
   26270:	add	r3, pc, r3
   26274:	bl	32b64 <strspn@plt+0x2fe4c>
   26278:	mvn	r4, #9
   2627c:	b	2619c <strspn@plt+0x23484>
   26280:	ldr	r0, [pc, #132]	; 2630c <strspn@plt+0x235f4>
   26284:	mov	r2, #196	; 0xc4
   26288:	ldr	r1, [pc, #128]	; 26310 <strspn@plt+0x235f8>
   2628c:	ldr	r3, [pc, #128]	; 26314 <strspn@plt+0x235fc>
   26290:	add	r0, pc, r0
   26294:	add	r1, pc, r1
   26298:	add	r3, pc, r3
   2629c:	bl	32b64 <strspn@plt+0x2fe4c>
   262a0:	mvn	r4, #0
   262a4:	b	2619c <strspn@plt+0x23484>
   262a8:	ldr	r0, [pc, #104]	; 26318 <strspn@plt+0x23600>
   262ac:	mov	r2, #198	; 0xc6
   262b0:	ldr	r1, [pc, #100]	; 2631c <strspn@plt+0x23604>
   262b4:	ldr	r3, [pc, #100]	; 26320 <strspn@plt+0x23608>
   262b8:	add	r0, pc, r0
   262bc:	add	r1, pc, r1
   262c0:	add	r3, pc, r3
   262c4:	bl	32b64 <strspn@plt+0x2fe4c>
   262c8:	b	2622c <strspn@plt+0x23514>
   262cc:	mov	r4, r0
   262d0:	mov	r0, sp
   262d4:	bl	c75c <strspn@plt+0x9a44>
   262d8:	mov	r0, r4
   262dc:	bl	2cb8 <_Unwind_Resume@plt>
   262e0:	andeq	lr, r2, r0, ror #24
   262e4:	andeq	r0, r0, r8, asr #4
   262e8:	andeq	r3, r1, ip, lsl r8
   262ec:	andeq	r5, r1, r8, lsl #4
   262f0:	andeq	r5, r1, r8, ror #3
   262f4:	andeq	r3, r1, ip, lsl #16
   262f8:	andeq	r5, r1, r0, ror #3
   262fc:	andeq	r5, r1, r0, asr #3
   26300:	strdeq	r5, [r1], -r4
   26304:			; <UNDEFINED> instruction: 0x000151bc
   26308:	muleq	r1, ip, r1
   2630c:			; <UNDEFINED> instruction: 0x000137b0
   26310:	muleq	r1, r4, r1
   26314:	andeq	r5, r1, r4, ror r1
   26318:	muleq	r1, r8, r1
   2631c:	andeq	r5, r1, ip, ror #2
   26320:	andeq	r5, r1, ip, asr #2
   26324:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26328:	subs	sl, r0, #0
   2632c:	mov	r4, r2
   26330:	mov	r5, r3
   26334:	ldr	r8, [sp, #32]
   26338:	beq	2648c <strspn@plt+0x23774>
   2633c:	ldrb	r3, [sl, #240]	; 0xf0
   26340:	tst	r3, #1
   26344:	beq	26414 <strspn@plt+0x236fc>
   26348:	ldr	r0, [sl, #4]
   2634c:	cmp	r0, #0
   26350:	beq	26464 <strspn@plt+0x2374c>
   26354:	bl	6ef0 <strspn@plt+0x41d8>
   26358:	subs	r9, r0, #0
   2635c:	bne	2643c <strspn@plt+0x23724>
   26360:	ldr	r3, [sl, #4]
   26364:	ldr	r3, [r3, #4]
   26368:	sub	r3, r3, #1
   2636c:	cmp	r3, #3
   26370:	bhi	2640c <strspn@plt+0x236f4>
   26374:	mov	r0, sl
   26378:	bl	16fb0 <strspn@plt+0x14298>
   2637c:	subs	r3, r0, #0
   26380:	beq	263b0 <strspn@plt+0x23698>
   26384:	ldrd	r2, [r3, #8]
   26388:	bic	r6, r4, r2
   2638c:	bic	r7, r5, r3
   26390:	orrs	r1, r6, r7
   26394:	beq	263fc <strspn@plt+0x236e4>
   26398:	mov	r6, #1
   2639c:	mov	r7, #0
   263a0:	and	r2, r2, r6
   263a4:	and	r3, r3, r7
   263a8:	orrs	r1, r2, r3
   263ac:	bne	263d4 <strspn@plt+0x236bc>
   263b0:	ldr	r1, [sl, #32]
   263b4:	ldr	r0, [sl, #4]
   263b8:	cmp	r1, #0
   263bc:	beq	263e8 <strspn@plt+0x236d0>
   263c0:	str	r8, [sp, #32]
   263c4:	mov	r2, r4
   263c8:	mov	r3, r5
   263cc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   263d0:	b	b430 <strspn@plt+0x8718>
   263d4:	str	r8, [sp, #32]
   263d8:	mov	r2, r4
   263dc:	mov	r3, r5
   263e0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   263e4:	b	1fd6c <strspn@plt+0x1d054>
   263e8:	mov	r2, r4
   263ec:	mov	r3, r5
   263f0:	str	r8, [sp, #32]
   263f4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   263f8:	b	bbe4 <strspn@plt+0x8ecc>
   263fc:	bl	1ee64 <strspn@plt+0x1c14c>
   26400:	str	r0, [r8]
   26404:	mov	r0, r9
   26408:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2640c:	mvn	r9, #106	; 0x6a
   26410:	b	26404 <strspn@plt+0x236ec>
   26414:	ldr	r0, [pc, #152]	; 264b4 <strspn@plt+0x2379c>
   26418:	movw	r2, #447	; 0x1bf
   2641c:	ldr	r1, [pc, #148]	; 264b8 <strspn@plt+0x237a0>
   26420:	mvn	r9, #0
   26424:	ldr	r3, [pc, #144]	; 264bc <strspn@plt+0x237a4>
   26428:	add	r0, pc, r0
   2642c:	add	r1, pc, r1
   26430:	add	r3, pc, r3
   26434:	bl	32b64 <strspn@plt+0x2fe4c>
   26438:	b	26404 <strspn@plt+0x236ec>
   2643c:	ldr	r0, [pc, #124]	; 264c0 <strspn@plt+0x237a8>
   26440:	movw	r2, #449	; 0x1c1
   26444:	ldr	r1, [pc, #120]	; 264c4 <strspn@plt+0x237ac>
   26448:	mvn	r9, #9
   2644c:	ldr	r3, [pc, #116]	; 264c8 <strspn@plt+0x237b0>
   26450:	add	r0, pc, r0
   26454:	add	r1, pc, r1
   26458:	add	r3, pc, r3
   2645c:	bl	32b64 <strspn@plt+0x2fe4c>
   26460:	b	26404 <strspn@plt+0x236ec>
   26464:	ldr	r0, [pc, #96]	; 264cc <strspn@plt+0x237b4>
   26468:	mov	r2, #448	; 0x1c0
   2646c:	ldr	r1, [pc, #92]	; 264d0 <strspn@plt+0x237b8>
   26470:	mvn	r9, #21
   26474:	ldr	r3, [pc, #88]	; 264d4 <strspn@plt+0x237bc>
   26478:	add	r0, pc, r0
   2647c:	add	r1, pc, r1
   26480:	add	r3, pc, r3
   26484:	bl	32b64 <strspn@plt+0x2fe4c>
   26488:	b	26404 <strspn@plt+0x236ec>
   2648c:	ldr	r0, [pc, #68]	; 264d8 <strspn@plt+0x237c0>
   26490:	movw	r2, #446	; 0x1be
   26494:	ldr	r1, [pc, #64]	; 264dc <strspn@plt+0x237c4>
   26498:	mvn	r9, #21
   2649c:	ldr	r3, [pc, #60]	; 264e0 <strspn@plt+0x237c8>
   264a0:	add	r0, pc, r0
   264a4:	add	r1, pc, r1
   264a8:	add	r3, pc, r3
   264ac:	bl	32b64 <strspn@plt+0x2fe4c>
   264b0:	b	26404 <strspn@plt+0x236ec>
   264b4:	andeq	r3, r1, r8, lsl r6
   264b8:	strdeq	r4, [r1], -ip
   264bc:	ldrdeq	r5, [r1], -ip
   264c0:	andeq	r5, r1, ip
   264c4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   264c8:	strheq	r5, [r1], -r4
   264cc:	ldrdeq	r4, [r1], -r8
   264d0:	andeq	r4, r1, ip, lsr #31
   264d4:	andeq	r5, r1, ip, lsl #1
   264d8:	muleq	r1, r8, r5
   264dc:	andeq	r4, r1, r4, lsl #31
   264e0:	andeq	r5, r1, r4, rrx
   264e4:	ldr	r3, [pc, #556]	; 26718 <strspn@plt+0x23a00>
   264e8:	ldr	r2, [pc, #556]	; 2671c <strspn@plt+0x23a04>
   264ec:	add	r3, pc, r3
   264f0:	push	{r4, r5, r6, lr}
   264f4:	subs	r4, r0, #0
   264f8:	ldr	r5, [r3, r2]
   264fc:	sub	sp, sp, #24
   26500:	mov	r6, r1
   26504:	mov	r1, #0
   26508:	str	r1, [sp, #12]
   2650c:	ldr	r3, [r5]
   26510:	str	r3, [sp, #20]
   26514:	beq	266ac <strspn@plt+0x23994>
   26518:	ldrb	r3, [r4, #240]	; 0xf0
   2651c:	tst	r3, #1
   26520:	beq	26684 <strspn@plt+0x2396c>
   26524:	ldr	r0, [r4, #4]
   26528:	cmp	r0, #0
   2652c:	beq	2665c <strspn@plt+0x23944>
   26530:	bl	6ef0 <strspn@plt+0x41d8>
   26534:	cmp	r0, #0
   26538:	bne	266d0 <strspn@plt+0x239b8>
   2653c:	ldr	r3, [r4, #4]
   26540:	ldr	r3, [r3, #4]
   26544:	sub	r3, r3, #1
   26548:	cmp	r3, #3
   2654c:	bhi	26650 <strspn@plt+0x23938>
   26550:	cmp	r6, #0
   26554:	mov	r0, r4
   26558:	mov	r2, #12
   2655c:	blt	265c0 <strspn@plt+0x238a8>
   26560:	add	r1, sp, #12
   26564:	movt	r2, #32
   26568:	mov	r3, #0
   2656c:	str	r1, [sp]
   26570:	bl	26324 <strspn@plt+0x2360c>
   26574:	cmp	r0, #0
   26578:	blt	265d8 <strspn@plt+0x238c0>
   2657c:	mov	r1, r6
   26580:	ldr	r0, [sp, #12]
   26584:	bl	1f16c <strspn@plt+0x1c454>
   26588:	cmp	r0, #0
   2658c:	ble	265e0 <strspn@plt+0x238c8>
   26590:	mov	r4, #1
   26594:	ldr	r0, [sp, #12]
   26598:	cmp	r0, #0
   2659c:	beq	265a4 <strspn@plt+0x2388c>
   265a0:	bl	1ef04 <strspn@plt+0x1c1ec>
   265a4:	ldr	r2, [sp, #20]
   265a8:	mov	r0, r4
   265ac:	ldr	r3, [r5]
   265b0:	cmp	r2, r3
   265b4:	bne	26658 <strspn@plt+0x23940>
   265b8:	add	sp, sp, #24
   265bc:	pop	{r4, r5, r6, pc}
   265c0:	add	r1, sp, #12
   265c4:	mov	r3, #0
   265c8:	str	r1, [sp]
   265cc:	bl	26324 <strspn@plt+0x2360c>
   265d0:	cmp	r0, #0
   265d4:	bge	265e4 <strspn@plt+0x238cc>
   265d8:	mov	r4, r0
   265dc:	b	26594 <strspn@plt+0x2387c>
   265e0:	beq	26628 <strspn@plt+0x23910>
   265e4:	bl	2760 <getuid@plt>
   265e8:	mov	r4, r0
   265ec:	add	r6, sp, #16
   265f0:	ldr	r0, [sp, #12]
   265f4:	mov	r1, r6
   265f8:	bl	1f0c4 <strspn@plt+0x1c3ac>
   265fc:	cmp	r0, #0
   26600:	blt	26638 <strspn@plt+0x23920>
   26604:	ldr	r3, [sp, #16]
   26608:	cmp	r3, r4
   2660c:	beq	26590 <strspn@plt+0x23878>
   26610:	cmp	r4, #0
   26614:	beq	26620 <strspn@plt+0x23908>
   26618:	cmp	r3, #0
   2661c:	beq	26590 <strspn@plt+0x23878>
   26620:	mov	r4, #0
   26624:	b	26594 <strspn@plt+0x2387c>
   26628:	bl	2760 <getuid@plt>
   2662c:	subs	r4, r0, #0
   26630:	beq	26594 <strspn@plt+0x2387c>
   26634:	b	265ec <strspn@plt+0x238d4>
   26638:	mov	r1, r6
   2663c:	ldr	r0, [sp, #12]
   26640:	bl	1f01c <strspn@plt+0x1c304>
   26644:	cmp	r0, #0
   26648:	blt	26620 <strspn@plt+0x23908>
   2664c:	b	26604 <strspn@plt+0x238ec>
   26650:	mvn	r4, #106	; 0x6a
   26654:	b	26594 <strspn@plt+0x2387c>
   26658:	bl	2838 <__stack_chk_fail@plt>
   2665c:	ldr	r0, [pc, #188]	; 26720 <strspn@plt+0x23a08>
   26660:	mov	r2, #484	; 0x1e4
   26664:	ldr	r1, [pc, #184]	; 26724 <strspn@plt+0x23a0c>
   26668:	ldr	r3, [pc, #184]	; 26728 <strspn@plt+0x23a10>
   2666c:	add	r0, pc, r0
   26670:	add	r1, pc, r1
   26674:	add	r3, pc, r3
   26678:	bl	32b64 <strspn@plt+0x2fe4c>
   2667c:	mvn	r4, #21
   26680:	b	26594 <strspn@plt+0x2387c>
   26684:	ldr	r0, [pc, #160]	; 2672c <strspn@plt+0x23a14>
   26688:	movw	r2, #483	; 0x1e3
   2668c:	ldr	r1, [pc, #156]	; 26730 <strspn@plt+0x23a18>
   26690:	ldr	r3, [pc, #156]	; 26734 <strspn@plt+0x23a1c>
   26694:	add	r0, pc, r0
   26698:	add	r1, pc, r1
   2669c:	add	r3, pc, r3
   266a0:	bl	32b64 <strspn@plt+0x2fe4c>
   266a4:	mvn	r4, #0
   266a8:	b	26594 <strspn@plt+0x2387c>
   266ac:	ldr	r0, [pc, #132]	; 26738 <strspn@plt+0x23a20>
   266b0:	movw	r2, #482	; 0x1e2
   266b4:	ldr	r1, [pc, #128]	; 2673c <strspn@plt+0x23a24>
   266b8:	ldr	r3, [pc, #128]	; 26740 <strspn@plt+0x23a28>
   266bc:	add	r0, pc, r0
   266c0:	add	r1, pc, r1
   266c4:	add	r3, pc, r3
   266c8:	bl	32b64 <strspn@plt+0x2fe4c>
   266cc:	b	2667c <strspn@plt+0x23964>
   266d0:	ldr	r0, [pc, #108]	; 26744 <strspn@plt+0x23a2c>
   266d4:	movw	r2, #485	; 0x1e5
   266d8:	ldr	r1, [pc, #104]	; 26748 <strspn@plt+0x23a30>
   266dc:	ldr	r3, [pc, #104]	; 2674c <strspn@plt+0x23a34>
   266e0:	add	r0, pc, r0
   266e4:	add	r1, pc, r1
   266e8:	add	r3, pc, r3
   266ec:	bl	32b64 <strspn@plt+0x2fe4c>
   266f0:	mvn	r4, #9
   266f4:	b	26594 <strspn@plt+0x2387c>
   266f8:	ldr	r3, [sp, #12]
   266fc:	mov	r4, r0
   26700:	cmp	r3, #0
   26704:	beq	26710 <strspn@plt+0x239f8>
   26708:	mov	r0, r3
   2670c:	bl	1ef04 <strspn@plt+0x1c1ec>
   26710:	mov	r0, r4
   26714:	bl	2cb8 <_Unwind_Resume@plt>
   26718:	andeq	lr, r2, r8, lsl #17
   2671c:	andeq	r0, r0, r8, asr #4
   26720:	andeq	r4, r1, r4, ror #27
   26724:			; <UNDEFINED> instruction: 0x00014db8
   26728:	andeq	r4, r1, r4, ror #28
   2672c:	andeq	r3, r1, ip, lsr #7
   26730:	muleq	r1, r0, sp
   26734:	andeq	r4, r1, ip, lsr lr
   26738:	andeq	r3, r1, ip, ror r3
   2673c:	andeq	r4, r1, r8, ror #26
   26740:	andeq	r4, r1, r4, lsl lr
   26744:	andeq	r4, r1, ip, ror sp
   26748:	andeq	r4, r1, r4, asr #26
   2674c:	strdeq	r4, [r1], -r0
   26750:	cmp	r0, #0
   26754:	push	{r3, lr}
   26758:	beq	267d8 <strspn@plt+0x23ac0>
   2675c:	ldrb	r3, [r0, #36]	; 0x24
   26760:	cmp	r3, #0
   26764:	popeq	{r3, pc}
   26768:	ldr	r3, [r0, #20]
   2676c:	ldr	r1, [r0, #4]
   26770:	cmp	r3, #0
   26774:	ldrne	r2, [r0, #24]
   26778:	strne	r2, [r3, #24]
   2677c:	ldr	r3, [r0, #24]
   26780:	cmp	r3, #0
   26784:	beq	267a4 <strspn@plt+0x23a8c>
   26788:	ldr	r2, [r0, #20]
   2678c:	str	r2, [r3, #20]
   26790:	mov	r3, #0
   26794:	str	r3, [r0, #24]
   26798:	str	r3, [r0, #20]
   2679c:	strb	r3, [r0, #36]	; 0x24
   267a0:	pop	{r3, pc}
   267a4:	ldr	r3, [r1, #1116]	; 0x45c
   267a8:	cmp	r0, r3
   267ac:	ldreq	r3, [r0, #20]
   267b0:	streq	r3, [r1, #1116]	; 0x45c
   267b4:	beq	26790 <strspn@plt+0x23a78>
   267b8:	ldr	r0, [pc, #56]	; 267f8 <strspn@plt+0x23ae0>
   267bc:	mov	r2, #79	; 0x4f
   267c0:	ldr	r1, [pc, #52]	; 267fc <strspn@plt+0x23ae4>
   267c4:	ldr	r3, [pc, #52]	; 26800 <strspn@plt+0x23ae8>
   267c8:	add	r0, pc, r0
   267cc:	add	r1, pc, r1
   267d0:	add	r3, pc, r3
   267d4:	bl	32874 <strspn@plt+0x2fb5c>
   267d8:	ldr	r0, [pc, #36]	; 26804 <strspn@plt+0x23aec>
   267dc:	mov	r2, #74	; 0x4a
   267e0:	ldr	r1, [pc, #32]	; 26808 <strspn@plt+0x23af0>
   267e4:	ldr	r3, [pc, #32]	; 2680c <strspn@plt+0x23af4>
   267e8:	add	r0, pc, r0
   267ec:	add	r1, pc, r1
   267f0:	add	r3, pc, r3
   267f4:	bl	32874 <strspn@plt+0x2fb5c>
   267f8:	andeq	r4, r1, r8, asr r9
   267fc:			; <UNDEFINED> instruction: 0x00014dbc
   26800:	andeq	r4, r1, r0, lsl pc
   26804:	muleq	r1, r8, sp
   26808:	muleq	r1, ip, sp
   2680c:	strdeq	r4, [r1], -r0
   26810:	cmp	r0, #0
   26814:	push	{r3, lr}
   26818:	beq	26860 <strspn@plt+0x23b48>
   2681c:	ldrb	r3, [r0, #36]	; 0x24
   26820:	cmp	r3, #0
   26824:	popne	{r3, pc}
   26828:	ldr	r3, [r0, #8]
   2682c:	cmp	r3, #0
   26830:	popeq	{r3, pc}
   26834:	ldr	r2, [r0, #4]
   26838:	mov	r1, #0
   2683c:	ldr	r3, [r2, #1116]	; 0x45c
   26840:	cmp	r3, #0
   26844:	str	r3, [r0, #20]
   26848:	strne	r0, [r3, #24]
   2684c:	mov	r3, #1
   26850:	str	r1, [r0, #24]
   26854:	str	r0, [r2, #1116]	; 0x45c
   26858:	strb	r3, [r0, #36]	; 0x24
   2685c:	pop	{r3, pc}
   26860:	ldr	r0, [pc, #24]	; 26880 <strspn@plt+0x23b68>
   26864:	mov	r2, #61	; 0x3d
   26868:	ldr	r1, [pc, #20]	; 26884 <strspn@plt+0x23b6c>
   2686c:	ldr	r3, [pc, #20]	; 26888 <strspn@plt+0x23b70>
   26870:	add	r0, pc, r0
   26874:	add	r1, pc, r1
   26878:	add	r3, pc, r3
   2687c:	bl	32874 <strspn@plt+0x2fb5c>
   26880:	andeq	r4, r1, r0, lsl sp
   26884:	andeq	r4, r1, r4, lsl sp
   26888:	andeq	r4, r1, r0, asr lr
   2688c:	push	{r4, lr}
   26890:	subs	r4, r0, #0
   26894:	beq	268b4 <strspn@plt+0x23b9c>
   26898:	ldr	r3, [r4]
   2689c:	cmp	r3, #0
   268a0:	addne	r3, r3, #1
   268a4:	strne	r3, [r4]
   268a8:	beq	268d8 <strspn@plt+0x23bc0>
   268ac:	mov	r0, r4
   268b0:	pop	{r4, pc}
   268b4:	ldr	r0, [pc, #60]	; 268f8 <strspn@plt+0x23be0>
   268b8:	mov	r2, #110	; 0x6e
   268bc:	ldr	r1, [pc, #56]	; 268fc <strspn@plt+0x23be4>
   268c0:	ldr	r3, [pc, #56]	; 26900 <strspn@plt+0x23be8>
   268c4:	add	r0, pc, r0
   268c8:	add	r1, pc, r1
   268cc:	add	r3, pc, r3
   268d0:	bl	32b64 <strspn@plt+0x2fe4c>
   268d4:	b	268ac <strspn@plt+0x23b94>
   268d8:	ldr	r0, [pc, #36]	; 26904 <strspn@plt+0x23bec>
   268dc:	mov	r2, #112	; 0x70
   268e0:	ldr	r1, [pc, #32]	; 26908 <strspn@plt+0x23bf0>
   268e4:	ldr	r3, [pc, #32]	; 2690c <strspn@plt+0x23bf4>
   268e8:	add	r0, pc, r0
   268ec:	add	r1, pc, r1
   268f0:	add	r3, pc, r3
   268f4:	bl	32874 <strspn@plt+0x2fb5c>
   268f8:			; <UNDEFINED> instruction: 0x00014cbc
   268fc:	andeq	r4, r1, r0, asr #25
   26900:	andeq	r4, r1, ip, lsl #25
   26904:	andeq	r4, r1, r4, asr #25
   26908:	muleq	r1, ip, ip
   2690c:	andeq	r4, r1, r8, ror #24
   26910:	ldr	r3, [pc, #280]	; 26a30 <strspn@plt+0x23d18>
   26914:	cmp	r1, #0
   26918:	ldr	r2, [pc, #276]	; 26a34 <strspn@plt+0x23d1c>
   2691c:	add	r3, pc, r3
   26920:	push	{r4, r5, r6, r7, lr}
   26924:	sub	sp, sp, #12
   26928:	ldr	r5, [r3, r2]
   2692c:	mov	r4, r0
   26930:	mov	r0, #0
   26934:	str	r0, [sp]
   26938:	ldr	r3, [r5]
   2693c:	str	r3, [sp, #4]
   26940:	beq	269d0 <strspn@plt+0x23cb8>
   26944:	cmp	r4, #0
   26948:	beq	269a4 <strspn@plt+0x23c8c>
   2694c:	ldr	r0, [r4, #16]
   26950:	mov	r2, sp
   26954:	bl	30cbc <strspn@plt+0x2dfa4>
   26958:	subs	r7, r0, #0
   2695c:	beq	269c0 <strspn@plt+0x23ca8>
   26960:	ldr	r0, [r4, #16]
   26964:	bl	30e94 <strspn@plt+0x2e17c>
   26968:	cmp	r0, #0
   2696c:	beq	269b4 <strspn@plt+0x23c9c>
   26970:	ldr	r0, [sp]
   26974:	mov	r6, #1
   26978:	strb	r6, [r4, #37]	; 0x25
   2697c:	bl	2778 <free@plt>
   26980:	mov	r0, r7
   26984:	bl	27490 <strspn@plt+0x24778>
   26988:	ldr	r2, [sp, #4]
   2698c:	mov	r0, r6
   26990:	ldr	r3, [r5]
   26994:	cmp	r2, r3
   26998:	bne	269cc <strspn@plt+0x23cb4>
   2699c:	add	sp, sp, #12
   269a0:	pop	{r4, r5, r6, r7, pc}
   269a4:	mov	r0, r4
   269a8:	mov	r6, r4
   269ac:	bl	2778 <free@plt>
   269b0:	b	26988 <strspn@plt+0x23c70>
   269b4:	mov	r0, r4
   269b8:	bl	26810 <strspn@plt+0x23af8>
   269bc:	b	26970 <strspn@plt+0x23c58>
   269c0:	mov	r6, r7
   269c4:	ldr	r0, [sp]
   269c8:	b	269ac <strspn@plt+0x23c94>
   269cc:	bl	2838 <__stack_chk_fail@plt>
   269d0:	ldr	r0, [pc, #96]	; 26a38 <strspn@plt+0x23d20>
   269d4:	mov	r2, #210	; 0xd2
   269d8:	ldr	r1, [pc, #92]	; 26a3c <strspn@plt+0x23d24>
   269dc:	ldr	r3, [pc, #92]	; 26a40 <strspn@plt+0x23d28>
   269e0:	add	r0, pc, r0
   269e4:	add	r1, pc, r1
   269e8:	add	r3, pc, r3
   269ec:	bl	32b64 <strspn@plt+0x2fe4c>
   269f0:	ldr	r0, [sp]
   269f4:	mvn	r6, #21
   269f8:	b	269ac <strspn@plt+0x23c94>
   269fc:	mov	r4, r0
   26a00:	mov	r7, #0
   26a04:	ldr	r0, [sp]
   26a08:	bl	2778 <free@plt>
   26a0c:	cmp	r7, #0
   26a10:	beq	26a1c <strspn@plt+0x23d04>
   26a14:	mov	r0, r7
   26a18:	bl	27490 <strspn@plt+0x24778>
   26a1c:	mov	r0, r4
   26a20:	bl	2cb8 <_Unwind_Resume@plt>
   26a24:	mov	r4, r0
   26a28:	b	26a04 <strspn@plt+0x23cec>
   26a2c:	b	269fc <strspn@plt+0x23ce4>
   26a30:	andeq	lr, r2, r8, asr r4
   26a34:	andeq	r0, r0, r8, asr #4
   26a38:			; <UNDEFINED> instruction: 0x000177b8
   26a3c:	andeq	r4, r1, r4, lsr #23
   26a40:	andeq	r4, r1, r4, asr #25
   26a44:	push	{r4, lr}
   26a48:	subs	r4, r0, #0
   26a4c:	beq	26a6c <strspn@plt+0x23d54>
   26a50:	ldr	r3, [r4]
   26a54:	cmp	r3, #0
   26a58:	beq	26ab0 <strspn@plt+0x23d98>
   26a5c:	cmp	r3, #1
   26a60:	bls	26a78 <strspn@plt+0x23d60>
   26a64:	sub	r3, r3, #1
   26a68:	str	r3, [r4]
   26a6c:	mov	r0, #0
   26a70:	pop	{r4, pc}
   26a74:	bl	26910 <strspn@plt+0x23bf8>
   26a78:	ldr	r0, [r4, #16]
   26a7c:	bl	30dc8 <strspn@plt+0x2e0b0>
   26a80:	subs	r1, r0, #0
   26a84:	mov	r0, r4
   26a88:	bne	26a74 <strspn@plt+0x23d5c>
   26a8c:	bl	26750 <strspn@plt+0x23a38>
   26a90:	ldr	r0, [r4, #16]
   26a94:	bl	308ec <strspn@plt+0x2dbd4>
   26a98:	ldr	r0, [r4, #4]
   26a9c:	bl	8028 <strspn@plt+0x5310>
   26aa0:	mov	r0, r4
   26aa4:	bl	2778 <free@plt>
   26aa8:	mov	r0, #0
   26aac:	pop	{r4, pc}
   26ab0:	ldr	r0, [pc, #24]	; 26ad0 <strspn@plt+0x23db8>
   26ab4:	mov	r2, #125	; 0x7d
   26ab8:	ldr	r1, [pc, #20]	; 26ad4 <strspn@plt+0x23dbc>
   26abc:	ldr	r3, [pc, #20]	; 26ad8 <strspn@plt+0x23dc0>
   26ac0:	add	r0, pc, r0
   26ac4:	add	r1, pc, r1
   26ac8:	add	r3, pc, r3
   26acc:	bl	32874 <strspn@plt+0x2fb5c>
   26ad0:	andeq	r4, r1, ip, ror #21
   26ad4:	andeq	r4, r1, r4, asr #21
   26ad8:	andeq	r4, r1, r4, lsr #21
   26adc:	push	{r4, r5, lr}
   26ae0:	subs	r4, r0, #0
   26ae4:	sub	sp, sp, #12
   26ae8:	beq	26b94 <strspn@plt+0x23e7c>
   26aec:	ldrb	r3, [r4, #36]	; 0x24
   26af0:	cmp	r3, #0
   26af4:	beq	26bd4 <strspn@plt+0x23ebc>
   26af8:	ldr	r3, [r4, #8]
   26afc:	cmp	r3, #0
   26b00:	beq	26bb4 <strspn@plt+0x23e9c>
   26b04:	bl	26750 <strspn@plt+0x23a38>
   26b08:	mov	r0, r4
   26b0c:	bl	2688c <strspn@plt+0x23b74>
   26b10:	ldr	r3, [r4, #8]
   26b14:	mov	r0, r4
   26b18:	ldr	r1, [r4, #12]
   26b1c:	blx	r3
   26b20:	subs	r5, r0, #0
   26b24:	blt	26b54 <strspn@plt+0x23e3c>
   26b28:	beq	26b3c <strspn@plt+0x23e24>
   26b2c:	mov	r0, r4
   26b30:	add	sp, sp, #12
   26b34:	pop	{r4, r5, lr}
   26b38:	b	26a44 <strspn@plt+0x23d2c>
   26b3c:	mov	r0, r4
   26b40:	bl	26810 <strspn@plt+0x23af8>
   26b44:	mov	r0, r4
   26b48:	add	sp, sp, #12
   26b4c:	pop	{r4, r5, lr}
   26b50:	b	26a44 <strspn@plt+0x23d2c>
   26b54:	bl	331ec <strspn@plt+0x304d4>
   26b58:	cmp	r0, #6
   26b5c:	ble	26b2c <strspn@plt+0x23e14>
   26b60:	ldr	lr, [pc, #140]	; 26bf4 <strspn@plt+0x23edc>
   26b64:	mov	r1, r5
   26b68:	ldr	ip, [pc, #136]	; 26bf8 <strspn@plt+0x23ee0>
   26b6c:	mov	r3, #312	; 0x138
   26b70:	ldr	r2, [pc, #132]	; 26bfc <strspn@plt+0x23ee4>
   26b74:	add	lr, pc, lr
   26b78:	add	ip, pc, ip
   26b7c:	str	lr, [sp]
   26b80:	add	r2, pc, r2
   26b84:	str	ip, [sp, #4]
   26b88:	mov	r0, #7
   26b8c:	bl	32aa8 <strspn@plt+0x2fd90>
   26b90:	b	26b2c <strspn@plt+0x23e14>
   26b94:	ldr	r0, [pc, #100]	; 26c00 <strspn@plt+0x23ee8>
   26b98:	movw	r2, #302	; 0x12e
   26b9c:	ldr	r1, [pc, #96]	; 26c04 <strspn@plt+0x23eec>
   26ba0:	ldr	r3, [pc, #96]	; 26c08 <strspn@plt+0x23ef0>
   26ba4:	add	r0, pc, r0
   26ba8:	add	r1, pc, r1
   26bac:	add	r3, pc, r3
   26bb0:	bl	32874 <strspn@plt+0x2fb5c>
   26bb4:	ldr	r0, [pc, #80]	; 26c0c <strspn@plt+0x23ef4>
   26bb8:	mov	r2, #304	; 0x130
   26bbc:	ldr	r1, [pc, #76]	; 26c10 <strspn@plt+0x23ef8>
   26bc0:	ldr	r3, [pc, #76]	; 26c14 <strspn@plt+0x23efc>
   26bc4:	add	r0, pc, r0
   26bc8:	add	r1, pc, r1
   26bcc:	add	r3, pc, r3
   26bd0:	bl	32874 <strspn@plt+0x2fb5c>
   26bd4:	ldr	r0, [pc, #60]	; 26c18 <strspn@plt+0x23f00>
   26bd8:	movw	r2, #303	; 0x12f
   26bdc:	ldr	r1, [pc, #56]	; 26c1c <strspn@plt+0x23f04>
   26be0:	ldr	r3, [pc, #56]	; 26c20 <strspn@plt+0x23f08>
   26be4:	add	r0, pc, r0
   26be8:	add	r1, pc, r1
   26bec:	add	r3, pc, r3
   26bf0:	bl	32874 <strspn@plt+0x2fb5c>
   26bf4:	ldrdeq	r4, [r1], -r0
   26bf8:	strdeq	r4, [r1], -ip
   26bfc:	andeq	r4, r1, r8, lsl #20
   26c00:	ldrdeq	r4, [r1], -ip
   26c04:	andeq	r4, r1, r0, ror #19
   26c08:	andeq	r4, r1, ip, ror #21
   26c0c:	andeq	r4, r1, r0, lsr #21
   26c10:	andeq	r4, r1, r0, asr #19
   26c14:	andeq	r4, r1, ip, asr #21
   26c18:	andeq	r4, r1, r0, ror sl
   26c1c:	andeq	r4, r1, r0, lsr #19
   26c20:	andeq	r4, r1, ip, lsr #21
   26c24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26c28:	subs	r4, r0, #0
   26c2c:	sub	sp, sp, #44	; 0x2c
   26c30:	mov	r5, r1
   26c34:	mov	r6, r2
   26c38:	beq	26d80 <strspn@plt+0x24068>
   26c3c:	cmp	r1, #0
   26c40:	blt	26d40 <strspn@plt+0x24028>
   26c44:	mov	r0, r2
   26c48:	bl	c9c4 <strspn@plt+0x9cac>
   26c4c:	cmp	r0, #0
   26c50:	moveq	r0, r5
   26c54:	beq	26d38 <strspn@plt+0x24020>
   26c58:	ldr	r3, [r4, #244]	; 0xf4
   26c5c:	ldrb	r3, [r3, #1]
   26c60:	cmp	r3, #1
   26c64:	beq	26d70 <strspn@plt+0x24058>
   26c68:	bl	331ec <strspn@plt+0x304d4>
   26c6c:	cmp	r0, #6
   26c70:	movle	r0, #1
   26c74:	ble	26d38 <strspn@plt+0x24020>
   26c78:	ldr	r3, [r4, #244]	; 0xf4
   26c7c:	ldrb	r0, [r3, #1]
   26c80:	bl	d20c <strspn@plt+0xa4f4>
   26c84:	ldr	r8, [r4, #32]
   26c88:	cmp	r8, #0
   26c8c:	mov	fp, r0
   26c90:	beq	26d64 <strspn@plt+0x2404c>
   26c94:	ldr	r7, [r4, #16]
   26c98:	cmp	r7, #0
   26c9c:	beq	26d58 <strspn@plt+0x24040>
   26ca0:	ldr	r3, [r4, #20]
   26ca4:	mov	r1, r5
   26ca8:	ldr	r9, [pc, #240]	; 26da0 <strspn@plt+0x24088>
   26cac:	mov	r0, r6
   26cb0:	cmp	r3, #0
   26cb4:	ldr	sl, [pc, #232]	; 26da4 <strspn@plt+0x2408c>
   26cb8:	add	r9, pc, r9
   26cbc:	movne	r9, r3
   26cc0:	ldr	r3, [r4, #24]
   26cc4:	add	sl, pc, sl
   26cc8:	cmp	r3, #0
   26ccc:	movne	sl, r3
   26cd0:	ldr	r3, [r4, #352]	; 0x160
   26cd4:	ldr	r4, [pc, #204]	; 26da8 <strspn@plt+0x24090>
   26cd8:	cmp	r3, #0
   26cdc:	add	r4, pc, r4
   26ce0:	movne	r4, r3
   26ce4:	bl	cc30 <strspn@plt+0x9f18>
   26ce8:	ldr	r2, [pc, #188]	; 26dac <strspn@plt+0x24094>
   26cec:	mov	r1, #0
   26cf0:	ldr	ip, [pc, #184]	; 26db0 <strspn@plt+0x24098>
   26cf4:	movw	r3, #1304	; 0x518
   26cf8:	add	r2, pc, r2
   26cfc:	str	r2, [sp, #4]
   26d00:	ldr	r2, [pc, #172]	; 26db4 <strspn@plt+0x2409c>
   26d04:	add	ip, pc, ip
   26d08:	str	fp, [sp, #8]
   26d0c:	str	r8, [sp, #12]
   26d10:	add	r2, pc, r2
   26d14:	str	r7, [sp, #16]
   26d18:	str	r9, [sp, #20]
   26d1c:	str	sl, [sp, #24]
   26d20:	str	r4, [sp, #28]
   26d24:	str	ip, [sp]
   26d28:	str	r0, [sp, #32]
   26d2c:	mov	r0, #7
   26d30:	bl	32aa8 <strspn@plt+0x2fd90>
   26d34:	mov	r0, #1
   26d38:	add	sp, sp, #44	; 0x2c
   26d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26d40:	ldr	r3, [r4, #244]	; 0xf4
   26d44:	ldrb	r3, [r3, #1]
   26d48:	cmp	r3, #1
   26d4c:	bne	26c68 <strspn@plt+0x23f50>
   26d50:	bl	26100 <strspn@plt+0x233e8>
   26d54:	b	26c68 <strspn@plt+0x23f50>
   26d58:	ldr	r7, [pc, #88]	; 26db8 <strspn@plt+0x240a0>
   26d5c:	add	r7, pc, r7
   26d60:	b	26ca0 <strspn@plt+0x23f88>
   26d64:	ldr	r8, [pc, #80]	; 26dbc <strspn@plt+0x240a4>
   26d68:	add	r8, pc, r8
   26d6c:	b	26c94 <strspn@plt+0x23f7c>
   26d70:	mov	r0, r4
   26d74:	mov	r1, r6
   26d78:	bl	25c58 <strspn@plt+0x22f40>
   26d7c:	b	26c68 <strspn@plt+0x23f50>
   26d80:	ldr	r0, [pc, #56]	; 26dc0 <strspn@plt+0x240a8>
   26d84:	movw	r2, #1285	; 0x505
   26d88:	ldr	r1, [pc, #52]	; 26dc4 <strspn@plt+0x240ac>
   26d8c:	ldr	r3, [pc, #52]	; 26dc8 <strspn@plt+0x240b0>
   26d90:	add	r0, pc, r0
   26d94:	add	r1, pc, r1
   26d98:	add	r3, pc, r3
   26d9c:	bl	32874 <strspn@plt+0x2fb5c>
   26da0:	andeq	pc, r0, r0, ror #22
   26da4:	andeq	pc, r0, r4, asr fp	; <UNPREDICTABLE>
   26da8:	andeq	pc, r0, ip, lsr fp	; <UNPREDICTABLE>
   26dac:	andeq	r4, r1, ip, ror #27
   26db0:	andeq	r5, r1, r0, asr #18
   26db4:	andeq	r4, r1, r4, lsl #20
   26db8:			; <UNDEFINED> instruction: 0x0000fabc
   26dbc:			; <UNDEFINED> instruction: 0x0000fab0
   26dc0:	ldrdeq	r7, [r1], -r0
   26dc4:	andeq	r4, r1, r0, lsl #19
   26dc8:	andeq	r4, r1, r4, ror #18
   26dcc:	push	{r3, r4, r5, r6, r7, lr}
   26dd0:	subs	r5, r0, #0
   26dd4:	mov	r6, r1
   26dd8:	mov	r7, r2
   26ddc:	beq	26e50 <strspn@plt+0x24138>
   26de0:	add	r0, r3, #32
   26de4:	mov	r1, #1
   26de8:	bl	26c4 <calloc@plt>
   26dec:	subs	r4, r0, #0
   26df0:	beq	26e3c <strspn@plt+0x24124>
   26df4:	ldrb	r3, [r4, #12]
   26df8:	cmp	r6, #0
   26dfc:	ldr	r1, [sp, #24]
   26e00:	mov	r2, #1
   26e04:	bfi	r3, r7, #0, #5
   26e08:	str	r5, [r4, #4]
   26e0c:	bfi	r3, r6, #5, #1
   26e10:	str	r2, [r4]
   26e14:	str	r1, [r4, #8]
   26e18:	strb	r3, [r4, #12]
   26e1c:	beq	26e44 <strspn@plt+0x2412c>
   26e20:	ldr	r3, [r5, #1120]	; 0x460
   26e24:	cmp	r3, #0
   26e28:	str	r3, [r4, #20]
   26e2c:	strne	r4, [r3, #24]
   26e30:	mov	r3, #0
   26e34:	str	r3, [r4, #24]
   26e38:	str	r4, [r5, #1120]	; 0x460
   26e3c:	mov	r0, r4
   26e40:	pop	{r3, r4, r5, r6, r7, pc}
   26e44:	mov	r0, r5
   26e48:	bl	6cf0 <strspn@plt+0x3fd8>
   26e4c:	b	26e20 <strspn@plt+0x24108>
   26e50:	ldr	r0, [pc, #24]	; 26e70 <strspn@plt+0x24158>
   26e54:	mov	r2, #36	; 0x24
   26e58:	ldr	r1, [pc, #20]	; 26e74 <strspn@plt+0x2415c>
   26e5c:	ldr	r3, [pc, #20]	; 26e78 <strspn@plt+0x24160>
   26e60:	add	r0, pc, r0
   26e64:	add	r1, pc, r1
   26e68:	add	r3, pc, r3
   26e6c:	bl	32874 <strspn@plt+0x2fb5c>
   26e70:	andeq	r2, r1, ip, lsl #5
   26e74:	andeq	r5, r1, ip, lsl #16
   26e78:	andeq	r5, r1, ip, lsl #17
   26e7c:	push	{r4, lr}
   26e80:	subs	r4, r0, #0
   26e84:	beq	26ea4 <strspn@plt+0x2418c>
   26e88:	ldr	r3, [r4]
   26e8c:	cmp	r3, #0
   26e90:	addne	r3, r3, #1
   26e94:	strne	r3, [r4]
   26e98:	beq	26ec8 <strspn@plt+0x241b0>
   26e9c:	mov	r0, r4
   26ea0:	pop	{r4, pc}
   26ea4:	ldr	r0, [pc, #60]	; 26ee8 <strspn@plt+0x241d0>
   26ea8:	mov	r2, #57	; 0x39
   26eac:	ldr	r1, [pc, #56]	; 26eec <strspn@plt+0x241d4>
   26eb0:	ldr	r3, [pc, #56]	; 26ef0 <strspn@plt+0x241d8>
   26eb4:	add	r0, pc, r0
   26eb8:	add	r1, pc, r1
   26ebc:	add	r3, pc, r3
   26ec0:	bl	32b64 <strspn@plt+0x2fe4c>
   26ec4:	b	26e9c <strspn@plt+0x24184>
   26ec8:	ldr	r0, [pc, #36]	; 26ef4 <strspn@plt+0x241dc>
   26ecc:	mov	r2, #59	; 0x3b
   26ed0:	ldr	r1, [pc, #32]	; 26ef8 <strspn@plt+0x241e0>
   26ed4:	ldr	r3, [pc, #32]	; 26efc <strspn@plt+0x241e4>
   26ed8:	add	r0, pc, r0
   26edc:	add	r1, pc, r1
   26ee0:	add	r3, pc, r3
   26ee4:	bl	32874 <strspn@plt+0x2fb5c>
   26ee8:	andeq	r3, r1, ip, ror #27
   26eec:			; <UNDEFINED> instruction: 0x000157b8
   26ef0:	andeq	r5, r1, ip, asr #16
   26ef4:			; <UNDEFINED> instruction: 0x000157bc
   26ef8:	muleq	r1, r4, r7
   26efc:	andeq	r5, r1, r8, lsr #16
   26f00:	ldr	r3, [pc, #1312]	; 27428 <strspn@plt+0x24710>
   26f04:	ldr	r2, [pc, #1312]	; 2742c <strspn@plt+0x24714>
   26f08:	add	r3, pc, r3
   26f0c:	push	{r4, r5, r6, r7, lr}
   26f10:	subs	r4, r0, #0
   26f14:	ldr	r5, [r3, r2]
   26f18:	sub	sp, sp, #36	; 0x24
   26f1c:	ldr	r3, [r5]
   26f20:	str	r3, [sp, #28]
   26f24:	beq	27404 <strspn@plt+0x246ec>
   26f28:	ldr	r0, [r4, #4]
   26f2c:	cmp	r0, #0
   26f30:	beq	27014 <strspn@plt+0x242fc>
   26f34:	ldrb	r3, [r4, #12]
   26f38:	sbfx	r3, r3, #0, #5
   26f3c:	cmp	r3, #6
   26f40:	addls	pc, pc, r3, lsl #2
   26f44:	b	27258 <strspn@plt+0x24540>
   26f48:	b	2702c <strspn@plt+0x24314>
   26f4c:	b	271dc <strspn@plt+0x244c4>
   26f50:	b	2705c <strspn@plt+0x24344>
   26f54:	b	27094 <strspn@plt+0x2437c>
   26f58:	b	270d8 <strspn@plt+0x243c0>
   26f5c:	b	2711c <strspn@plt+0x24404>
   26f60:	b	26f64 <strspn@plt+0x2424c>
   26f64:	ldr	r2, [r4, #32]
   26f68:	cmp	r2, #0
   26f6c:	beq	26fc0 <strspn@plt+0x242a8>
   26f70:	ldr	r3, [r4, #36]	; 0x24
   26f74:	cmp	r3, #0
   26f78:	ldrne	r1, [r4, #40]	; 0x28
   26f7c:	strne	r1, [r3, #8]
   26f80:	ldr	r3, [r4, #40]	; 0x28
   26f84:	cmp	r3, #0
   26f88:	beq	2735c <strspn@plt+0x24644>
   26f8c:	ldr	r2, [r4, #36]	; 0x24
   26f90:	str	r2, [r3, #4]
   26f94:	ldr	r3, [r4, #4]
   26f98:	mov	r2, #0
   26f9c:	str	r2, [r4, #40]	; 0x28
   26fa0:	str	r2, [r4, #36]	; 0x24
   26fa4:	ldrb	r2, [r3, #25]
   26fa8:	orr	r2, r2, #4
   26fac:	strb	r2, [r3, #25]
   26fb0:	ldr	r0, [r4, #4]
   26fb4:	ldr	r1, [r4, #32]
   26fb8:	bl	24c34 <strspn@plt+0x21f1c>
   26fbc:	ldr	r0, [r4, #4]
   26fc0:	ldr	r3, [r4, #20]
   26fc4:	mov	r1, #0
   26fc8:	ldrb	r2, [r4, #12]
   26fcc:	cmp	r3, r1
   26fd0:	str	r1, [r4, #4]
   26fd4:	orr	r2, r2, #31
   26fd8:	strb	r2, [r4, #12]
   26fdc:	ldrne	r2, [r4, #24]
   26fe0:	strne	r2, [r3, #24]
   26fe4:	ldr	r3, [r4, #24]
   26fe8:	cmp	r3, #0
   26fec:	beq	27224 <strspn@plt+0x2450c>
   26ff0:	ldr	r2, [r4, #20]
   26ff4:	str	r2, [r3, #20]
   26ff8:	ldrb	r2, [r4, #12]
   26ffc:	mov	r3, #0
   27000:	str	r3, [r4, #24]
   27004:	tst	r2, #32
   27008:	str	r3, [r4, #20]
   2700c:	bne	27014 <strspn@plt+0x242fc>
   27010:	bl	8028 <strspn@plt+0x5310>
   27014:	ldr	r2, [sp, #28]
   27018:	ldr	r3, [r5]
   2701c:	cmp	r2, r3
   27020:	bne	27424 <strspn@plt+0x2470c>
   27024:	add	sp, sp, #36	; 0x24
   27028:	pop	{r4, r5, r6, r7, pc}
   2702c:	ldrd	r2, [r4, #48]	; 0x30
   27030:	orrs	r1, r2, r3
   27034:	bne	272c4 <strspn@plt+0x245ac>
   27038:	ldrd	r2, [r4, #40]	; 0x28
   2703c:	orrs	r1, r2, r3
   27040:	beq	26fc0 <strspn@plt+0x242a8>
   27044:	ldr	r0, [r0, #124]	; 0x7c
   27048:	add	r1, r4, #32
   2704c:	add	r2, r4, #56	; 0x38
   27050:	bl	31f1c <strspn@plt+0x2f204>
   27054:	ldr	r0, [r4, #4]
   27058:	b	26fc0 <strspn@plt+0x242a8>
   2705c:	ldrb	r3, [r0, #24]
   27060:	tst	r3, #4
   27064:	bne	272d8 <strspn@plt+0x245c0>
   27068:	ldrb	r3, [r0, #25]
   2706c:	add	r1, r4, #32
   27070:	orr	r3, r3, #1
   27074:	strb	r3, [r0, #25]
   27078:	ldr	r0, [r4, #4]
   2707c:	add	r0, r0, #96	; 0x60
   27080:	bl	214bc <strspn@plt+0x1e7a4>
   27084:	ldr	r0, [r4, #52]	; 0x34
   27088:	bl	2778 <free@plt>
   2708c:	ldr	r0, [r4, #4]
   27090:	b	26fc0 <strspn@plt+0x242a8>
   27094:	ldr	r2, [r4, #32]
   27098:	cmp	r2, #0
   2709c:	beq	26fc0 <strspn@plt+0x242a8>
   270a0:	ldr	r3, [r4, #48]	; 0x30
   270a4:	cmp	r3, #0
   270a8:	ldrne	r1, [r4, #52]	; 0x34
   270ac:	strne	r1, [r3, #20]
   270b0:	ldr	r3, [r4, #52]	; 0x34
   270b4:	cmp	r3, #0
   270b8:	beq	27394 <strspn@plt+0x2467c>
   270bc:	ldr	r2, [r4, #48]	; 0x30
   270c0:	str	r2, [r3, #16]
   270c4:	mov	r2, #0
   270c8:	ldr	r3, [r4, #4]
   270cc:	str	r2, [r4, #52]	; 0x34
   270d0:	str	r2, [r4, #48]	; 0x30
   270d4:	b	26fa4 <strspn@plt+0x2428c>
   270d8:	ldr	r2, [r4, #32]
   270dc:	cmp	r2, #0
   270e0:	beq	26fc0 <strspn@plt+0x242a8>
   270e4:	ldr	r3, [r4, #44]	; 0x2c
   270e8:	cmp	r3, #0
   270ec:	ldrne	r1, [r4, #48]	; 0x30
   270f0:	strne	r1, [r3, #16]
   270f4:	ldr	r3, [r4, #48]	; 0x30
   270f8:	cmp	r3, #0
   270fc:	beq	27324 <strspn@plt+0x2460c>
   27100:	ldr	r2, [r4, #44]	; 0x2c
   27104:	str	r2, [r3, #12]
   27108:	mov	r2, #0
   2710c:	ldr	r3, [r4, #4]
   27110:	str	r2, [r4, #48]	; 0x30
   27114:	str	r2, [r4, #44]	; 0x2c
   27118:	b	26fa4 <strspn@plt+0x2428c>
   2711c:	ldr	r3, [r4, #32]
   27120:	ldr	r0, [r4, #36]	; 0x24
   27124:	cmp	r3, #0
   27128:	beq	2727c <strspn@plt+0x24564>
   2712c:	cmp	r0, #0
   27130:	beq	2727c <strspn@plt+0x24564>
   27134:	ldr	r6, [r4, #44]	; 0x2c
   27138:	cmp	r6, #0
   2713c:	beq	2727c <strspn@plt+0x24564>
   27140:	ldrb	r3, [r6]
   27144:	cmp	r3, #62	; 0x3e
   27148:	beq	2727c <strspn@plt+0x24564>
   2714c:	add	r7, sp, #4
   27150:	b	2719c <strspn@plt+0x24484>
   27154:	cmp	r3, #77	; 0x4d
   27158:	movne	r0, #0
   2715c:	bne	2718c <strspn@plt+0x24474>
   27160:	ldr	r2, [r4, #32]
   27164:	mov	r1, r7
   27168:	ldr	r0, [r4, #36]	; 0x24
   2716c:	ldr	r3, [r4, #4]
   27170:	ldr	r2, [r2]
   27174:	str	r0, [sp, #8]
   27178:	str	r2, [sp, #4]
   2717c:	ldr	r2, [r6, #8]
   27180:	str	r2, [sp, #12]
   27184:	ldr	r0, [r3, #140]	; 0x8c
   27188:	bl	30c28 <strspn@plt+0x2df10>
   2718c:	bl	2778 <free@plt>
   27190:	ldrb	r3, [r6, #32]!
   27194:	cmp	r3, #62	; 0x3e
   27198:	beq	27278 <strspn@plt+0x24560>
   2719c:	cmp	r3, #80	; 0x50
   271a0:	beq	271ac <strspn@plt+0x24494>
   271a4:	cmp	r3, #87	; 0x57
   271a8:	bne	27154 <strspn@plt+0x2443c>
   271ac:	ldr	r2, [r4, #32]
   271b0:	mov	r1, r7
   271b4:	ldr	r0, [r4, #36]	; 0x24
   271b8:	ldr	r3, [r4, #4]
   271bc:	ldr	r2, [r2]
   271c0:	str	r0, [sp, #8]
   271c4:	str	r2, [sp, #4]
   271c8:	ldr	r2, [r6, #8]
   271cc:	str	r2, [sp, #12]
   271d0:	ldr	r0, [r3, #144]	; 0x90
   271d4:	bl	30c28 <strspn@plt+0x2df10>
   271d8:	b	2718c <strspn@plt+0x24474>
   271dc:	ldrb	r3, [r0, #25]
   271e0:	orr	r3, r3, #2
   271e4:	strb	r3, [r0, #25]
   271e8:	ldr	r3, [r4, #40]	; 0x28
   271ec:	ldr	r1, [r4, #4]
   271f0:	cmp	r3, #0
   271f4:	ldrne	r2, [r4, #44]	; 0x2c
   271f8:	strne	r2, [r3, #12]
   271fc:	ldr	r3, [r4, #44]	; 0x2c
   27200:	cmp	r3, #0
   27204:	beq	272ec <strspn@plt+0x245d4>
   27208:	ldr	r2, [r4, #40]	; 0x28
   2720c:	str	r2, [r3, #8]
   27210:	mov	r3, #0
   27214:	ldr	r0, [r4, #4]
   27218:	str	r3, [r4, #44]	; 0x2c
   2721c:	str	r3, [r4, #40]	; 0x28
   27220:	b	26fc0 <strspn@plt+0x242a8>
   27224:	ldr	r3, [r0, #1120]	; 0x460
   27228:	cmp	r4, r3
   2722c:	ldreq	r3, [r4, #20]
   27230:	streq	r3, [r0, #1120]	; 0x460
   27234:	beq	26ff8 <strspn@plt+0x242e0>
   27238:	ldr	r0, [pc, #496]	; 27430 <strspn@plt+0x24718>
   2723c:	mov	r2, #192	; 0xc0
   27240:	ldr	r1, [pc, #492]	; 27434 <strspn@plt+0x2471c>
   27244:	ldr	r3, [pc, #492]	; 27438 <strspn@plt+0x24720>
   27248:	add	r0, pc, r0
   2724c:	add	r1, pc, r1
   27250:	add	r3, pc, r3
   27254:	bl	32874 <strspn@plt+0x2fb5c>
   27258:	ldr	r0, [pc, #476]	; 2743c <strspn@plt+0x24724>
   2725c:	mov	r2, #185	; 0xb9
   27260:	ldr	r1, [pc, #472]	; 27440 <strspn@plt+0x24728>
   27264:	ldr	r3, [pc, #472]	; 27444 <strspn@plt+0x2472c>
   27268:	add	r0, pc, r0
   2726c:	add	r1, pc, r1
   27270:	add	r3, pc, r3
   27274:	bl	32b0c <strspn@plt+0x2fdf4>
   27278:	ldr	r0, [r4, #36]	; 0x24
   2727c:	bl	2778 <free@plt>
   27280:	ldr	r2, [r4, #32]
   27284:	cmp	r2, #0
   27288:	beq	26fbc <strspn@plt+0x242a4>
   2728c:	ldr	r3, [r4, #56]	; 0x38
   27290:	cmp	r3, #0
   27294:	ldrne	r1, [r4, #60]	; 0x3c
   27298:	strne	r1, [r3, #28]
   2729c:	ldr	r3, [r4, #60]	; 0x3c
   272a0:	cmp	r3, #0
   272a4:	beq	273cc <strspn@plt+0x246b4>
   272a8:	ldr	r2, [r4, #56]	; 0x38
   272ac:	str	r2, [r3, #24]
   272b0:	mov	r2, #0
   272b4:	ldr	r3, [r4, #4]
   272b8:	str	r2, [r4, #60]	; 0x3c
   272bc:	str	r2, [r4, #56]	; 0x38
   272c0:	b	26fa4 <strspn@plt+0x2428c>
   272c4:	ldr	r0, [r0, #128]	; 0x80
   272c8:	add	r1, r4, #48	; 0x30
   272cc:	bl	30c28 <strspn@plt+0x2df10>
   272d0:	ldr	r0, [r4, #4]
   272d4:	b	27038 <strspn@plt+0x24320>
   272d8:	ldr	r1, [r4, #52]	; 0x34
   272dc:	ldrd	r2, [r4, #40]	; 0x28
   272e0:	bl	c0ec <strspn@plt+0x93d4>
   272e4:	ldr	r0, [r4, #4]
   272e8:	b	27068 <strspn@plt+0x24350>
   272ec:	ldr	r2, [r1, #132]	; 0x84
   272f0:	add	r3, r4, #32
   272f4:	cmp	r2, r3
   272f8:	ldreq	r3, [r4, #40]	; 0x28
   272fc:	streq	r3, [r1, #132]	; 0x84
   27300:	beq	27210 <strspn@plt+0x244f8>
   27304:	ldr	r0, [pc, #316]	; 27448 <strspn@plt+0x24730>
   27308:	mov	r2, #87	; 0x57
   2730c:	ldr	r1, [pc, #312]	; 2744c <strspn@plt+0x24734>
   27310:	ldr	r3, [pc, #312]	; 27450 <strspn@plt+0x24738>
   27314:	add	r0, pc, r0
   27318:	add	r1, pc, r1
   2731c:	add	r3, pc, r3
   27320:	bl	32874 <strspn@plt+0x2fb5c>
   27324:	ldr	r1, [r2, #28]
   27328:	add	r3, r4, #32
   2732c:	cmp	r1, r3
   27330:	ldreq	r3, [r4, #44]	; 0x2c
   27334:	streq	r3, [r2, #28]
   27338:	beq	27108 <strspn@plt+0x243f0>
   2733c:	ldr	r0, [pc, #272]	; 27454 <strspn@plt+0x2473c>
   27340:	mov	r2, #116	; 0x74
   27344:	ldr	r1, [pc, #268]	; 27458 <strspn@plt+0x24740>
   27348:	ldr	r3, [pc, #268]	; 2745c <strspn@plt+0x24744>
   2734c:	add	r0, pc, r0
   27350:	add	r1, pc, r1
   27354:	add	r3, pc, r3
   27358:	bl	32874 <strspn@plt+0x2fb5c>
   2735c:	ldr	r1, [r2, #32]
   27360:	add	r3, r4, #32
   27364:	cmp	r1, r3
   27368:	ldreq	r3, [r4, #36]	; 0x24
   2736c:	streq	r3, [r2, #32]
   27370:	beq	26f94 <strspn@plt+0x2427c>
   27374:	ldr	r0, [pc, #228]	; 27460 <strspn@plt+0x24748>
   27378:	mov	r2, #127	; 0x7f
   2737c:	ldr	r1, [pc, #224]	; 27464 <strspn@plt+0x2474c>
   27380:	ldr	r3, [pc, #224]	; 27468 <strspn@plt+0x24750>
   27384:	add	r0, pc, r0
   27388:	add	r1, pc, r1
   2738c:	add	r3, pc, r3
   27390:	bl	32874 <strspn@plt+0x2fb5c>
   27394:	ldr	r1, [r2, #20]
   27398:	add	r3, r4, #32
   2739c:	cmp	r1, r3
   273a0:	ldreq	r3, [r4, #48]	; 0x30
   273a4:	streq	r3, [r2, #20]
   273a8:	beq	270c4 <strspn@plt+0x243ac>
   273ac:	ldr	r0, [pc, #184]	; 2746c <strspn@plt+0x24754>
   273b0:	mov	r2, #105	; 0x69
   273b4:	ldr	r1, [pc, #180]	; 27470 <strspn@plt+0x24758>
   273b8:	ldr	r3, [pc, #180]	; 27474 <strspn@plt+0x2475c>
   273bc:	add	r0, pc, r0
   273c0:	add	r1, pc, r1
   273c4:	add	r3, pc, r3
   273c8:	bl	32874 <strspn@plt+0x2fb5c>
   273cc:	ldr	r1, [r2, #24]
   273d0:	add	r3, r4, #32
   273d4:	cmp	r1, r3
   273d8:	ldreq	r3, [r4, #56]	; 0x38
   273dc:	streq	r3, [r2, #24]
   273e0:	beq	272b0 <strspn@plt+0x24598>
   273e4:	ldr	r0, [pc, #140]	; 27478 <strspn@plt+0x24760>
   273e8:	mov	r2, #176	; 0xb0
   273ec:	ldr	r1, [pc, #136]	; 2747c <strspn@plt+0x24764>
   273f0:	ldr	r3, [pc, #136]	; 27480 <strspn@plt+0x24768>
   273f4:	add	r0, pc, r0
   273f8:	add	r1, pc, r1
   273fc:	add	r3, pc, r3
   27400:	bl	32874 <strspn@plt+0x2fb5c>
   27404:	ldr	r0, [pc, #120]	; 27484 <strspn@plt+0x2476c>
   27408:	mov	r2, #68	; 0x44
   2740c:	ldr	r1, [pc, #116]	; 27488 <strspn@plt+0x24770>
   27410:	ldr	r3, [pc, #116]	; 2748c <strspn@plt+0x24774>
   27414:	add	r0, pc, r0
   27418:	add	r1, pc, r1
   2741c:	add	r3, pc, r3
   27420:	bl	32874 <strspn@plt+0x2fb5c>
   27424:	bl	2838 <__stack_chk_fail@plt>
   27428:	andeq	sp, r2, ip, ror #28
   2742c:	andeq	r0, r0, r8, asr #4
   27430:	ldrdeq	r3, [r1], -r8
   27434:	andeq	r5, r1, r4, lsr #8
   27438:	andeq	r5, r1, ip, lsl #8
   2743c:	andeq	r5, r1, ip, lsr r4
   27440:	andeq	r5, r1, r4, lsl #8
   27444:	andeq	r5, r1, ip, ror #7
   27448:	andeq	r3, r1, ip, lsl #28
   2744c:	andeq	r5, r1, r8, asr r3
   27450:	andeq	r5, r1, r0, asr #6
   27454:	ldrdeq	r3, [r1], -r4
   27458:	andeq	r5, r1, r0, lsr #6
   2745c:	andeq	r5, r1, r8, lsl #6
   27460:	muleq	r1, ip, sp
   27464:	andeq	r5, r1, r8, ror #5
   27468:	ldrdeq	r5, [r1], -r0
   2746c:	andeq	r3, r1, r4, ror #26
   27470:			; <UNDEFINED> instruction: 0x000152b0
   27474:	muleq	r1, r8, r2
   27478:	andeq	r3, r1, ip, lsr #26
   2747c:	andeq	r5, r1, r8, ror r2
   27480:	andeq	r5, r1, r0, ror #4
   27484:	andeq	r3, r1, ip, lsl #17
   27488:	andeq	r5, r1, r8, asr r2
   2748c:	andeq	r5, r1, r0, asr #4
   27490:	push	{r4, lr}
   27494:	subs	r4, r0, #0
   27498:	beq	274b8 <strspn@plt+0x247a0>
   2749c:	ldr	r3, [r4]
   274a0:	cmp	r3, #0
   274a4:	beq	274dc <strspn@plt+0x247c4>
   274a8:	cmp	r3, #1
   274ac:	bls	274c0 <strspn@plt+0x247a8>
   274b0:	sub	r3, r3, #1
   274b4:	str	r3, [r4]
   274b8:	mov	r0, #0
   274bc:	pop	{r4, pc}
   274c0:	bl	26f00 <strspn@plt+0x241e8>
   274c4:	ldr	r0, [r4, #16]
   274c8:	bl	2778 <free@plt>
   274cc:	mov	r0, r4
   274d0:	bl	2778 <free@plt>
   274d4:	mov	r0, #0
   274d8:	pop	{r4, pc}
   274dc:	ldr	r0, [pc, #24]	; 274fc <strspn@plt+0x247e4>
   274e0:	mov	r2, #203	; 0xcb
   274e4:	ldr	r1, [pc, #20]	; 27500 <strspn@plt+0x247e8>
   274e8:	ldr	r3, [pc, #20]	; 27504 <strspn@plt+0x247ec>
   274ec:	add	r0, pc, r0
   274f0:	add	r1, pc, r1
   274f4:	add	r3, pc, r3
   274f8:	bl	32874 <strspn@plt+0x2fb5c>
   274fc:	andeq	r5, r1, r8, lsr #3
   27500:	andeq	r5, r1, r0, lsl #3
   27504:	andeq	r5, r1, ip, ror #3
   27508:	push	{r3, r4, r5, lr}
   2750c:	ldr	r3, [r0, #12]
   27510:	cmp	r3, #0
   27514:	beq	275a0 <strspn@plt+0x24888>
   27518:	ldr	r3, [r1, #12]
   2751c:	cmp	r3, #0
   27520:	beq	275c0 <strspn@plt+0x248a8>
   27524:	ldrb	r3, [r0, #20]
   27528:	lsrs	r3, r3, #5
   2752c:	ldrb	r3, [r1, #20]
   27530:	beq	27588 <strspn@plt+0x24870>
   27534:	lsrs	r3, r3, #5
   27538:	beq	27598 <strspn@plt+0x24880>
   2753c:	ldrd	r4, [r0, #48]	; 0x30
   27540:	ldrd	r2, [r1, #48]	; 0x30
   27544:	cmp	r5, r3
   27548:	cmpeq	r4, r2
   2754c:	bcc	27598 <strspn@plt+0x24880>
   27550:	bhi	27590 <strspn@plt+0x24878>
   27554:	ldrd	r2, [r0, #24]
   27558:	ldrd	r4, [r1, #24]
   2755c:	cmp	r2, r4
   27560:	sbcs	ip, r3, r5
   27564:	blt	27598 <strspn@plt+0x24880>
   27568:	cmp	r4, r2
   2756c:	sbcs	ip, r5, r3
   27570:	blt	27590 <strspn@plt+0x24878>
   27574:	cmp	r0, r1
   27578:	bcc	27598 <strspn@plt+0x24880>
   2757c:	movls	r0, #0
   27580:	movhi	r0, #1
   27584:	pop	{r3, r4, r5, pc}
   27588:	lsrs	r3, r3, #5
   2758c:	beq	2753c <strspn@plt+0x24824>
   27590:	mov	r0, #1
   27594:	pop	{r3, r4, r5, pc}
   27598:	mvn	r0, #0
   2759c:	pop	{r3, r4, r5, pc}
   275a0:	ldr	r0, [pc, #56]	; 275e0 <strspn@plt+0x248c8>
   275a4:	mov	r2, #231	; 0xe7
   275a8:	ldr	r1, [pc, #52]	; 275e4 <strspn@plt+0x248cc>
   275ac:	ldr	r3, [pc, #52]	; 275e8 <strspn@plt+0x248d0>
   275b0:	add	r0, pc, r0
   275b4:	add	r1, pc, r1
   275b8:	add	r3, pc, r3
   275bc:	bl	32874 <strspn@plt+0x2fb5c>
   275c0:	ldr	r0, [pc, #36]	; 275ec <strspn@plt+0x248d4>
   275c4:	mov	r2, #232	; 0xe8
   275c8:	ldr	r1, [pc, #32]	; 275f0 <strspn@plt+0x248d8>
   275cc:	ldr	r3, [pc, #32]	; 275f4 <strspn@plt+0x248dc>
   275d0:	add	r0, pc, r0
   275d4:	add	r1, pc, r1
   275d8:	add	r3, pc, r3
   275dc:	bl	32874 <strspn@plt+0x2fb5c>
   275e0:			; <UNDEFINED> instruction: 0x000155bc
   275e4:	andeq	r5, r1, r0, lsl #7
   275e8:	andeq	r5, r1, r4, lsr #5
   275ec:	andeq	r5, r1, r8, lsr #11
   275f0:	andeq	r5, r1, r0, ror #6
   275f4:	andeq	r5, r1, r4, lsl #5
   275f8:	ldr	r3, [pc, #296]	; 27728 <strspn@plt+0x24a10>
   275fc:	ldr	ip, [pc, #296]	; 2772c <strspn@plt+0x24a14>
   27600:	add	r3, pc, r3
   27604:	push	{r4, r5, lr}
   27608:	subs	r4, r0, #0
   2760c:	mov	r0, r3
   27610:	sub	sp, sp, #28
   27614:	ldr	r5, [r0, ip]
   27618:	mov	r3, #0
   2761c:	str	r3, [sp]
   27620:	str	r3, [sp, #4]
   27624:	ldr	r0, [r5]
   27628:	str	r3, [sp, #8]
   2762c:	str	r3, [sp, #12]
   27630:	str	r0, [sp, #20]
   27634:	beq	27708 <strspn@plt+0x249f0>
   27638:	ldrb	r3, [r4, #20]
   2763c:	tst	r3, #31
   27640:	bne	276e8 <strspn@plt+0x249d0>
   27644:	cmp	r1, #0
   27648:	beq	276c8 <strspn@plt+0x249b0>
   2764c:	ldrb	r3, [r4, #80]	; 0x50
   27650:	cmn	r1, #1
   27654:	ldr	r0, [r4, #4]
   27658:	str	r2, [sp]
   2765c:	orreq	r2, r2, #1073741824	; 0x40000000
   27660:	streq	r2, [sp]
   27664:	tst	r3, #1
   27668:	str	r4, [sp, #8]
   2766c:	mov	r3, sp
   27670:	movne	r1, #3
   27674:	moveq	r1, #1
   27678:	ldr	r2, [r4, #68]	; 0x44
   2767c:	ldr	r0, [r0, #4]
   27680:	bl	29dc <epoll_ctl@plt>
   27684:	cmp	r0, #0
   27688:	blt	276b4 <strspn@plt+0x2499c>
   2768c:	ldrb	r3, [r4, #80]	; 0x50
   27690:	mov	r0, #0
   27694:	orr	r3, r3, #1
   27698:	strb	r3, [r4, #80]	; 0x50
   2769c:	ldr	r2, [sp, #20]
   276a0:	ldr	r3, [r5]
   276a4:	cmp	r2, r3
   276a8:	bne	276c4 <strspn@plt+0x249ac>
   276ac:	add	sp, sp, #28
   276b0:	pop	{r4, r5, pc}
   276b4:	bl	2a9c <__errno_location@plt>
   276b8:	ldr	r0, [r0]
   276bc:	rsb	r0, r0, #0
   276c0:	b	2769c <strspn@plt+0x24984>
   276c4:	bl	2838 <__stack_chk_fail@plt>
   276c8:	ldr	r0, [pc, #96]	; 27730 <strspn@plt+0x24a18>
   276cc:	movw	r2, #498	; 0x1f2
   276d0:	ldr	r1, [pc, #92]	; 27734 <strspn@plt+0x24a1c>
   276d4:	ldr	r3, [pc, #92]	; 27738 <strspn@plt+0x24a20>
   276d8:	add	r0, pc, r0
   276dc:	add	r1, pc, r1
   276e0:	add	r3, pc, r3
   276e4:	bl	32874 <strspn@plt+0x2fb5c>
   276e8:	ldr	r0, [pc, #76]	; 2773c <strspn@plt+0x24a24>
   276ec:	movw	r2, #497	; 0x1f1
   276f0:	ldr	r1, [pc, #72]	; 27740 <strspn@plt+0x24a28>
   276f4:	ldr	r3, [pc, #72]	; 27744 <strspn@plt+0x24a2c>
   276f8:	add	r0, pc, r0
   276fc:	add	r1, pc, r1
   27700:	add	r3, pc, r3
   27704:	bl	32874 <strspn@plt+0x2fb5c>
   27708:	ldr	r0, [pc, #56]	; 27748 <strspn@plt+0x24a30>
   2770c:	mov	r2, #496	; 0x1f0
   27710:	ldr	r1, [pc, #52]	; 2774c <strspn@plt+0x24a34>
   27714:	ldr	r3, [pc, #52]	; 27750 <strspn@plt+0x24a38>
   27718:	add	r0, pc, r0
   2771c:	add	r1, pc, r1
   27720:	add	r3, pc, r3
   27724:	bl	32874 <strspn@plt+0x2fb5c>
   27728:	andeq	sp, r2, r4, ror r7
   2772c:	andeq	r0, r0, r8, asr #4
   27730:	muleq	r1, ip, r5
   27734:	andeq	r5, r1, r8, asr r2
   27738:	andeq	r5, r1, r8, ror r0
   2773c:	andeq	r5, r1, ip, lsl #9
   27740:	andeq	r5, r1, r8, lsr r2
   27744:	andeq	r5, r1, r8, asr r0
   27748:	andeq	r4, r1, r8, lsr #8
   2774c:	andeq	r5, r1, r8, lsl r2
   27750:	andeq	r5, r1, r8, lsr r0
   27754:	ldr	r2, [pc, #228]	; 27840 <strspn@plt+0x24b28>
   27758:	mov	r3, #0
   2775c:	ldr	r1, [pc, #224]	; 27844 <strspn@plt+0x24b2c>
   27760:	add	r2, pc, r2
   27764:	push	{r4, r5, r6, lr}
   27768:	subs	r4, r0, #0
   2776c:	ldr	r5, [r2, r1]
   27770:	sub	sp, sp, #24
   27774:	str	r3, [sp]
   27778:	ldr	r2, [r5]
   2777c:	str	r3, [sp, #4]
   27780:	str	r3, [sp, #8]
   27784:	str	r3, [sp, #12]
   27788:	str	r2, [sp, #20]
   2778c:	beq	27820 <strspn@plt+0x24b08>
   27790:	ldr	r6, [r4, #8]
   27794:	mov	r2, #2048	; 0x800
   27798:	add	r1, r4, #192	; 0xc0
   2779c:	movt	r2, #8
   277a0:	mov	r0, r6
   277a4:	bl	28d4 <signalfd@plt>
   277a8:	subs	r2, r0, #0
   277ac:	blt	2780c <strspn@plt+0x24af4>
   277b0:	cmp	r6, #0
   277b4:	str	r2, [r4, #8]
   277b8:	blt	277d8 <strspn@plt+0x24ac0>
   277bc:	mov	r0, #0
   277c0:	ldr	r2, [sp, #20]
   277c4:	ldr	r3, [r5]
   277c8:	cmp	r2, r3
   277cc:	bne	2781c <strspn@plt+0x24b04>
   277d0:	add	sp, sp, #24
   277d4:	pop	{r4, r5, r6, pc}
   277d8:	mov	ip, #1
   277dc:	ldr	r0, [r4, #4]
   277e0:	mov	r1, ip
   277e4:	mov	r3, sp
   277e8:	str	ip, [sp]
   277ec:	mov	ip, #6
   277f0:	str	ip, [sp, #8]
   277f4:	bl	29dc <epoll_ctl@plt>
   277f8:	cmp	r0, #0
   277fc:	bge	277bc <strspn@plt+0x24aa4>
   27800:	ldr	r0, [r4, #8]
   27804:	bl	2afb0 <strspn@plt+0x28298>
   27808:	str	r0, [r4, #8]
   2780c:	bl	2a9c <__errno_location@plt>
   27810:	ldr	r0, [r0]
   27814:	rsb	r0, r0, #0
   27818:	b	277c0 <strspn@plt+0x24aa8>
   2781c:	bl	2838 <__stack_chk_fail@plt>
   27820:	ldr	r0, [pc, #32]	; 27848 <strspn@plt+0x24b30>
   27824:	movw	r2, #605	; 0x25d
   27828:	ldr	r1, [pc, #28]	; 2784c <strspn@plt+0x24b34>
   2782c:	ldr	r3, [pc, #28]	; 27850 <strspn@plt+0x24b38>
   27830:	add	r0, pc, r0
   27834:	add	r1, pc, r1
   27838:	add	r3, pc, r3
   2783c:	bl	32874 <strspn@plt+0x2fb5c>
   27840:	andeq	sp, r2, r4, lsl r6
   27844:	andeq	r0, r0, r8, asr #4
   27848:	andeq	r0, r1, ip, lsl #3
   2784c:	andeq	r5, r1, r0, lsl #2
   27850:	andeq	r4, r1, r0, ror pc
   27854:	cmp	r0, #0
   27858:	push	{r3, lr}
   2785c:	beq	278ac <strspn@plt+0x24b94>
   27860:	sub	r1, r1, #1
   27864:	cmp	r1, #4
   27868:	addls	pc, pc, r1, lsl #2
   2786c:	b	278cc <strspn@plt+0x24bb4>
   27870:	b	2788c <strspn@plt+0x24b74>
   27874:	b	27894 <strspn@plt+0x24b7c>
   27878:	b	2789c <strspn@plt+0x24b84>
   2787c:	b	278a4 <strspn@plt+0x24b8c>
   27880:	b	27884 <strspn@plt+0x24b6c>
   27884:	add	r0, r0, #152	; 0x98
   27888:	pop	{r3, pc}
   2788c:	add	r0, r0, #24
   27890:	pop	{r3, pc}
   27894:	add	r0, r0, #56	; 0x38
   27898:	pop	{r3, pc}
   2789c:	add	r0, r0, #88	; 0x58
   278a0:	pop	{r3, pc}
   278a4:	add	r0, r0, #120	; 0x78
   278a8:	pop	{r3, pc}
   278ac:	ldr	r0, [pc, #32]	; 278d4 <strspn@plt+0x24bbc>
   278b0:	mov	r2, #568	; 0x238
   278b4:	ldr	r1, [pc, #28]	; 278d8 <strspn@plt+0x24bc0>
   278b8:	ldr	r3, [pc, #28]	; 278dc <strspn@plt+0x24bc4>
   278bc:	add	r0, pc, r0
   278c0:	add	r1, pc, r1
   278c4:	add	r3, pc, r3
   278c8:	bl	32874 <strspn@plt+0x2fb5c>
   278cc:	mov	r0, #0
   278d0:	pop	{r3, pc}
   278d4:	andeq	r0, r1, r0, lsl #2
   278d8:	andeq	r5, r1, r4, ror r0
   278dc:	ldrdeq	r4, [r1], -r8
   278e0:	ldr	r3, [pc, #460]	; 27ab4 <strspn@plt+0x24d9c>
   278e4:	ldr	r2, [pc, #460]	; 27ab8 <strspn@plt+0x24da0>
   278e8:	add	r3, pc, r3
   278ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   278f0:	subs	r6, r0, #0
   278f4:	ldr	r8, [r3, r2]
   278f8:	sub	sp, sp, #28
   278fc:	ldr	r3, [r8]
   27900:	str	r3, [sp, #20]
   27904:	beq	27a34 <strspn@plt+0x24d1c>
   27908:	ldrb	r3, [r6, #20]
   2790c:	sbfx	r3, r3, #0, #5
   27910:	cmp	r3, #10
   27914:	beq	27a54 <strspn@plt+0x24d3c>
   27918:	ldrb	r3, [r6, #21]
   2791c:	and	r2, r3, #1
   27920:	cmp	r2, r1
   27924:	beq	27998 <strspn@plt+0x24c80>
   27928:	cmp	r1, #0
   2792c:	bfi	r3, r1, #0, #1
   27930:	strb	r3, [r6, #21]
   27934:	ldr	r3, [r6, #4]
   27938:	bne	279b4 <strspn@plt+0x24c9c>
   2793c:	mov	r1, r6
   27940:	add	r2, r6, #32
   27944:	ldr	r0, [r3, #16]
   27948:	bl	31f1c <strspn@plt+0x2f204>
   2794c:	cmp	r0, #0
   27950:	beq	27a94 <strspn@plt+0x24d7c>
   27954:	ldrb	r7, [r6, #20]
   27958:	sub	r5, sp, #4
   2795c:	ldr	sl, [pc, #344]	; 27abc <strspn@plt+0x24da4>
   27960:	add	fp, sp, #16
   27964:	sbfx	r7, r7, #0, #5
   27968:	add	sl, pc, sl
   2796c:	mov	r4, sl
   27970:	mov	ip, sp
   27974:	ldm	r4!, {r0, r1, r2, r3}
   27978:	ldr	r4, [r4]
   2797c:	stmia	ip!, {r0, r1, r2, r3}
   27980:	str	r4, [ip]
   27984:	ldr	r3, [r5, #4]!
   27988:	cmp	r3, r7
   2798c:	beq	279e8 <strspn@plt+0x24cd0>
   27990:	cmp	r5, fp
   27994:	bne	2796c <strspn@plt+0x24c54>
   27998:	mov	r0, #0
   2799c:	ldr	r2, [sp, #20]
   279a0:	ldr	r3, [r8]
   279a4:	cmp	r2, r3
   279a8:	bne	27a30 <strspn@plt+0x24d18>
   279ac:	add	sp, sp, #28
   279b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   279b4:	mov	r0, #344	; 0x158
   279b8:	mov	r1, r6
   279bc:	ldrd	r4, [r3, r0]
   279c0:	add	r2, r6, #32
   279c4:	strd	r4, [r6, #40]	; 0x28
   279c8:	ldr	r0, [r3, #16]
   279cc:	bl	31e58 <strspn@plt+0x2f140>
   279d0:	cmp	r0, #0
   279d4:	bge	27954 <strspn@plt+0x24c3c>
   279d8:	ldrb	r3, [r6, #21]
   279dc:	bfc	r3, #0, #1
   279e0:	strb	r3, [r6, #21]
   279e4:	b	2799c <strspn@plt+0x24c84>
   279e8:	mov	r1, r7
   279ec:	ldr	r0, [r6, #4]
   279f0:	bl	27854 <strspn@plt+0x24b3c>
   279f4:	subs	r4, r0, #0
   279f8:	beq	27a74 <strspn@plt+0x24d5c>
   279fc:	mov	r1, r6
   27a00:	add	r2, r6, #88	; 0x58
   27a04:	ldr	r0, [r4, #4]
   27a08:	bl	31f54 <strspn@plt+0x2f23c>
   27a0c:	mov	r1, r6
   27a10:	ldr	r0, [r4, #8]
   27a14:	add	r2, r6, #92	; 0x5c
   27a18:	bl	31f54 <strspn@plt+0x2f23c>
   27a1c:	ldrb	r3, [r4, #24]
   27a20:	mov	r0, #0
   27a24:	orr	r3, r3, #1
   27a28:	strb	r3, [r4, #24]
   27a2c:	b	2799c <strspn@plt+0x24c84>
   27a30:	bl	2838 <__stack_chk_fail@plt>
   27a34:	ldr	r0, [pc, #132]	; 27ac0 <strspn@plt+0x24da8>
   27a38:	movw	r2, #746	; 0x2ea
   27a3c:	ldr	r1, [pc, #128]	; 27ac4 <strspn@plt+0x24dac>
   27a40:	ldr	r3, [pc, #128]	; 27ac8 <strspn@plt+0x24db0>
   27a44:	add	r0, pc, r0
   27a48:	add	r1, pc, r1
   27a4c:	add	r3, pc, r3
   27a50:	bl	32874 <strspn@plt+0x2fb5c>
   27a54:	ldr	r0, [pc, #112]	; 27acc <strspn@plt+0x24db4>
   27a58:	movw	r2, #747	; 0x2eb
   27a5c:	ldr	r1, [pc, #108]	; 27ad0 <strspn@plt+0x24db8>
   27a60:	ldr	r3, [pc, #108]	; 27ad4 <strspn@plt+0x24dbc>
   27a64:	add	r0, pc, r0
   27a68:	add	r1, pc, r1
   27a6c:	add	r3, pc, r3
   27a70:	bl	32874 <strspn@plt+0x2fb5c>
   27a74:	ldr	r0, [pc, #92]	; 27ad8 <strspn@plt+0x24dc0>
   27a78:	movw	r2, #769	; 0x301
   27a7c:	ldr	r1, [pc, #88]	; 27adc <strspn@plt+0x24dc4>
   27a80:	ldr	r3, [pc, #88]	; 27ae0 <strspn@plt+0x24dc8>
   27a84:	add	r0, pc, r0
   27a88:	add	r1, pc, r1
   27a8c:	add	r3, pc, r3
   27a90:	bl	32874 <strspn@plt+0x2fb5c>
   27a94:	ldr	r0, [pc, #72]	; 27ae4 <strspn@plt+0x24dcc>
   27a98:	movw	r2, #763	; 0x2fb
   27a9c:	ldr	r1, [pc, #68]	; 27ae8 <strspn@plt+0x24dd0>
   27aa0:	ldr	r3, [pc, #68]	; 27aec <strspn@plt+0x24dd4>
   27aa4:	add	r0, pc, r0
   27aa8:	add	r1, pc, r1
   27aac:	add	r3, pc, r3
   27ab0:	bl	32874 <strspn@plt+0x2fb5c>
   27ab4:	andeq	sp, r2, ip, lsl #9
   27ab8:	andeq	r0, r0, r8, asr #4
   27abc:			; <UNDEFINED> instruction: 0x00014db0
   27ac0:	strdeq	r4, [r1], -ip
   27ac4:	andeq	r4, r1, ip, ror #29
   27ac8:	andeq	r4, r1, r4, ror sp
   27acc:	andeq	r5, r1, ip, asr #2
   27ad0:	andeq	r4, r1, ip, asr #29
   27ad4:	andeq	r4, r1, r4, asr sp
   27ad8:	andeq	r7, r1, ip, lsl #30
   27adc:	andeq	r4, r1, ip, lsr #29
   27ae0:	andeq	r4, r1, r4, lsr sp
   27ae4:	andeq	r5, r1, r4, lsr #2
   27ae8:	andeq	r4, r1, ip, lsl #29
   27aec:	andeq	r4, r1, r4, lsl sp
   27af0:	cmp	r0, #0
   27af4:	push	{r4, lr}
   27af8:	beq	27b10 <strspn@plt+0x24df8>
   27afc:	ldr	r4, [r0, #340]	; 0x154
   27b00:	bl	2a24 <getpid@plt>
   27b04:	subs	r0, r4, r0
   27b08:	movne	r0, #1
   27b0c:	pop	{r4, pc}
   27b10:	ldr	r0, [pc, #24]	; 27b30 <strspn@plt+0x24e18>
   27b14:	movw	r2, #463	; 0x1cf
   27b18:	ldr	r1, [pc, #20]	; 27b34 <strspn@plt+0x24e1c>
   27b1c:	ldr	r3, [pc, #20]	; 27b38 <strspn@plt+0x24e20>
   27b20:	add	r0, pc, r0
   27b24:	add	r1, pc, r1
   27b28:	add	r3, pc, r3
   27b2c:	bl	32874 <strspn@plt+0x2fb5c>
   27b30:	muleq	r0, ip, lr
   27b34:	andeq	r4, r1, r0, lsl lr
   27b38:	andeq	r4, r1, r0, lsr #26
   27b3c:	push	{r4, lr}
   27b40:	subs	r4, r0, #0
   27b44:	beq	27b64 <strspn@plt+0x24e4c>
   27b48:	ldr	r0, [r4]
   27b4c:	bl	2afb0 <strspn@plt+0x28298>
   27b50:	ldr	r0, [r4, #4]
   27b54:	bl	31db4 <strspn@plt+0x2f09c>
   27b58:	ldr	r0, [r4, #8]
   27b5c:	pop	{r4, lr}
   27b60:	b	31db4 <strspn@plt+0x2f09c>
   27b64:	ldr	r0, [pc, #24]	; 27b84 <strspn@plt+0x24e6c>
   27b68:	movw	r2, #357	; 0x165
   27b6c:	ldr	r1, [pc, #20]	; 27b88 <strspn@plt+0x24e70>
   27b70:	ldr	r3, [pc, #20]	; 27b8c <strspn@plt+0x24e74>
   27b74:	add	r0, pc, r0
   27b78:	add	r1, pc, r1
   27b7c:	add	r3, pc, r3
   27b80:	bl	32874 <strspn@plt+0x2fb5c>
   27b84:	andeq	r7, r1, ip, lsl lr
   27b88:			; <UNDEFINED> instruction: 0x00014dbc
   27b8c:			; <UNDEFINED> instruction: 0x00014bb0
   27b90:	push	{r3, r4, r5, lr}
   27b94:	subs	r4, r0, #0
   27b98:	beq	27bfc <strspn@plt+0x24ee4>
   27b9c:	ldrb	r5, [r4, #20]
   27ba0:	sbfx	r5, r5, #0, #5
   27ba4:	cmp	r5, #0
   27ba8:	bne	27c1c <strspn@plt+0x24f04>
   27bac:	ldrb	r0, [r4, #80]	; 0x50
   27bb0:	ands	r0, r0, #1
   27bb4:	popeq	{r3, r4, r5, pc}
   27bb8:	ldr	r0, [r4, #4]
   27bbc:	mov	r1, #2
   27bc0:	ldr	r2, [r4, #68]	; 0x44
   27bc4:	mov	r3, r5
   27bc8:	ldr	r0, [r0, #4]
   27bcc:	bl	29dc <epoll_ctl@plt>
   27bd0:	cmp	r0, #0
   27bd4:	blt	27bec <strspn@plt+0x24ed4>
   27bd8:	ldrb	r3, [r4, #80]	; 0x50
   27bdc:	mov	r0, r5
   27be0:	bfi	r3, r5, #0, #1
   27be4:	strb	r3, [r4, #80]	; 0x50
   27be8:	pop	{r3, r4, r5, pc}
   27bec:	bl	2a9c <__errno_location@plt>
   27bf0:	ldr	r0, [r0]
   27bf4:	rsb	r0, r0, #0
   27bf8:	pop	{r3, r4, r5, pc}
   27bfc:	ldr	r0, [pc, #56]	; 27c3c <strspn@plt+0x24f24>
   27c00:	movw	r2, #474	; 0x1da
   27c04:	ldr	r1, [pc, #52]	; 27c40 <strspn@plt+0x24f28>
   27c08:	ldr	r3, [pc, #52]	; 27c44 <strspn@plt+0x24f2c>
   27c0c:	add	r0, pc, r0
   27c10:	add	r1, pc, r1
   27c14:	add	r3, pc, r3
   27c18:	bl	32874 <strspn@plt+0x2fb5c>
   27c1c:	ldr	r0, [pc, #36]	; 27c48 <strspn@plt+0x24f30>
   27c20:	movw	r2, #475	; 0x1db
   27c24:	ldr	r1, [pc, #32]	; 27c4c <strspn@plt+0x24f34>
   27c28:	ldr	r3, [pc, #32]	; 27c50 <strspn@plt+0x24f38>
   27c2c:	add	r0, pc, r0
   27c30:	add	r1, pc, r1
   27c34:	add	r3, pc, r3
   27c38:	bl	32874 <strspn@plt+0x2fb5c>
   27c3c:	andeq	r3, r1, r4, lsr pc
   27c40:	andeq	r4, r1, r4, lsr #26
   27c44:	andeq	r4, r1, r0, ror #24
   27c48:	andeq	r4, r1, r8, asr pc
   27c4c:	andeq	r4, r1, r4, lsl #26
   27c50:	andeq	r4, r1, r0, asr #24
   27c54:	push	{r4, lr}
   27c58:	subs	r4, r0, #0
   27c5c:	beq	27c7c <strspn@plt+0x24f64>
   27c60:	ldr	r3, [r4]
   27c64:	cmp	r3, #0
   27c68:	addne	r3, r3, #1
   27c6c:	strne	r3, [r4]
   27c70:	beq	27ca0 <strspn@plt+0x24f88>
   27c74:	mov	r0, r4
   27c78:	pop	{r4, pc}
   27c7c:	ldr	r0, [pc, #60]	; 27cc0 <strspn@plt+0x24fa8>
   27c80:	mov	r2, #440	; 0x1b8
   27c84:	ldr	r1, [pc, #56]	; 27cc4 <strspn@plt+0x24fac>
   27c88:	ldr	r3, [pc, #56]	; 27cc8 <strspn@plt+0x24fb0>
   27c8c:	add	r0, pc, r0
   27c90:	add	r1, pc, r1
   27c94:	add	r3, pc, r3
   27c98:	bl	32b64 <strspn@plt+0x2fe4c>
   27c9c:	b	27c74 <strspn@plt+0x24f5c>
   27ca0:	ldr	r0, [pc, #36]	; 27ccc <strspn@plt+0x24fb4>
   27ca4:	movw	r2, #442	; 0x1ba
   27ca8:	ldr	r1, [pc, #32]	; 27cd0 <strspn@plt+0x24fb8>
   27cac:	ldr	r3, [pc, #32]	; 27cd4 <strspn@plt+0x24fbc>
   27cb0:	add	r0, pc, r0
   27cb4:	add	r1, pc, r1
   27cb8:	add	r3, pc, r3
   27cbc:	bl	32874 <strspn@plt+0x2fb5c>
   27cc0:	andeq	pc, r0, r0, lsr sp	; <UNPREDICTABLE>
   27cc4:	andeq	r4, r1, r4, lsr #25
   27cc8:			; <UNDEFINED> instruction: 0x00014ab4
   27ccc:	strdeq	r4, [r1], -ip
   27cd0:	andeq	r4, r1, r0, lsl #25
   27cd4:	muleq	r1, r0, sl
   27cd8:	push	{r3, r4, r5, r6, r7, lr}
   27cdc:	subs	r5, r0, #0
   27ce0:	mov	r6, r1
   27ce4:	mov	r7, r2
   27ce8:	beq	27d74 <strspn@plt+0x2505c>
   27cec:	mov	r0, #1
   27cf0:	mov	r1, #208	; 0xd0
   27cf4:	bl	26c4 <calloc@plt>
   27cf8:	subs	r4, r0, #0
   27cfc:	beq	27d60 <strspn@plt+0x25048>
   27d00:	ldrb	r1, [r4, #21]
   27d04:	cmp	r6, #0
   27d08:	ldrb	r3, [r4, #20]
   27d0c:	mov	r2, #1
   27d10:	bfi	r1, r6, #2, #1
   27d14:	str	r5, [r4, #4]
   27d18:	bfi	r3, r7, #0, #5
   27d1c:	strb	r1, [r4, #21]
   27d20:	strb	r3, [r4, #20]
   27d24:	mvn	r3, #0
   27d28:	str	r2, [r4]
   27d2c:	str	r3, [r4, #36]	; 0x24
   27d30:	str	r3, [r4, #32]
   27d34:	beq	27d68 <strspn@plt+0x25050>
   27d38:	ldr	r3, [r5, #420]	; 0x1a4
   27d3c:	cmp	r3, #0
   27d40:	str	r3, [r4, #56]	; 0x38
   27d44:	strne	r4, [r3, #60]	; 0x3c
   27d48:	mov	r3, #0
   27d4c:	str	r3, [r4, #60]	; 0x3c
   27d50:	ldr	r3, [r5, #416]	; 0x1a0
   27d54:	str	r4, [r5, #420]	; 0x1a4
   27d58:	add	r3, r3, #1
   27d5c:	str	r3, [r5, #416]	; 0x1a0
   27d60:	mov	r0, r4
   27d64:	pop	{r3, r4, r5, r6, r7, pc}
   27d68:	mov	r0, r5
   27d6c:	bl	27c54 <strspn@plt+0x24f3c>
   27d70:	b	27d38 <strspn@plt+0x25020>
   27d74:	ldr	r0, [pc, #24]	; 27d94 <strspn@plt+0x2507c>
   27d78:	movw	r2, #782	; 0x30e
   27d7c:	ldr	r1, [pc, #20]	; 27d98 <strspn@plt+0x25080>
   27d80:	ldr	r3, [pc, #20]	; 27d9c <strspn@plt+0x25084>
   27d84:	add	r0, pc, r0
   27d88:	add	r1, pc, r1
   27d8c:	add	r3, pc, r3
   27d90:	bl	32874 <strspn@plt+0x2fb5c>
   27d94:	andeq	pc, r0, r8, lsr ip	; <UNPREDICTABLE>
   27d98:	andeq	r4, r1, ip, lsr #23
   27d9c:			; <UNDEFINED> instruction: 0x000149b0
   27da0:	push	{r4, lr}
   27da4:	subs	r4, r0, #0
   27da8:	beq	27dec <strspn@plt+0x250d4>
   27dac:	ldr	r3, [r4]
   27db0:	cmp	r3, #0
   27db4:	beq	27e00 <strspn@plt+0x250e8>
   27db8:	sub	r3, r3, #1
   27dbc:	str	r3, [r4]
   27dc0:	cmp	r3, #0
   27dc4:	bne	27dec <strspn@plt+0x250d4>
   27dc8:	ldrb	r3, [r4, #21]
   27dcc:	tst	r3, #2
   27dd0:	beq	27df4 <strspn@plt+0x250dc>
   27dd4:	ldrb	r3, [r4, #20]
   27dd8:	tst	r3, #31
   27ddc:	bne	27de4 <strspn@plt+0x250cc>
   27de0:	bl	27b90 <strspn@plt+0x24e78>
   27de4:	mov	r0, r4
   27de8:	bl	27fdc <strspn@plt+0x252c4>
   27dec:	mov	r0, #0
   27df0:	pop	{r4, pc}
   27df4:	bl	283fc <strspn@plt+0x256e4>
   27df8:	mov	r0, #0
   27dfc:	pop	{r4, pc}
   27e00:	ldr	r0, [pc, #24]	; 27e20 <strspn@plt+0x25108>
   27e04:	movw	r2, #1242	; 0x4da
   27e08:	ldr	r1, [pc, #20]	; 27e24 <strspn@plt+0x2510c>
   27e0c:	ldr	r3, [pc, #20]	; 27e28 <strspn@plt+0x25110>
   27e10:	add	r0, pc, r0
   27e14:	add	r1, pc, r1
   27e18:	add	r3, pc, r3
   27e1c:	bl	32874 <strspn@plt+0x2fb5c>
   27e20:	andeq	r4, r1, ip, lsr #29
   27e24:	andeq	r4, r1, r0, lsr #22
   27e28:	strdeq	r4, [r1], -r8
   27e2c:	push	{r3, r4, r5, lr}
   27e30:	subs	r5, r0, #0
   27e34:	bne	27e58 <strspn@plt+0x25140>
   27e38:	b	27f18 <strspn@plt+0x25200>
   27e3c:	ldrb	r3, [r4, #21]
   27e40:	tst	r3, #4
   27e44:	beq	27ef8 <strspn@plt+0x251e0>
   27e48:	mov	r0, r4
   27e4c:	bl	27fdc <strspn@plt+0x252c4>
   27e50:	mov	r0, r4
   27e54:	bl	27da0 <strspn@plt+0x25088>
   27e58:	ldr	r4, [r5, #420]	; 0x1a4
   27e5c:	cmp	r4, #0
   27e60:	bne	27e3c <strspn@plt+0x25124>
   27e64:	ldr	r2, [r5, #416]	; 0x1a0
   27e68:	cmp	r2, #0
   27e6c:	bne	27f38 <strspn@plt+0x25220>
   27e70:	ldr	r3, [r5, #392]	; 0x188
   27e74:	cmp	r3, #0
   27e78:	strne	r2, [r3]
   27e7c:	ldr	r0, [r5, #4]
   27e80:	bl	2afb0 <strspn@plt+0x28298>
   27e84:	ldr	r0, [r5, #8]
   27e88:	bl	2afb0 <strspn@plt+0x28298>
   27e8c:	ldr	r0, [r5, #12]
   27e90:	bl	2afb0 <strspn@plt+0x28298>
   27e94:	add	r0, r5, #24
   27e98:	bl	27b3c <strspn@plt+0x24e24>
   27e9c:	add	r0, r5, #56	; 0x38
   27ea0:	bl	27b3c <strspn@plt+0x24e24>
   27ea4:	add	r0, r5, #88	; 0x58
   27ea8:	bl	27b3c <strspn@plt+0x24e24>
   27eac:	add	r0, r5, #120	; 0x78
   27eb0:	bl	27b3c <strspn@plt+0x24e24>
   27eb4:	add	r0, r5, #152	; 0x98
   27eb8:	bl	27b3c <strspn@plt+0x24e24>
   27ebc:	ldr	r0, [r5, #16]
   27ec0:	bl	31db4 <strspn@plt+0x2f09c>
   27ec4:	ldr	r0, [r5, #20]
   27ec8:	bl	31db4 <strspn@plt+0x2f09c>
   27ecc:	ldr	r0, [r5, #336]	; 0x150
   27ed0:	bl	31db4 <strspn@plt+0x2f09c>
   27ed4:	ldr	r0, [r5, #320]	; 0x140
   27ed8:	bl	2778 <free@plt>
   27edc:	ldr	r0, [r5, #324]	; 0x144
   27ee0:	bl	308ec <strspn@plt+0x2dbd4>
   27ee4:	ldr	r0, [r5, #332]	; 0x14c
   27ee8:	bl	308ec <strspn@plt+0x2dbd4>
   27eec:	mov	r0, r5
   27ef0:	pop	{r3, r4, r5, lr}
   27ef4:	b	2778 <free@plt>
   27ef8:	ldr	r0, [pc, #88]	; 27f58 <strspn@plt+0x25240>
   27efc:	movw	r2, #370	; 0x172
   27f00:	ldr	r1, [pc, #84]	; 27f5c <strspn@plt+0x25244>
   27f04:	ldr	r3, [pc, #84]	; 27f60 <strspn@plt+0x25248>
   27f08:	add	r0, pc, r0
   27f0c:	add	r1, pc, r1
   27f10:	add	r3, pc, r3
   27f14:	bl	32874 <strspn@plt+0x2fb5c>
   27f18:	ldr	r0, [pc, #68]	; 27f64 <strspn@plt+0x2524c>
   27f1c:	movw	r2, #367	; 0x16f
   27f20:	ldr	r1, [pc, #64]	; 27f68 <strspn@plt+0x25250>
   27f24:	ldr	r3, [pc, #64]	; 27f6c <strspn@plt+0x25254>
   27f28:	add	r0, pc, r0
   27f2c:	add	r1, pc, r1
   27f30:	add	r3, pc, r3
   27f34:	bl	32874 <strspn@plt+0x2fb5c>
   27f38:	ldr	r0, [pc, #48]	; 27f70 <strspn@plt+0x25258>
   27f3c:	movw	r2, #375	; 0x177
   27f40:	ldr	r1, [pc, #44]	; 27f74 <strspn@plt+0x2525c>
   27f44:	ldr	r3, [pc, #44]	; 27f78 <strspn@plt+0x25260>
   27f48:	add	r0, pc, r0
   27f4c:	add	r1, pc, r1
   27f50:	add	r3, pc, r3
   27f54:	bl	32874 <strspn@plt+0x2fb5c>
   27f58:			; <UNDEFINED> instruction: 0x0000edbc
   27f5c:	andeq	r4, r1, r8, lsr #20
   27f60:	andeq	r4, r1, ip, lsl r9
   27f64:	muleq	r0, r4, sl
   27f68:	andeq	r4, r1, r8, lsl #20
   27f6c:	strdeq	r4, [r1], -ip
   27f70:	andeq	r4, r1, r4, lsl #27
   27f74:	andeq	r4, r1, r8, ror #19
   27f78:	ldrdeq	r4, [r1], -ip
   27f7c:	push	{r3, lr}
   27f80:	subs	r3, r0, #0
   27f84:	beq	27fa8 <strspn@plt+0x25290>
   27f88:	ldr	r2, [r3]
   27f8c:	cmp	r2, #0
   27f90:	beq	27fb0 <strspn@plt+0x25298>
   27f94:	sub	r2, r2, #1
   27f98:	str	r2, [r3]
   27f9c:	cmp	r2, #0
   27fa0:	bne	27fa8 <strspn@plt+0x25290>
   27fa4:	bl	27e2c <strspn@plt+0x25114>
   27fa8:	mov	r0, #0
   27fac:	pop	{r3, pc}
   27fb0:	ldr	r0, [pc, #24]	; 27fd0 <strspn@plt+0x252b8>
   27fb4:	movw	r2, #453	; 0x1c5
   27fb8:	ldr	r1, [pc, #20]	; 27fd4 <strspn@plt+0x252bc>
   27fbc:	ldr	r3, [pc, #20]	; 27fd8 <strspn@plt+0x252c0>
   27fc0:	add	r0, pc, r0
   27fc4:	add	r1, pc, r1
   27fc8:	add	r3, pc, r3
   27fcc:	bl	32874 <strspn@plt+0x2fb5c>
   27fd0:	andeq	r4, r1, ip, ror #25
   27fd4:	andeq	r4, r1, r0, ror r9
   27fd8:	andeq	r4, r1, r4, asr #17
   27fdc:	push	{r3, r4, r5, lr}
   27fe0:	subs	r4, r0, #0
   27fe4:	beq	282dc <strspn@plt+0x255c4>
   27fe8:	ldr	r0, [r4, #4]
   27fec:	cmp	r0, #0
   27ff0:	popeq	{r3, r4, r5, pc}
   27ff4:	ldr	r3, [r0, #416]	; 0x1a0
   27ff8:	cmp	r3, #0
   27ffc:	beq	282fc <strspn@plt+0x255e4>
   28000:	ldrb	r3, [r4, #20]
   28004:	sbfx	r1, r3, #0, #5
   28008:	cmp	r1, #10
   2800c:	addls	pc, pc, r1, lsl #2
   28010:	b	282ac <strspn@plt+0x25594>
   28014:	b	28178 <strspn@plt+0x25460>
   28018:	b	28194 <strspn@plt+0x2547c>
   2801c:	b	28194 <strspn@plt+0x2547c>
   28020:	b	28194 <strspn@plt+0x2547c>
   28024:	b	28194 <strspn@plt+0x2547c>
   28028:	b	28194 <strspn@plt+0x2547c>
   2802c:	b	28040 <strspn@plt+0x25328>
   28030:	b	281d4 <strspn@plt+0x254bc>
   28034:	b	280b8 <strspn@plt+0x253a0>
   28038:	b	28264 <strspn@plt+0x2554c>
   2803c:	b	28160 <strspn@plt+0x25448>
   28040:	ldr	r2, [r4, #200]	; 0xc8
   28044:	cmp	r2, #0
   28048:	ble	280b8 <strspn@plt+0x253a0>
   2804c:	ldr	r1, [r0, #320]	; 0x140
   28050:	cmp	r1, #0
   28054:	movne	r3, #0
   28058:	strne	r3, [r1, r2, lsl #2]
   2805c:	ldrbne	r3, [r4, #20]
   28060:	ldrne	r0, [r4, #4]
   28064:	lsrs	r3, r3, #5
   28068:	beq	280b8 <strspn@plt+0x253a0>
   2806c:	ldr	r3, [r0, #320]	; 0x140
   28070:	ldr	r1, [r4, #200]	; 0xc8
   28074:	cmp	r3, #0
   28078:	beq	28094 <strspn@plt+0x2537c>
   2807c:	ldr	r3, [r3, r1, lsl #2]
   28080:	cmp	r3, #0
   28084:	beq	28094 <strspn@plt+0x2537c>
   28088:	ldrb	r3, [r3, #20]
   2808c:	lsrs	r3, r3, #5
   28090:	bne	280b8 <strspn@plt+0x253a0>
   28094:	cmp	r1, #17
   28098:	beq	282cc <strspn@plt+0x255b4>
   2809c:	add	r0, r0, #192	; 0xc0
   280a0:	bl	2b14 <sigdelset@plt>
   280a4:	cmp	r0, #0
   280a8:	bne	2831c <strspn@plt+0x25604>
   280ac:	ldr	r0, [r4, #4]
   280b0:	bl	27754 <strspn@plt+0x24a3c>
   280b4:	ldr	r0, [r4, #4]
   280b8:	ldrb	r3, [r4, #21]
   280bc:	tst	r3, #1
   280c0:	bne	28148 <strspn@plt+0x25430>
   280c4:	ldr	r3, [r4, #12]
   280c8:	cmp	r3, #0
   280cc:	beq	280e4 <strspn@plt+0x253cc>
   280d0:	ldr	r0, [r0, #20]
   280d4:	mov	r1, r4
   280d8:	add	r2, r4, #36	; 0x24
   280dc:	bl	31f1c <strspn@plt+0x2f204>
   280e0:	ldr	r0, [r4, #4]
   280e4:	ldr	r3, [r4, #56]	; 0x38
   280e8:	mov	r1, #0
   280ec:	ldrb	r2, [r4, #20]
   280f0:	cmp	r3, r1
   280f4:	str	r1, [r4, #4]
   280f8:	orr	r2, r2, #31
   280fc:	strb	r2, [r4, #20]
   28100:	ldrne	r2, [r4, #60]	; 0x3c
   28104:	strne	r2, [r3, #60]	; 0x3c
   28108:	ldr	r3, [r4, #60]	; 0x3c
   2810c:	cmp	r3, #0
   28110:	beq	28278 <strspn@plt+0x25560>
   28114:	ldr	r2, [r4, #56]	; 0x38
   28118:	str	r2, [r3, #56]	; 0x38
   2811c:	mov	r3, #0
   28120:	str	r3, [r4, #60]	; 0x3c
   28124:	str	r3, [r4, #56]	; 0x38
   28128:	ldr	r3, [r0, #416]	; 0x1a0
   2812c:	sub	r3, r3, #1
   28130:	str	r3, [r0, #416]	; 0x1a0
   28134:	ldrb	r3, [r4, #21]
   28138:	tst	r3, #4
   2813c:	popne	{r3, r4, r5, pc}
   28140:	pop	{r3, r4, r5, lr}
   28144:	b	27f7c <strspn@plt+0x25264>
   28148:	ldr	r0, [r0, #16]
   2814c:	mov	r1, r4
   28150:	add	r2, r4, #32
   28154:	bl	31f1c <strspn@plt+0x2f204>
   28158:	ldr	r0, [r4, #4]
   2815c:	b	280c4 <strspn@plt+0x253ac>
   28160:	ldr	r0, [r0, #336]	; 0x150
   28164:	mov	r1, r4
   28168:	add	r2, r4, #68	; 0x44
   2816c:	bl	31f1c <strspn@plt+0x2f204>
   28170:	ldr	r0, [r4, #4]
   28174:	b	280b8 <strspn@plt+0x253a0>
   28178:	ldr	r3, [r4, #68]	; 0x44
   2817c:	cmp	r3, #0
   28180:	blt	280b8 <strspn@plt+0x253a0>
   28184:	mov	r0, r4
   28188:	bl	27b90 <strspn@plt+0x24e78>
   2818c:	ldr	r0, [r4, #4]
   28190:	b	280b8 <strspn@plt+0x253a0>
   28194:	bl	27854 <strspn@plt+0x24b3c>
   28198:	subs	r5, r0, #0
   2819c:	beq	2835c <strspn@plt+0x25644>
   281a0:	mov	r1, r4
   281a4:	add	r2, r4, #88	; 0x58
   281a8:	ldr	r0, [r5, #4]
   281ac:	bl	31f1c <strspn@plt+0x2f204>
   281b0:	ldr	r0, [r5, #8]
   281b4:	mov	r1, r4
   281b8:	add	r2, r4, #92	; 0x5c
   281bc:	bl	31f1c <strspn@plt+0x2f204>
   281c0:	ldrb	r3, [r5, #24]
   281c4:	orr	r3, r3, #1
   281c8:	strb	r3, [r5, #24]
   281cc:	ldr	r0, [r4, #4]
   281d0:	b	280b8 <strspn@plt+0x253a0>
   281d4:	ldr	r1, [r4, #196]	; 0xc4
   281d8:	cmp	r1, #0
   281dc:	ble	280b8 <strspn@plt+0x253a0>
   281e0:	lsrs	r3, r3, #5
   281e4:	beq	28254 <strspn@plt+0x2553c>
   281e8:	ldr	r3, [r0, #328]	; 0x148
   281ec:	cmp	r3, #0
   281f0:	beq	2833c <strspn@plt+0x25624>
   281f4:	sub	r3, r3, #1
   281f8:	str	r3, [r0, #328]	; 0x148
   281fc:	ldr	r0, [r4, #4]
   28200:	ldr	r3, [r0, #320]	; 0x140
   28204:	cmp	r3, #0
   28208:	beq	28224 <strspn@plt+0x2550c>
   2820c:	ldr	r3, [r3, #68]	; 0x44
   28210:	cmp	r3, #0
   28214:	beq	28224 <strspn@plt+0x2550c>
   28218:	ldrb	r3, [r3, #20]
   2821c:	lsrs	r3, r3, #5
   28220:	bne	28250 <strspn@plt+0x25538>
   28224:	ldr	r3, [r0, #328]	; 0x148
   28228:	cmp	r3, #0
   2822c:	bne	28250 <strspn@plt+0x25538>
   28230:	add	r0, r0, #192	; 0xc0
   28234:	mov	r1, #17
   28238:	bl	2b14 <sigdelset@plt>
   2823c:	cmp	r0, #0
   28240:	bne	2837c <strspn@plt+0x25664>
   28244:	ldr	r0, [r4, #4]
   28248:	bl	27754 <strspn@plt+0x24a3c>
   2824c:	ldr	r0, [r4, #4]
   28250:	ldr	r1, [r4, #196]	; 0xc4
   28254:	ldr	r0, [r0, #324]	; 0x144
   28258:	bl	30c28 <strspn@plt+0x2df10>
   2825c:	ldr	r0, [r4, #4]
   28260:	b	280b8 <strspn@plt+0x253a0>
   28264:	ldr	r0, [r0, #332]	; 0x14c
   28268:	mov	r1, r4
   2826c:	bl	30c28 <strspn@plt+0x2df10>
   28270:	ldr	r0, [r4, #4]
   28274:	b	280b8 <strspn@plt+0x253a0>
   28278:	ldr	r3, [r0, #420]	; 0x1a4
   2827c:	cmp	r4, r3
   28280:	ldreq	r3, [r4, #56]	; 0x38
   28284:	streq	r3, [r0, #420]	; 0x1a4
   28288:	beq	2811c <strspn@plt+0x25404>
   2828c:	ldr	r0, [pc, #264]	; 2839c <strspn@plt+0x25684>
   28290:	mov	r2, #728	; 0x2d8
   28294:	ldr	r1, [pc, #260]	; 283a0 <strspn@plt+0x25688>
   28298:	ldr	r3, [pc, #260]	; 283a4 <strspn@plt+0x2568c>
   2829c:	add	r0, pc, r0
   282a0:	add	r1, pc, r1
   282a4:	add	r3, pc, r3
   282a8:	bl	32874 <strspn@plt+0x2fb5c>
   282ac:	ldr	r0, [pc, #244]	; 283a8 <strspn@plt+0x25690>
   282b0:	movw	r2, #715	; 0x2cb
   282b4:	ldr	r1, [pc, #240]	; 283ac <strspn@plt+0x25694>
   282b8:	ldr	r3, [pc, #240]	; 283b0 <strspn@plt+0x25698>
   282bc:	add	r0, pc, r0
   282c0:	add	r1, pc, r1
   282c4:	add	r3, pc, r3
   282c8:	bl	32b0c <strspn@plt+0x2fdf4>
   282cc:	ldr	r3, [r0, #328]	; 0x148
   282d0:	cmp	r3, #0
   282d4:	bne	280b8 <strspn@plt+0x253a0>
   282d8:	b	2809c <strspn@plt+0x25384>
   282dc:	ldr	r0, [pc, #208]	; 283b4 <strspn@plt+0x2569c>
   282e0:	movw	r2, #633	; 0x279
   282e4:	ldr	r1, [pc, #204]	; 283b8 <strspn@plt+0x256a0>
   282e8:	ldr	r3, [pc, #204]	; 283bc <strspn@plt+0x256a4>
   282ec:	add	r0, pc, r0
   282f0:	add	r1, pc, r1
   282f4:	add	r3, pc, r3
   282f8:	bl	32874 <strspn@plt+0x2fb5c>
   282fc:	ldr	r0, [pc, #188]	; 283c0 <strspn@plt+0x256a8>
   28300:	movw	r2, #638	; 0x27e
   28304:	ldr	r1, [pc, #184]	; 283c4 <strspn@plt+0x256ac>
   28308:	ldr	r3, [pc, #184]	; 283c8 <strspn@plt+0x256b0>
   2830c:	add	r0, pc, r0
   28310:	add	r1, pc, r1
   28314:	add	r3, pc, r3
   28318:	bl	32874 <strspn@plt+0x2fb5c>
   2831c:	ldr	r0, [pc, #168]	; 283cc <strspn@plt+0x256b4>
   28320:	movw	r2, #671	; 0x29f
   28324:	ldr	r1, [pc, #164]	; 283d0 <strspn@plt+0x256b8>
   28328:	ldr	r3, [pc, #164]	; 283d4 <strspn@plt+0x256bc>
   2832c:	add	r0, pc, r0
   28330:	add	r1, pc, r1
   28334:	add	r3, pc, r3
   28338:	bl	32874 <strspn@plt+0x2fb5c>
   2833c:	ldr	r0, [pc, #148]	; 283d8 <strspn@plt+0x256c0>
   28340:	mov	r2, #684	; 0x2ac
   28344:	ldr	r1, [pc, #144]	; 283dc <strspn@plt+0x256c4>
   28348:	ldr	r3, [pc, #144]	; 283e0 <strspn@plt+0x256c8>
   2834c:	add	r0, pc, r0
   28350:	add	r1, pc, r1
   28354:	add	r3, pc, r3
   28358:	bl	32874 <strspn@plt+0x2fb5c>
   2835c:	ldr	r0, [pc, #128]	; 283e4 <strspn@plt+0x256cc>
   28360:	mov	r2, #656	; 0x290
   28364:	ldr	r1, [pc, #124]	; 283e8 <strspn@plt+0x256d0>
   28368:	ldr	r3, [pc, #124]	; 283ec <strspn@plt+0x256d4>
   2836c:	add	r0, pc, r0
   28370:	add	r1, pc, r1
   28374:	add	r3, pc, r3
   28378:	bl	32874 <strspn@plt+0x2fb5c>
   2837c:	ldr	r0, [pc, #108]	; 283f0 <strspn@plt+0x256d8>
   28380:	movw	r2, #689	; 0x2b1
   28384:	ldr	r1, [pc, #104]	; 283f4 <strspn@plt+0x256dc>
   28388:	ldr	r3, [pc, #104]	; 283f8 <strspn@plt+0x256e0>
   2838c:	add	r0, pc, r0
   28390:	add	r1, pc, r1
   28394:	add	r3, pc, r3
   28398:	bl	32874 <strspn@plt+0x2fb5c>
   2839c:	andeq	r2, r1, r4, lsl #29
   283a0:	muleq	r1, r4, r6
   283a4:	andeq	r4, r1, ip, asr #12
   283a8:	andeq	r4, r1, r4, ror #21
   283ac:	andeq	r4, r1, r4, ror r6
   283b0:	andeq	r4, r1, ip, lsr #12
   283b4:	andeq	r3, r1, r4, asr r8
   283b8:	andeq	r4, r1, r4, asr #12
   283bc:	strdeq	r4, [r1], -ip
   283c0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   283c4:	andeq	r4, r1, r4, lsr #12
   283c8:	ldrdeq	r4, [r1], -ip
   283cc:	andeq	r4, r1, ip, ror #19
   283d0:	andeq	r4, r1, r4, lsl #12
   283d4:			; <UNDEFINED> instruction: 0x000145bc
   283d8:	andeq	r4, r1, r0, lsl #20
   283dc:	andeq	r4, r1, r4, ror #11
   283e0:	muleq	r1, ip, r5
   283e4:	andeq	r7, r1, r4, lsr #12
   283e8:	andeq	r4, r1, r4, asr #11
   283ec:	andeq	r4, r1, ip, ror r5
   283f0:	andeq	r4, r1, r8, ror #19
   283f4:	andeq	r4, r1, r4, lsr #11
   283f8:	andeq	r4, r1, ip, asr r5
   283fc:	push	{r4, lr}
   28400:	subs	r4, r0, #0
   28404:	beq	28420 <strspn@plt+0x25708>
   28408:	bl	27fdc <strspn@plt+0x252c4>
   2840c:	ldr	r0, [r4, #16]
   28410:	bl	2778 <free@plt>
   28414:	mov	r0, r4
   28418:	pop	{r4, lr}
   2841c:	b	2778 <free@plt>
   28420:	ldr	r0, [pc, #24]	; 28440 <strspn@plt+0x25728>
   28424:	mov	r2, #736	; 0x2e0
   28428:	ldr	r1, [pc, #20]	; 28444 <strspn@plt+0x2572c>
   2842c:	ldr	r3, [pc, #20]	; 28448 <strspn@plt+0x25730>
   28430:	add	r0, pc, r0
   28434:	add	r1, pc, r1
   28438:	add	r3, pc, r3
   2843c:	bl	32874 <strspn@plt+0x2fb5c>
   28440:	andeq	r3, r1, r0, lsl r7
   28444:	andeq	r4, r1, r0, lsl #10
   28448:	andeq	r4, r1, ip, asr #9
   2844c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   28450:	subs	r4, r0, #0
   28454:	mov	r6, r1
   28458:	mov	r7, r2
   2845c:	mov	r5, r3
   28460:	ldr	r8, [sp, #32]
   28464:	beq	2859c <strspn@plt+0x25884>
   28468:	cmp	r2, #0
   2846c:	blt	28574 <strspn@plt+0x2585c>
   28470:	bic	r3, r3, #8192	; 0x2000
   28474:	bic	r3, r3, #-2147483617	; 0x8000001f
   28478:	cmp	r3, #0
   2847c:	bne	2854c <strspn@plt+0x25834>
   28480:	cmp	r8, #0
   28484:	beq	28524 <strspn@plt+0x2580c>
   28488:	ldr	r3, [r4, #376]	; 0x178
   2848c:	cmp	r3, #5
   28490:	beq	285ec <strspn@plt+0x258d4>
   28494:	bl	27af0 <strspn@plt+0x24dd8>
   28498:	subs	r9, r0, #0
   2849c:	bne	285c4 <strspn@plt+0x258ac>
   284a0:	rsbs	r1, r6, #1
   284a4:	mov	r0, r4
   284a8:	mov	r2, r9
   284ac:	movcc	r1, #0
   284b0:	bl	27cd8 <strspn@plt+0x24fc0>
   284b4:	subs	r4, r0, #0
   284b8:	beq	2851c <strspn@plt+0x25804>
   284bc:	ldr	ip, [sp, #36]	; 0x24
   284c0:	mov	r1, #1
   284c4:	ldrb	r3, [r4, #20]
   284c8:	mov	r2, r5
   284cc:	str	r5, [r4, #72]	; 0x48
   284d0:	bfi	r3, r1, #5, #3
   284d4:	str	r7, [r4, #68]	; 0x44
   284d8:	str	r8, [r4, #64]	; 0x40
   284dc:	str	ip, [r4, #8]
   284e0:	strb	r3, [r4, #20]
   284e4:	bl	275f8 <strspn@plt+0x248e0>
   284e8:	subs	r5, r0, #0
   284ec:	blt	2850c <strspn@plt+0x257f4>
   284f0:	cmp	r6, #0
   284f4:	beq	28504 <strspn@plt+0x257ec>
   284f8:	str	r4, [r6]
   284fc:	mov	r0, r9
   28500:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   28504:	mov	r0, r6
   28508:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2850c:	mov	r0, r4
   28510:	bl	283fc <strspn@plt+0x256e4>
   28514:	mov	r0, r5
   28518:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2851c:	mvn	r0, #11
   28520:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   28524:	ldr	r0, [pc, #232]	; 28614 <strspn@plt+0x258fc>
   28528:	movw	r2, #817	; 0x331
   2852c:	ldr	r1, [pc, #228]	; 28618 <strspn@plt+0x25900>
   28530:	ldr	r3, [pc, #228]	; 2861c <strspn@plt+0x25904>
   28534:	add	r0, pc, r0
   28538:	add	r1, pc, r1
   2853c:	add	r3, pc, r3
   28540:	bl	32b64 <strspn@plt+0x2fe4c>
   28544:	mvn	r0, #21
   28548:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2854c:	ldr	r0, [pc, #204]	; 28620 <strspn@plt+0x25908>
   28550:	mov	r2, #816	; 0x330
   28554:	ldr	r1, [pc, #200]	; 28624 <strspn@plt+0x2590c>
   28558:	ldr	r3, [pc, #200]	; 28628 <strspn@plt+0x25910>
   2855c:	add	r0, pc, r0
   28560:	add	r1, pc, r1
   28564:	add	r3, pc, r3
   28568:	bl	32b64 <strspn@plt+0x2fe4c>
   2856c:	mvn	r0, #21
   28570:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   28574:	ldr	r0, [pc, #176]	; 2862c <strspn@plt+0x25914>
   28578:	movw	r2, #815	; 0x32f
   2857c:	ldr	r1, [pc, #172]	; 28630 <strspn@plt+0x25918>
   28580:	ldr	r3, [pc, #172]	; 28634 <strspn@plt+0x2591c>
   28584:	add	r0, pc, r0
   28588:	add	r1, pc, r1
   2858c:	add	r3, pc, r3
   28590:	bl	32b64 <strspn@plt+0x2fe4c>
   28594:	mvn	r0, #21
   28598:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2859c:	ldr	r0, [pc, #148]	; 28638 <strspn@plt+0x25920>
   285a0:	movw	r2, #814	; 0x32e
   285a4:	ldr	r1, [pc, #144]	; 2863c <strspn@plt+0x25924>
   285a8:	ldr	r3, [pc, #144]	; 28640 <strspn@plt+0x25928>
   285ac:	add	r0, pc, r0
   285b0:	add	r1, pc, r1
   285b4:	add	r3, pc, r3
   285b8:	bl	32b64 <strspn@plt+0x2fe4c>
   285bc:	mvn	r0, #21
   285c0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   285c4:	ldr	r0, [pc, #120]	; 28644 <strspn@plt+0x2592c>
   285c8:	movw	r2, #819	; 0x333
   285cc:	ldr	r1, [pc, #116]	; 28648 <strspn@plt+0x25930>
   285d0:	ldr	r3, [pc, #116]	; 2864c <strspn@plt+0x25934>
   285d4:	add	r0, pc, r0
   285d8:	add	r1, pc, r1
   285dc:	add	r3, pc, r3
   285e0:	bl	32b64 <strspn@plt+0x2fe4c>
   285e4:	mvn	r0, #9
   285e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   285ec:	ldr	r0, [pc, #92]	; 28650 <strspn@plt+0x25938>
   285f0:	movw	r2, #818	; 0x332
   285f4:	ldr	r1, [pc, #88]	; 28654 <strspn@plt+0x2593c>
   285f8:	ldr	r3, [pc, #88]	; 28658 <strspn@plt+0x25940>
   285fc:	add	r0, pc, r0
   28600:	add	r1, pc, r1
   28604:	add	r3, pc, r3
   28608:	bl	32b64 <strspn@plt+0x2fe4c>
   2860c:	mvn	r0, #115	; 0x73
   28610:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   28614:	andeq	lr, r0, ip, ror #14
   28618:	strdeq	r4, [r1], -ip
   2861c:	strdeq	r4, [r1], -ip
   28620:	andeq	r4, r1, ip, asr r8
   28624:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   28628:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   2862c:	andeq	r4, r1, r0, lsr #14
   28630:	andeq	r4, r1, ip, lsr #7
   28634:	andeq	r4, r1, ip, lsr #5
   28638:	andeq	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
   2863c:	andeq	r4, r1, r4, lsl #7
   28640:	andeq	r4, r1, r4, lsl #5
   28644:	andeq	r4, r1, r4, asr r8
   28648:	andeq	r4, r1, ip, asr r3
   2864c:	andeq	r4, r1, ip, asr r2
   28650:	andeq	r4, r1, ip, lsl #16
   28654:	andeq	r4, r1, r4, lsr r3
   28658:	andeq	r4, r1, r4, lsr r2
   2865c:	push	{r3, r4, r5, lr}
   28660:	subs	r4, r0, #0
   28664:	mov	r5, r1
   28668:	beq	2868c <strspn@plt+0x25974>
   2866c:	ldr	r0, [r4, #4]
   28670:	bl	27af0 <strspn@plt+0x24dd8>
   28674:	cmp	r0, #0
   28678:	bne	286b4 <strspn@plt+0x2599c>
   2867c:	add	r0, r4, #16
   28680:	mov	r1, r5
   28684:	pop	{r3, r4, r5, lr}
   28688:	b	2e7f8 <strspn@plt+0x2bae0>
   2868c:	ldr	r0, [pc, #72]	; 286dc <strspn@plt+0x259c4>
   28690:	movw	r2, #1267	; 0x4f3
   28694:	ldr	r1, [pc, #68]	; 286e0 <strspn@plt+0x259c8>
   28698:	ldr	r3, [pc, #68]	; 286e4 <strspn@plt+0x259cc>
   2869c:	add	r0, pc, r0
   286a0:	add	r1, pc, r1
   286a4:	add	r3, pc, r3
   286a8:	bl	32b64 <strspn@plt+0x2fe4c>
   286ac:	mvn	r0, #21
   286b0:	pop	{r3, r4, r5, pc}
   286b4:	ldr	r0, [pc, #44]	; 286e8 <strspn@plt+0x259d0>
   286b8:	movw	r2, #1268	; 0x4f4
   286bc:	ldr	r1, [pc, #40]	; 286ec <strspn@plt+0x259d4>
   286c0:	ldr	r3, [pc, #40]	; 286f0 <strspn@plt+0x259d8>
   286c4:	add	r0, pc, r0
   286c8:	add	r1, pc, r1
   286cc:	add	r3, pc, r3
   286d0:	bl	32b64 <strspn@plt+0x2fe4c>
   286d4:	mvn	r0, #9
   286d8:	pop	{r3, r4, r5, pc}
   286dc:	andeq	r3, r1, r4, lsr #9
   286e0:	muleq	r1, r4, r2
   286e4:	andeq	r4, r1, ip, asr #2
   286e8:	andeq	r4, r1, r4, lsr #16
   286ec:	andeq	r4, r1, ip, ror #4
   286f0:	andeq	r4, r1, r4, lsr #2
   286f4:	push	{r3, r4, r5, r6, r7, lr}
   286f8:	subs	r4, r0, #0
   286fc:	mov	r5, r1
   28700:	beq	287cc <strspn@plt+0x25ab4>
   28704:	cmp	r1, #0
   28708:	blt	28844 <strspn@plt+0x25b2c>
   2870c:	ldrb	r3, [r4, #20]
   28710:	tst	r3, #31
   28714:	bne	2881c <strspn@plt+0x25b04>
   28718:	ldr	r0, [r4, #4]
   2871c:	bl	27af0 <strspn@plt+0x24dd8>
   28720:	subs	r7, r0, #0
   28724:	bne	287f4 <strspn@plt+0x25adc>
   28728:	ldr	r6, [r4, #68]	; 0x44
   2872c:	cmp	r6, r5
   28730:	beq	287b0 <strspn@plt+0x25a98>
   28734:	ldrb	r1, [r4, #20]
   28738:	sbfx	r1, r1, #5, #3
   2873c:	uxtb	r3, r1
   28740:	cmp	r3, #0
   28744:	beq	28798 <strspn@plt+0x25a80>
   28748:	ldrb	r3, [r4, #80]	; 0x50
   2874c:	tst	r3, #1
   28750:	beq	2886c <strspn@plt+0x25b54>
   28754:	bfi	r3, r7, #0, #1
   28758:	str	r5, [r4, #68]	; 0x44
   2875c:	sxtb	r1, r1
   28760:	strb	r3, [r4, #80]	; 0x50
   28764:	mov	r0, r4
   28768:	ldr	r2, [r4, #72]	; 0x48
   2876c:	bl	275f8 <strspn@plt+0x248e0>
   28770:	cmp	r0, #0
   28774:	blt	287b8 <strspn@plt+0x25aa0>
   28778:	ldr	r0, [r4, #4]
   2877c:	mov	r2, r6
   28780:	mov	r1, #2
   28784:	mov	r3, r7
   28788:	ldr	r0, [r0, #4]
   2878c:	bl	29dc <epoll_ctl@plt>
   28790:	mov	r0, r7
   28794:	pop	{r3, r4, r5, r6, r7, pc}
   28798:	ldrb	r2, [r4, #80]	; 0x50
   2879c:	mov	r0, r3
   287a0:	str	r5, [r4, #68]	; 0x44
   287a4:	bfi	r2, r3, #0, #1
   287a8:	strb	r2, [r4, #80]	; 0x50
   287ac:	pop	{r3, r4, r5, r6, r7, pc}
   287b0:	mov	r0, r7
   287b4:	pop	{r3, r4, r5, r6, r7, pc}
   287b8:	ldrb	r3, [r4, #80]	; 0x50
   287bc:	str	r6, [r4, #68]	; 0x44
   287c0:	orr	r3, r3, #1
   287c4:	strb	r3, [r4, #80]	; 0x50
   287c8:	pop	{r3, r4, r5, r6, r7, pc}
   287cc:	ldr	r0, [pc, #184]	; 2888c <strspn@plt+0x25b74>
   287d0:	movw	r2, #1309	; 0x51d
   287d4:	ldr	r1, [pc, #180]	; 28890 <strspn@plt+0x25b78>
   287d8:	ldr	r3, [pc, #180]	; 28894 <strspn@plt+0x25b7c>
   287dc:	add	r0, pc, r0
   287e0:	add	r1, pc, r1
   287e4:	add	r3, pc, r3
   287e8:	bl	32b64 <strspn@plt+0x2fe4c>
   287ec:	mvn	r0, #21
   287f0:	pop	{r3, r4, r5, r6, r7, pc}
   287f4:	ldr	r0, [pc, #156]	; 28898 <strspn@plt+0x25b80>
   287f8:	mov	r2, #1312	; 0x520
   287fc:	ldr	r1, [pc, #152]	; 2889c <strspn@plt+0x25b84>
   28800:	ldr	r3, [pc, #152]	; 288a0 <strspn@plt+0x25b88>
   28804:	add	r0, pc, r0
   28808:	add	r1, pc, r1
   2880c:	add	r3, pc, r3
   28810:	bl	32b64 <strspn@plt+0x2fe4c>
   28814:	mvn	r0, #9
   28818:	pop	{r3, r4, r5, r6, r7, pc}
   2881c:	ldr	r0, [pc, #128]	; 288a4 <strspn@plt+0x25b8c>
   28820:	movw	r2, #1311	; 0x51f
   28824:	ldr	r1, [pc, #124]	; 288a8 <strspn@plt+0x25b90>
   28828:	ldr	r3, [pc, #124]	; 288ac <strspn@plt+0x25b94>
   2882c:	add	r0, pc, r0
   28830:	add	r1, pc, r1
   28834:	add	r3, pc, r3
   28838:	bl	32b64 <strspn@plt+0x2fe4c>
   2883c:	mvn	r0, #32
   28840:	pop	{r3, r4, r5, r6, r7, pc}
   28844:	ldr	r0, [pc, #100]	; 288b0 <strspn@plt+0x25b98>
   28848:	movw	r2, #1310	; 0x51e
   2884c:	ldr	r1, [pc, #96]	; 288b4 <strspn@plt+0x25b9c>
   28850:	ldr	r3, [pc, #96]	; 288b8 <strspn@plt+0x25ba0>
   28854:	add	r0, pc, r0
   28858:	add	r1, pc, r1
   2885c:	add	r3, pc, r3
   28860:	bl	32b64 <strspn@plt+0x2fe4c>
   28864:	mvn	r0, #21
   28868:	pop	{r3, r4, r5, r6, r7, pc}
   2886c:	ldr	r0, [pc, #72]	; 288bc <strspn@plt+0x25ba4>
   28870:	movw	r2, #1324	; 0x52c
   28874:	ldr	r1, [pc, #68]	; 288c0 <strspn@plt+0x25ba8>
   28878:	ldr	r3, [pc, #68]	; 288c4 <strspn@plt+0x25bac>
   2887c:	add	r0, pc, r0
   28880:	add	r1, pc, r1
   28884:	add	r3, pc, r3
   28888:	bl	32874 <strspn@plt+0x2fb5c>
   2888c:	andeq	r3, r1, r4, ror #6
   28890:	andeq	r4, r1, r4, asr r1
   28894:	andeq	r4, r1, ip, lsr #32
   28898:	andeq	r4, r1, r4, ror #13
   2889c:	andeq	r4, r1, ip, lsr #2
   288a0:	andeq	r4, r1, r4
   288a4:	andeq	r4, r1, r8, asr r3
   288a8:	andeq	r4, r1, r4, lsl #2
   288ac:	ldrdeq	r3, [r1], -ip
   288b0:	andeq	r4, r1, r0, asr r4
   288b4:	ldrdeq	r4, [r1], -ip
   288b8:			; <UNDEFINED> instruction: 0x00013fb4
   288bc:	strdeq	r4, [r1], -r8
   288c0:	strheq	r4, [r1], -r4	; <UNPREDICTABLE>
   288c4:	andeq	r3, r1, ip, lsl #31
   288c8:	push	{r3, r4, r5, lr}
   288cc:	subs	r4, r0, #0
   288d0:	mov	r5, r1
   288d4:	beq	28a0c <strspn@plt+0x25cf4>
   288d8:	ldrb	r3, [r4, #20]
   288dc:	tst	r3, #31
   288e0:	bne	289e4 <strspn@plt+0x25ccc>
   288e4:	bic	r3, r1, #8192	; 0x2000
   288e8:	bic	r3, r3, #-2147483617	; 0x8000001f
   288ec:	cmp	r3, #0
   288f0:	bne	289bc <strspn@plt+0x25ca4>
   288f4:	ldr	r0, [r4, #4]
   288f8:	ldr	r3, [r0, #376]	; 0x178
   288fc:	cmp	r3, #5
   28900:	beq	28994 <strspn@plt+0x25c7c>
   28904:	bl	27af0 <strspn@plt+0x24dd8>
   28908:	cmp	r0, #0
   2890c:	bne	2896c <strspn@plt+0x25c54>
   28910:	ldr	r3, [r4, #72]	; 0x48
   28914:	cmp	r3, r5
   28918:	beq	28960 <strspn@plt+0x25c48>
   2891c:	ldrb	r1, [r4, #20]
   28920:	sbfx	r1, r1, #5, #3
   28924:	tst	r1, #255	; 0xff
   28928:	beq	28944 <strspn@plt+0x25c2c>
   2892c:	sxtb	r1, r1
   28930:	mov	r0, r4
   28934:	mov	r2, r5
   28938:	bl	275f8 <strspn@plt+0x248e0>
   2893c:	cmp	r0, #0
   28940:	blt	2895c <strspn@plt+0x25c44>
   28944:	str	r5, [r4, #72]	; 0x48
   28948:	mov	r0, r4
   2894c:	mov	r1, #0
   28950:	bl	278e0 <strspn@plt+0x24bc8>
   28954:	mov	r0, #0
   28958:	pop	{r3, r4, r5, pc}
   2895c:	pop	{r3, r4, r5, pc}
   28960:	cmp	r3, #0
   28964:	popge	{r3, r4, r5, pc}
   28968:	b	2891c <strspn@plt+0x25c04>
   2896c:	ldr	r0, [pc, #192]	; 28a34 <strspn@plt+0x25d1c>
   28970:	movw	r2, #1359	; 0x54f
   28974:	ldr	r1, [pc, #188]	; 28a38 <strspn@plt+0x25d20>
   28978:	ldr	r3, [pc, #188]	; 28a3c <strspn@plt+0x25d24>
   2897c:	add	r0, pc, r0
   28980:	add	r1, pc, r1
   28984:	add	r3, pc, r3
   28988:	bl	32b64 <strspn@plt+0x2fe4c>
   2898c:	mvn	r0, #9
   28990:	pop	{r3, r4, r5, pc}
   28994:	ldr	r0, [pc, #164]	; 28a40 <strspn@plt+0x25d28>
   28998:	movw	r2, #1358	; 0x54e
   2899c:	ldr	r1, [pc, #160]	; 28a44 <strspn@plt+0x25d2c>
   289a0:	ldr	r3, [pc, #160]	; 28a48 <strspn@plt+0x25d30>
   289a4:	add	r0, pc, r0
   289a8:	add	r1, pc, r1
   289ac:	add	r3, pc, r3
   289b0:	bl	32b64 <strspn@plt+0x2fe4c>
   289b4:	mvn	r0, #115	; 0x73
   289b8:	pop	{r3, r4, r5, pc}
   289bc:	ldr	r0, [pc, #136]	; 28a4c <strspn@plt+0x25d34>
   289c0:	movw	r2, #1357	; 0x54d
   289c4:	ldr	r1, [pc, #132]	; 28a50 <strspn@plt+0x25d38>
   289c8:	ldr	r3, [pc, #132]	; 28a54 <strspn@plt+0x25d3c>
   289cc:	add	r0, pc, r0
   289d0:	add	r1, pc, r1
   289d4:	add	r3, pc, r3
   289d8:	bl	32b64 <strspn@plt+0x2fe4c>
   289dc:	mvn	r0, #21
   289e0:	pop	{r3, r4, r5, pc}
   289e4:	ldr	r0, [pc, #108]	; 28a58 <strspn@plt+0x25d40>
   289e8:	movw	r2, #1356	; 0x54c
   289ec:	ldr	r1, [pc, #104]	; 28a5c <strspn@plt+0x25d44>
   289f0:	ldr	r3, [pc, #104]	; 28a60 <strspn@plt+0x25d48>
   289f4:	add	r0, pc, r0
   289f8:	add	r1, pc, r1
   289fc:	add	r3, pc, r3
   28a00:	bl	32b64 <strspn@plt+0x2fe4c>
   28a04:	mvn	r0, #32
   28a08:	pop	{r3, r4, r5, pc}
   28a0c:	ldr	r0, [pc, #80]	; 28a64 <strspn@plt+0x25d4c>
   28a10:	movw	r2, #1355	; 0x54b
   28a14:	ldr	r1, [pc, #76]	; 28a68 <strspn@plt+0x25d50>
   28a18:	ldr	r3, [pc, #76]	; 28a6c <strspn@plt+0x25d54>
   28a1c:	add	r0, pc, r0
   28a20:	add	r1, pc, r1
   28a24:	add	r3, pc, r3
   28a28:	bl	32b64 <strspn@plt+0x2fe4c>
   28a2c:	mvn	r0, #21
   28a30:	pop	{r3, r4, r5, pc}
   28a34:	andeq	r4, r1, ip, ror #10
   28a38:			; <UNDEFINED> instruction: 0x00013fb4
   28a3c:	andeq	r3, r1, r4, lsl #28
   28a40:	andeq	r4, r1, r8, lsr #11
   28a44:	andeq	r3, r1, ip, lsl #31
   28a48:	ldrdeq	r3, [r1], -ip
   28a4c:	andeq	r4, r1, ip, ror #7
   28a50:	andeq	r3, r1, r4, ror #30
   28a54:			; <UNDEFINED> instruction: 0x00013db4
   28a58:	muleq	r1, r0, r1
   28a5c:	andeq	r3, r1, ip, lsr pc
   28a60:	andeq	r3, r1, ip, lsl #27
   28a64:	andeq	r3, r1, r4, lsr #2
   28a68:	andeq	r3, r1, r4, lsl pc
   28a6c:	andeq	r3, r1, r4, ror #26
   28a70:	push	{r4, r5, r6, lr}
   28a74:	subs	r6, r0, #0
   28a78:	mov	r4, r2
   28a7c:	mov	r5, r3
   28a80:	beq	28b54 <strspn@plt+0x25e3c>
   28a84:	ldr	r0, [r6, #4]
   28a88:	ldr	r3, [r0, #376]	; 0x178
   28a8c:	cmp	r3, #5
   28a90:	beq	28b2c <strspn@plt+0x25e14>
   28a94:	bl	27af0 <strspn@plt+0x24dd8>
   28a98:	cmp	r0, #0
   28a9c:	bne	28b7c <strspn@plt+0x25e64>
   28aa0:	ldrd	r2, [r6, #24]
   28aa4:	cmp	r3, r5
   28aa8:	cmpeq	r2, r4
   28aac:	beq	28af0 <strspn@plt+0x25dd8>
   28ab0:	ldrb	r3, [r6, #21]
   28ab4:	strd	r4, [r6, #24]
   28ab8:	tst	r3, #1
   28abc:	bne	28af8 <strspn@plt+0x25de0>
   28ac0:	ldr	r3, [r6, #12]
   28ac4:	cmp	r3, #0
   28ac8:	beq	28ae0 <strspn@plt+0x25dc8>
   28acc:	ldr	r3, [r6, #4]
   28ad0:	mov	r1, r6
   28ad4:	add	r2, r6, #36	; 0x24
   28ad8:	ldr	r0, [r3, #20]
   28adc:	bl	31f54 <strspn@plt+0x2f23c>
   28ae0:	ldrb	r3, [r6, #20]
   28ae4:	sbfx	r3, r3, #0, #5
   28ae8:	cmp	r3, #10
   28aec:	beq	28b10 <strspn@plt+0x25df8>
   28af0:	mov	r0, #0
   28af4:	pop	{r4, r5, r6, pc}
   28af8:	ldr	r3, [r6, #4]
   28afc:	mov	r1, r6
   28b00:	add	r2, r6, #32
   28b04:	ldr	r0, [r3, #16]
   28b08:	bl	31f54 <strspn@plt+0x2f23c>
   28b0c:	b	28ac0 <strspn@plt+0x25da8>
   28b10:	ldr	r3, [r6, #4]
   28b14:	mov	r1, r6
   28b18:	add	r2, r6, #68	; 0x44
   28b1c:	ldr	r0, [r3, #336]	; 0x150
   28b20:	bl	31f54 <strspn@plt+0x2f23c>
   28b24:	mov	r0, #0
   28b28:	pop	{r4, r5, r6, pc}
   28b2c:	ldr	r0, [pc, #112]	; 28ba4 <strspn@plt+0x25e8c>
   28b30:	movw	r2, #1405	; 0x57d
   28b34:	ldr	r1, [pc, #108]	; 28ba8 <strspn@plt+0x25e90>
   28b38:	ldr	r3, [pc, #108]	; 28bac <strspn@plt+0x25e94>
   28b3c:	add	r0, pc, r0
   28b40:	add	r1, pc, r1
   28b44:	add	r3, pc, r3
   28b48:	bl	32b64 <strspn@plt+0x2fe4c>
   28b4c:	mvn	r0, #115	; 0x73
   28b50:	pop	{r4, r5, r6, pc}
   28b54:	ldr	r0, [pc, #84]	; 28bb0 <strspn@plt+0x25e98>
   28b58:	movw	r2, #1404	; 0x57c
   28b5c:	ldr	r1, [pc, #80]	; 28bb4 <strspn@plt+0x25e9c>
   28b60:	ldr	r3, [pc, #80]	; 28bb8 <strspn@plt+0x25ea0>
   28b64:	add	r0, pc, r0
   28b68:	add	r1, pc, r1
   28b6c:	add	r3, pc, r3
   28b70:	bl	32b64 <strspn@plt+0x2fe4c>
   28b74:	mvn	r0, #21
   28b78:	pop	{r4, r5, r6, pc}
   28b7c:	ldr	r0, [pc, #56]	; 28bbc <strspn@plt+0x25ea4>
   28b80:	movw	r2, #1406	; 0x57e
   28b84:	ldr	r1, [pc, #52]	; 28bc0 <strspn@plt+0x25ea8>
   28b88:	ldr	r3, [pc, #52]	; 28bc4 <strspn@plt+0x25eac>
   28b8c:	add	r0, pc, r0
   28b90:	add	r1, pc, r1
   28b94:	add	r3, pc, r3
   28b98:	bl	32b64 <strspn@plt+0x2fe4c>
   28b9c:	mvn	r0, #9
   28ba0:	pop	{r4, r5, r6, pc}
   28ba4:	andeq	r4, r1, r0, lsl r4
   28ba8:	strdeq	r3, [r1], -r4
   28bac:	andeq	r3, r1, r0, ror sp
   28bb0:	ldrdeq	r2, [r1], -ip
   28bb4:	andeq	r3, r1, ip, asr #27
   28bb8:	andeq	r3, r1, r8, asr #26
   28bbc:	andeq	r4, r1, ip, asr r3
   28bc0:	andeq	r3, r1, r4, lsr #27
   28bc4:	andeq	r3, r1, r0, lsr #26
   28bc8:	push	{r4, r5, r6, lr}
   28bcc:	subs	r4, r0, #0
   28bd0:	mov	r5, r1
   28bd4:	beq	2910c <strspn@plt+0x263f4>
   28bd8:	add	r3, r1, #1
   28bdc:	cmp	r3, #2
   28be0:	bhi	290e4 <strspn@plt+0x263cc>
   28be4:	ldr	r0, [r4, #4]
   28be8:	bl	27af0 <strspn@plt+0x24dd8>
   28bec:	cmp	r0, #0
   28bf0:	bne	290bc <strspn@plt+0x263a4>
   28bf4:	ldr	r0, [r4, #4]
   28bf8:	ldr	r3, [r0, #376]	; 0x178
   28bfc:	cmp	r3, #5
   28c00:	beq	28d10 <strspn@plt+0x25ff8>
   28c04:	ldrb	r1, [r4, #20]
   28c08:	sbfx	r3, r1, #5, #3
   28c0c:	sxtb	r2, r3
   28c10:	uxtb	r3, r3
   28c14:	cmp	r2, r5
   28c18:	beq	28cd0 <strspn@plt+0x25fb8>
   28c1c:	cmp	r5, #0
   28c20:	sbfx	r1, r1, #0, #5
   28c24:	bne	28cd8 <strspn@plt+0x25fc0>
   28c28:	cmp	r1, #10
   28c2c:	addls	pc, pc, r1, lsl #2
   28c30:	b	28f80 <strspn@plt+0x26268>
   28c34:	b	28d20 <strspn@plt+0x26008>
   28c38:	b	28da8 <strspn@plt+0x26090>
   28c3c:	b	28da8 <strspn@plt+0x26090>
   28c40:	b	28da8 <strspn@plt+0x26090>
   28c44:	b	28da8 <strspn@plt+0x26090>
   28c48:	b	28da8 <strspn@plt+0x26090>
   28c4c:	b	28df0 <strspn@plt+0x260d8>
   28c50:	b	28d58 <strspn@plt+0x26040>
   28c54:	b	28d30 <strspn@plt+0x26018>
   28c58:	b	28d30 <strspn@plt+0x26018>
   28c5c:	b	28e6c <strspn@plt+0x26154>
   28c60:	cmp	r3, #0
   28c64:	bne	28c98 <strspn@plt+0x25f80>
   28c68:	ldr	r3, [r0, #320]	; 0x140
   28c6c:	cmp	r3, #0
   28c70:	beq	29050 <strspn@plt+0x26338>
   28c74:	ldr	r3, [r3, #68]	; 0x44
   28c78:	cmp	r3, #0
   28c7c:	beq	29050 <strspn@plt+0x26338>
   28c80:	ldrb	r3, [r3, #20]
   28c84:	lsrs	r3, r3, #5
   28c88:	beq	29050 <strspn@plt+0x26338>
   28c8c:	ldr	r3, [r0, #328]	; 0x148
   28c90:	add	r3, r3, #1
   28c94:	str	r3, [r0, #328]	; 0x148
   28c98:	ldrb	r3, [r4, #20]
   28c9c:	bfi	r3, r5, #5, #3
   28ca0:	strb	r3, [r4, #20]
   28ca4:	ldrb	r3, [r4, #21]
   28ca8:	tst	r3, #1
   28cac:	bne	28d40 <strspn@plt+0x26028>
   28cb0:	ldr	r3, [r4, #12]
   28cb4:	cmp	r3, #0
   28cb8:	beq	28cd0 <strspn@plt+0x25fb8>
   28cbc:	ldr	r3, [r4, #4]
   28cc0:	mov	r1, r4
   28cc4:	add	r2, r4, #36	; 0x24
   28cc8:	ldr	r0, [r3, #20]
   28ccc:	bl	31f54 <strspn@plt+0x2f23c>
   28cd0:	mov	r0, #0
   28cd4:	pop	{r4, r5, r6, pc}
   28cd8:	cmp	r1, #10
   28cdc:	addls	pc, pc, r1, lsl #2
   28ce0:	b	28f60 <strspn@plt+0x26248>
   28ce4:	b	28e8c <strspn@plt+0x26174>
   28ce8:	b	28ec8 <strspn@plt+0x261b0>
   28cec:	b	28ec8 <strspn@plt+0x261b0>
   28cf0:	b	28ec8 <strspn@plt+0x261b0>
   28cf4:	b	28ec8 <strspn@plt+0x261b0>
   28cf8:	b	28ec8 <strspn@plt+0x261b0>
   28cfc:	b	28f00 <strspn@plt+0x261e8>
   28d00:	b	28c60 <strspn@plt+0x25f48>
   28d04:	b	28c98 <strspn@plt+0x25f80>
   28d08:	b	28c98 <strspn@plt+0x25f80>
   28d0c:	b	28ea8 <strspn@plt+0x26190>
   28d10:	cmp	r5, #0
   28d14:	beq	28cd0 <strspn@plt+0x25fb8>
   28d18:	mvn	r0, #115	; 0x73
   28d1c:	pop	{r4, r5, r6, pc}
   28d20:	mov	r0, r4
   28d24:	bl	27b90 <strspn@plt+0x24e78>
   28d28:	cmp	r0, #0
   28d2c:	poplt	{r4, r5, r6, pc}
   28d30:	ldrb	r3, [r4, #20]
   28d34:	bfc	r3, #5, #3
   28d38:	strb	r3, [r4, #20]
   28d3c:	b	28ca4 <strspn@plt+0x25f8c>
   28d40:	ldr	r3, [r4, #4]
   28d44:	mov	r1, r4
   28d48:	add	r2, r4, #32
   28d4c:	ldr	r0, [r3, #16]
   28d50:	bl	31f54 <strspn@plt+0x2f23c>
   28d54:	b	28cb0 <strspn@plt+0x25f98>
   28d58:	ldr	r3, [r0, #320]	; 0x140
   28d5c:	cmp	r3, #0
   28d60:	beq	28d7c <strspn@plt+0x26064>
   28d64:	ldr	r3, [r3, #68]	; 0x44
   28d68:	cmp	r3, #0
   28d6c:	beq	28d7c <strspn@plt+0x26064>
   28d70:	ldrb	r3, [r3, #20]
   28d74:	lsrs	r3, r3, #5
   28d78:	bne	28fa0 <strspn@plt+0x26288>
   28d7c:	ldr	r3, [r0, #328]	; 0x148
   28d80:	cmp	r3, #0
   28d84:	bne	28fa0 <strspn@plt+0x26288>
   28d88:	ldr	r0, [pc, #1092]	; 291d4 <strspn@plt+0x264bc>
   28d8c:	movw	r2, #1494	; 0x5d6
   28d90:	ldr	r1, [pc, #1088]	; 291d8 <strspn@plt+0x264c0>
   28d94:	ldr	r3, [pc, #1088]	; 291dc <strspn@plt+0x264c4>
   28d98:	add	r0, pc, r0
   28d9c:	add	r1, pc, r1
   28da0:	add	r3, pc, r3
   28da4:	bl	32874 <strspn@plt+0x2fb5c>
   28da8:	ldrb	r3, [r4, #20]
   28dac:	bfc	r3, #5, #3
   28db0:	strb	r3, [r4, #20]
   28db4:	bl	27854 <strspn@plt+0x24b3c>
   28db8:	subs	r5, r0, #0
   28dbc:	beq	29174 <strspn@plt+0x2645c>
   28dc0:	mov	r1, r4
   28dc4:	add	r2, r4, #88	; 0x58
   28dc8:	ldr	r0, [r5, #4]
   28dcc:	bl	31f54 <strspn@plt+0x2f23c>
   28dd0:	ldr	r0, [r5, #8]
   28dd4:	mov	r1, r4
   28dd8:	add	r2, r4, #92	; 0x5c
   28ddc:	bl	31f54 <strspn@plt+0x2f23c>
   28de0:	ldrb	r3, [r5, #24]
   28de4:	orr	r3, r3, #1
   28de8:	strb	r3, [r5, #24]
   28dec:	b	28ca4 <strspn@plt+0x25f8c>
   28df0:	ldr	r3, [r0, #320]	; 0x140
   28df4:	ldr	r1, [r4, #200]	; 0xc8
   28df8:	cmp	r3, #0
   28dfc:	beq	29028 <strspn@plt+0x26310>
   28e00:	ldr	r3, [r3, r1, lsl #2]
   28e04:	cmp	r3, #0
   28e08:	beq	29028 <strspn@plt+0x26310>
   28e0c:	ldrb	r3, [r3, #20]
   28e10:	lsrs	r3, r3, #5
   28e14:	beq	29028 <strspn@plt+0x26310>
   28e18:	ldrb	r3, [r4, #20]
   28e1c:	bfc	r3, #5, #3
   28e20:	strb	r3, [r4, #20]
   28e24:	ldr	r3, [r0, #320]	; 0x140
   28e28:	cmp	r3, #0
   28e2c:	beq	28e48 <strspn@plt+0x26130>
   28e30:	ldr	r3, [r3, r1, lsl #2]
   28e34:	cmp	r3, #0
   28e38:	beq	28e48 <strspn@plt+0x26130>
   28e3c:	ldrb	r3, [r3, #20]
   28e40:	lsrs	r3, r3, #5
   28e44:	bne	28ca4 <strspn@plt+0x25f8c>
   28e48:	cmp	r1, #17
   28e4c:	beq	2909c <strspn@plt+0x26384>
   28e50:	add	r0, r0, #192	; 0xc0
   28e54:	bl	2b14 <sigdelset@plt>
   28e58:	cmp	r0, #0
   28e5c:	bne	29154 <strspn@plt+0x2643c>
   28e60:	ldr	r0, [r4, #4]
   28e64:	bl	27754 <strspn@plt+0x24a3c>
   28e68:	b	28ca4 <strspn@plt+0x25f8c>
   28e6c:	ldrb	r3, [r4, #20]
   28e70:	mov	r1, r4
   28e74:	add	r2, r4, #68	; 0x44
   28e78:	bfc	r3, #5, #3
   28e7c:	strb	r3, [r4, #20]
   28e80:	ldr	r0, [r0, #336]	; 0x150
   28e84:	bl	31f54 <strspn@plt+0x2f23c>
   28e88:	b	28ca4 <strspn@plt+0x25f8c>
   28e8c:	mov	r0, r4
   28e90:	mov	r1, r5
   28e94:	ldr	r2, [r4, #72]	; 0x48
   28e98:	bl	275f8 <strspn@plt+0x248e0>
   28e9c:	cmp	r0, #0
   28ea0:	bge	28c98 <strspn@plt+0x25f80>
   28ea4:	pop	{r4, r5, r6, pc}
   28ea8:	ldrb	r3, [r4, #20]
   28eac:	mov	r1, r4
   28eb0:	add	r2, r4, #68	; 0x44
   28eb4:	bfi	r3, r5, #5, #3
   28eb8:	strb	r3, [r4, #20]
   28ebc:	ldr	r0, [r0, #336]	; 0x150
   28ec0:	bl	31f54 <strspn@plt+0x2f23c>
   28ec4:	b	28ca4 <strspn@plt+0x25f8c>
   28ec8:	ldrb	r3, [r4, #20]
   28ecc:	bfi	r3, r5, #5, #3
   28ed0:	strb	r3, [r4, #20]
   28ed4:	bl	27854 <strspn@plt+0x24b3c>
   28ed8:	subs	r5, r0, #0
   28edc:	bne	28dc0 <strspn@plt+0x260a8>
   28ee0:	ldr	r0, [pc, #760]	; 291e0 <strspn@plt+0x264c8>
   28ee4:	movw	r2, #1543	; 0x607
   28ee8:	ldr	r1, [pc, #756]	; 291e4 <strspn@plt+0x264cc>
   28eec:	ldr	r3, [pc, #756]	; 291e8 <strspn@plt+0x264d0>
   28ef0:	add	r0, pc, r0
   28ef4:	add	r1, pc, r1
   28ef8:	add	r3, pc, r3
   28efc:	bl	32874 <strspn@plt+0x2fb5c>
   28f00:	ldr	r3, [r0, #320]	; 0x140
   28f04:	ldr	r1, [r4, #200]	; 0xc8
   28f08:	cmp	r3, #0
   28f0c:	beq	28f28 <strspn@plt+0x26210>
   28f10:	ldr	r3, [r3, r1, lsl #2]
   28f14:	cmp	r3, #0
   28f18:	beq	28f28 <strspn@plt+0x26210>
   28f1c:	ldrb	r3, [r3, #20]
   28f20:	lsrs	r3, r3, #5
   28f24:	bne	28c98 <strspn@plt+0x25f80>
   28f28:	cmp	r1, #17
   28f2c:	beq	2908c <strspn@plt+0x26374>
   28f30:	add	r0, r0, #192	; 0xc0
   28f34:	bl	29a0 <sigaddset@plt>
   28f38:	subs	r6, r0, #0
   28f3c:	bne	29194 <strspn@plt+0x2647c>
   28f40:	ldr	r0, [r4, #4]
   28f44:	bl	27754 <strspn@plt+0x24a3c>
   28f48:	cmp	r0, #0
   28f4c:	bge	28c98 <strspn@plt+0x25f80>
   28f50:	ldrb	r3, [r4, #20]
   28f54:	bfi	r3, r6, #5, #3
   28f58:	strb	r3, [r4, #20]
   28f5c:	pop	{r4, r5, r6, pc}
   28f60:	ldr	r0, [pc, #644]	; 291ec <strspn@plt+0x264d4>
   28f64:	movw	r2, #1596	; 0x63c
   28f68:	ldr	r1, [pc, #640]	; 291f0 <strspn@plt+0x264d8>
   28f6c:	ldr	r3, [pc, #640]	; 291f4 <strspn@plt+0x264dc>
   28f70:	add	r0, pc, r0
   28f74:	add	r1, pc, r1
   28f78:	add	r3, pc, r3
   28f7c:	bl	32b0c <strspn@plt+0x2fdf4>
   28f80:	ldr	r0, [pc, #624]	; 291f8 <strspn@plt+0x264e0>
   28f84:	mov	r2, #1520	; 0x5f0
   28f88:	ldr	r1, [pc, #620]	; 291fc <strspn@plt+0x264e4>
   28f8c:	ldr	r3, [pc, #620]	; 29200 <strspn@plt+0x264e8>
   28f90:	add	r0, pc, r0
   28f94:	add	r1, pc, r1
   28f98:	add	r3, pc, r3
   28f9c:	bl	32b0c <strspn@plt+0x2fdf4>
   28fa0:	ldrb	r3, [r4, #20]
   28fa4:	bfc	r3, #5, #3
   28fa8:	strb	r3, [r4, #20]
   28fac:	ldr	r3, [r0, #328]	; 0x148
   28fb0:	cmp	r3, #0
   28fb4:	beq	29134 <strspn@plt+0x2641c>
   28fb8:	sub	r3, r3, #1
   28fbc:	str	r3, [r0, #328]	; 0x148
   28fc0:	ldr	r0, [r4, #4]
   28fc4:	ldr	r3, [r0, #320]	; 0x140
   28fc8:	cmp	r3, #0
   28fcc:	beq	28fe8 <strspn@plt+0x262d0>
   28fd0:	ldr	r3, [r3, #68]	; 0x44
   28fd4:	cmp	r3, #0
   28fd8:	beq	28fe8 <strspn@plt+0x262d0>
   28fdc:	ldrb	r3, [r3, #20]
   28fe0:	lsrs	r3, r3, #5
   28fe4:	bne	28ca4 <strspn@plt+0x25f8c>
   28fe8:	ldr	r3, [r0, #328]	; 0x148
   28fec:	cmp	r3, #0
   28ff0:	bne	28ca4 <strspn@plt+0x25f8c>
   28ff4:	add	r0, r0, #192	; 0xc0
   28ff8:	mov	r1, #17
   28ffc:	bl	2b14 <sigdelset@plt>
   29000:	cmp	r0, #0
   29004:	beq	28e60 <strspn@plt+0x26148>
   29008:	ldr	r0, [pc, #500]	; 29204 <strspn@plt+0x264ec>
   2900c:	movw	r2, #1502	; 0x5de
   29010:	ldr	r1, [pc, #496]	; 29208 <strspn@plt+0x264f0>
   29014:	ldr	r3, [pc, #496]	; 2920c <strspn@plt+0x264f4>
   29018:	add	r0, pc, r0
   2901c:	add	r1, pc, r1
   29020:	add	r3, pc, r3
   29024:	bl	32874 <strspn@plt+0x2fb5c>
   29028:	cmp	r1, #17
   2902c:	beq	290ac <strspn@plt+0x26394>
   29030:	ldr	r0, [pc, #472]	; 29210 <strspn@plt+0x264f8>
   29034:	movw	r2, #1479	; 0x5c7
   29038:	ldr	r1, [pc, #468]	; 29214 <strspn@plt+0x264fc>
   2903c:	ldr	r3, [pc, #468]	; 29218 <strspn@plt+0x26500>
   29040:	add	r0, pc, r0
   29044:	add	r1, pc, r1
   29048:	add	r3, pc, r3
   2904c:	bl	32874 <strspn@plt+0x2fb5c>
   29050:	ldr	r3, [r0, #328]	; 0x148
   29054:	cmp	r3, #0
   29058:	bne	28c90 <strspn@plt+0x25f78>
   2905c:	add	r0, r0, #192	; 0xc0
   29060:	ldr	r1, [r4, #200]	; 0xc8
   29064:	bl	29a0 <sigaddset@plt>
   29068:	subs	r6, r0, #0
   2906c:	bne	291b4 <strspn@plt+0x2649c>
   29070:	ldr	r0, [r4, #4]
   29074:	bl	27754 <strspn@plt+0x24a3c>
   29078:	cmp	r0, #0
   2907c:	blt	28f50 <strspn@plt+0x26238>
   29080:	ldr	r0, [r4, #4]
   29084:	ldr	r3, [r0, #328]	; 0x148
   29088:	b	28c90 <strspn@plt+0x25f78>
   2908c:	ldr	r3, [r0, #328]	; 0x148
   29090:	cmp	r3, #0
   29094:	bne	28c98 <strspn@plt+0x25f80>
   29098:	b	28f30 <strspn@plt+0x26218>
   2909c:	ldr	r3, [r0, #328]	; 0x148
   290a0:	cmp	r3, #0
   290a4:	bne	28ca4 <strspn@plt+0x25f8c>
   290a8:	b	28e50 <strspn@plt+0x26138>
   290ac:	ldr	r3, [r0, #328]	; 0x148
   290b0:	cmp	r3, #0
   290b4:	bne	28e18 <strspn@plt+0x26100>
   290b8:	b	29030 <strspn@plt+0x26318>
   290bc:	ldr	r0, [pc, #344]	; 2921c <strspn@plt+0x26504>
   290c0:	movw	r2, #1439	; 0x59f
   290c4:	ldr	r1, [pc, #340]	; 29220 <strspn@plt+0x26508>
   290c8:	ldr	r3, [pc, #340]	; 29224 <strspn@plt+0x2650c>
   290cc:	add	r0, pc, r0
   290d0:	add	r1, pc, r1
   290d4:	add	r3, pc, r3
   290d8:	bl	32b64 <strspn@plt+0x2fe4c>
   290dc:	mvn	r0, #9
   290e0:	pop	{r4, r5, r6, pc}
   290e4:	ldr	r0, [pc, #316]	; 29228 <strspn@plt+0x26510>
   290e8:	movw	r2, #1438	; 0x59e
   290ec:	ldr	r1, [pc, #312]	; 2922c <strspn@plt+0x26514>
   290f0:	ldr	r3, [pc, #312]	; 29230 <strspn@plt+0x26518>
   290f4:	add	r0, pc, r0
   290f8:	add	r1, pc, r1
   290fc:	add	r3, pc, r3
   29100:	bl	32b64 <strspn@plt+0x2fe4c>
   29104:	mvn	r0, #21
   29108:	pop	{r4, r5, r6, pc}
   2910c:	ldr	r0, [pc, #288]	; 29234 <strspn@plt+0x2651c>
   29110:	movw	r2, #1437	; 0x59d
   29114:	ldr	r1, [pc, #284]	; 29238 <strspn@plt+0x26520>
   29118:	ldr	r3, [pc, #284]	; 2923c <strspn@plt+0x26524>
   2911c:	add	r0, pc, r0
   29120:	add	r1, pc, r1
   29124:	add	r3, pc, r3
   29128:	bl	32b64 <strspn@plt+0x2fe4c>
   2912c:	mvn	r0, #21
   29130:	pop	{r4, r5, r6, pc}
   29134:	ldr	r0, [pc, #260]	; 29240 <strspn@plt+0x26528>
   29138:	movw	r2, #1498	; 0x5da
   2913c:	ldr	r1, [pc, #256]	; 29244 <strspn@plt+0x2652c>
   29140:	ldr	r3, [pc, #256]	; 29248 <strspn@plt+0x26530>
   29144:	add	r0, pc, r0
   29148:	add	r1, pc, r1
   2914c:	add	r3, pc, r3
   29150:	bl	32874 <strspn@plt+0x2fb5c>
   29154:	ldr	r0, [pc, #240]	; 2924c <strspn@plt+0x26534>
   29158:	movw	r2, #1484	; 0x5cc
   2915c:	ldr	r1, [pc, #236]	; 29250 <strspn@plt+0x26538>
   29160:	ldr	r3, [pc, #236]	; 29254 <strspn@plt+0x2653c>
   29164:	add	r0, pc, r0
   29168:	add	r1, pc, r1
   2916c:	add	r3, pc, r3
   29170:	bl	32874 <strspn@plt+0x2fb5c>
   29174:	ldr	r0, [pc, #220]	; 29258 <strspn@plt+0x26540>
   29178:	movw	r2, #1470	; 0x5be
   2917c:	ldr	r1, [pc, #216]	; 2925c <strspn@plt+0x26544>
   29180:	ldr	r3, [pc, #216]	; 29260 <strspn@plt+0x26548>
   29184:	add	r0, pc, r0
   29188:	add	r1, pc, r1
   2918c:	add	r3, pc, r3
   29190:	bl	32874 <strspn@plt+0x2fb5c>
   29194:	ldr	r0, [pc, #200]	; 29264 <strspn@plt+0x2654c>
   29198:	movw	r2, #1554	; 0x612
   2919c:	ldr	r1, [pc, #196]	; 29268 <strspn@plt+0x26550>
   291a0:	ldr	r3, [pc, #196]	; 2926c <strspn@plt+0x26554>
   291a4:	add	r0, pc, r0
   291a8:	add	r1, pc, r1
   291ac:	add	r3, pc, r3
   291b0:	bl	32874 <strspn@plt+0x2fb5c>
   291b4:	ldr	r0, [pc, #180]	; 29270 <strspn@plt+0x26558>
   291b8:	movw	r2, #1570	; 0x622
   291bc:	ldr	r1, [pc, #176]	; 29274 <strspn@plt+0x2655c>
   291c0:	ldr	r3, [pc, #176]	; 29278 <strspn@plt+0x26560>
   291c4:	add	r0, pc, r0
   291c8:	add	r1, pc, r1
   291cc:	add	r3, pc, r3
   291d0:	bl	32874 <strspn@plt+0x2fb5c>
   291d4:	andeq	r4, r1, r4, asr #5
   291d8:	muleq	r1, r8, fp
   291dc:	andeq	r3, r1, r4, lsr sl
   291e0:	andeq	r6, r1, r0, lsr #21
   291e4:	andeq	r3, r1, r0, asr #20
   291e8:	ldrdeq	r3, [r1], -ip
   291ec:	andeq	r3, r1, r0, lsr lr
   291f0:	andeq	r3, r1, r0, asr #19
   291f4:	andeq	r3, r1, ip, asr r8
   291f8:	andeq	r3, r1, r0, lsl lr
   291fc:	andeq	r3, r1, r0, lsr #19
   29200:	andeq	r3, r1, ip, lsr r8
   29204:	andeq	r3, r1, ip, asr sp
   29208:	andeq	r3, r1, r8, lsl r9
   2920c:			; <UNDEFINED> instruction: 0x000137b4
   29210:	strdeq	r3, [r1], -r4
   29214:	strdeq	r3, [r1], -r0
   29218:	andeq	r3, r1, ip, lsl #15
   2921c:	andeq	r3, r1, ip, lsl lr
   29220:	andeq	r3, r1, r4, ror #16
   29224:	andeq	r3, r1, r0, lsl #14
   29228:	andeq	r3, r1, ip, asr #29
   2922c:	andeq	r3, r1, ip, lsr r8
   29230:	ldrdeq	r3, [r1], -r8
   29234:	andeq	r2, r1, r4, lsr #20
   29238:	andeq	r3, r1, r4, lsl r8
   2923c:			; <UNDEFINED> instruction: 0x000136b0
   29240:	andeq	r3, r1, r8, lsl #24
   29244:	andeq	r3, r1, ip, ror #15
   29248:	andeq	r3, r1, r8, lsl #13
   2924c:			; <UNDEFINED> instruction: 0x00013bb4
   29250:	andeq	r3, r1, ip, asr #15
   29254:	andeq	r3, r1, r8, ror #12
   29258:	andeq	r6, r1, ip, lsl #16
   2925c:	andeq	r3, r1, ip, lsr #15
   29260:	andeq	r3, r1, r8, asr #12
   29264:	andeq	r3, r1, ip, asr lr
   29268:	andeq	r3, r1, ip, lsl #15
   2926c:	andeq	r3, r1, r8, lsr #12
   29270:	andeq	r3, r1, ip, lsr lr
   29274:	andeq	r3, r1, ip, ror #14
   29278:	andeq	r3, r1, r8, lsl #12
   2927c:	ldr	r1, [pc, #516]	; 29488 <strspn@plt+0x26770>
   29280:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29284:	subs	r5, r0, #0
   29288:	ldr	r0, [pc, #508]	; 2948c <strspn@plt+0x26774>
   2928c:	sub	sp, sp, #32
   29290:	add	r1, pc, r1
   29294:	strd	r2, [sp]
   29298:	ldr	r8, [r1, r0]
   2929c:	mov	r3, r1
   292a0:	ldr	r3, [r8]
   292a4:	str	r3, [sp, #28]
   292a8:	beq	29460 <strspn@plt+0x26748>
   292ac:	ldrd	r0, [sp]
   292b0:	mvn	r2, #0
   292b4:	mvn	r3, #0
   292b8:	cmp	r1, r3
   292bc:	cmpeq	r0, r2
   292c0:	beq	29438 <strspn@plt+0x26720>
   292c4:	ldrb	r7, [r5, #20]
   292c8:	add	r4, sp, #4
   292cc:	ldr	r9, [pc, #444]	; 29490 <strspn@plt+0x26778>
   292d0:	add	sl, sp, #24
   292d4:	sbfx	r7, r7, #0, #5
   292d8:	add	r6, sp, #8
   292dc:	add	r9, pc, r9
   292e0:	mov	lr, r9
   292e4:	mov	ip, r6
   292e8:	ldm	lr!, {r0, r1, r2, r3}
   292ec:	ldr	lr, [lr]
   292f0:	stmia	ip!, {r0, r1, r2, r3}
   292f4:	str	lr, [ip]
   292f8:	ldr	r3, [r4, #4]!
   292fc:	cmp	r3, r7
   29300:	beq	29348 <strspn@plt+0x26630>
   29304:	cmp	r4, sl
   29308:	bne	292e0 <strspn@plt+0x265c8>
   2930c:	ldr	r0, [pc, #384]	; 29494 <strspn@plt+0x2677c>
   29310:	movw	r2, #1624	; 0x658
   29314:	ldr	r1, [pc, #380]	; 29498 <strspn@plt+0x26780>
   29318:	ldr	r3, [pc, #380]	; 2949c <strspn@plt+0x26784>
   2931c:	add	r0, pc, r0
   29320:	add	r1, pc, r1
   29324:	add	r3, pc, r3
   29328:	bl	32b64 <strspn@plt+0x2fe4c>
   2932c:	mvn	r0, #32
   29330:	ldr	r2, [sp, #28]
   29334:	ldr	r3, [r8]
   29338:	cmp	r2, r3
   2933c:	bne	293c4 <strspn@plt+0x266ac>
   29340:	add	sp, sp, #32
   29344:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29348:	ldr	r0, [r5, #4]
   2934c:	ldr	r3, [r0, #376]	; 0x178
   29350:	cmp	r3, #5
   29354:	beq	29410 <strspn@plt+0x266f8>
   29358:	bl	27af0 <strspn@plt+0x24dd8>
   2935c:	subs	r6, r0, #0
   29360:	bne	293e8 <strspn@plt+0x266d0>
   29364:	ldrd	r2, [sp]
   29368:	mov	r1, r6
   2936c:	mov	r0, r5
   29370:	strd	r2, [r5, #72]	; 0x48
   29374:	bl	278e0 <strspn@plt+0x24bc8>
   29378:	ldrb	r1, [r5, #20]
   2937c:	ldr	r0, [r5, #4]
   29380:	sbfx	r1, r1, #0, #5
   29384:	bl	27854 <strspn@plt+0x24b3c>
   29388:	subs	r4, r0, #0
   2938c:	beq	293c8 <strspn@plt+0x266b0>
   29390:	mov	r1, r5
   29394:	add	r2, r5, #88	; 0x58
   29398:	ldr	r0, [r4, #4]
   2939c:	bl	31f54 <strspn@plt+0x2f23c>
   293a0:	mov	r1, r5
   293a4:	ldr	r0, [r4, #8]
   293a8:	add	r2, r5, #92	; 0x5c
   293ac:	bl	31f54 <strspn@plt+0x2f23c>
   293b0:	ldrb	r3, [r4, #24]
   293b4:	mov	r0, r6
   293b8:	orr	r3, r3, #1
   293bc:	strb	r3, [r4, #24]
   293c0:	b	29330 <strspn@plt+0x26618>
   293c4:	bl	2838 <__stack_chk_fail@plt>
   293c8:	ldr	r0, [pc, #208]	; 294a0 <strspn@plt+0x26788>
   293cc:	movw	r2, #1633	; 0x661
   293d0:	ldr	r1, [pc, #204]	; 294a4 <strspn@plt+0x2678c>
   293d4:	ldr	r3, [pc, #204]	; 294a8 <strspn@plt+0x26790>
   293d8:	add	r0, pc, r0
   293dc:	add	r1, pc, r1
   293e0:	add	r3, pc, r3
   293e4:	bl	32874 <strspn@plt+0x2fb5c>
   293e8:	ldr	r0, [pc, #188]	; 294ac <strspn@plt+0x26794>
   293ec:	movw	r2, #1626	; 0x65a
   293f0:	ldr	r1, [pc, #184]	; 294b0 <strspn@plt+0x26798>
   293f4:	ldr	r3, [pc, #184]	; 294b4 <strspn@plt+0x2679c>
   293f8:	add	r0, pc, r0
   293fc:	add	r1, pc, r1
   29400:	add	r3, pc, r3
   29404:	bl	32b64 <strspn@plt+0x2fe4c>
   29408:	mvn	r0, #9
   2940c:	b	29330 <strspn@plt+0x26618>
   29410:	ldr	r0, [pc, #160]	; 294b8 <strspn@plt+0x267a0>
   29414:	movw	r2, #1625	; 0x659
   29418:	ldr	r1, [pc, #156]	; 294bc <strspn@plt+0x267a4>
   2941c:	ldr	r3, [pc, #156]	; 294c0 <strspn@plt+0x267a8>
   29420:	add	r0, pc, r0
   29424:	add	r1, pc, r1
   29428:	add	r3, pc, r3
   2942c:	bl	32b64 <strspn@plt+0x2fe4c>
   29430:	mvn	r0, #115	; 0x73
   29434:	b	29330 <strspn@plt+0x26618>
   29438:	ldr	r0, [pc, #132]	; 294c4 <strspn@plt+0x267ac>
   2943c:	movw	r2, #1623	; 0x657
   29440:	ldr	r1, [pc, #128]	; 294c8 <strspn@plt+0x267b0>
   29444:	ldr	r3, [pc, #128]	; 294cc <strspn@plt+0x267b4>
   29448:	add	r0, pc, r0
   2944c:	add	r1, pc, r1
   29450:	add	r3, pc, r3
   29454:	bl	32b64 <strspn@plt+0x2fe4c>
   29458:	mvn	r0, #21
   2945c:	b	29330 <strspn@plt+0x26618>
   29460:	ldr	r0, [pc, #104]	; 294d0 <strspn@plt+0x267b8>
   29464:	movw	r2, #1622	; 0x656
   29468:	ldr	r1, [pc, #100]	; 294d4 <strspn@plt+0x267bc>
   2946c:	ldr	r3, [pc, #100]	; 294d8 <strspn@plt+0x267c0>
   29470:	add	r0, pc, r0
   29474:	add	r1, pc, r1
   29478:	add	r3, pc, r3
   2947c:	bl	32b64 <strspn@plt+0x2fe4c>
   29480:	mvn	r0, #21
   29484:	b	29330 <strspn@plt+0x26618>
   29488:	andeq	fp, r2, r4, ror #21
   2948c:	andeq	r0, r0, r8, asr #4
   29490:	andeq	r3, r1, ip, lsr r4
   29494:	andeq	r3, r1, r4, ror #27
   29498:	andeq	r3, r1, r4, lsl r6
   2949c:	andeq	r3, r1, r8, asr #8
   294a0:			; <UNDEFINED> instruction: 0x000165b8
   294a4:	andeq	r3, r1, r8, asr r5
   294a8:	andeq	r3, r1, ip, lsl #7
   294ac:	strdeq	r3, [r1], -r0
   294b0:	andeq	r3, r1, r8, lsr r5
   294b4:	andeq	r3, r1, ip, ror #6
   294b8:	andeq	r3, r1, ip, lsr #22
   294bc:	andeq	r3, r1, r0, lsl r5
   294c0:	andeq	r3, r1, r4, asr #6
   294c4:	strdeq	r3, [r1], -r8
   294c8:	andeq	r3, r1, r8, ror #9
   294cc:	andeq	r3, r1, ip, lsl r3
   294d0:	ldrdeq	r2, [r1], -r0
   294d4:	andeq	r3, r1, r0, asr #9
   294d8:	strdeq	r3, [r1], -r4
   294dc:	push	{r3, r4, r5, lr}
   294e0:	subs	r4, r0, #0
   294e4:	mov	r5, r1
   294e8:	beq	29604 <strspn@plt+0x268ec>
   294ec:	ldrb	r3, [r4, #20]
   294f0:	sbfx	r3, r3, #0, #5
   294f4:	cmp	r3, #10
   294f8:	beq	295dc <strspn@plt+0x268c4>
   294fc:	ldr	r0, [r4, #4]
   29500:	ldr	r3, [r0, #376]	; 0x178
   29504:	cmp	r3, #5
   29508:	beq	295b4 <strspn@plt+0x2689c>
   2950c:	bl	27af0 <strspn@plt+0x24dd8>
   29510:	cmp	r0, #0
   29514:	bne	2958c <strspn@plt+0x26874>
   29518:	ldr	r3, [r4, #12]
   2951c:	cmp	r3, r5
   29520:	popeq	{r3, r4, r5, pc}
   29524:	cmp	r5, #0
   29528:	beq	2953c <strspn@plt+0x26824>
   2952c:	cmp	r3, #0
   29530:	beq	2953c <strspn@plt+0x26824>
   29534:	str	r5, [r4, #12]
   29538:	pop	{r3, r4, r5, pc}
   2953c:	ldr	r0, [r4, #4]
   29540:	ldr	r1, [pc, #228]	; 2962c <strspn@plt+0x26914>
   29544:	add	r0, r0, #20
   29548:	add	r1, pc, r1
   2954c:	bl	31dd8 <strspn@plt+0x2f0c0>
   29550:	cmp	r0, #0
   29554:	poplt	{r3, r4, r5, pc}
   29558:	ldr	r3, [r4, #4]
   2955c:	cmp	r5, #0
   29560:	str	r5, [r4, #12]
   29564:	mov	r1, r4
   29568:	add	r2, r4, #36	; 0x24
   2956c:	ldr	r0, [r3, #20]
   29570:	beq	29580 <strspn@plt+0x26868>
   29574:	bl	31e58 <strspn@plt+0x2f140>
   29578:	and	r0, r0, r0, asr #31
   2957c:	pop	{r3, r4, r5, pc}
   29580:	bl	31f1c <strspn@plt+0x2f204>
   29584:	mov	r0, r5
   29588:	pop	{r3, r4, r5, pc}
   2958c:	ldr	r0, [pc, #156]	; 29630 <strspn@plt+0x26918>
   29590:	movw	r2, #1703	; 0x6a7
   29594:	ldr	r1, [pc, #152]	; 29634 <strspn@plt+0x2691c>
   29598:	ldr	r3, [pc, #152]	; 29638 <strspn@plt+0x26920>
   2959c:	add	r0, pc, r0
   295a0:	add	r1, pc, r1
   295a4:	add	r3, pc, r3
   295a8:	bl	32b64 <strspn@plt+0x2fe4c>
   295ac:	mvn	r0, #9
   295b0:	pop	{r3, r4, r5, pc}
   295b4:	ldr	r0, [pc, #128]	; 2963c <strspn@plt+0x26924>
   295b8:	movw	r2, #1702	; 0x6a6
   295bc:	ldr	r1, [pc, #124]	; 29640 <strspn@plt+0x26928>
   295c0:	ldr	r3, [pc, #124]	; 29644 <strspn@plt+0x2692c>
   295c4:	add	r0, pc, r0
   295c8:	add	r1, pc, r1
   295cc:	add	r3, pc, r3
   295d0:	bl	32b64 <strspn@plt+0x2fe4c>
   295d4:	mvn	r0, #115	; 0x73
   295d8:	pop	{r3, r4, r5, pc}
   295dc:	ldr	r0, [pc, #100]	; 29648 <strspn@plt+0x26930>
   295e0:	movw	r2, #1701	; 0x6a5
   295e4:	ldr	r1, [pc, #96]	; 2964c <strspn@plt+0x26934>
   295e8:	ldr	r3, [pc, #96]	; 29650 <strspn@plt+0x26938>
   295ec:	add	r0, pc, r0
   295f0:	add	r1, pc, r1
   295f4:	add	r3, pc, r3
   295f8:	bl	32b64 <strspn@plt+0x2fe4c>
   295fc:	mvn	r0, #32
   29600:	pop	{r3, r4, r5, pc}
   29604:	ldr	r0, [pc, #72]	; 29654 <strspn@plt+0x2693c>
   29608:	movw	r2, #1700	; 0x6a4
   2960c:	ldr	r1, [pc, #68]	; 29658 <strspn@plt+0x26940>
   29610:	ldr	r3, [pc, #68]	; 2965c <strspn@plt+0x26944>
   29614:	add	r0, pc, r0
   29618:	add	r1, pc, r1
   2961c:	add	r3, pc, r3
   29620:	bl	32b64 <strspn@plt+0x2fe4c>
   29624:	mvn	r0, #21
   29628:	pop	{r3, r4, r5, pc}
   2962c:			; <UNDEFINED> instruction: 0xffffdfb8
   29630:	andeq	r3, r1, ip, asr #18
   29634:	muleq	r1, r4, r3
   29638:	andeq	r3, r1, r0, lsr r3
   2963c:	andeq	r3, r1, r8, lsl #19
   29640:	andeq	r3, r1, ip, ror #6
   29644:	andeq	r3, r1, r8, lsl #6
   29648:	andeq	r3, r1, r4, asr #11
   2964c:	andeq	r3, r1, r4, asr #6
   29650:	andeq	r3, r1, r0, ror #5
   29654:	andeq	r2, r1, ip, lsr #10
   29658:	andeq	r3, r1, ip, lsl r3
   2965c:			; <UNDEFINED> instruction: 0x000132b8
   29660:	push	{r4, r5, r6, r7, r8, lr}
   29664:	sub	sp, sp, #16
   29668:	add	ip, sp, #16
   2966c:	ldr	r8, [sp, #40]	; 0x28
   29670:	stmdb	ip, {r0, r1, r2, r3}
   29674:	cmp	r8, #0
   29678:	subne	r5, sp, #1
   2967c:	addne	r7, sp, #15
   29680:	movne	r4, r8
   29684:	beq	296c4 <strspn@plt+0x269ac>
   29688:	ldrb	r6, [r5, #1]!
   2968c:	add	r4, r4, #2
   29690:	lsr	r0, r6, #4
   29694:	bl	2be98 <strspn@plt+0x29180>
   29698:	strb	r0, [r4, #-2]
   2969c:	and	r0, r6, #15
   296a0:	bl	2be98 <strspn@plt+0x29180>
   296a4:	cmp	r5, r7
   296a8:	strb	r0, [r4, #-1]
   296ac:	bne	29688 <strspn@plt+0x26970>
   296b0:	mov	r3, #0
   296b4:	strb	r3, [r8, #32]
   296b8:	mov	r0, r8
   296bc:	add	sp, sp, #16
   296c0:	pop	{r4, r5, r6, r7, r8, pc}
   296c4:	ldr	r0, [pc, #28]	; 296e8 <strspn@plt+0x269d0>
   296c8:	mov	r2, #33	; 0x21
   296cc:	ldr	r1, [pc, #24]	; 296ec <strspn@plt+0x269d4>
   296d0:	ldr	r3, [pc, #24]	; 296f0 <strspn@plt+0x269d8>
   296d4:	add	r0, pc, r0
   296d8:	add	r1, pc, r1
   296dc:	add	r3, pc, r3
   296e0:	bl	32b64 <strspn@plt+0x2fe4c>
   296e4:	b	296b8 <strspn@plt+0x269a0>
   296e8:	andeq	r2, r1, ip, ror #8
   296ec:	andeq	r3, r1, r0, lsl #23
   296f0:	andeq	r3, r1, r8, ror #22
   296f4:	ldr	r3, [pc, #344]	; 29854 <strspn@plt+0x26b3c>
   296f8:	ldr	r2, [pc, #344]	; 29858 <strspn@plt+0x26b40>
   296fc:	add	r3, pc, r3
   29700:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29704:	subs	r6, r0, #0
   29708:	ldr	sl, [r3, r2]
   2970c:	sub	sp, sp, #28
   29710:	mov	r9, r1
   29714:	ldr	r3, [sl]
   29718:	str	r3, [sp, #20]
   2971c:	beq	29828 <strspn@plt+0x26b10>
   29720:	cmp	r1, #0
   29724:	movne	r8, #0
   29728:	movne	r4, r8
   2972c:	movne	r5, r8
   29730:	bne	29778 <strspn@plt+0x26a60>
   29734:	b	29800 <strspn@plt+0x26ae8>
   29738:	bl	2beb0 <strspn@plt+0x29198>
   2973c:	add	r7, r4, #1
   29740:	subs	fp, r0, #0
   29744:	blt	297e0 <strspn@plt+0x26ac8>
   29748:	ldrb	r0, [r6, r7]
   2974c:	add	r4, r4, #2
   29750:	bl	2beb0 <strspn@plt+0x29198>
   29754:	cmp	r0, #0
   29758:	blt	297e0 <strspn@plt+0x26ac8>
   2975c:	add	r2, sp, #24
   29760:	orr	fp, r0, fp, lsl #4
   29764:	add	r3, r2, r5
   29768:	add	r5, r5, #1
   2976c:	cmp	r5, #15
   29770:	strb	fp, [r3, #-24]	; 0xffffffe8
   29774:	bhi	297b8 <strspn@plt+0x26aa0>
   29778:	ldrb	r0, [r6, r4]
   2977c:	cmp	r0, #45	; 0x2d
   29780:	bne	29738 <strspn@plt+0x26a20>
   29784:	cmp	r4, #8
   29788:	beq	297a8 <strspn@plt+0x26a90>
   2978c:	cmp	r4, #18
   29790:	cmpne	r4, #13
   29794:	beq	297a0 <strspn@plt+0x26a88>
   29798:	cmp	r4, #23
   2979c:	bne	297e0 <strspn@plt+0x26ac8>
   297a0:	cmp	r8, #0
   297a4:	beq	297e0 <strspn@plt+0x26ac8>
   297a8:	cmp	r5, #15
   297ac:	add	r4, r4, #1
   297b0:	mov	r8, #1
   297b4:	bls	29778 <strspn@plt+0x26a60>
   297b8:	cmp	r8, #0
   297bc:	moveq	r8, #32
   297c0:	movne	r8, #36	; 0x24
   297c4:	cmp	r8, r4
   297c8:	bne	297e0 <strspn@plt+0x26ac8>
   297cc:	ldrb	ip, [r6, r4]
   297d0:	cmp	ip, #0
   297d4:	ldmeq	sp, {r0, r1, r2, r3}
   297d8:	stmeq	r9, {r0, r1, r2, r3}
   297dc:	beq	297e4 <strspn@plt+0x26acc>
   297e0:	mvn	ip, #21
   297e4:	ldr	r2, [sp, #20]
   297e8:	mov	r0, ip
   297ec:	ldr	r3, [sl]
   297f0:	cmp	r2, r3
   297f4:	bne	29850 <strspn@plt+0x26b38>
   297f8:	add	sp, sp, #28
   297fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29800:	ldr	r0, [pc, #84]	; 2985c <strspn@plt+0x26b44>
   29804:	mov	r2, #51	; 0x33
   29808:	ldr	r1, [pc, #80]	; 29860 <strspn@plt+0x26b48>
   2980c:	ldr	r3, [pc, #80]	; 29864 <strspn@plt+0x26b4c>
   29810:	add	r0, pc, r0
   29814:	add	r1, pc, r1
   29818:	add	r3, pc, r3
   2981c:	bl	32b64 <strspn@plt+0x2fe4c>
   29820:	mvn	ip, #21
   29824:	b	297e4 <strspn@plt+0x26acc>
   29828:	ldr	r0, [pc, #56]	; 29868 <strspn@plt+0x26b50>
   2982c:	mov	r2, #50	; 0x32
   29830:	ldr	r1, [pc, #52]	; 2986c <strspn@plt+0x26b54>
   29834:	ldr	r3, [pc, #52]	; 29870 <strspn@plt+0x26b58>
   29838:	add	r0, pc, r0
   2983c:	add	r1, pc, r1
   29840:	add	r3, pc, r3
   29844:	bl	32b64 <strspn@plt+0x2fe4c>
   29848:	mvn	ip, #21
   2984c:	b	297e4 <strspn@plt+0x26acc>
   29850:	bl	2838 <__stack_chk_fail@plt>
   29854:	andeq	fp, r2, r8, ror r6
   29858:	andeq	r0, r0, r8, asr #4
   2985c:	andeq	sp, r0, r4, asr #3
   29860:	andeq	r3, r1, r4, asr #20
   29864:	muleq	r1, r4, sl
   29868:	andeq	r2, r1, r8, lsl #6
   2986c:	andeq	r3, r1, ip, lsl sl
   29870:	andeq	r3, r1, ip, ror #20
   29874:	ldr	r3, [pc, #424]	; 29a24 <strspn@plt+0x26d0c>
   29878:	ldr	r2, [pc, #424]	; 29a28 <strspn@plt+0x26d10>
   2987c:	add	r3, pc, r3
   29880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29884:	subs	r6, r0, #0
   29888:	ldr	r8, [r3, r2]
   2988c:	sub	sp, sp, #60	; 0x3c
   29890:	ldr	r3, [r8]
   29894:	str	r3, [sp, #52]	; 0x34
   29898:	beq	299d4 <strspn@plt+0x26cbc>
   2989c:	ldr	r0, [pc, #392]	; 29a2c <strspn@plt+0x26d14>
   298a0:	ldr	r9, [pc, #392]	; 29a30 <strspn@plt+0x26d18>
   298a4:	add	r0, pc, r0
   298a8:	bl	2c94 <__tls_get_addr@plt>
   298ac:	ldrb	r3, [r9, r0]
   298b0:	cmp	r3, #0
   298b4:	beq	298f4 <strspn@plt+0x26bdc>
   298b8:	ldr	r3, [pc, #372]	; 29a34 <strspn@plt+0x26d1c>
   298bc:	mvn	fp, #0
   298c0:	mov	r4, #0
   298c4:	add	r2, r0, r3
   298c8:	ldm	r2, {r0, r1, r2, r3}
   298cc:	stm	r6, {r0, r1, r2, r3}
   298d0:	mov	r0, fp
   298d4:	bl	2afb0 <strspn@plt+0x28298>
   298d8:	ldr	r2, [sp, #52]	; 0x34
   298dc:	ldr	r3, [r8]
   298e0:	mov	r0, r4
   298e4:	cmp	r2, r3
   298e8:	bne	299d0 <strspn@plt+0x26cb8>
   298ec:	add	sp, sp, #60	; 0x3c
   298f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   298f4:	ldr	r0, [pc, #316]	; 29a38 <strspn@plt+0x26d20>
   298f8:	mov	r1, #256	; 0x100
   298fc:	movt	r1, #8
   29900:	add	r0, pc, r0
   29904:	bl	2958 <open64@plt>
   29908:	subs	fp, r0, #0
   2990c:	blt	299b0 <strspn@plt+0x26c98>
   29910:	add	r4, sp, #16
   29914:	mov	r2, #33	; 0x21
   29918:	mov	r3, #0
   2991c:	mov	r1, r4
   29920:	bl	2c964 <strspn@plt+0x29c4c>
   29924:	cmp	r0, #0
   29928:	blt	299c8 <strspn@plt+0x26cb0>
   2992c:	cmp	r0, #33	; 0x21
   29930:	bne	299c0 <strspn@plt+0x26ca8>
   29934:	ldrb	r3, [sp, #48]	; 0x30
   29938:	cmp	r3, #10
   2993c:	bne	299c0 <strspn@plt+0x26ca8>
   29940:	sub	r7, sp, #1
   29944:	add	sl, sp, #48	; 0x30
   29948:	ldrb	r0, [r4]
   2994c:	bl	2beb0 <strspn@plt+0x29198>
   29950:	mov	r5, r0
   29954:	ldrb	r0, [r4, #1]
   29958:	bl	2beb0 <strspn@plt+0x29198>
   2995c:	lsr	r3, r5, #31
   29960:	orrs	r3, r3, r0, lsr #31
   29964:	bne	299c0 <strspn@plt+0x26ca8>
   29968:	add	r4, r4, #2
   2996c:	orr	r5, r0, r5, lsl #4
   29970:	cmp	r4, sl
   29974:	strb	r5, [r7, #1]!
   29978:	bne	29948 <strspn@plt+0x26c30>
   2997c:	ldr	r0, [pc, #184]	; 29a3c <strspn@plt+0x26d24>
   29980:	mov	r4, r3
   29984:	ldr	r5, [pc, #168]	; 29a34 <strspn@plt+0x26d1c>
   29988:	add	r0, pc, r0
   2998c:	bl	2c94 <__tls_get_addr@plt>
   29990:	mov	r3, #1
   29994:	mov	lr, r0
   29998:	strb	r3, [r9, r0]
   2999c:	ldm	sp, {r0, r1, r2, r3}
   299a0:	add	lr, lr, r5
   299a4:	stm	r6, {r0, r1, r2, r3}
   299a8:	stm	lr, {r0, r1, r2, r3}
   299ac:	b	298d0 <strspn@plt+0x26bb8>
   299b0:	bl	2a9c <__errno_location@plt>
   299b4:	ldr	r4, [r0]
   299b8:	rsb	r4, r4, #0
   299bc:	b	298d0 <strspn@plt+0x26bb8>
   299c0:	mvn	r4, #4
   299c4:	b	298d0 <strspn@plt+0x26bb8>
   299c8:	mov	r4, r0
   299cc:	b	298d0 <strspn@plt+0x26bb8>
   299d0:	bl	2838 <__stack_chk_fail@plt>
   299d4:	ldr	r0, [pc, #100]	; 29a40 <strspn@plt+0x26d28>
   299d8:	mov	r2, #115	; 0x73
   299dc:	ldr	r1, [pc, #96]	; 29a44 <strspn@plt+0x26d2c>
   299e0:	ldr	r3, [pc, #96]	; 29a48 <strspn@plt+0x26d30>
   299e4:	add	r0, pc, r0
   299e8:	add	r1, pc, r1
   299ec:	add	r3, pc, r3
   299f0:	bl	32b64 <strspn@plt+0x2fe4c>
   299f4:	mvn	fp, #0
   299f8:	mvn	r4, #21
   299fc:	b	298d0 <strspn@plt+0x26bb8>
   29a00:	mov	r4, r0
   29a04:	mov	r0, fp
   29a08:	bl	2afb0 <strspn@plt+0x28298>
   29a0c:	mov	r0, r4
   29a10:	bl	2cb8 <_Unwind_Resume@plt>
   29a14:	mov	r4, r0
   29a18:	mvn	fp, #0
   29a1c:	b	29a04 <strspn@plt+0x26cec>
   29a20:	b	29a14 <strspn@plt+0x26cfc>
   29a24:	strdeq	fp, [r2], -r8
   29a28:	andeq	r0, r0, r8, asr #4
   29a2c:	andeq	fp, r2, r0, lsl #14
   29a30:	andeq	r0, r0, r8
   29a34:	andeq	r0, r0, r0, lsl r0
   29a38:	andeq	r3, r1, ip, ror r9
   29a3c:	andeq	fp, r2, ip, lsl r6
   29a40:	strdeq	ip, [r0], -r0
   29a44:	andeq	r3, r1, r0, ror r8
   29a48:	ldrdeq	r3, [r1], -r8
   29a4c:	ldr	r3, [pc, #416]	; 29bf4 <strspn@plt+0x26edc>
   29a50:	ldr	ip, [pc, #416]	; 29bf8 <strspn@plt+0x26ee0>
   29a54:	add	r3, pc, r3
   29a58:	push	{r4, r5, r6, r7, r8, lr}
   29a5c:	subs	r6, r0, #0
   29a60:	ldr	r4, [r3, ip]
   29a64:	sub	sp, sp, #128	; 0x80
   29a68:	mov	r5, r1
   29a6c:	mov	r7, r2
   29a70:	ldr	r3, [r4]
   29a74:	str	r3, [sp, #124]	; 0x7c
   29a78:	blt	29bcc <strspn@plt+0x26eb4>
   29a7c:	cmp	r1, #0
   29a80:	blt	29ba4 <strspn@plt+0x26e8c>
   29a84:	mov	r0, #3
   29a88:	mov	r1, r6
   29a8c:	add	r2, sp, #16
   29a90:	bl	28c8 <__fxstat64@plt>
   29a94:	cmp	r0, #0
   29a98:	blt	29b24 <strspn@plt+0x26e0c>
   29a9c:	ldr	r3, [sp, #32]
   29aa0:	and	r3, r3, #61440	; 0xf000
   29aa4:	cmp	r3, #49152	; 0xc000
   29aa8:	movne	r0, #0
   29aac:	beq	29ac8 <strspn@plt+0x26db0>
   29ab0:	ldr	r1, [sp, #124]	; 0x7c
   29ab4:	ldr	r3, [r4]
   29ab8:	cmp	r1, r3
   29abc:	bne	29ba0 <strspn@plt+0x26e88>
   29ac0:	add	sp, sp, #128	; 0x80
   29ac4:	pop	{r4, r5, r6, r7, r8, pc}
   29ac8:	cmp	r5, #0
   29acc:	bne	29b34 <strspn@plt+0x26e1c>
   29ad0:	cmp	r7, #0
   29ad4:	movlt	r0, #1
   29ad8:	blt	29ab0 <strspn@plt+0x26d98>
   29adc:	add	r3, sp, #12
   29ae0:	mov	r0, r6
   29ae4:	str	r3, [sp]
   29ae8:	mov	r1, #1
   29aec:	mov	r2, #30
   29af0:	add	r3, sp, #8
   29af4:	mov	lr, #0
   29af8:	mov	ip, #4
   29afc:	str	lr, [sp, #8]
   29b00:	str	ip, [sp, #12]
   29b04:	bl	2904 <getsockopt@plt>
   29b08:	cmp	r0, #0
   29b0c:	blt	29b24 <strspn@plt+0x26e0c>
   29b10:	ldr	r3, [sp, #12]
   29b14:	cmp	r3, #4
   29b18:	beq	29b88 <strspn@plt+0x26e70>
   29b1c:	mvn	r0, #21
   29b20:	b	29ab0 <strspn@plt+0x26d98>
   29b24:	bl	2a9c <__errno_location@plt>
   29b28:	ldr	r0, [r0]
   29b2c:	rsb	r0, r0, #0
   29b30:	b	29ab0 <strspn@plt+0x26d98>
   29b34:	add	r3, sp, #12
   29b38:	mov	r0, r6
   29b3c:	str	r3, [sp]
   29b40:	mov	r1, #1
   29b44:	mov	r2, #3
   29b48:	add	r3, sp, #8
   29b4c:	mov	r8, #0
   29b50:	mov	ip, #4
   29b54:	str	r8, [sp, #8]
   29b58:	str	ip, [sp, #12]
   29b5c:	bl	2904 <getsockopt@plt>
   29b60:	cmp	r0, r8
   29b64:	blt	29b24 <strspn@plt+0x26e0c>
   29b68:	ldr	r3, [sp, #12]
   29b6c:	cmp	r3, #4
   29b70:	bne	29b1c <strspn@plt+0x26e04>
   29b74:	ldr	r3, [sp, #8]
   29b78:	cmp	r5, r3
   29b7c:	movne	r0, r8
   29b80:	bne	29ab0 <strspn@plt+0x26d98>
   29b84:	b	29ad0 <strspn@plt+0x26db8>
   29b88:	ldr	r0, [sp, #8]
   29b8c:	rsbs	r0, r0, #1
   29b90:	movcc	r0, #0
   29b94:	cmp	r7, #0
   29b98:	eorne	r0, r0, #1
   29b9c:	b	29ab0 <strspn@plt+0x26d98>
   29ba0:	bl	2838 <__stack_chk_fail@plt>
   29ba4:	ldr	r0, [pc, #80]	; 29bfc <strspn@plt+0x26ee4>
   29ba8:	mov	r2, #163	; 0xa3
   29bac:	ldr	r1, [pc, #76]	; 29c00 <strspn@plt+0x26ee8>
   29bb0:	ldr	r3, [pc, #76]	; 29c04 <strspn@plt+0x26eec>
   29bb4:	add	r0, pc, r0
   29bb8:	add	r1, pc, r1
   29bbc:	add	r3, pc, r3
   29bc0:	bl	32b64 <strspn@plt+0x2fe4c>
   29bc4:	mvn	r0, #21
   29bc8:	b	29ab0 <strspn@plt+0x26d98>
   29bcc:	ldr	r0, [pc, #52]	; 29c08 <strspn@plt+0x26ef0>
   29bd0:	mov	r2, #162	; 0xa2
   29bd4:	ldr	r1, [pc, #48]	; 29c0c <strspn@plt+0x26ef4>
   29bd8:	ldr	r3, [pc, #48]	; 29c10 <strspn@plt+0x26ef8>
   29bdc:	add	r0, pc, r0
   29be0:	add	r1, pc, r1
   29be4:	add	r3, pc, r3
   29be8:	bl	32b64 <strspn@plt+0x2fe4c>
   29bec:	mvn	r0, #21
   29bf0:	b	29ab0 <strspn@plt+0x26d98>
   29bf4:	andeq	fp, r2, r0, lsr #6
   29bf8:	andeq	r0, r0, r8, asr #4
   29bfc:	andeq	r3, r1, r0, asr #5
   29c00:	andeq	r3, r1, r4, lsr r7
   29c04:	andeq	r3, r1, r4, lsr r8
   29c08:	andeq	r3, r1, r8, asr #1
   29c0c:	andeq	r3, r1, ip, lsl #14
   29c10:	andeq	r3, r1, ip, lsl #16
   29c14:	ldr	r3, [pc, #248]	; 29d14 <strspn@plt+0x26ffc>
   29c18:	ldr	r2, [pc, #248]	; 29d18 <strspn@plt+0x27000>
   29c1c:	add	r3, pc, r3
   29c20:	push	{r4, r5, r6, r7, lr}
   29c24:	mov	r6, r0
   29c28:	ldr	r5, [r3, r2]
   29c2c:	sub	sp, sp, #20
   29c30:	ldr	r0, [pc, #228]	; 29d1c <strspn@plt+0x27004>
   29c34:	ldr	r3, [r5]
   29c38:	add	r0, pc, r0
   29c3c:	str	r3, [sp, #12]
   29c40:	bl	2970 <getenv@plt>
   29c44:	cmp	r0, #0
   29c48:	beq	29c6c <strspn@plt+0x26f54>
   29c4c:	add	r1, sp, #8
   29c50:	bl	2b338 <strspn@plt+0x28620>
   29c54:	subs	r4, r0, #0
   29c58:	blt	29c70 <strspn@plt+0x26f58>
   29c5c:	bl	2a24 <getpid@plt>
   29c60:	ldr	r3, [sp, #8]
   29c64:	cmp	r0, r3
   29c68:	beq	29cac <strspn@plt+0x26f94>
   29c6c:	mov	r4, #0
   29c70:	cmp	r6, #0
   29c74:	beq	29c90 <strspn@plt+0x26f78>
   29c78:	ldr	r0, [pc, #160]	; 29d20 <strspn@plt+0x27008>
   29c7c:	add	r0, pc, r0
   29c80:	bl	2cac <unsetenv@plt>
   29c84:	ldr	r0, [pc, #152]	; 29d24 <strspn@plt+0x2700c>
   29c88:	add	r0, pc, r0
   29c8c:	bl	2cac <unsetenv@plt>
   29c90:	ldr	r2, [sp, #12]
   29c94:	mov	r0, r4
   29c98:	ldr	r3, [r5]
   29c9c:	cmp	r2, r3
   29ca0:	bne	29d10 <strspn@plt+0x26ff8>
   29ca4:	add	sp, sp, #20
   29ca8:	pop	{r4, r5, r6, r7, pc}
   29cac:	ldr	r0, [pc, #116]	; 29d28 <strspn@plt+0x27010>
   29cb0:	add	r0, pc, r0
   29cb4:	bl	2970 <getenv@plt>
   29cb8:	cmp	r0, #0
   29cbc:	beq	29c6c <strspn@plt+0x26f54>
   29cc0:	add	r1, sp, #4
   29cc4:	bl	2b218 <strspn@plt+0x28500>
   29cc8:	subs	r4, r0, #0
   29ccc:	blt	29c70 <strspn@plt+0x26f58>
   29cd0:	ldr	r4, [sp, #4]
   29cd4:	cmp	r4, #0
   29cd8:	ble	29c70 <strspn@plt+0x26f58>
   29cdc:	mov	r7, #3
   29ce0:	b	29cf8 <strspn@plt+0x26fe0>
   29ce4:	ldr	r4, [sp, #4]
   29ce8:	add	r7, r7, #1
   29cec:	add	r3, r4, #2
   29cf0:	cmp	r3, r7
   29cf4:	blt	29c70 <strspn@plt+0x26f58>
   29cf8:	mov	r0, r7
   29cfc:	mov	r1, #1
   29d00:	bl	2c140 <strspn@plt+0x29428>
   29d04:	subs	r4, r0, #0
   29d08:	bge	29ce4 <strspn@plt+0x26fcc>
   29d0c:	b	29c70 <strspn@plt+0x26f58>
   29d10:	bl	2838 <__stack_chk_fail@plt>
   29d14:	andeq	fp, r2, r8, asr r1
   29d18:	andeq	r0, r0, r8, asr #4
   29d1c:	ldrdeq	r3, [r1], -ip
   29d20:	muleq	r1, r8, r6
   29d24:	muleq	r1, r8, r6
   29d28:	andeq	r3, r1, r0, ror r6
   29d2c:	ldr	ip, [pc, #288]	; 29e54 <strspn@plt+0x2713c>
   29d30:	push	{r4, r5, r6, r7, r8, lr}
   29d34:	add	ip, pc, ip
   29d38:	ldr	lr, [pc, #280]	; 29e58 <strspn@plt+0x27140>
   29d3c:	sub	sp, sp, #136	; 0x88
   29d40:	subs	r6, r0, #0
   29d44:	mov	r4, r1
   29d48:	ldr	r5, [ip, lr]
   29d4c:	ldr	ip, [r5]
   29d50:	str	ip, [sp, #132]	; 0x84
   29d54:	blt	29e2c <strspn@plt+0x27114>
   29d58:	cmp	r1, #0
   29d5c:	blt	29e04 <strspn@plt+0x270ec>
   29d60:	mov	r1, r2
   29d64:	mov	r2, r3
   29d68:	bl	29a4c <strspn@plt+0x26d34>
   29d6c:	cmp	r0, #0
   29d70:	ble	29dd8 <strspn@plt+0x270c0>
   29d74:	cmp	r4, #0
   29d78:	moveq	r0, #1
   29d7c:	beq	29dd8 <strspn@plt+0x270c0>
   29d80:	add	r8, sp, #4
   29d84:	mov	r7, #128	; 0x80
   29d88:	mov	r2, r7
   29d8c:	mov	r1, #0
   29d90:	mov	r0, r8
   29d94:	bl	2ad8 <memset@plt>
   29d98:	add	r2, sp, #136	; 0x88
   29d9c:	mov	r1, r8
   29da0:	mov	r0, r6
   29da4:	str	r7, [r2, #-136]!	; 0xffffff78
   29da8:	mov	r2, sp
   29dac:	bl	2c04 <getsockname@plt>
   29db0:	cmp	r0, #0
   29db4:	blt	29df0 <strspn@plt+0x270d8>
   29db8:	ldr	r3, [sp]
   29dbc:	cmp	r3, #1
   29dc0:	mvnls	r0, #21
   29dc4:	bls	29dd8 <strspn@plt+0x270c0>
   29dc8:	ldrh	r0, [sp, #4]
   29dcc:	subs	r3, r0, r4
   29dd0:	rsbs	r0, r3, #0
   29dd4:	adcs	r0, r0, r3
   29dd8:	ldr	r2, [sp, #132]	; 0x84
   29ddc:	ldr	r3, [r5]
   29de0:	cmp	r2, r3
   29de4:	bne	29e00 <strspn@plt+0x270e8>
   29de8:	add	sp, sp, #136	; 0x88
   29dec:	pop	{r4, r5, r6, r7, r8, pc}
   29df0:	bl	2a9c <__errno_location@plt>
   29df4:	ldr	r0, [r0]
   29df8:	rsb	r0, r0, #0
   29dfc:	b	29dd8 <strspn@plt+0x270c0>
   29e00:	bl	2838 <__stack_chk_fail@plt>
   29e04:	ldr	r0, [pc, #80]	; 29e5c <strspn@plt+0x27144>
   29e08:	mov	r2, #206	; 0xce
   29e0c:	ldr	r1, [pc, #76]	; 29e60 <strspn@plt+0x27148>
   29e10:	ldr	r3, [pc, #76]	; 29e64 <strspn@plt+0x2714c>
   29e14:	add	r0, pc, r0
   29e18:	add	r1, pc, r1
   29e1c:	add	r3, pc, r3
   29e20:	bl	32b64 <strspn@plt+0x2fe4c>
   29e24:	mvn	r0, #21
   29e28:	b	29dd8 <strspn@plt+0x270c0>
   29e2c:	ldr	r0, [pc, #52]	; 29e68 <strspn@plt+0x27150>
   29e30:	mov	r2, #205	; 0xcd
   29e34:	ldr	r1, [pc, #48]	; 29e6c <strspn@plt+0x27154>
   29e38:	ldr	r3, [pc, #48]	; 29e70 <strspn@plt+0x27158>
   29e3c:	add	r0, pc, r0
   29e40:	add	r1, pc, r1
   29e44:	add	r3, pc, r3
   29e48:	bl	32b64 <strspn@plt+0x2fe4c>
   29e4c:	mvn	r0, #21
   29e50:	b	29dd8 <strspn@plt+0x270c0>
   29e54:	andeq	fp, r2, r0, asr #32
   29e58:	andeq	r0, r0, r8, asr #4
   29e5c:	andeq	r3, r1, r8, lsl r5
   29e60:	ldrdeq	r3, [r1], -r4
   29e64:	andeq	r3, r1, r0, asr #9
   29e68:	andeq	r2, r1, r8, ror #28
   29e6c:	andeq	r3, r1, ip, lsr #9
   29e70:	muleq	r1, r8, r4
   29e74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29e78:	mov	r6, #1
   29e7c:	ldrd	r4, [sp, #32]
   29e80:	mov	r7, #0
   29e84:	mov	r8, r1
   29e88:	mov	r9, r0
   29e8c:	and	r6, r6, r4
   29e90:	and	r7, r7, r5
   29e94:	orrs	r1, r6, r7
   29e98:	mov	sl, r2
   29e9c:	bne	29f68 <strspn@plt+0x27250>
   29ea0:	cmp	sl, #77	; 0x4d
   29ea4:	beq	29f88 <strspn@plt+0x27270>
   29ea8:	subs	r3, sl, #87	; 0x57
   29eac:	rsbs	r6, r3, #0
   29eb0:	adcs	r6, r6, r3
   29eb4:	cmp	sl, #80	; 0x50
   29eb8:	movne	r3, r6
   29ebc:	orreq	r3, r6, #1
   29ec0:	cmp	r3, #0
   29ec4:	moveq	r6, r3
   29ec8:	beq	29f14 <strspn@plt+0x271fc>
   29ecc:	mov	r0, #16
   29ed0:	mov	r1, #0
   29ed4:	and	r0, r0, r4
   29ed8:	and	r1, r1, r5
   29edc:	orrs	r3, r0, r1
   29ee0:	bne	29fa8 <strspn@plt+0x27290>
   29ee4:	mov	r2, #64	; 0x40
   29ee8:	mov	r3, #0
   29eec:	and	r2, r2, r4
   29ef0:	and	r3, r3, r5
   29ef4:	orrs	r1, r2, r3
   29ef8:	bne	29ffc <strspn@plt+0x272e4>
   29efc:	mov	r2, #32
   29f00:	mov	r3, #0
   29f04:	and	r2, r2, r4
   29f08:	and	r3, r3, r5
   29f0c:	orrs	r1, r2, r3
   29f10:	beq	29fe0 <strspn@plt+0x272c8>
   29f14:	ldrb	r3, [r8]
   29f18:	cmp	r3, #0
   29f1c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   29f20:	cmp	sl, #77	; 0x4d
   29f24:	movne	sl, r6
   29f28:	orreq	sl, r6, #1
   29f2c:	cmp	sl, #0
   29f30:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   29f34:	mov	r3, #0
   29f38:	mov	r2, #4
   29f3c:	and	r5, r5, r3
   29f40:	and	r4, r4, r2
   29f44:	orrs	r3, r4, r5
   29f48:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   29f4c:	ldr	r0, [pc, #196]	; 2a018 <strspn@plt+0x27300>
   29f50:	mov	r1, #1
   29f54:	ldr	r3, [r9]
   29f58:	mov	r2, #73	; 0x49
   29f5c:	add	r0, pc, r0
   29f60:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   29f64:	b	28f8 <fwrite@plt>
   29f68:	ldr	r0, [pc, #172]	; 2a01c <strspn@plt+0x27304>
   29f6c:	mov	r1, #1
   29f70:	mov	r2, #69	; 0x45
   29f74:	ldr	r3, [r9]
   29f78:	add	r0, pc, r0
   29f7c:	bl	28f8 <fwrite@plt>
   29f80:	cmp	sl, #77	; 0x4d
   29f84:	bne	29ea8 <strspn@plt+0x27190>
   29f88:	mov	r2, #8
   29f8c:	mov	r3, #0
   29f90:	and	r2, r2, r4
   29f94:	and	r3, r3, r5
   29f98:	orrs	r1, r2, r3
   29f9c:	bne	29fc4 <strspn@plt+0x272ac>
   29fa0:	mov	r6, #0
   29fa4:	b	29f14 <strspn@plt+0x271fc>
   29fa8:	ldr	r0, [pc, #112]	; 2a020 <strspn@plt+0x27308>
   29fac:	mov	r1, #1
   29fb0:	mov	r2, #87	; 0x57
   29fb4:	ldr	r3, [r9]
   29fb8:	add	r0, pc, r0
   29fbc:	bl	28f8 <fwrite@plt>
   29fc0:	b	29f14 <strspn@plt+0x271fc>
   29fc4:	ldr	r0, [pc, #88]	; 2a024 <strspn@plt+0x2730c>
   29fc8:	mov	r1, #1
   29fcc:	mov	r2, #73	; 0x49
   29fd0:	ldr	r3, [r9]
   29fd4:	add	r0, pc, r0
   29fd8:	bl	28f8 <fwrite@plt>
   29fdc:	b	29fa0 <strspn@plt+0x27288>
   29fe0:	ldr	r0, [pc, #64]	; 2a028 <strspn@plt+0x27310>
   29fe4:	mov	r1, #1
   29fe8:	mov	r2, #87	; 0x57
   29fec:	ldr	r3, [r9]
   29ff0:	add	r0, pc, r0
   29ff4:	bl	28f8 <fwrite@plt>
   29ff8:	b	29f14 <strspn@plt+0x271fc>
   29ffc:	ldr	r0, [pc, #40]	; 2a02c <strspn@plt+0x27314>
   2a000:	mov	r1, #1
   2a004:	mov	r2, #93	; 0x5d
   2a008:	ldr	r3, [r9]
   2a00c:	add	r0, pc, r0
   2a010:	bl	28f8 <fwrite@plt>
   2a014:	b	29f14 <strspn@plt+0x271fc>
   2a018:	andeq	r3, r1, ip, lsr #13
   2a01c:	andeq	r3, r1, ip, ror #9
   2a020:	andeq	r3, r1, r0, asr #10
   2a024:	ldrdeq	r3, [r1], -r8
   2a028:	andeq	r3, r1, r0, asr #11
   2a02c:	andeq	r3, r1, r4, asr #10
   2a030:	ldr	r3, [pc, #236]	; 2a124 <strspn@plt+0x2740c>
   2a034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a038:	mov	r4, r1
   2a03c:	ldr	r1, [pc, #228]	; 2a128 <strspn@plt+0x27410>
   2a040:	add	r3, pc, r3
   2a044:	mov	r5, r0
   2a048:	ldrb	r0, [r4]
   2a04c:	sub	sp, sp, #20
   2a050:	mov	r6, r2
   2a054:	ldr	sl, [r3, r1]
   2a058:	cmp	r0, #0
   2a05c:	ldr	r3, [sl]
   2a060:	str	r3, [sp, #12]
   2a064:	beq	2a104 <strspn@plt+0x273ec>
   2a068:	ldr	r8, [pc, #188]	; 2a12c <strspn@plt+0x27414>
   2a06c:	add	r7, sp, #8
   2a070:	ldr	fp, [pc, #184]	; 2a130 <strspn@plt+0x27418>
   2a074:	ldr	r9, [pc, #184]	; 2a134 <strspn@plt+0x2741c>
   2a078:	add	r8, pc, r8
   2a07c:	add	fp, pc, fp
   2a080:	add	r9, pc, r9
   2a084:	b	2a0ac <strspn@plt+0x27394>
   2a088:	mov	r3, r6
   2a08c:	ldr	r0, [r5]
   2a090:	mov	r1, #1
   2a094:	mov	r2, r9
   2a098:	bl	2b2c <__fprintf_chk@plt>
   2a09c:	ldr	r3, [sp, #8]
   2a0a0:	ldrb	r3, [r4, r3]!
   2a0a4:	cmp	r3, #0
   2a0a8:	beq	2a104 <strspn@plt+0x273ec>
   2a0ac:	mov	r0, r4
   2a0b0:	mov	r1, r7
   2a0b4:	bl	207e0 <strspn@plt+0x1dac8>
   2a0b8:	cmp	r0, #0
   2a0bc:	blt	2a108 <strspn@plt+0x273f0>
   2a0c0:	ldr	r0, [r5]
   2a0c4:	mov	r1, #1
   2a0c8:	ldr	r3, [sp, #8]
   2a0cc:	mov	r2, r8
   2a0d0:	str	r4, [sp]
   2a0d4:	bl	2b2c <__fprintf_chk@plt>
   2a0d8:	cmp	r6, #0
   2a0dc:	bne	2a088 <strspn@plt+0x27370>
   2a0e0:	ldr	r3, [r5]
   2a0e4:	mov	r0, fp
   2a0e8:	mov	r1, #1
   2a0ec:	mov	r2, #3
   2a0f0:	bl	28f8 <fwrite@plt>
   2a0f4:	ldr	r3, [sp, #8]
   2a0f8:	ldrb	r3, [r4, r3]!
   2a0fc:	cmp	r3, #0
   2a100:	bne	2a0ac <strspn@plt+0x27394>
   2a104:	mov	r0, #0
   2a108:	ldr	r2, [sp, #12]
   2a10c:	ldr	r3, [sl]
   2a110:	cmp	r2, r3
   2a114:	bne	2a120 <strspn@plt+0x27408>
   2a118:	add	sp, sp, #20
   2a11c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a120:	bl	2838 <__stack_chk_fail@plt>
   2a124:	andeq	sl, r2, r4, lsr sp
   2a128:	andeq	r0, r0, r8, asr #4
   2a12c:	ldrdeq	r3, [r1], -ip
   2a130:	andeq	r3, r1, r8, lsl #11
   2a134:	andeq	r3, r1, r8, ror #11
   2a138:	push	{r3, r4, r5, lr}
   2a13c:	subs	r4, r0, #0
   2a140:	mov	r5, r1
   2a144:	beq	2a198 <strspn@plt+0x27480>
   2a148:	mov	r1, #0
   2a14c:	mov	r2, #16
   2a150:	bl	2ad8 <memset@plt>
   2a154:	strb	r5, [r4, #12]
   2a158:	add	r0, r4, #4
   2a15c:	add	r1, r4, #8
   2a160:	bl	2be0 <open_memstream@plt>
   2a164:	cmp	r0, #0
   2a168:	str	r0, [r4]
   2a16c:	beq	2a190 <strspn@plt+0x27478>
   2a170:	mov	r3, r0
   2a174:	ldr	r0, [pc, #60]	; 2a1b8 <strspn@plt+0x274a0>
   2a178:	mov	r1, #1
   2a17c:	mov	r2, #150	; 0x96
   2a180:	add	r0, pc, r0
   2a184:	bl	28f8 <fwrite@plt>
   2a188:	mov	r0, #0
   2a18c:	pop	{r3, r4, r5, pc}
   2a190:	mvn	r0, #11
   2a194:	pop	{r3, r4, r5, pc}
   2a198:	ldr	r0, [pc, #28]	; 2a1bc <strspn@plt+0x274a4>
   2a19c:	mov	r2, #30
   2a1a0:	ldr	r1, [pc, #24]	; 2a1c0 <strspn@plt+0x274a8>
   2a1a4:	ldr	r3, [pc, #24]	; 2a1c4 <strspn@plt+0x274ac>
   2a1a8:	add	r0, pc, r0
   2a1ac:	add	r1, pc, r1
   2a1b0:	add	r3, pc, r3
   2a1b4:	bl	32874 <strspn@plt+0x2fb5c>
   2a1b8:	andeq	r3, r1, r4, lsr #10
   2a1bc:	andeq	sp, r0, ip, asr #16
   2a1c0:	ldrdeq	r3, [r1], -r0
   2a1c4:	muleq	r1, r0, r2
   2a1c8:	push	{r3, r4, r5, lr}
   2a1cc:	subs	r4, r0, #0
   2a1d0:	mov	r5, r1
   2a1d4:	beq	2a218 <strspn@plt+0x27500>
   2a1d8:	ldr	r0, [pc, #88]	; 2a238 <strspn@plt+0x27520>
   2a1dc:	mov	r1, #1
   2a1e0:	movw	r2, #1099	; 0x44b
   2a1e4:	ldr	r3, [r4]
   2a1e8:	add	r0, pc, r0
   2a1ec:	bl	28f8 <fwrite@plt>
   2a1f0:	cmp	r5, #0
   2a1f4:	beq	2a210 <strspn@plt+0x274f8>
   2a1f8:	ldr	r0, [pc, #60]	; 2a23c <strspn@plt+0x27524>
   2a1fc:	mov	r1, #1
   2a200:	ldr	r3, [r4]
   2a204:	movw	r2, #478	; 0x1de
   2a208:	add	r0, pc, r0
   2a20c:	bl	28f8 <fwrite@plt>
   2a210:	mov	r0, #0
   2a214:	pop	{r3, r4, r5, pc}
   2a218:	ldr	r0, [pc, #32]	; 2a240 <strspn@plt+0x27528>
   2a21c:	mov	r2, #46	; 0x2e
   2a220:	ldr	r1, [pc, #28]	; 2a244 <strspn@plt+0x2752c>
   2a224:	ldr	r3, [pc, #28]	; 2a248 <strspn@plt+0x27530>
   2a228:	add	r0, pc, r0
   2a22c:	add	r1, pc, r1
   2a230:	add	r3, pc, r3
   2a234:	bl	32874 <strspn@plt+0x2fb5c>
   2a238:	andeq	r3, r1, r4, asr r5
   2a23c:	andeq	r3, r1, r0, lsl #19
   2a240:	andeq	sp, r0, ip, asr #15
   2a244:	andeq	r3, r1, r0, asr r4
   2a248:	ldrdeq	r3, [r1], -r8
   2a24c:	push	{r4, r5, r6, r7, r8, lr}
   2a250:	subs	r8, r0, #0
   2a254:	mov	r5, r1
   2a258:	mov	r6, r2
   2a25c:	beq	2a2c0 <strspn@plt+0x275a8>
   2a260:	cmp	r2, #0
   2a264:	beq	2a2e0 <strspn@plt+0x275c8>
   2a268:	ldr	r7, [pc, #144]	; 2a300 <strspn@plt+0x275e8>
   2a26c:	add	r7, pc, r7
   2a270:	b	2a27c <strspn@plt+0x27564>
   2a274:	mov	r0, r4
   2a278:	bl	2778 <free@plt>
   2a27c:	mov	r0, r5
   2a280:	bl	30e18 <strspn@plt+0x2e100>
   2a284:	subs	r4, r0, #0
   2a288:	beq	2a2bc <strspn@plt+0x275a4>
   2a28c:	mov	r1, r6
   2a290:	bl	cdf4 <strspn@plt+0xa0dc>
   2a294:	subs	r3, r0, #0
   2a298:	beq	2a274 <strspn@plt+0x2755c>
   2a29c:	ldrb	ip, [r3]
   2a2a0:	cmp	ip, #0
   2a2a4:	beq	2a274 <strspn@plt+0x2755c>
   2a2a8:	ldr	r0, [r8]
   2a2ac:	mov	r1, #1
   2a2b0:	mov	r2, r7
   2a2b4:	bl	2b2c <__fprintf_chk@plt>
   2a2b8:	b	2a274 <strspn@plt+0x2755c>
   2a2bc:	pop	{r4, r5, r6, r7, r8, pc}
   2a2c0:	ldr	r0, [pc, #60]	; 2a304 <strspn@plt+0x275ec>
   2a2c4:	mov	r2, #61	; 0x3d
   2a2c8:	ldr	r1, [pc, #56]	; 2a308 <strspn@plt+0x275f0>
   2a2cc:	ldr	r3, [pc, #56]	; 2a30c <strspn@plt+0x275f4>
   2a2d0:	add	r0, pc, r0
   2a2d4:	add	r1, pc, r1
   2a2d8:	add	r3, pc, r3
   2a2dc:	bl	32874 <strspn@plt+0x2fb5c>
   2a2e0:	ldr	r0, [pc, #40]	; 2a310 <strspn@plt+0x275f8>
   2a2e4:	mov	r2, #62	; 0x3e
   2a2e8:	ldr	r1, [pc, #36]	; 2a314 <strspn@plt+0x275fc>
   2a2ec:	ldr	r3, [pc, #36]	; 2a318 <strspn@plt+0x27600>
   2a2f0:	add	r0, pc, r0
   2a2f4:	add	r1, pc, r1
   2a2f8:	add	r3, pc, r3
   2a2fc:	bl	32874 <strspn@plt+0x2fb5c>
   2a300:	strdeq	r3, [r1], -ip
   2a304:	andeq	sp, r0, r4, lsr #14
   2a308:	andeq	r3, r1, r8, lsr #7
   2a30c:	muleq	r1, ip, fp
   2a310:	andeq	sp, r0, r0, ror r7
   2a314:	andeq	r3, r1, r8, lsl #7
   2a318:	andeq	r3, r1, ip, ror fp
   2a31c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a320:	subs	r9, r0, #0
   2a324:	sub	sp, sp, #28
   2a328:	mov	r8, r1
   2a32c:	beq	2a5c8 <strspn@plt+0x278b0>
   2a330:	cmp	r1, #0
   2a334:	beq	2a5e8 <strspn@plt+0x278d0>
   2a338:	ldrb	r3, [r1]
   2a33c:	cmp	r3, #62	; 0x3e
   2a340:	beq	2a45c <strspn@plt+0x27744>
   2a344:	ldr	fp, [pc, #700]	; 2a608 <strspn@plt+0x278f0>
   2a348:	ldr	sl, [pc, #700]	; 2a60c <strspn@plt+0x278f4>
   2a34c:	ldr	r1, [pc, #700]	; 2a610 <strspn@plt+0x278f8>
   2a350:	add	fp, pc, fp
   2a354:	ldr	r2, [pc, #696]	; 2a614 <strspn@plt+0x278fc>
   2a358:	add	sl, pc, sl
   2a35c:	add	r1, pc, r1
   2a360:	str	r1, [sp, #8]
   2a364:	add	r2, pc, r2
   2a368:	ldr	r1, [pc, #680]	; 2a618 <strspn@plt+0x27900>
   2a36c:	str	r2, [sp, #12]
   2a370:	ldr	r2, [pc, #676]	; 2a61c <strspn@plt+0x27904>
   2a374:	add	r1, pc, r1
   2a378:	str	r1, [sp, #16]
   2a37c:	add	r2, pc, r2
   2a380:	str	r2, [sp, #20]
   2a384:	cmp	r3, #60	; 0x3c
   2a388:	beq	2a564 <strspn@plt+0x2784c>
   2a38c:	ldr	r2, [r8, #4]
   2a390:	mov	r6, #2
   2a394:	ldr	r4, [r8, #1]
   2a398:	mov	r7, #0
   2a39c:	ubfx	r5, r2, #8, #24
   2a3a0:	and	r4, r4, r6
   2a3a4:	and	r5, r5, r7
   2a3a8:	orrs	r2, r4, r5
   2a3ac:	bne	2a450 <strspn@plt+0x27738>
   2a3b0:	sub	r2, r3, #77	; 0x4d
   2a3b4:	cmp	r2, #10
   2a3b8:	addls	pc, pc, r2, lsl #2
   2a3bc:	b	2a450 <strspn@plt+0x27738>
   2a3c0:	b	2a468 <strspn@plt+0x27750>
   2a3c4:	b	2a450 <strspn@plt+0x27738>
   2a3c8:	b	2a450 <strspn@plt+0x27738>
   2a3cc:	b	2a3ec <strspn@plt+0x276d4>
   2a3d0:	b	2a450 <strspn@plt+0x27738>
   2a3d4:	b	2a450 <strspn@plt+0x27738>
   2a3d8:	b	2a4f8 <strspn@plt+0x277e0>
   2a3dc:	b	2a450 <strspn@plt+0x27738>
   2a3e0:	b	2a450 <strspn@plt+0x27738>
   2a3e4:	b	2a450 <strspn@plt+0x27738>
   2a3e8:	b	2a3ec <strspn@plt+0x276d4>
   2a3ec:	cmp	r3, #87	; 0x57
   2a3f0:	ldr	r0, [r9]
   2a3f4:	ldr	r3, [r8, #8]
   2a3f8:	ldr	r2, [r8, #12]
   2a3fc:	ldrne	r1, [sp, #20]
   2a400:	beq	2a5a4 <strspn@plt+0x2788c>
   2a404:	str	r2, [sp]
   2a408:	str	r1, [sp, #4]
   2a40c:	mov	r1, #1
   2a410:	ldr	r2, [sp, #12]
   2a414:	bl	2b2c <__fprintf_chk@plt>
   2a418:	ldr	ip, [r8, #1]
   2a41c:	ldr	r3, [r8, #4]
   2a420:	mov	r0, r9
   2a424:	ldrb	r2, [r8]
   2a428:	add	r1, r9, #12
   2a42c:	ubfx	r3, r3, #8, #24
   2a430:	str	ip, [sp]
   2a434:	str	r3, [sp, #4]
   2a438:	bl	29e74 <strspn@plt+0x2715c>
   2a43c:	ldr	r0, [sp, #16]
   2a440:	mov	r1, #1
   2a444:	mov	r2, #14
   2a448:	ldr	r3, [r9]
   2a44c:	bl	28f8 <fwrite@plt>
   2a450:	ldrb	r3, [r8, #32]!
   2a454:	cmp	r3, #62	; 0x3e
   2a458:	bne	2a384 <strspn@plt+0x2766c>
   2a45c:	mov	r0, #0
   2a460:	add	sp, sp, #28
   2a464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a468:	ldr	r2, [pc, #432]	; 2a620 <strspn@plt+0x27908>
   2a46c:	mov	r1, #1
   2a470:	ldr	r0, [r9]
   2a474:	add	r2, pc, r2
   2a478:	ldr	r3, [r8, #8]
   2a47c:	bl	2b2c <__fprintf_chk@plt>
   2a480:	ldr	r1, [r8, #12]
   2a484:	cmp	r1, #0
   2a488:	beq	2a5bc <strspn@plt+0x278a4>
   2a48c:	ldr	r2, [pc, #400]	; 2a624 <strspn@plt+0x2790c>
   2a490:	mov	r0, r9
   2a494:	add	r2, pc, r2
   2a498:	bl	2a030 <strspn@plt+0x27318>
   2a49c:	ldr	r1, [r8, #16]
   2a4a0:	cmp	r1, #0
   2a4a4:	beq	2a5b0 <strspn@plt+0x27898>
   2a4a8:	ldr	r2, [pc, #376]	; 2a628 <strspn@plt+0x27910>
   2a4ac:	mov	r0, r9
   2a4b0:	add	r2, pc, r2
   2a4b4:	bl	2a030 <strspn@plt+0x27318>
   2a4b8:	ldr	ip, [r8, #1]
   2a4bc:	ldr	r3, [r8, #4]
   2a4c0:	mov	r0, r9
   2a4c4:	ldrb	r2, [r8]
   2a4c8:	add	r1, r9, #12
   2a4cc:	ubfx	r3, r3, #8, #24
   2a4d0:	str	ip, [sp]
   2a4d4:	str	r3, [sp, #4]
   2a4d8:	bl	29e74 <strspn@plt+0x2715c>
   2a4dc:	ldr	r0, [pc, #328]	; 2a62c <strspn@plt+0x27914>
   2a4e0:	mov	r1, #1
   2a4e4:	mov	r2, #12
   2a4e8:	ldr	r3, [r9]
   2a4ec:	add	r0, pc, r0
   2a4f0:	bl	28f8 <fwrite@plt>
   2a4f4:	b	2a450 <strspn@plt+0x27738>
   2a4f8:	mov	r2, fp
   2a4fc:	ldr	r3, [r8, #8]
   2a500:	ldr	r0, [r9]
   2a504:	mov	r1, #1
   2a508:	bl	2b2c <__fprintf_chk@plt>
   2a50c:	ldr	r1, [r8, #12]
   2a510:	ldr	r3, [sp, #8]
   2a514:	mov	r2, #0
   2a518:	cmp	r1, r2
   2a51c:	mov	r0, r9
   2a520:	moveq	r1, r3
   2a524:	bl	2a030 <strspn@plt+0x27318>
   2a528:	ldr	ip, [r8, #1]
   2a52c:	ldr	r3, [r8, #4]
   2a530:	mov	r0, r9
   2a534:	ldrb	r2, [r8]
   2a538:	add	r1, r9, #12
   2a53c:	ubfx	r3, r3, #8, #24
   2a540:	str	ip, [sp]
   2a544:	str	r3, [sp, #4]
   2a548:	bl	29e74 <strspn@plt+0x2715c>
   2a54c:	mov	r0, sl
   2a550:	mov	r1, #1
   2a554:	mov	r2, #12
   2a558:	ldr	r3, [r9]
   2a55c:	bl	28f8 <fwrite@plt>
   2a560:	b	2a450 <strspn@plt+0x27738>
   2a564:	ldr	ip, [r8, #4]
   2a568:	mov	r1, #0
   2a56c:	ldr	r2, [r8, #1]
   2a570:	mov	r0, #1
   2a574:	ubfx	r3, ip, #8, #24
   2a578:	and	r2, r2, r0
   2a57c:	and	r3, r3, r1
   2a580:	orrs	r1, r2, r3
   2a584:	beq	2a450 <strspn@plt+0x27738>
   2a588:	ldr	r0, [pc, #160]	; 2a630 <strspn@plt+0x27918>
   2a58c:	mov	r1, #1
   2a590:	mov	r2, #68	; 0x44
   2a594:	ldr	r3, [r9]
   2a598:	add	r0, pc, r0
   2a59c:	bl	28f8 <fwrite@plt>
   2a5a0:	b	2a450 <strspn@plt+0x27738>
   2a5a4:	ldr	r1, [pc, #136]	; 2a634 <strspn@plt+0x2791c>
   2a5a8:	add	r1, pc, r1
   2a5ac:	b	2a404 <strspn@plt+0x276ec>
   2a5b0:	ldr	r1, [pc, #128]	; 2a638 <strspn@plt+0x27920>
   2a5b4:	add	r1, pc, r1
   2a5b8:	b	2a4a8 <strspn@plt+0x27790>
   2a5bc:	ldr	r1, [pc, #120]	; 2a63c <strspn@plt+0x27924>
   2a5c0:	add	r1, pc, r1
   2a5c4:	b	2a48c <strspn@plt+0x27774>
   2a5c8:	ldr	r0, [pc, #112]	; 2a640 <strspn@plt+0x27928>
   2a5cc:	mov	r2, #124	; 0x7c
   2a5d0:	ldr	r1, [pc, #108]	; 2a644 <strspn@plt+0x2792c>
   2a5d4:	ldr	r3, [pc, #108]	; 2a648 <strspn@plt+0x27930>
   2a5d8:	add	r0, pc, r0
   2a5dc:	add	r1, pc, r1
   2a5e0:	add	r3, pc, r3
   2a5e4:	bl	32874 <strspn@plt+0x2fb5c>
   2a5e8:	ldr	r0, [pc, #92]	; 2a64c <strspn@plt+0x27934>
   2a5ec:	mov	r2, #125	; 0x7d
   2a5f0:	ldr	r1, [pc, #88]	; 2a650 <strspn@plt+0x27938>
   2a5f4:	ldr	r3, [pc, #88]	; 2a654 <strspn@plt+0x2793c>
   2a5f8:	add	r0, pc, r0
   2a5fc:	add	r1, pc, r1
   2a600:	add	r3, pc, r3
   2a604:	bl	32874 <strspn@plt+0x2fb5c>
   2a608:	strdeq	r3, [r1], -r0
   2a60c:	andeq	r3, r1, r0, lsl #22
   2a610:	strdeq	lr, [r0], -ip
   2a614:	muleq	r1, ip, sl
   2a618:			; <UNDEFINED> instruction: 0x00013abc
   2a61c:	andeq	r3, r1, ip, lsl #20
   2a620:	andeq	r3, r1, r4, ror #18
   2a624:	andeq	pc, r0, r8, lsr #9
   2a628:	andeq	r1, r1, ip, ror #21
   2a62c:	andeq	r3, r1, r4, lsl #18
   2a630:	strdeq	r3, [r1], -r8
   2a634:	ldrdeq	r3, [r1], -r4
   2a638:	andeq	lr, r0, r4, lsr #5
   2a63c:	muleq	r0, r8, r2
   2a640:	andeq	sp, r0, ip, lsl r4
   2a644:	andeq	r3, r1, r0, lsr #1
   2a648:			; <UNDEFINED> instruction: 0x000138b4
   2a64c:			; <UNDEFINED> instruction: 0x000106b0
   2a650:	andeq	r3, r1, r0, lsl #1
   2a654:	muleq	r1, r4, r8
   2a658:	ldr	r1, [pc, #316]	; 2a79c <strspn@plt+0x27a84>
   2a65c:	push	{r4, r5, r6, r7, r8, lr}
   2a660:	subs	r4, r0, #0
   2a664:	ldr	r0, [pc, #308]	; 2a7a0 <strspn@plt+0x27a88>
   2a668:	add	r1, pc, r1
   2a66c:	mov	r7, r3
   2a670:	sub	sp, sp, #8
   2a674:	mov	r6, r2
   2a678:	ldr	r5, [r1, r0]
   2a67c:	ldr	r3, [r5]
   2a680:	str	r3, [sp, #4]
   2a684:	beq	2a77c <strspn@plt+0x27a64>
   2a688:	cmp	r2, #0
   2a68c:	beq	2a75c <strspn@plt+0x27a44>
   2a690:	cmp	r7, #0
   2a694:	beq	2a73c <strspn@plt+0x27a24>
   2a698:	ldr	r0, [pc, #260]	; 2a7a4 <strspn@plt+0x27a8c>
   2a69c:	mov	r1, #1
   2a6a0:	mov	r2, #8
   2a6a4:	ldr	r3, [r4]
   2a6a8:	add	r0, pc, r0
   2a6ac:	bl	28f8 <fwrite@plt>
   2a6b0:	ldr	r0, [r4]
   2a6b4:	bl	2754 <fflush@plt>
   2a6b8:	ldr	r0, [r4]
   2a6bc:	bl	279c <ferror@plt>
   2a6c0:	subs	r8, r0, #0
   2a6c4:	bne	2a720 <strspn@plt+0x27a08>
   2a6c8:	mov	r0, r6
   2a6cc:	mov	r1, sp
   2a6d0:	bl	16978 <strspn@plt+0x13c60>
   2a6d4:	cmp	r0, #0
   2a6d8:	movlt	r8, r0
   2a6dc:	blt	2a704 <strspn@plt+0x279ec>
   2a6e0:	ldr	r1, [pc, #192]	; 2a7a8 <strspn@plt+0x27a90>
   2a6e4:	ldr	r2, [r4, #4]
   2a6e8:	ldr	r0, [sp]
   2a6ec:	add	r1, pc, r1
   2a6f0:	bl	19750 <strspn@plt+0x16a38>
   2a6f4:	subs	r3, r0, #0
   2a6f8:	ldrge	r3, [sp]
   2a6fc:	strge	r3, [r7]
   2a700:	blt	2a728 <strspn@plt+0x27a10>
   2a704:	ldr	r2, [sp, #4]
   2a708:	mov	r0, r8
   2a70c:	ldr	r3, [r5]
   2a710:	cmp	r2, r3
   2a714:	bne	2a738 <strspn@plt+0x27a20>
   2a718:	add	sp, sp, #8
   2a71c:	pop	{r4, r5, r6, r7, r8, pc}
   2a720:	mvn	r8, #11
   2a724:	b	2a704 <strspn@plt+0x279ec>
   2a728:	ldr	r0, [sp]
   2a72c:	mov	r8, r3
   2a730:	bl	16b80 <strspn@plt+0x13e68>
   2a734:	b	2a704 <strspn@plt+0x279ec>
   2a738:	bl	2838 <__stack_chk_fail@plt>
   2a73c:	ldr	r0, [pc, #104]	; 2a7ac <strspn@plt+0x27a94>
   2a740:	mov	r2, #180	; 0xb4
   2a744:	ldr	r1, [pc, #100]	; 2a7b0 <strspn@plt+0x27a98>
   2a748:	ldr	r3, [pc, #100]	; 2a7b4 <strspn@plt+0x27a9c>
   2a74c:	add	r0, pc, r0
   2a750:	add	r1, pc, r1
   2a754:	add	r3, pc, r3
   2a758:	bl	32874 <strspn@plt+0x2fb5c>
   2a75c:	ldr	r0, [pc, #84]	; 2a7b8 <strspn@plt+0x27aa0>
   2a760:	mov	r2, #179	; 0xb3
   2a764:	ldr	r1, [pc, #80]	; 2a7bc <strspn@plt+0x27aa4>
   2a768:	ldr	r3, [pc, #80]	; 2a7c0 <strspn@plt+0x27aa8>
   2a76c:	add	r0, pc, r0
   2a770:	add	r1, pc, r1
   2a774:	add	r3, pc, r3
   2a778:	bl	32874 <strspn@plt+0x2fb5c>
   2a77c:	ldr	r0, [pc, #64]	; 2a7c4 <strspn@plt+0x27aac>
   2a780:	mov	r2, #178	; 0xb2
   2a784:	ldr	r1, [pc, #60]	; 2a7c8 <strspn@plt+0x27ab0>
   2a788:	ldr	r3, [pc, #60]	; 2a7cc <strspn@plt+0x27ab4>
   2a78c:	add	r0, pc, r0
   2a790:	add	r1, pc, r1
   2a794:	add	r3, pc, r3
   2a798:	bl	32874 <strspn@plt+0x2fb5c>
   2a79c:	andeq	sl, r2, ip, lsl #14
   2a7a0:	andeq	r0, r0, r8, asr #4
   2a7a4:	andeq	r3, r1, r0, asr #15
   2a7a8:	andeq	r1, r1, r4, asr r4
   2a7ac:			; <UNDEFINED> instruction: 0x0000c1b8
   2a7b0:	andeq	r2, r1, ip, lsr #30
   2a7b4:	ldrdeq	r2, [r1], -r8
   2a7b8:	strdeq	r3, [r1], -r4
   2a7bc:	andeq	r2, r1, ip, lsl #30
   2a7c0:			; <UNDEFINED> instruction: 0x00012cb8
   2a7c4:	andeq	sp, r0, r8, ror #4
   2a7c8:	andeq	r2, r1, ip, ror #29
   2a7cc:	muleq	r1, r8, ip
   2a7d0:	push	{r4, lr}
   2a7d4:	subs	r4, r0, #0
   2a7d8:	beq	2a810 <strspn@plt+0x27af8>
   2a7dc:	ldr	r0, [r4]
   2a7e0:	cmp	r0, #0
   2a7e4:	beq	2a7ec <strspn@plt+0x27ad4>
   2a7e8:	bl	2b68 <fclose@plt>
   2a7ec:	ldr	r0, [r4, #4]
   2a7f0:	cmp	r0, #0
   2a7f4:	beq	2a7fc <strspn@plt+0x27ae4>
   2a7f8:	bl	2778 <free@plt>
   2a7fc:	mov	r0, r4
   2a800:	mov	r1, #0
   2a804:	mov	r2, #16
   2a808:	pop	{r4, lr}
   2a80c:	b	2ad8 <memset@plt>
   2a810:	ldr	r0, [pc, #24]	; 2a830 <strspn@plt+0x27b18>
   2a814:	mov	r2, #203	; 0xcb
   2a818:	ldr	r1, [pc, #20]	; 2a834 <strspn@plt+0x27b1c>
   2a81c:	ldr	r3, [pc, #20]	; 2a838 <strspn@plt+0x27b20>
   2a820:	add	r0, pc, r0
   2a824:	add	r1, pc, r1
   2a828:	add	r3, pc, r3
   2a82c:	bl	32874 <strspn@plt+0x2fb5c>
   2a830:	ldrdeq	sp, [r0], -r4
   2a834:	andeq	r2, r1, r8, asr lr
   2a838:	andeq	r2, r1, ip, lsr #24
   2a83c:	ldr	r3, [pc, #404]	; 2a9d8 <strspn@plt+0x27cc0>
   2a840:	ldr	r2, [pc, #404]	; 2a9dc <strspn@plt+0x27cc4>
   2a844:	add	r3, pc, r3
   2a848:	ldr	r0, [pc, #400]	; 2a9e0 <strspn@plt+0x27cc8>
   2a84c:	push	{r4, r5, r6, r7, lr}
   2a850:	sub	sp, sp, #20
   2a854:	ldr	r5, [r3, r2]
   2a858:	add	r0, pc, r0
   2a85c:	mov	r4, #0
   2a860:	str	r4, [sp, #4]
   2a864:	str	r4, [sp, #8]
   2a868:	ldr	r3, [r5]
   2a86c:	ldr	r6, [pc, #368]	; 2a9e4 <strspn@plt+0x27ccc>
   2a870:	str	r3, [sp, #12]
   2a874:	bl	2c94 <__tls_get_addr@plt>
   2a878:	ldrb	r2, [r6, r0]
   2a87c:	mov	r3, r0
   2a880:	cmp	r2, r4
   2a884:	beq	2a8b4 <strspn@plt+0x27b9c>
   2a888:	ldr	r2, [pc, #344]	; 2a9e8 <strspn@plt+0x27cd0>
   2a88c:	mov	r0, r4
   2a890:	ldr	r7, [r3, r2]
   2a894:	bl	2778 <free@plt>
   2a898:	ldr	r2, [sp, #12]
   2a89c:	ldr	r3, [r5]
   2a8a0:	mov	r0, r7
   2a8a4:	cmp	r2, r3
   2a8a8:	bne	2a9c0 <strspn@plt+0x27ca8>
   2a8ac:	add	sp, sp, #20
   2a8b0:	pop	{r4, r5, r6, r7, pc}
   2a8b4:	ldr	r0, [pc, #304]	; 2a9ec <strspn@plt+0x27cd4>
   2a8b8:	add	r1, sp, #4
   2a8bc:	add	r0, pc, r0
   2a8c0:	bl	34980 <strspn@plt+0x31c68>
   2a8c4:	cmp	r0, #0
   2a8c8:	blt	2a910 <strspn@plt+0x27bf8>
   2a8cc:	ldr	r0, [sp, #4]
   2a8d0:	add	r1, sp, #8
   2a8d4:	bl	2b218 <strspn@plt+0x28500>
   2a8d8:	cmp	r0, #0
   2a8dc:	blt	2a910 <strspn@plt+0x27bf8>
   2a8e0:	ldr	r0, [pc, #264]	; 2a9f0 <strspn@plt+0x27cd8>
   2a8e4:	ldr	r4, [sp, #8]
   2a8e8:	add	r0, pc, r0
   2a8ec:	bl	2c94 <__tls_get_addr@plt>
   2a8f0:	ldr	r2, [pc, #240]	; 2a9e8 <strspn@plt+0x27cd0>
   2a8f4:	mov	r1, #1
   2a8f8:	mov	r7, r4
   2a8fc:	mov	r3, r0
   2a900:	ldr	r0, [sp, #4]
   2a904:	strb	r1, [r6, r3]
   2a908:	str	r4, [r3, r2]
   2a90c:	b	2a894 <strspn@plt+0x27b7c>
   2a910:	mov	r3, #37	; 0x25
   2a914:	mov	r0, #23
   2a918:	mov	r1, r3
   2a91c:	str	r3, [sp, #8]
   2a920:	bl	2b08 <prctl@plt>
   2a924:	ldr	r1, [sp, #8]
   2a928:	cmp	r0, #0
   2a92c:	bge	2a9a0 <strspn@plt+0x27c88>
   2a930:	sub	r1, r1, #1
   2a934:	str	r1, [sp, #8]
   2a938:	cmp	r1, #0
   2a93c:	bne	2a958 <strspn@plt+0x27c40>
   2a940:	b	2a9b8 <strspn@plt+0x27ca0>
   2a944:	ldr	r1, [sp, #8]
   2a948:	sub	r1, r1, #1
   2a94c:	str	r1, [sp, #8]
   2a950:	cmp	r1, #0
   2a954:	beq	2a9b8 <strspn@plt+0x27ca0>
   2a958:	mov	r0, #23
   2a95c:	bl	2b08 <prctl@plt>
   2a960:	cmp	r0, #0
   2a964:	blt	2a944 <strspn@plt+0x27c2c>
   2a968:	ldr	r7, [sp, #8]
   2a96c:	ldr	r0, [pc, #128]	; 2a9f4 <strspn@plt+0x27cdc>
   2a970:	add	r0, pc, r0
   2a974:	bl	2c94 <__tls_get_addr@plt>
   2a978:	ldr	r2, [pc, #104]	; 2a9e8 <strspn@plt+0x27cd0>
   2a97c:	mov	r1, #1
   2a980:	mov	r3, r0
   2a984:	ldr	r0, [sp, #4]
   2a988:	strb	r1, [r6, r3]
   2a98c:	str	r7, [r3, r2]
   2a990:	b	2a894 <strspn@plt+0x27b7c>
   2a994:	ldr	r1, [sp, #8]
   2a998:	add	r1, r1, #1
   2a99c:	str	r1, [sp, #8]
   2a9a0:	add	r1, r1, #1
   2a9a4:	mov	r0, #23
   2a9a8:	bl	2b08 <prctl@plt>
   2a9ac:	cmp	r0, #0
   2a9b0:	bge	2a994 <strspn@plt+0x27c7c>
   2a9b4:	b	2a968 <strspn@plt+0x27c50>
   2a9b8:	mov	r7, r1
   2a9bc:	b	2a96c <strspn@plt+0x27c54>
   2a9c0:	bl	2838 <__stack_chk_fail@plt>
   2a9c4:	mov	r4, r0
   2a9c8:	ldr	r0, [sp, #4]
   2a9cc:	bl	2778 <free@plt>
   2a9d0:	mov	r0, r4
   2a9d4:	bl	2cb8 <_Unwind_Resume@plt>
   2a9d8:	andeq	sl, r2, r0, lsr r5
   2a9dc:	andeq	r0, r0, r8, asr #4
   2a9e0:	andeq	sl, r2, ip, asr #14
   2a9e4:	andeq	r0, r0, r0, lsr #32
   2a9e8:	andeq	r0, r0, r4, lsr #32
   2a9ec:	strdeq	r3, [r1], -ip
   2a9f0:			; <UNDEFINED> instruction: 0x0002a6bc
   2a9f4:	andeq	sl, r2, r4, lsr r6
   2a9f8:	bic	r3, r0, #32
   2a9fc:	sub	r3, r3, #65	; 0x41
   2aa00:	cmp	r3, #25
   2aa04:	bls	2aa2c <strspn@plt+0x27d14>
   2aa08:	sub	r3, r0, #48	; 0x30
   2aa0c:	cmp	r3, #9
   2aa10:	bls	2aa2c <strspn@plt+0x27d14>
   2aa14:	sub	r3, r0, #45	; 0x2d
   2aa18:	cmp	r0, #95	; 0x5f
   2aa1c:	cmpne	r3, #1
   2aa20:	movhi	r0, #0
   2aa24:	movls	r0, #1
   2aa28:	bx	lr
   2aa2c:	mov	r0, #1
   2aa30:	bx	lr
   2aa34:	push	{r3, r4, r5, r6, r7, lr}
   2aa38:	mov	r7, r1
   2aa3c:	ldrb	r3, [r0]
   2aa40:	cmp	r3, #0
   2aa44:	beq	2aab8 <strspn@plt+0x27da0>
   2aa48:	mov	r4, #0
   2aa4c:	mov	r5, r0
   2aa50:	mov	r6, r4
   2aa54:	b	2aa84 <strspn@plt+0x27d6c>
   2aa58:	cmp	r3, #92	; 0x5c
   2aa5c:	mov	r1, r3
   2aa60:	mov	r0, r7
   2aa64:	beq	2aaa8 <strspn@plt+0x27d90>
   2aa68:	bl	2a60 <strchr@plt>
   2aa6c:	cmp	r0, #0
   2aa70:	bne	2aab0 <strspn@plt+0x27d98>
   2aa74:	ldrb	r3, [r5, #1]!
   2aa78:	add	r4, r4, #1
   2aa7c:	cmp	r3, #0
   2aa80:	beq	2aaa0 <strspn@plt+0x27d88>
   2aa84:	cmp	r6, #0
   2aa88:	beq	2aa58 <strspn@plt+0x27d40>
   2aa8c:	ldrb	r3, [r5, #1]!
   2aa90:	mov	r6, #0
   2aa94:	add	r4, r4, #1
   2aa98:	cmp	r3, #0
   2aa9c:	bne	2aa84 <strspn@plt+0x27d6c>
   2aaa0:	rsb	r0, r6, r4
   2aaa4:	pop	{r3, r4, r5, r6, r7, pc}
   2aaa8:	mov	r6, #1
   2aaac:	b	2aa74 <strspn@plt+0x27d5c>
   2aab0:	mov	r0, r4
   2aab4:	pop	{r3, r4, r5, r6, r7, pc}
   2aab8:	mov	r0, r3
   2aabc:	pop	{r3, r4, r5, r6, r7, pc}
   2aac0:	push	{r4, lr}
   2aac4:	adds	r4, r2, #0
   2aac8:	movne	r4, #1
   2aacc:	cmp	r1, #0
   2aad0:	movne	r3, #0
   2aad4:	andeq	r3, r4, #1
   2aad8:	cmp	r3, #0
   2aadc:	bne	2ab1c <strspn@plt+0x27e04>
   2aae0:	cmp	r4, #0
   2aae4:	beq	2ab14 <strspn@plt+0x27dfc>
   2aae8:	ldr	ip, [r1]
   2aaec:	cmp	ip, r0
   2aaf0:	bne	2ab04 <strspn@plt+0x27dec>
   2aaf4:	b	2ab14 <strspn@plt+0x27dfc>
   2aaf8:	ldr	ip, [r1, #4]!
   2aafc:	cmp	ip, r0
   2ab00:	beq	2ab14 <strspn@plt+0x27dfc>
   2ab04:	add	r3, r3, #1
   2ab08:	cmp	r2, r3
   2ab0c:	bhi	2aaf8 <strspn@plt+0x27de0>
   2ab10:	mov	r4, #0
   2ab14:	mov	r0, r4
   2ab18:	pop	{r4, pc}
   2ab1c:	ldr	r0, [pc, #24]	; 2ab3c <strspn@plt+0x27e24>
   2ab20:	movw	r2, #1857	; 0x741
   2ab24:	ldr	r1, [pc, #20]	; 2ab40 <strspn@plt+0x27e28>
   2ab28:	ldr	r3, [pc, #20]	; 2ab44 <strspn@plt+0x27e2c>
   2ab2c:	add	r0, pc, r0
   2ab30:	add	r1, pc, r1
   2ab34:	add	r3, pc, r3
   2ab38:	bl	32874 <strspn@plt+0x2fb5c>
   2ab3c:	andeq	r3, r1, r0, lsr #12
   2ab40:	andeq	r3, r1, r4, lsr r6
   2ab44:	andeq	r4, r1, r8, lsl #24
   2ab48:	ldr	r3, [pc, #164]	; 2abf4 <strspn@plt+0x27edc>
   2ab4c:	mov	r1, #0
   2ab50:	ldr	r2, [pc, #160]	; 2abf8 <strspn@plt+0x27ee0>
   2ab54:	add	r3, pc, r3
   2ab58:	ldr	r0, [pc, #156]	; 2abfc <strspn@plt+0x27ee4>
   2ab5c:	push	{r4, lr}
   2ab60:	sub	sp, sp, #96	; 0x60
   2ab64:	ldr	r4, [r3, r2]
   2ab68:	add	r0, pc, r0
   2ab6c:	ldr	r3, [r4]
   2ab70:	str	r3, [sp, #92]	; 0x5c
   2ab74:	bl	2b44 <access@plt>
   2ab78:	cmp	r0, #0
   2ab7c:	blt	2abc4 <strspn@plt+0x27eac>
   2ab80:	ldr	r0, [pc, #120]	; 2ac00 <strspn@plt+0x27ee8>
   2ab84:	mov	r1, sp
   2ab88:	add	r0, pc, r0
   2ab8c:	bl	2bc8 <statfs64@plt>
   2ab90:	cmp	r0, #0
   2ab94:	blt	2abc4 <strspn@plt+0x27eac>
   2ab98:	ldr	r0, [sp]
   2ab9c:	movw	r2, #22774	; 0x58f6
   2aba0:	movw	r3, #6548	; 0x1994
   2aba4:	movt	r2, #34180	; 0x8584
   2aba8:	movt	r3, #258	; 0x102
   2abac:	cmp	r0, r3
   2abb0:	cmpne	r0, r2
   2abb4:	movne	r0, #0
   2abb8:	moveq	r0, #1
   2abbc:	mov	ip, r0
   2abc0:	b	2abcc <strspn@plt+0x27eb4>
   2abc4:	mov	r0, #0
   2abc8:	mov	ip, r0
   2abcc:	ldr	r1, [sp, #92]	; 0x5c
   2abd0:	ldr	r3, [pc, #44]	; 2ac04 <strspn@plt+0x27eec>
   2abd4:	ldr	r2, [r4]
   2abd8:	add	r3, pc, r3
   2abdc:	cmp	r1, r2
   2abe0:	str	ip, [r3]
   2abe4:	bne	2abf0 <strspn@plt+0x27ed8>
   2abe8:	add	sp, sp, #96	; 0x60
   2abec:	pop	{r4, pc}
   2abf0:	bl	2838 <__stack_chk_fail@plt>
   2abf4:	andeq	sl, r2, r0, lsr #4
   2abf8:	andeq	r0, r0, r8, asr #4
   2abfc:	andeq	r3, r1, r0, lsl r6
   2ac00:	andeq	r3, r1, r4, asr r9
   2ac04:			; <UNDEFINED> instruction: 0x0002a4b4
   2ac08:	ldr	r0, [pc, #92]	; 2ac6c <strspn@plt+0x27f54>
   2ac0c:	push	{r3, r4, r5, lr}
   2ac10:	add	r0, pc, r0
   2ac14:	bl	2c94 <__tls_get_addr@plt>
   2ac18:	ldr	r4, [pc, #80]	; 2ac70 <strspn@plt+0x27f58>
   2ac1c:	ldr	r3, [r0, r4]
   2ac20:	mov	r5, r0
   2ac24:	cmp	r3, #0
   2ac28:	beq	2ac34 <strspn@plt+0x27f1c>
   2ac2c:	mov	r0, r3
   2ac30:	pop	{r3, r4, r5, pc}
   2ac34:	mov	r0, #30
   2ac38:	bl	2844 <sysconf@plt>
   2ac3c:	cmp	r0, #0
   2ac40:	ble	2ac4c <strspn@plt+0x27f34>
   2ac44:	str	r0, [r5, r4]
   2ac48:	pop	{r3, r4, r5, pc}
   2ac4c:	ldr	r0, [pc, #32]	; 2ac74 <strspn@plt+0x27f5c>
   2ac50:	mov	r2, #115	; 0x73
   2ac54:	ldr	r1, [pc, #28]	; 2ac78 <strspn@plt+0x27f60>
   2ac58:	ldr	r3, [pc, #28]	; 2ac7c <strspn@plt+0x27f64>
   2ac5c:	add	r0, pc, r0
   2ac60:	add	r1, pc, r1
   2ac64:	add	r3, pc, r3
   2ac68:	bl	32874 <strspn@plt+0x2fb5c>
   2ac6c:	muleq	r2, r4, r3
   2ac70:	andeq	r0, r0, r8, lsr #32
   2ac74:	andeq	pc, r0, r0, asr #5
   2ac78:	andeq	r3, r1, r4, lsl #10
   2ac7c:	andeq	r4, r1, ip, asr #22
   2ac80:	cmp	r0, #0
   2ac84:	cmpne	r1, #0
   2ac88:	push	{r3, lr}
   2ac8c:	bne	2aca4 <strspn@plt+0x27f8c>
   2ac90:	cmp	r0, #0
   2ac94:	cmpeq	r1, #0
   2ac98:	movne	r0, #0
   2ac9c:	moveq	r0, #1
   2aca0:	pop	{r3, pc}
   2aca4:	bl	26dc <strcmp@plt>
   2aca8:	rsbs	r0, r0, #1
   2acac:	movcc	r0, #0
   2acb0:	pop	{r3, pc}
   2acb4:	push	{r4, r5, r6, lr}
   2acb8:	subs	r6, r0, #0
   2acbc:	mov	r4, r1
   2acc0:	beq	2ad20 <strspn@plt+0x28008>
   2acc4:	cmp	r1, #0
   2acc8:	beq	2ad40 <strspn@plt+0x28028>
   2accc:	bl	2a54 <strlen@plt>
   2acd0:	mov	r5, r0
   2acd4:	mov	r0, r4
   2acd8:	bl	2a54 <strlen@plt>
   2acdc:	subs	r2, r0, #0
   2ace0:	beq	2ad10 <strspn@plt+0x27ff8>
   2ace4:	cmp	r5, r2
   2ace8:	bcc	2ad18 <strspn@plt+0x28000>
   2acec:	rsb	r5, r2, r5
   2acf0:	mov	r1, r4
   2acf4:	add	r6, r6, r5
   2acf8:	mov	r0, r6
   2acfc:	bl	2820 <memcmp@plt>
   2ad00:	cmp	r0, #0
   2ad04:	moveq	r0, r6
   2ad08:	movne	r0, #0
   2ad0c:	pop	{r4, r5, r6, pc}
   2ad10:	add	r0, r6, r5
   2ad14:	pop	{r4, r5, r6, pc}
   2ad18:	mov	r0, #0
   2ad1c:	pop	{r4, r5, r6, pc}
   2ad20:	ldr	r0, [pc, #56]	; 2ad60 <strspn@plt+0x28048>
   2ad24:	mov	r2, #137	; 0x89
   2ad28:	ldr	r1, [pc, #52]	; 2ad64 <strspn@plt+0x2804c>
   2ad2c:	ldr	r3, [pc, #52]	; 2ad68 <strspn@plt+0x28050>
   2ad30:	add	r0, pc, r0
   2ad34:	add	r1, pc, r1
   2ad38:	add	r3, pc, r3
   2ad3c:	bl	32874 <strspn@plt+0x2fb5c>
   2ad40:	ldr	r0, [pc, #36]	; 2ad6c <strspn@plt+0x28054>
   2ad44:	mov	r2, #138	; 0x8a
   2ad48:	ldr	r1, [pc, #32]	; 2ad70 <strspn@plt+0x28058>
   2ad4c:	ldr	r3, [pc, #32]	; 2ad74 <strspn@plt+0x2805c>
   2ad50:	add	r0, pc, r0
   2ad54:	add	r1, pc, r1
   2ad58:	add	r3, pc, r3
   2ad5c:	bl	32874 <strspn@plt+0x2fb5c>
   2ad60:	andeq	r0, r1, r0, lsl lr
   2ad64:	andeq	r3, r1, r0, lsr r4
   2ad68:	andeq	r4, r1, r4, asr #21
   2ad6c:	andeq	r3, r1, ip, lsr r4
   2ad70:	andeq	r3, r1, r0, lsl r4
   2ad74:	andeq	r4, r1, r4, lsr #21
   2ad78:	push	{r4, lr}
   2ad7c:	subs	r4, r0, #0
   2ad80:	beq	2aee8 <strspn@plt+0x281d0>
   2ad84:	ldrb	r3, [r4]
   2ad88:	cmp	r3, #46	; 0x2e
   2ad8c:	beq	2adec <strspn@plt+0x280d4>
   2ad90:	ldr	r1, [pc, #368]	; 2af08 <strspn@plt+0x281f0>
   2ad94:	add	r1, pc, r1
   2ad98:	bl	26dc <strcmp@plt>
   2ad9c:	cmp	r0, #0
   2ada0:	beq	2adec <strspn@plt+0x280d4>
   2ada4:	ldr	r1, [pc, #352]	; 2af0c <strspn@plt+0x281f4>
   2ada8:	mov	r0, r4
   2adac:	add	r1, pc, r1
   2adb0:	bl	26dc <strcmp@plt>
   2adb4:	cmp	r0, #0
   2adb8:	beq	2adec <strspn@plt+0x280d4>
   2adbc:	ldr	r1, [pc, #332]	; 2af10 <strspn@plt+0x281f8>
   2adc0:	mov	r0, r4
   2adc4:	add	r1, pc, r1
   2adc8:	bl	26dc <strcmp@plt>
   2adcc:	cmp	r0, #0
   2add0:	beq	2adec <strspn@plt+0x280d4>
   2add4:	ldr	r1, [pc, #312]	; 2af14 <strspn@plt+0x281fc>
   2add8:	mov	r0, r4
   2addc:	add	r1, pc, r1
   2ade0:	bl	2acb4 <strspn@plt+0x27f9c>
   2ade4:	cmp	r0, #0
   2ade8:	beq	2adf4 <strspn@plt+0x280dc>
   2adec:	mov	r0, #1
   2adf0:	pop	{r4, pc}
   2adf4:	ldr	r1, [pc, #284]	; 2af18 <strspn@plt+0x28200>
   2adf8:	mov	r0, r4
   2adfc:	add	r1, pc, r1
   2ae00:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae04:	cmp	r0, #0
   2ae08:	bne	2adec <strspn@plt+0x280d4>
   2ae0c:	ldr	r1, [pc, #264]	; 2af1c <strspn@plt+0x28204>
   2ae10:	mov	r0, r4
   2ae14:	add	r1, pc, r1
   2ae18:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae1c:	cmp	r0, #0
   2ae20:	bne	2adec <strspn@plt+0x280d4>
   2ae24:	ldr	r1, [pc, #244]	; 2af20 <strspn@plt+0x28208>
   2ae28:	mov	r0, r4
   2ae2c:	add	r1, pc, r1
   2ae30:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae34:	cmp	r0, #0
   2ae38:	bne	2adec <strspn@plt+0x280d4>
   2ae3c:	ldr	r1, [pc, #224]	; 2af24 <strspn@plt+0x2820c>
   2ae40:	mov	r0, r4
   2ae44:	add	r1, pc, r1
   2ae48:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae4c:	cmp	r0, #0
   2ae50:	bne	2adec <strspn@plt+0x280d4>
   2ae54:	ldr	r1, [pc, #204]	; 2af28 <strspn@plt+0x28210>
   2ae58:	mov	r0, r4
   2ae5c:	add	r1, pc, r1
   2ae60:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae64:	cmp	r0, #0
   2ae68:	bne	2adec <strspn@plt+0x280d4>
   2ae6c:	ldr	r1, [pc, #184]	; 2af2c <strspn@plt+0x28214>
   2ae70:	mov	r0, r4
   2ae74:	add	r1, pc, r1
   2ae78:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae7c:	cmp	r0, #0
   2ae80:	bne	2adec <strspn@plt+0x280d4>
   2ae84:	ldr	r1, [pc, #164]	; 2af30 <strspn@plt+0x28218>
   2ae88:	mov	r0, r4
   2ae8c:	add	r1, pc, r1
   2ae90:	bl	2acb4 <strspn@plt+0x27f9c>
   2ae94:	cmp	r0, #0
   2ae98:	bne	2adec <strspn@plt+0x280d4>
   2ae9c:	ldr	r1, [pc, #144]	; 2af34 <strspn@plt+0x2821c>
   2aea0:	mov	r0, r4
   2aea4:	add	r1, pc, r1
   2aea8:	bl	2acb4 <strspn@plt+0x27f9c>
   2aeac:	cmp	r0, #0
   2aeb0:	bne	2adec <strspn@plt+0x280d4>
   2aeb4:	ldr	r1, [pc, #124]	; 2af38 <strspn@plt+0x28220>
   2aeb8:	mov	r0, r4
   2aebc:	add	r1, pc, r1
   2aec0:	bl	2acb4 <strspn@plt+0x27f9c>
   2aec4:	cmp	r0, #0
   2aec8:	bne	2adec <strspn@plt+0x280d4>
   2aecc:	ldr	r1, [pc, #104]	; 2af3c <strspn@plt+0x28224>
   2aed0:	mov	r0, r4
   2aed4:	add	r1, pc, r1
   2aed8:	bl	2acb4 <strspn@plt+0x27f9c>
   2aedc:	adds	r0, r0, #0
   2aee0:	movne	r0, #1
   2aee4:	pop	{r4, pc}
   2aee8:	ldr	r0, [pc, #80]	; 2af40 <strspn@plt+0x28228>
   2aeec:	movw	r2, #1779	; 0x6f3
   2aef0:	ldr	r1, [pc, #76]	; 2af44 <strspn@plt+0x2822c>
   2aef4:	ldr	r3, [pc, #76]	; 2af48 <strspn@plt+0x28230>
   2aef8:	add	r0, pc, r0
   2aefc:	add	r1, pc, r1
   2af00:	add	r3, pc, r3
   2af04:	bl	32874 <strspn@plt+0x2fb5c>
   2af08:	andeq	r3, r1, ip, lsl #8
   2af0c:	andeq	r3, r1, r0, lsl #8
   2af10:	strdeq	r3, [r1], -r4
   2af14:	andeq	r3, r1, ip, ror #7
   2af18:	ldrdeq	r3, [r1], -r4
   2af1c:	andeq	r3, r1, r8, asr #7
   2af20:			; <UNDEFINED> instruction: 0x000133bc
   2af24:			; <UNDEFINED> instruction: 0x000133b0
   2af28:	andeq	r3, r1, r4, lsr #7
   2af2c:	muleq	r1, r8, r3
   2af30:	andeq	r3, r1, ip, lsl #7
   2af34:	andeq	r3, r1, r0, lsl #7
   2af38:	andeq	r3, r1, r8, ror r3
   2af3c:	andeq	r3, r1, r0, ror r3
   2af40:	muleq	r1, ip, r2
   2af44:	andeq	r3, r1, r8, ror #4
   2af48:	muleq	r1, r4, r8
   2af4c:	cmp	r0, #0
   2af50:	push	{r3, lr}
   2af54:	blt	2af84 <strspn@plt+0x2826c>
   2af58:	bl	2cdc <close@plt>
   2af5c:	cmp	r0, #0
   2af60:	blt	2af6c <strspn@plt+0x28254>
   2af64:	mov	r0, #0
   2af68:	pop	{r3, pc}
   2af6c:	bl	2a9c <__errno_location@plt>
   2af70:	ldr	r0, [r0]
   2af74:	cmp	r0, #4
   2af78:	beq	2af64 <strspn@plt+0x2824c>
   2af7c:	rsb	r0, r0, #0
   2af80:	pop	{r3, pc}
   2af84:	ldr	r0, [pc, #24]	; 2afa4 <strspn@plt+0x2828c>
   2af88:	mov	r2, #253	; 0xfd
   2af8c:	ldr	r1, [pc, #20]	; 2afa8 <strspn@plt+0x28290>
   2af90:	ldr	r3, [pc, #20]	; 2afac <strspn@plt+0x28294>
   2af94:	add	r0, pc, r0
   2af98:	add	r1, pc, r1
   2af9c:	add	r3, pc, r3
   2afa0:	bl	32874 <strspn@plt+0x2fb5c>
   2afa4:	andeq	r1, r1, r0, lsl sp
   2afa8:	andeq	r3, r1, ip, asr #3
   2afac:	andeq	r4, r1, r4, lsl #17
   2afb0:	push	{r3, r4, r5, lr}
   2afb4:	subs	r5, r0, #0
   2afb8:	blt	2afdc <strspn@plt+0x282c4>
   2afbc:	bl	2a9c <__errno_location@plt>
   2afc0:	mov	r4, r0
   2afc4:	mov	r0, r5
   2afc8:	ldr	r5, [r4]
   2afcc:	bl	2af4c <strspn@plt+0x28234>
   2afd0:	cmn	r0, #9
   2afd4:	strne	r5, [r4]
   2afd8:	beq	2afe4 <strspn@plt+0x282cc>
   2afdc:	mvn	r0, #0
   2afe0:	pop	{r3, r4, r5, pc}
   2afe4:	ldr	r0, [pc, #32]	; 2b00c <strspn@plt+0x282f4>
   2afe8:	movw	r2, #291	; 0x123
   2afec:	ldr	r1, [pc, #28]	; 2b010 <strspn@plt+0x282f8>
   2aff0:	ldr	r3, [pc, #28]	; 2b014 <strspn@plt+0x282fc>
   2aff4:	add	r0, pc, r0
   2aff8:	add	r1, pc, r1
   2affc:	add	r3, pc, r3
   2b000:	bl	32874 <strspn@plt+0x2fb5c>
   2b004:	str	r5, [r4]
   2b008:	bl	2cb8 <_Unwind_Resume@plt>
   2b00c:	andeq	r3, r1, r0, ror #4
   2b010:	andeq	r3, r1, ip, ror #2
   2b014:	andeq	r4, r1, r8, asr r8
   2b018:	adds	r3, r1, #0
   2b01c:	push	{r4, r5, r6, lr}
   2b020:	movne	r3, #1
   2b024:	cmp	r0, #0
   2b028:	movne	r4, #0
   2b02c:	andeq	r4, r3, #1
   2b030:	mov	r6, r1
   2b034:	cmp	r4, #0
   2b038:	bne	2b060 <strspn@plt+0x28348>
   2b03c:	cmp	r3, #0
   2b040:	popeq	{r4, r5, r6, pc}
   2b044:	sub	r5, r0, #4
   2b048:	add	r4, r4, #1
   2b04c:	ldr	r0, [r5, #4]!
   2b050:	bl	2afb0 <strspn@plt+0x28298>
   2b054:	cmp	r6, r4
   2b058:	bhi	2b048 <strspn@plt+0x28330>
   2b05c:	pop	{r4, r5, r6, pc}
   2b060:	ldr	r0, [pc, #24]	; 2b080 <strspn@plt+0x28368>
   2b064:	mov	r2, #300	; 0x12c
   2b068:	ldr	r1, [pc, #20]	; 2b084 <strspn@plt+0x2836c>
   2b06c:	ldr	r3, [pc, #20]	; 2b088 <strspn@plt+0x28370>
   2b070:	add	r0, pc, r0
   2b074:	add	r1, pc, r1
   2b078:	add	r3, pc, r3
   2b07c:	bl	32874 <strspn@plt+0x2fb5c>
   2b080:	andeq	r3, r1, r0, lsl #4
   2b084:	strdeq	r3, [r1], -r0
   2b088:	andeq	r4, r1, r4, lsr r8
   2b08c:	push	{r3, r4, r5, lr}
   2b090:	subs	r4, r0, #0
   2b094:	beq	2b1c4 <strspn@plt+0x284ac>
   2b098:	ldrb	r5, [r4]
   2b09c:	cmp	r5, #49	; 0x31
   2b0a0:	bne	2b0b8 <strspn@plt+0x283a0>
   2b0a4:	ldrb	r3, [r4, #1]
   2b0a8:	cmp	r3, #0
   2b0ac:	bne	2b0b8 <strspn@plt+0x283a0>
   2b0b0:	mov	r0, #1
   2b0b4:	pop	{r3, r4, r5, pc}
   2b0b8:	ldr	r1, [pc, #292]	; 2b1e4 <strspn@plt+0x284cc>
   2b0bc:	mov	r0, r4
   2b0c0:	add	r1, pc, r1
   2b0c4:	bl	2880 <strcasecmp@plt>
   2b0c8:	cmp	r0, #0
   2b0cc:	beq	2b0b0 <strspn@plt+0x28398>
   2b0d0:	ldr	r1, [pc, #272]	; 2b1e8 <strspn@plt+0x284d0>
   2b0d4:	mov	r0, r4
   2b0d8:	add	r1, pc, r1
   2b0dc:	bl	2880 <strcasecmp@plt>
   2b0e0:	cmp	r0, #0
   2b0e4:	beq	2b0b0 <strspn@plt+0x28398>
   2b0e8:	ldr	r1, [pc, #252]	; 2b1ec <strspn@plt+0x284d4>
   2b0ec:	mov	r0, r4
   2b0f0:	add	r1, pc, r1
   2b0f4:	bl	2880 <strcasecmp@plt>
   2b0f8:	cmp	r0, #0
   2b0fc:	beq	2b0b0 <strspn@plt+0x28398>
   2b100:	ldr	r1, [pc, #232]	; 2b1f0 <strspn@plt+0x284d8>
   2b104:	mov	r0, r4
   2b108:	add	r1, pc, r1
   2b10c:	bl	2880 <strcasecmp@plt>
   2b110:	cmp	r0, #0
   2b114:	beq	2b0b0 <strspn@plt+0x28398>
   2b118:	ldr	r1, [pc, #212]	; 2b1f4 <strspn@plt+0x284dc>
   2b11c:	mov	r0, r4
   2b120:	add	r1, pc, r1
   2b124:	bl	2880 <strcasecmp@plt>
   2b128:	cmp	r0, #0
   2b12c:	beq	2b0b0 <strspn@plt+0x28398>
   2b130:	cmp	r5, #48	; 0x30
   2b134:	beq	2b1b4 <strspn@plt+0x2849c>
   2b138:	ldr	r1, [pc, #184]	; 2b1f8 <strspn@plt+0x284e0>
   2b13c:	mov	r0, r4
   2b140:	add	r1, pc, r1
   2b144:	bl	2880 <strcasecmp@plt>
   2b148:	cmp	r0, #0
   2b14c:	popeq	{r3, r4, r5, pc}
   2b150:	ldr	r1, [pc, #164]	; 2b1fc <strspn@plt+0x284e4>
   2b154:	mov	r0, r4
   2b158:	add	r1, pc, r1
   2b15c:	bl	2880 <strcasecmp@plt>
   2b160:	cmp	r0, #0
   2b164:	popeq	{r3, r4, r5, pc}
   2b168:	ldr	r1, [pc, #144]	; 2b200 <strspn@plt+0x284e8>
   2b16c:	mov	r0, r4
   2b170:	add	r1, pc, r1
   2b174:	bl	2880 <strcasecmp@plt>
   2b178:	cmp	r0, #0
   2b17c:	popeq	{r3, r4, r5, pc}
   2b180:	ldr	r1, [pc, #124]	; 2b204 <strspn@plt+0x284ec>
   2b184:	mov	r0, r4
   2b188:	add	r1, pc, r1
   2b18c:	bl	2880 <strcasecmp@plt>
   2b190:	cmp	r0, #0
   2b194:	popeq	{r3, r4, r5, pc}
   2b198:	ldr	r1, [pc, #104]	; 2b208 <strspn@plt+0x284f0>
   2b19c:	mov	r0, r4
   2b1a0:	add	r1, pc, r1
   2b1a4:	bl	2880 <strcasecmp@plt>
   2b1a8:	cmp	r0, #0
   2b1ac:	mvnne	r0, #21
   2b1b0:	pop	{r3, r4, r5, pc}
   2b1b4:	ldrb	r0, [r4, #1]
   2b1b8:	cmp	r0, #0
   2b1bc:	popeq	{r3, r4, r5, pc}
   2b1c0:	b	2b138 <strspn@plt+0x28420>
   2b1c4:	ldr	r0, [pc, #64]	; 2b20c <strspn@plt+0x284f4>
   2b1c8:	movw	r2, #318	; 0x13e
   2b1cc:	ldr	r1, [pc, #60]	; 2b210 <strspn@plt+0x284f8>
   2b1d0:	ldr	r3, [pc, #60]	; 2b214 <strspn@plt+0x284fc>
   2b1d4:	add	r0, pc, r0
   2b1d8:	add	r1, pc, r1
   2b1dc:	add	r3, pc, r3
   2b1e0:	bl	32874 <strspn@plt+0x2fb5c>
   2b1e4:			; <UNDEFINED> instruction: 0x000108b4
   2b1e8:			; <UNDEFINED> instruction: 0x00014cb0
   2b1ec:	muleq	r1, r4, r1
   2b1f0:	ldrdeq	r3, [r1], -r8
   2b1f4:	muleq	r1, r8, r7
   2b1f8:	andeq	r0, r1, r8, lsr r8
   2b1fc:	andeq	pc, r0, r4, ror #6
   2b200:	andeq	r5, r1, r0
   2b204:	andeq	r3, r1, ip, lsr #22
   2b208:	andeq	r3, r1, ip, ror #1
   2b20c:	ldrdeq	pc, [r0], -r4
   2b210:	andeq	r2, r1, ip, lsl #31
   2b214:	andeq	r4, r1, ip, lsr #14
   2b218:	ldr	r3, [pc, #248]	; 2b318 <strspn@plt+0x28600>
   2b21c:	ldr	r2, [pc, #248]	; 2b31c <strspn@plt+0x28604>
   2b220:	add	r3, pc, r3
   2b224:	push	{r4, r5, r6, r7, r8, lr}
   2b228:	subs	r7, r0, #0
   2b22c:	ldr	r5, [r3, r2]
   2b230:	sub	sp, sp, #8
   2b234:	mov	r4, #0
   2b238:	mov	r8, r1
   2b23c:	str	r4, [sp]
   2b240:	ldr	r3, [r5]
   2b244:	str	r3, [sp, #4]
   2b248:	beq	2b2f8 <strspn@plt+0x285e0>
   2b24c:	cmp	r1, #0
   2b250:	beq	2b2d8 <strspn@plt+0x285c0>
   2b254:	bl	2a9c <__errno_location@plt>
   2b258:	mov	r2, r4
   2b25c:	mov	r1, sp
   2b260:	str	r4, [r0]
   2b264:	mov	r6, r0
   2b268:	mov	r0, r7
   2b26c:	bl	2a48 <strtoul@plt>
   2b270:	ldr	r3, [sp]
   2b274:	cmp	r3, #0
   2b278:	beq	2b2cc <strspn@plt+0x285b4>
   2b27c:	cmp	r7, r3
   2b280:	beq	2b2cc <strspn@plt+0x285b4>
   2b284:	ldrb	r3, [r3]
   2b288:	cmp	r3, #0
   2b28c:	ldr	r3, [r6]
   2b290:	beq	2b2bc <strspn@plt+0x285a4>
   2b294:	cmp	r3, #0
   2b298:	rsbgt	r3, r3, #0
   2b29c:	mvnle	r3, #21
   2b2a0:	ldr	r2, [sp, #4]
   2b2a4:	mov	r0, r3
   2b2a8:	ldr	r3, [r5]
   2b2ac:	cmp	r2, r3
   2b2b0:	bne	2b2d4 <strspn@plt+0x285bc>
   2b2b4:	add	sp, sp, #8
   2b2b8:	pop	{r4, r5, r6, r7, r8, pc}
   2b2bc:	cmp	r3, #0
   2b2c0:	streq	r0, [r8]
   2b2c4:	beq	2b2a0 <strspn@plt+0x28588>
   2b2c8:	b	2b294 <strspn@plt+0x2857c>
   2b2cc:	ldr	r3, [r6]
   2b2d0:	b	2b294 <strspn@plt+0x2857c>
   2b2d4:	bl	2838 <__stack_chk_fail@plt>
   2b2d8:	ldr	r0, [pc, #64]	; 2b320 <strspn@plt+0x28608>
   2b2dc:	movw	r2, #386	; 0x182
   2b2e0:	ldr	r1, [pc, #60]	; 2b324 <strspn@plt+0x2860c>
   2b2e4:	ldr	r3, [pc, #60]	; 2b328 <strspn@plt+0x28610>
   2b2e8:	add	r0, pc, r0
   2b2ec:	add	r1, pc, r1
   2b2f0:	add	r3, pc, r3
   2b2f4:	bl	32874 <strspn@plt+0x2fb5c>
   2b2f8:	ldr	r0, [pc, #44]	; 2b32c <strspn@plt+0x28614>
   2b2fc:	movw	r2, #385	; 0x181
   2b300:	ldr	r1, [pc, #40]	; 2b330 <strspn@plt+0x28618>
   2b304:	ldr	r3, [pc, #40]	; 2b334 <strspn@plt+0x2861c>
   2b308:	add	r0, pc, r0
   2b30c:	add	r1, pc, r1
   2b310:	add	r3, pc, r3
   2b314:	bl	32874 <strspn@plt+0x2fb5c>
   2b318:	andeq	r9, r2, r4, asr fp
   2b31c:	andeq	r0, r0, r8, asr #4
   2b320:	andeq	r2, r1, r8, lsr #31
   2b324:	andeq	r2, r1, r8, ror lr
   2b328:	andeq	r4, r1, ip, asr #9
   2b32c:	andeq	r0, r1, r8, lsr r8
   2b330:	andeq	r2, r1, r8, asr lr
   2b334:	andeq	r4, r1, ip, lsr #9
   2b338:	ldr	r3, [pc, #180]	; 2b3f4 <strspn@plt+0x286dc>
   2b33c:	cmp	r0, #0
   2b340:	ldr	r2, [pc, #176]	; 2b3f8 <strspn@plt+0x286e0>
   2b344:	add	r3, pc, r3
   2b348:	push	{r4, r5, r6, lr}
   2b34c:	sub	sp, sp, #8
   2b350:	ldr	r4, [r3, r2]
   2b354:	mov	r5, #0
   2b358:	mov	r6, r1
   2b35c:	str	r5, [sp]
   2b360:	ldr	r3, [r4]
   2b364:	str	r3, [sp, #4]
   2b368:	beq	2b3d4 <strspn@plt+0x286bc>
   2b36c:	cmp	r1, #0
   2b370:	beq	2b3b4 <strspn@plt+0x2869c>
   2b374:	mov	r1, sp
   2b378:	bl	2b218 <strspn@plt+0x28500>
   2b37c:	cmp	r0, #0
   2b380:	blt	2b398 <strspn@plt+0x28680>
   2b384:	ldr	r3, [sp]
   2b388:	cmp	r3, #0
   2b38c:	strgt	r3, [r6]
   2b390:	movgt	r0, r5
   2b394:	mvnle	r0, #33	; 0x21
   2b398:	ldr	r2, [sp, #4]
   2b39c:	ldr	r3, [r4]
   2b3a0:	cmp	r2, r3
   2b3a4:	bne	2b3b0 <strspn@plt+0x28698>
   2b3a8:	add	sp, sp, #8
   2b3ac:	pop	{r4, r5, r6, pc}
   2b3b0:	bl	2838 <__stack_chk_fail@plt>
   2b3b4:	ldr	r0, [pc, #64]	; 2b3fc <strspn@plt+0x286e4>
   2b3b8:	movw	r2, #334	; 0x14e
   2b3bc:	ldr	r1, [pc, #60]	; 2b400 <strspn@plt+0x286e8>
   2b3c0:	ldr	r3, [pc, #60]	; 2b404 <strspn@plt+0x286ec>
   2b3c4:	add	r0, pc, r0
   2b3c8:	add	r1, pc, r1
   2b3cc:	add	r3, pc, r3
   2b3d0:	bl	32874 <strspn@plt+0x2fb5c>
   2b3d4:	ldr	r0, [pc, #44]	; 2b408 <strspn@plt+0x286f0>
   2b3d8:	movw	r2, #333	; 0x14d
   2b3dc:	ldr	r1, [pc, #40]	; 2b40c <strspn@plt+0x286f4>
   2b3e0:	ldr	r3, [pc, #40]	; 2b410 <strspn@plt+0x286f8>
   2b3e4:	add	r0, pc, r0
   2b3e8:	add	r1, pc, r1
   2b3ec:	add	r3, pc, r3
   2b3f0:	bl	32874 <strspn@plt+0x2fb5c>
   2b3f4:	andeq	r9, r2, r0, lsr sl
   2b3f8:	andeq	r0, r0, r8, asr #4
   2b3fc:	ldrdeq	r2, [r1], -r4
   2b400:	muleq	r1, ip, sp
   2b404:			; <UNDEFINED> instruction: 0x000143b0
   2b408:	andeq	r0, r1, ip, asr r7
   2b40c:	andeq	r2, r1, ip, ror sp
   2b410:	muleq	r1, r0, r3
   2b414:	ldr	r3, [pc, #200]	; 2b4e4 <strspn@plt+0x287cc>
   2b418:	cmp	r0, #0
   2b41c:	ldr	r2, [pc, #196]	; 2b4e8 <strspn@plt+0x287d0>
   2b420:	add	r3, pc, r3
   2b424:	push	{r4, r5, r6, lr}
   2b428:	sub	sp, sp, #8
   2b42c:	ldr	r4, [r3, r2]
   2b430:	mov	r5, #0
   2b434:	mov	r6, r1
   2b438:	str	r5, [sp]
   2b43c:	ldr	r3, [r4]
   2b440:	str	r3, [sp, #4]
   2b444:	beq	2b4c4 <strspn@plt+0x287ac>
   2b448:	cmp	r1, #0
   2b44c:	beq	2b4a4 <strspn@plt+0x2878c>
   2b450:	mov	r1, sp
   2b454:	bl	2b218 <strspn@plt+0x28500>
   2b458:	cmp	r0, #0
   2b45c:	blt	2b480 <strspn@plt+0x28768>
   2b460:	ldr	r3, [sp]
   2b464:	cmn	r3, #1
   2b468:	beq	2b498 <strspn@plt+0x28780>
   2b46c:	movw	r2, #65535	; 0xffff
   2b470:	cmp	r3, r2
   2b474:	beq	2b498 <strspn@plt+0x28780>
   2b478:	mov	r0, r5
   2b47c:	str	r3, [r6]
   2b480:	ldr	r2, [sp, #4]
   2b484:	ldr	r3, [r4]
   2b488:	cmp	r2, r3
   2b48c:	bne	2b4a0 <strspn@plt+0x28788>
   2b490:	add	sp, sp, #8
   2b494:	pop	{r4, r5, r6, pc}
   2b498:	mvn	r0, #5
   2b49c:	b	2b480 <strspn@plt+0x28768>
   2b4a0:	bl	2838 <__stack_chk_fail@plt>
   2b4a4:	ldr	r0, [pc, #64]	; 2b4ec <strspn@plt+0x287d4>
   2b4a8:	movw	r2, #358	; 0x166
   2b4ac:	ldr	r1, [pc, #60]	; 2b4f0 <strspn@plt+0x287d8>
   2b4b0:	ldr	r3, [pc, #60]	; 2b4f4 <strspn@plt+0x287dc>
   2b4b4:	add	r0, pc, r0
   2b4b8:	add	r1, pc, r1
   2b4bc:	add	r3, pc, r3
   2b4c0:	bl	32874 <strspn@plt+0x2fb5c>
   2b4c4:	ldr	r0, [pc, #44]	; 2b4f8 <strspn@plt+0x287e0>
   2b4c8:	movw	r2, #357	; 0x165
   2b4cc:	ldr	r1, [pc, #40]	; 2b4fc <strspn@plt+0x287e4>
   2b4d0:	ldr	r3, [pc, #40]	; 2b500 <strspn@plt+0x287e8>
   2b4d4:	add	r0, pc, r0
   2b4d8:	add	r1, pc, r1
   2b4dc:	add	r3, pc, r3
   2b4e0:	bl	32874 <strspn@plt+0x2fb5c>
   2b4e4:	andeq	r9, r2, r4, asr r9
   2b4e8:	andeq	r0, r0, r8, asr #4
   2b4ec:	andeq	r2, r1, ip, ror #27
   2b4f0:	andeq	r2, r1, ip, lsr #25
   2b4f4:	andeq	r4, r1, ip, asr #5
   2b4f8:	andeq	r0, r1, ip, ror #12
   2b4fc:	andeq	r2, r1, ip, lsl #25
   2b500:	andeq	r4, r1, ip, lsr #5
   2b504:	ldr	r3, [pc, #248]	; 2b604 <strspn@plt+0x288ec>
   2b508:	ldr	r2, [pc, #248]	; 2b608 <strspn@plt+0x288f0>
   2b50c:	add	r3, pc, r3
   2b510:	push	{r4, r5, r6, r7, r8, lr}
   2b514:	subs	r7, r0, #0
   2b518:	ldr	r5, [r3, r2]
   2b51c:	sub	sp, sp, #8
   2b520:	mov	r4, #0
   2b524:	mov	r8, r1
   2b528:	str	r4, [sp]
   2b52c:	ldr	r3, [r5]
   2b530:	str	r3, [sp, #4]
   2b534:	beq	2b5e4 <strspn@plt+0x288cc>
   2b538:	cmp	r1, #0
   2b53c:	beq	2b5c4 <strspn@plt+0x288ac>
   2b540:	bl	2a9c <__errno_location@plt>
   2b544:	mov	r2, r4
   2b548:	mov	r1, sp
   2b54c:	str	r4, [r0]
   2b550:	mov	r6, r0
   2b554:	mov	r0, r7
   2b558:	bl	26f4 <strtol@plt>
   2b55c:	ldr	r3, [sp]
   2b560:	cmp	r3, #0
   2b564:	beq	2b5b8 <strspn@plt+0x288a0>
   2b568:	cmp	r7, r3
   2b56c:	beq	2b5b8 <strspn@plt+0x288a0>
   2b570:	ldrb	r3, [r3]
   2b574:	cmp	r3, #0
   2b578:	ldr	r3, [r6]
   2b57c:	beq	2b5a8 <strspn@plt+0x28890>
   2b580:	cmp	r3, #0
   2b584:	rsbgt	r3, r3, #0
   2b588:	mvnle	r3, #21
   2b58c:	ldr	r2, [sp, #4]
   2b590:	mov	r0, r3
   2b594:	ldr	r3, [r5]
   2b598:	cmp	r2, r3
   2b59c:	bne	2b5c0 <strspn@plt+0x288a8>
   2b5a0:	add	sp, sp, #8
   2b5a4:	pop	{r4, r5, r6, r7, r8, pc}
   2b5a8:	cmp	r3, #0
   2b5ac:	streq	r0, [r8]
   2b5b0:	beq	2b58c <strspn@plt+0x28874>
   2b5b4:	b	2b580 <strspn@plt+0x28868>
   2b5b8:	ldr	r3, [r6]
   2b5bc:	b	2b580 <strspn@plt+0x28868>
   2b5c0:	bl	2838 <__stack_chk_fail@plt>
   2b5c4:	ldr	r0, [pc, #64]	; 2b60c <strspn@plt+0x288f4>
   2b5c8:	movw	r2, #406	; 0x196
   2b5cc:	ldr	r1, [pc, #60]	; 2b610 <strspn@plt+0x288f8>
   2b5d0:	ldr	r3, [pc, #60]	; 2b614 <strspn@plt+0x288fc>
   2b5d4:	add	r0, pc, r0
   2b5d8:	add	r1, pc, r1
   2b5dc:	add	r3, pc, r3
   2b5e0:	bl	32874 <strspn@plt+0x2fb5c>
   2b5e4:	ldr	r0, [pc, #44]	; 2b618 <strspn@plt+0x28900>
   2b5e8:	movw	r2, #405	; 0x195
   2b5ec:	ldr	r1, [pc, #40]	; 2b61c <strspn@plt+0x28904>
   2b5f0:	ldr	r3, [pc, #40]	; 2b620 <strspn@plt+0x28908>
   2b5f4:	add	r0, pc, r0
   2b5f8:	add	r1, pc, r1
   2b5fc:	add	r3, pc, r3
   2b600:	bl	32874 <strspn@plt+0x2fb5c>
   2b604:	andeq	r9, r2, r8, ror #16
   2b608:	andeq	r0, r0, r8, asr #4
   2b60c:	ldrdeq	r2, [r1], -r4
   2b610:	andeq	r2, r1, ip, lsl #23
   2b614:	andeq	r2, r1, r0, lsl fp
   2b618:	andeq	r0, r1, ip, asr #10
   2b61c:	andeq	r2, r1, ip, ror #22
   2b620:	strdeq	r2, [r1], -r0
   2b624:	ldr	r3, [pc, #256]	; 2b72c <strspn@plt+0x28a14>
   2b628:	ldr	r2, [pc, #256]	; 2b730 <strspn@plt+0x28a18>
   2b62c:	add	r3, pc, r3
   2b630:	push	{r4, r5, r6, r7, r8, lr}
   2b634:	subs	r7, r0, #0
   2b638:	ldr	r5, [r3, r2]
   2b63c:	sub	sp, sp, #8
   2b640:	mov	r4, #0
   2b644:	mov	r8, r1
   2b648:	str	r4, [sp]
   2b64c:	ldr	r3, [r5]
   2b650:	str	r3, [sp, #4]
   2b654:	beq	2b70c <strspn@plt+0x289f4>
   2b658:	cmp	r1, #0
   2b65c:	beq	2b6ec <strspn@plt+0x289d4>
   2b660:	bl	2a9c <__errno_location@plt>
   2b664:	mov	r2, r4
   2b668:	mov	r1, sp
   2b66c:	str	r4, [r0]
   2b670:	mov	r6, r0
   2b674:	mov	r0, r7
   2b678:	bl	2af0 <strtoull@plt>
   2b67c:	ldr	ip, [sp]
   2b680:	cmp	ip, #0
   2b684:	mov	r2, r0
   2b688:	mov	r3, r1
   2b68c:	beq	2b6a4 <strspn@plt+0x2898c>
   2b690:	cmp	r7, ip
   2b694:	beq	2b6a4 <strspn@plt+0x2898c>
   2b698:	ldrb	r1, [ip]
   2b69c:	cmp	r1, #0
   2b6a0:	beq	2b6cc <strspn@plt+0x289b4>
   2b6a4:	ldr	r0, [r6]
   2b6a8:	cmp	r0, #0
   2b6ac:	mvneq	r0, #21
   2b6b0:	bne	2b6d8 <strspn@plt+0x289c0>
   2b6b4:	ldr	r2, [sp, #4]
   2b6b8:	ldr	r3, [r5]
   2b6bc:	cmp	r2, r3
   2b6c0:	bne	2b6e8 <strspn@plt+0x289d0>
   2b6c4:	add	sp, sp, #8
   2b6c8:	pop	{r4, r5, r6, r7, r8, pc}
   2b6cc:	ldr	r0, [r6]
   2b6d0:	cmp	r0, #0
   2b6d4:	beq	2b6e0 <strspn@plt+0x289c8>
   2b6d8:	rsb	r0, r0, #0
   2b6dc:	b	2b6b4 <strspn@plt+0x2899c>
   2b6e0:	strd	r2, [r8]
   2b6e4:	b	2b6b4 <strspn@plt+0x2899c>
   2b6e8:	bl	2838 <__stack_chk_fail@plt>
   2b6ec:	ldr	r0, [pc, #64]	; 2b734 <strspn@plt+0x28a1c>
   2b6f0:	movw	r2, #486	; 0x1e6
   2b6f4:	ldr	r1, [pc, #60]	; 2b738 <strspn@plt+0x28a20>
   2b6f8:	ldr	r3, [pc, #60]	; 2b73c <strspn@plt+0x28a24>
   2b6fc:	add	r0, pc, r0
   2b700:	add	r1, pc, r1
   2b704:	add	r3, pc, r3
   2b708:	bl	32874 <strspn@plt+0x2fb5c>
   2b70c:	ldr	r0, [pc, #44]	; 2b740 <strspn@plt+0x28a28>
   2b710:	movw	r2, #485	; 0x1e5
   2b714:	ldr	r1, [pc, #40]	; 2b744 <strspn@plt+0x28a2c>
   2b718:	ldr	r3, [pc, #40]	; 2b748 <strspn@plt+0x28a30>
   2b71c:	add	r0, pc, r0
   2b720:	add	r1, pc, r1
   2b724:	add	r3, pc, r3
   2b728:	bl	32874 <strspn@plt+0x2fb5c>
   2b72c:	andeq	r9, r2, r8, asr #14
   2b730:	andeq	r0, r0, r8, asr #4
   2b734:			; <UNDEFINED> instruction: 0x00012bb4
   2b738:	andeq	r2, r1, r4, ror #20
   2b73c:	ldrdeq	r4, [r1], -r0
   2b740:	andeq	r0, r1, r4, lsr #8
   2b744:	andeq	r2, r1, r4, asr #20
   2b748:	strheq	r4, [r1], -r0
   2b74c:	ldr	ip, [pc, #356]	; 2b8b8 <strspn@plt+0x28ba0>
   2b750:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b754:	mov	r6, r0
   2b758:	ldr	r0, [pc, #348]	; 2b8bc <strspn@plt+0x28ba4>
   2b75c:	add	ip, pc, ip
   2b760:	ldr	r4, [r6]
   2b764:	mov	r9, r3
   2b768:	sub	sp, sp, #8
   2b76c:	mov	r7, r1
   2b770:	ldr	r5, [ip, r0]
   2b774:	mov	r8, r2
   2b778:	ldrb	ip, [r4]
   2b77c:	ldr	r3, [r5]
   2b780:	cmp	ip, #0
   2b784:	moveq	r0, ip
   2b788:	str	r3, [sp, #4]
   2b78c:	beq	2b830 <strspn@plt+0x28b18>
   2b790:	mov	r0, r4
   2b794:	mov	r1, r2
   2b798:	bl	2d18 <strspn@plt>
   2b79c:	ldrb	sl, [r4, r0]
   2b7a0:	add	r4, r4, r0
   2b7a4:	cmp	sl, #0
   2b7a8:	beq	2b8a8 <strspn@plt+0x28b90>
   2b7ac:	cmp	r9, #0
   2b7b0:	beq	2b848 <strspn@plt+0x28b30>
   2b7b4:	ldr	r0, [pc, #260]	; 2b8c0 <strspn@plt+0x28ba8>
   2b7b8:	mov	r1, sl
   2b7bc:	add	r0, pc, r0
   2b7c0:	bl	2a60 <strchr@plt>
   2b7c4:	cmp	r0, #0
   2b7c8:	beq	2b86c <strspn@plt+0x28b54>
   2b7cc:	add	r9, r4, #1
   2b7d0:	mov	r1, sp
   2b7d4:	mov	r3, #0
   2b7d8:	strb	sl, [sp]
   2b7dc:	mov	r0, r9
   2b7e0:	strb	r3, [sp, #1]
   2b7e4:	bl	2aa34 <strspn@plt+0x27d1c>
   2b7e8:	add	r3, r4, r0
   2b7ec:	str	r0, [r7]
   2b7f0:	ldrb	r3, [r3, #1]
   2b7f4:	cmp	r3, #0
   2b7f8:	beq	2b8a8 <strspn@plt+0x28b90>
   2b7fc:	cmp	sl, r3
   2b800:	bne	2b8a8 <strspn@plt+0x28b90>
   2b804:	add	r0, r0, #2
   2b808:	add	r7, r4, r0
   2b80c:	ldrb	r1, [r4, r0]
   2b810:	cmp	r1, #0
   2b814:	beq	2b828 <strspn@plt+0x28b10>
   2b818:	mov	r0, r8
   2b81c:	bl	2a60 <strchr@plt>
   2b820:	cmp	r0, #0
   2b824:	beq	2b8a8 <strspn@plt+0x28b90>
   2b828:	mov	r0, r9
   2b82c:	str	r7, [r6]
   2b830:	ldr	r2, [sp, #4]
   2b834:	ldr	r3, [r5]
   2b838:	cmp	r2, r3
   2b83c:	bne	2b8b4 <strspn@plt+0x28b9c>
   2b840:	add	sp, sp, #8
   2b844:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b848:	mov	r0, r4
   2b84c:	mov	r1, r8
   2b850:	bl	270c <strcspn@plt>
   2b854:	mov	r3, r0
   2b858:	mov	r0, r4
   2b85c:	add	r4, r4, r3
   2b860:	str	r3, [r7]
   2b864:	str	r4, [r6]
   2b868:	b	2b830 <strspn@plt+0x28b18>
   2b86c:	mov	r1, r8
   2b870:	mov	r0, r4
   2b874:	bl	2aa34 <strspn@plt+0x27d1c>
   2b878:	str	r0, [r7]
   2b87c:	add	r7, r4, r0
   2b880:	ldrb	r1, [r4, r0]
   2b884:	cmp	r1, #0
   2b888:	beq	2b89c <strspn@plt+0x28b84>
   2b88c:	mov	r0, r8
   2b890:	bl	2a60 <strchr@plt>
   2b894:	cmp	r0, #0
   2b898:	beq	2b864 <strspn@plt+0x28b4c>
   2b89c:	str	r7, [r6]
   2b8a0:	mov	r0, r4
   2b8a4:	b	2b830 <strspn@plt+0x28b18>
   2b8a8:	str	r4, [r6]
   2b8ac:	mov	r0, #0
   2b8b0:	b	2b830 <strspn@plt+0x28b18>
   2b8b4:	bl	2838 <__stack_chk_fail@plt>
   2b8b8:	andeq	r9, r2, r8, lsl r6
   2b8bc:	andeq	r0, r0, r8, asr #4
   2b8c0:	andeq	r2, r1, ip, lsl #22
   2b8c4:	cmp	r0, #0
   2b8c8:	push	{r3, lr}
   2b8cc:	beq	2b928 <strspn@plt+0x28c10>
   2b8d0:	ldrb	r3, [r0]
   2b8d4:	cmp	r3, #0
   2b8d8:	beq	2b920 <strspn@plt+0x28c08>
   2b8dc:	cmp	r3, #10
   2b8e0:	beq	2b920 <strspn@plt+0x28c08>
   2b8e4:	cmp	r3, #13
   2b8e8:	addne	r2, r0, #1
   2b8ec:	bne	2b904 <strspn@plt+0x28bec>
   2b8f0:	b	2b920 <strspn@plt+0x28c08>
   2b8f4:	cmp	r3, #10
   2b8f8:	beq	2b914 <strspn@plt+0x28bfc>
   2b8fc:	cmp	r3, #13
   2b900:	beq	2b914 <strspn@plt+0x28bfc>
   2b904:	mov	r1, r2
   2b908:	ldrb	r3, [r2], #1
   2b90c:	cmp	r3, #0
   2b910:	bne	2b8f4 <strspn@plt+0x28bdc>
   2b914:	mov	r3, #0
   2b918:	strb	r3, [r1]
   2b91c:	pop	{r3, pc}
   2b920:	mov	r1, r0
   2b924:	b	2b914 <strspn@plt+0x28bfc>
   2b928:	ldr	r0, [pc, #24]	; 2b948 <strspn@plt+0x28c30>
   2b92c:	movw	r2, #670	; 0x29e
   2b930:	ldr	r1, [pc, #20]	; 2b94c <strspn@plt+0x28c34>
   2b934:	ldr	r3, [pc, #20]	; 2b950 <strspn@plt+0x28c38>
   2b938:	add	r0, pc, r0
   2b93c:	add	r1, pc, r1
   2b940:	add	r3, pc, r3
   2b944:	bl	32874 <strspn@plt+0x2fb5c>
   2b948:	andeq	r0, r1, r8, lsl #4
   2b94c:	andeq	r2, r1, r8, lsr #16
   2b950:	andeq	r3, r1, r0, lsr lr
   2b954:	ldr	r3, [pc, #208]	; 2ba2c <strspn@plt+0x28d14>
   2b958:	push	{r4, r5, r6, fp, lr}
   2b95c:	add	fp, sp, #16
   2b960:	ldr	r2, [pc, #200]	; 2ba30 <strspn@plt+0x28d18>
   2b964:	sub	sp, sp, #20
   2b968:	add	r3, pc, r3
   2b96c:	subs	r6, r1, #0
   2b970:	ldr	r4, [r3, r2]
   2b974:	ldr	r3, [r4]
   2b978:	str	r3, [fp, #-24]	; 0xffffffe8
   2b97c:	beq	2ba0c <strspn@plt+0x28cf4>
   2b980:	cmp	r0, #0
   2b984:	blt	2b9ec <strspn@plt+0x28cd4>
   2b988:	bne	2b9c0 <strspn@plt+0x28ca8>
   2b98c:	ldr	r5, [pc, #160]	; 2ba34 <strspn@plt+0x28d1c>
   2b990:	add	r5, pc, r5
   2b994:	mov	r0, r5
   2b998:	mov	r1, r6
   2b99c:	bl	34980 <strspn@plt+0x31c68>
   2b9a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b9a4:	ldr	r3, [r4]
   2b9a8:	cmn	r0, #2
   2b9ac:	mvneq	r0, #2
   2b9b0:	cmp	r2, r3
   2b9b4:	bne	2b9e8 <strspn@plt+0x28cd0>
   2b9b8:	sub	sp, fp, #16
   2b9bc:	pop	{r4, r5, r6, fp, pc}
   2b9c0:	sub	sp, sp, #32
   2b9c4:	ldr	r3, [pc, #108]	; 2ba38 <strspn@plt+0x28d20>
   2b9c8:	add	r5, sp, #8
   2b9cc:	mov	r1, #1
   2b9d0:	str	r0, [sp]
   2b9d4:	mov	r2, #24
   2b9d8:	mov	r0, r5
   2b9dc:	add	r3, pc, r3
   2b9e0:	bl	2aa8 <__sprintf_chk@plt>
   2b9e4:	b	2b994 <strspn@plt+0x28c7c>
   2b9e8:	bl	2838 <__stack_chk_fail@plt>
   2b9ec:	ldr	r0, [pc, #72]	; 2ba3c <strspn@plt+0x28d24>
   2b9f0:	movw	r2, #706	; 0x2c2
   2b9f4:	ldr	r1, [pc, #68]	; 2ba40 <strspn@plt+0x28d28>
   2b9f8:	ldr	r3, [pc, #68]	; 2ba44 <strspn@plt+0x28d2c>
   2b9fc:	add	r0, pc, r0
   2ba00:	add	r1, pc, r1
   2ba04:	add	r3, pc, r3
   2ba08:	bl	32874 <strspn@plt+0x2fb5c>
   2ba0c:	ldr	r0, [pc, #52]	; 2ba48 <strspn@plt+0x28d30>
   2ba10:	movw	r2, #705	; 0x2c1
   2ba14:	ldr	r1, [pc, #48]	; 2ba4c <strspn@plt+0x28d34>
   2ba18:	ldr	r3, [pc, #48]	; 2ba50 <strspn@plt+0x28d38>
   2ba1c:	add	r0, pc, r0
   2ba20:	add	r1, pc, r1
   2ba24:	add	r3, pc, r3
   2ba28:	bl	32874 <strspn@plt+0x2fb5c>
   2ba2c:	andeq	r9, r2, ip, lsl #8
   2ba30:	andeq	r0, r0, r8, asr #4
   2ba34:	andeq	r2, r1, r4, ror r9
   2ba38:	andeq	r2, r1, r8, lsr r9
   2ba3c:	andeq	lr, r0, r8, lsr fp
   2ba40:	andeq	r2, r1, r4, ror #14
   2ba44:	andeq	r3, r1, r8, ror #28
   2ba48:	andeq	r2, r1, ip, ror r7
   2ba4c:	andeq	r2, r1, r4, asr #14
   2ba50:	andeq	r3, r1, r8, asr #28
   2ba54:	rsbs	r3, r0, #1
   2ba58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ba5c:	movcc	r3, #0
   2ba60:	rsbs	r4, r1, #1
   2ba64:	mov	r7, r1
   2ba68:	mov	r6, r2
   2ba6c:	mov	sl, r0
   2ba70:	movcc	r4, #0
   2ba74:	tst	r3, r4
   2ba78:	bne	2badc <strspn@plt+0x28dc4>
   2ba7c:	cmp	r3, #0
   2ba80:	bne	2baf4 <strspn@plt+0x28ddc>
   2ba84:	cmp	r4, #0
   2ba88:	bne	2bb04 <strspn@plt+0x28dec>
   2ba8c:	bl	2a54 <strlen@plt>
   2ba90:	mvn	r3, r0
   2ba94:	cmp	r6, r3
   2ba98:	mov	r5, r0
   2ba9c:	bhi	2baec <strspn@plt+0x28dd4>
   2baa0:	add	r9, r0, r6
   2baa4:	add	r0, r9, #1
   2baa8:	bl	2994 <malloc@plt>
   2baac:	subs	r8, r0, #0
   2bab0:	beq	2bb0c <strspn@plt+0x28df4>
   2bab4:	mov	r1, sl
   2bab8:	mov	r2, r5
   2babc:	bl	27c0 <memcpy@plt>
   2bac0:	add	r0, r8, r5
   2bac4:	mov	r1, r7
   2bac8:	mov	r2, r6
   2bacc:	bl	27c0 <memcpy@plt>
   2bad0:	strb	r4, [r8, r9]
   2bad4:	mov	r0, r8
   2bad8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2badc:	mov	r0, #1
   2bae0:	mov	r1, r0
   2bae4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bae8:	b	26c4 <calloc@plt>
   2baec:	mov	r0, r4
   2baf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2baf4:	mov	r0, r1
   2baf8:	mov	r1, r2
   2bafc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bb00:	b	288c <__strndup@plt>
   2bb04:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bb08:	b	2ac0 <__strdup@plt>
   2bb0c:	mov	r0, r8
   2bb10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bb14:	push	{r3, r4, r5, lr}
   2bb18:	subs	r4, r1, #0
   2bb1c:	mov	r5, r0
   2bb20:	beq	2bb40 <strspn@plt+0x28e28>
   2bb24:	mov	r0, r4
   2bb28:	bl	2a54 <strlen@plt>
   2bb2c:	mov	r1, r4
   2bb30:	mov	r2, r0
   2bb34:	mov	r0, r5
   2bb38:	pop	{r3, r4, r5, lr}
   2bb3c:	b	2ba54 <strspn@plt+0x28d3c>
   2bb40:	mov	r2, r4
   2bb44:	mov	r0, r5
   2bb48:	mov	r1, r4
   2bb4c:	pop	{r3, r4, r5, lr}
   2bb50:	b	2ba54 <strspn@plt+0x28d3c>
   2bb54:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2bb58:	subs	r8, r1, #0
   2bb5c:	mov	r7, r0
   2bb60:	mov	r9, r2
   2bb64:	beq	2bc10 <strspn@plt+0x28ef8>
   2bb68:	cmp	r2, #0
   2bb6c:	movne	r4, #100	; 0x64
   2bb70:	bne	2bbac <strspn@plt+0x28e94>
   2bb74:	b	2bbf0 <strspn@plt+0x28ed8>
   2bb78:	sub	r6, r4, #1
   2bb7c:	mov	r0, r7
   2bb80:	mov	r1, r8
   2bb84:	mov	r2, r5
   2bb88:	mov	r3, r6
   2bb8c:	bl	29b8 <readlinkat@plt>
   2bb90:	subs	r3, r0, #0
   2bb94:	blt	2bbc4 <strspn@plt+0x28eac>
   2bb98:	cmp	r6, r3
   2bb9c:	bhi	2bbe0 <strspn@plt+0x28ec8>
   2bba0:	mov	r0, r5
   2bba4:	lsl	r4, r4, #1
   2bba8:	bl	2778 <free@plt>
   2bbac:	mov	r0, r4
   2bbb0:	bl	2994 <malloc@plt>
   2bbb4:	subs	r5, r0, #0
   2bbb8:	bne	2bb78 <strspn@plt+0x28e60>
   2bbbc:	mvn	r0, #11
   2bbc0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2bbc4:	bl	2a9c <__errno_location@plt>
   2bbc8:	ldr	r4, [r0]
   2bbcc:	mov	r0, r5
   2bbd0:	bl	2778 <free@plt>
   2bbd4:	rsb	r4, r4, #0
   2bbd8:	mov	r0, r4
   2bbdc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2bbe0:	mov	r0, #0
   2bbe4:	strb	r0, [r5, r3]
   2bbe8:	str	r5, [r9]
   2bbec:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2bbf0:	ldr	r0, [pc, #56]	; 2bc30 <strspn@plt+0x28f18>
   2bbf4:	mov	r2, #1024	; 0x400
   2bbf8:	ldr	r1, [pc, #52]	; 2bc34 <strspn@plt+0x28f1c>
   2bbfc:	ldr	r3, [pc, #52]	; 2bc38 <strspn@plt+0x28f20>
   2bc00:	add	r0, pc, r0
   2bc04:	add	r1, pc, r1
   2bc08:	add	r3, pc, r3
   2bc0c:	bl	32874 <strspn@plt+0x2fb5c>
   2bc10:	ldr	r0, [pc, #36]	; 2bc3c <strspn@plt+0x28f24>
   2bc14:	movw	r2, #1023	; 0x3ff
   2bc18:	ldr	r1, [pc, #32]	; 2bc40 <strspn@plt+0x28f28>
   2bc1c:	ldr	r3, [pc, #32]	; 2bc44 <strspn@plt+0x28f2c>
   2bc20:	add	r0, pc, r0
   2bc24:	add	r1, pc, r1
   2bc28:	add	r3, pc, r3
   2bc2c:	bl	32874 <strspn@plt+0x2fb5c>
   2bc30:	ldrdeq	sl, [r0], -r4
   2bc34:	andeq	r2, r1, r0, ror #10
   2bc38:	andeq	r3, r1, ip, ror #25
   2bc3c:			; <UNDEFINED> instruction: 0x000122b4
   2bc40:	andeq	r2, r1, r0, asr #10
   2bc44:	andeq	r3, r1, ip, asr #25
   2bc48:	cmp	r0, #0
   2bc4c:	mov	r2, r1
   2bc50:	push	{r3, lr}
   2bc54:	beq	2bca8 <strspn@plt+0x28f90>
   2bc58:	cmp	r1, #0
   2bc5c:	beq	2bc88 <strspn@plt+0x28f70>
   2bc60:	mov	r1, r0
   2bc64:	mvn	r0, #99	; 0x63
   2bc68:	bl	2bb54 <strspn@plt+0x28e3c>
   2bc6c:	cmp	r0, #0
   2bc70:	blt	2bc7c <strspn@plt+0x28f64>
   2bc74:	mov	r0, #0
   2bc78:	pop	{r3, pc}
   2bc7c:	cmn	r0, #2
   2bc80:	mvneq	r0, #2
   2bc84:	pop	{r3, pc}
   2bc88:	ldr	r0, [pc, #56]	; 2bcc8 <strspn@plt+0x28fb0>
   2bc8c:	movw	r2, #854	; 0x356
   2bc90:	ldr	r1, [pc, #52]	; 2bccc <strspn@plt+0x28fb4>
   2bc94:	ldr	r3, [pc, #52]	; 2bcd0 <strspn@plt+0x28fb8>
   2bc98:	add	r0, pc, r0
   2bc9c:	add	r1, pc, r1
   2bca0:	add	r3, pc, r3
   2bca4:	bl	32874 <strspn@plt+0x2fb5c>
   2bca8:	ldr	r0, [pc, #36]	; 2bcd4 <strspn@plt+0x28fbc>
   2bcac:	movw	r2, #853	; 0x355
   2bcb0:	ldr	r1, [pc, #32]	; 2bcd8 <strspn@plt+0x28fc0>
   2bcb4:	ldr	r3, [pc, #32]	; 2bcdc <strspn@plt+0x28fc4>
   2bcb8:	add	r0, pc, r0
   2bcbc:	add	r1, pc, r1
   2bcc0:	add	r3, pc, r3
   2bcc4:	bl	32874 <strspn@plt+0x2fb5c>
   2bcc8:	andeq	r2, r1, r0, lsl #10
   2bccc:	andeq	r2, r1, r8, asr #9
   2bcd0:	andeq	r3, r1, r8, ror ip
   2bcd4:	andeq	r2, r1, r8, lsl #13
   2bcd8:	andeq	r2, r1, r8, lsr #9
   2bcdc:	andeq	r3, r1, r8, asr ip
   2bce0:	ldr	r3, [pc, #204]	; 2bdb4 <strspn@plt+0x2909c>
   2bce4:	cmp	r0, #0
   2bce8:	push	{r4, r5, r6, fp, lr}
   2bcec:	add	fp, sp, #16
   2bcf0:	ldr	r2, [pc, #192]	; 2bdb8 <strspn@plt+0x290a0>
   2bcf4:	sub	sp, sp, #20
   2bcf8:	add	r3, pc, r3
   2bcfc:	mov	r5, r1
   2bd00:	ldr	r4, [r3, r2]
   2bd04:	ldr	r3, [r4]
   2bd08:	str	r3, [fp, #-24]	; 0xffffffe8
   2bd0c:	blt	2bd94 <strspn@plt+0x2907c>
   2bd10:	bne	2bd68 <strspn@plt+0x29050>
   2bd14:	ldr	r6, [pc, #160]	; 2bdbc <strspn@plt+0x290a4>
   2bd18:	add	r6, pc, r6
   2bd1c:	mov	r0, r6
   2bd20:	mov	r1, r5
   2bd24:	bl	2bc48 <strspn@plt+0x28f30>
   2bd28:	cmp	r0, #0
   2bd2c:	blt	2bd50 <strspn@plt+0x29038>
   2bd30:	ldr	r1, [pc, #136]	; 2bdc0 <strspn@plt+0x290a8>
   2bd34:	ldr	r0, [r5]
   2bd38:	add	r1, pc, r1
   2bd3c:	bl	2acb4 <strspn@plt+0x27f9c>
   2bd40:	subs	r3, r0, #0
   2bd44:	moveq	r0, r3
   2bd48:	movne	r0, #0
   2bd4c:	strbne	r0, [r3]
   2bd50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2bd54:	ldr	r3, [r4]
   2bd58:	cmp	r2, r3
   2bd5c:	bne	2bd90 <strspn@plt+0x29078>
   2bd60:	sub	sp, fp, #16
   2bd64:	pop	{r4, r5, r6, fp, pc}
   2bd68:	sub	sp, sp, #32
   2bd6c:	ldr	r3, [pc, #80]	; 2bdc4 <strspn@plt+0x290ac>
   2bd70:	add	r6, sp, #8
   2bd74:	mov	r1, #1
   2bd78:	str	r0, [sp]
   2bd7c:	mov	r2, #23
   2bd80:	mov	r0, r6
   2bd84:	add	r3, pc, r3
   2bd88:	bl	2aa8 <__sprintf_chk@plt>
   2bd8c:	b	2bd1c <strspn@plt+0x29004>
   2bd90:	bl	2838 <__stack_chk_fail@plt>
   2bd94:	ldr	r0, [pc, #44]	; 2bdc8 <strspn@plt+0x290b0>
   2bd98:	mov	r2, #868	; 0x364
   2bd9c:	ldr	r1, [pc, #40]	; 2bdcc <strspn@plt+0x290b4>
   2bda0:	ldr	r3, [pc, #40]	; 2bdd0 <strspn@plt+0x290b8>
   2bda4:	add	r0, pc, r0
   2bda8:	add	r1, pc, r1
   2bdac:	add	r3, pc, r3
   2bdb0:	bl	32874 <strspn@plt+0x2fb5c>
   2bdb4:	andeq	r9, r2, ip, ror r0
   2bdb8:	andeq	r0, r0, r8, asr #4
   2bdbc:	andeq	r2, r1, r4, lsr r6
   2bdc0:	andeq	r2, r1, r4, lsr r6
   2bdc4:	ldrdeq	r2, [r1], -r8
   2bdc8:	muleq	r0, r0, r7
   2bdcc:			; <UNDEFINED> instruction: 0x000123bc
   2bdd0:	andeq	r2, r1, r0, lsr r3
   2bdd4:	ldr	r3, [pc, #180]	; 2be90 <strspn@plt+0x29178>
   2bdd8:	ldr	r2, [pc, #180]	; 2be94 <strspn@plt+0x2917c>
   2bddc:	add	r3, pc, r3
   2bde0:	push	{r4, r5, r6, r7, r8, lr}
   2bde4:	sub	sp, sp, #144	; 0x90
   2bde8:	ldr	r8, [r3, r2]
   2bdec:	mov	r7, #0
   2bdf0:	mov	r4, #1
   2bdf4:	mov	r6, #268435456	; 0x10000000
   2bdf8:	ldr	r3, [r8]
   2bdfc:	str	r3, [sp, #140]	; 0x8c
   2be00:	b	2be10 <strspn@plt+0x290f8>
   2be04:	add	r4, r4, #1
   2be08:	cmp	r4, #65	; 0x41
   2be0c:	beq	2be70 <strspn@plt+0x29158>
   2be10:	mov	r2, #140	; 0x8c
   2be14:	mov	r0, sp
   2be18:	mov	r1, #0
   2be1c:	bl	2ad8 <memset@plt>
   2be20:	cmp	r4, #9
   2be24:	cmpne	r4, #19
   2be28:	str	r6, [sp, #132]	; 0x84
   2be2c:	movne	r2, #0
   2be30:	moveq	r2, #1
   2be34:	beq	2be04 <strspn@plt+0x290ec>
   2be38:	mov	r0, r4
   2be3c:	mov	r1, sp
   2be40:	bl	28e0 <sigaction@plt>
   2be44:	cmp	r0, #0
   2be48:	bge	2be04 <strspn@plt+0x290ec>
   2be4c:	bl	2a9c <__errno_location@plt>
   2be50:	ldr	r3, [r0]
   2be54:	cmp	r3, #22
   2be58:	beq	2be04 <strspn@plt+0x290ec>
   2be5c:	cmp	r7, #0
   2be60:	add	r4, r4, #1
   2be64:	rsbeq	r7, r3, #0
   2be68:	cmp	r4, #65	; 0x41
   2be6c:	bne	2be10 <strspn@plt+0x290f8>
   2be70:	ldr	r2, [sp, #140]	; 0x8c
   2be74:	mov	r0, r7
   2be78:	ldr	r3, [r8]
   2be7c:	cmp	r2, r3
   2be80:	bne	2be8c <strspn@plt+0x29174>
   2be84:	add	sp, sp, #144	; 0x90
   2be88:	pop	{r4, r5, r6, r7, r8, pc}
   2be8c:	bl	2838 <__stack_chk_fail@plt>
   2be90:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   2be94:	andeq	r0, r0, r8, asr #4
   2be98:	ldr	r3, [pc, #12]	; 2beac <strspn@plt+0x29194>
   2be9c:	and	r0, r0, #15
   2bea0:	add	r3, pc, r3
   2bea4:	ldrb	r0, [r3, r0]
   2bea8:	bx	lr
   2beac:	andeq	r3, r1, r8, lsr #20
   2beb0:	sub	r3, r0, #48	; 0x30
   2beb4:	uxtb	r2, r3
   2beb8:	cmp	r2, #9
   2bebc:	bls	2bee8 <strspn@plt+0x291d0>
   2bec0:	sub	r3, r0, #97	; 0x61
   2bec4:	cmp	r3, #5
   2bec8:	bls	2bee0 <strspn@plt+0x291c8>
   2becc:	sub	r3, r0, #65	; 0x41
   2bed0:	cmp	r3, #5
   2bed4:	subls	r0, r0, #55	; 0x37
   2bed8:	mvnhi	r0, #21
   2bedc:	bx	lr
   2bee0:	sub	r0, r0, #87	; 0x57
   2bee4:	bx	lr
   2bee8:	mov	r0, r3
   2beec:	bx	lr
   2bef0:	push	{r3, r4, r5, lr}
   2bef4:	mov	r5, r0
   2bef8:	lsl	r0, r1, #1
   2befc:	mov	r4, r1
   2bf00:	add	r0, r0, #1
   2bf04:	bl	2994 <malloc@plt>
   2bf08:	cmp	r0, #0
   2bf0c:	popeq	{r3, r4, r5, pc}
   2bf10:	add	r1, r5, r4
   2bf14:	cmp	r5, r1
   2bf18:	bcs	2bf68 <strspn@plt+0x29250>
   2bf1c:	ldr	ip, [pc, #76]	; 2bf70 <strspn@plt+0x29258>
   2bf20:	mov	r2, r0
   2bf24:	mov	r3, r5
   2bf28:	add	ip, pc, ip
   2bf2c:	ldrb	r4, [r3]
   2bf30:	add	r2, r2, #2
   2bf34:	ldrb	r4, [ip, r4, lsr #4]
   2bf38:	strb	r4, [r2, #-2]
   2bf3c:	ldrb	r4, [r3], #1
   2bf40:	and	r4, r4, #15
   2bf44:	cmp	r3, r1
   2bf48:	ldrb	r4, [ip, r4]
   2bf4c:	strb	r4, [r2, #-1]
   2bf50:	bne	2bf2c <strspn@plt+0x29214>
   2bf54:	rsb	r3, r5, r3
   2bf58:	add	r3, r0, r3, lsl #1
   2bf5c:	mov	r2, #0
   2bf60:	strb	r2, [r3]
   2bf64:	pop	{r3, r4, r5, pc}
   2bf68:	mov	r3, r0
   2bf6c:	b	2bf5c <strspn@plt+0x29244>
   2bf70:	andeq	r3, r1, r0, lsr #19
   2bf74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bf78:	subs	r9, r0, #0
   2bf7c:	mov	r6, r1
   2bf80:	beq	2c020 <strspn@plt+0x29308>
   2bf84:	add	r0, r1, #1
   2bf88:	lsr	r0, r0, #1
   2bf8c:	add	r0, r0, #1
   2bf90:	bl	2994 <malloc@plt>
   2bf94:	subs	sl, r0, #0
   2bf98:	beq	2c008 <strspn@plt+0x292f0>
   2bf9c:	add	r6, r9, r6
   2bfa0:	cmp	r9, r6
   2bfa4:	bcs	2c010 <strspn@plt+0x292f8>
   2bfa8:	add	r4, r9, #1
   2bfac:	mov	r5, r9
   2bfb0:	mov	r7, sl
   2bfb4:	ldrb	r0, [r4, #-1]
   2bfb8:	bl	2beb0 <strspn@plt+0x29198>
   2bfbc:	cmp	r4, r6
   2bfc0:	mov	r8, r0
   2bfc4:	bcs	2c018 <strspn@plt+0x29300>
   2bfc8:	ldrb	r0, [r5, #1]
   2bfcc:	bl	2beb0 <strspn@plt+0x29198>
   2bfd0:	uxtb	r0, r0
   2bfd4:	add	r5, r5, #2
   2bfd8:	uxtb	r8, r8
   2bfdc:	cmp	r5, r6
   2bfe0:	add	r4, r4, #2
   2bfe4:	orr	r8, r0, r8, lsl #4
   2bfe8:	strb	r8, [r7], #1
   2bfec:	bcc	2bfb4 <strspn@plt+0x2929c>
   2bff0:	mvn	r9, r9
   2bff4:	add	r6, r9, r6
   2bff8:	add	r6, sl, r6, lsr #1
   2bffc:	add	r6, r6, #1
   2c000:	mov	r3, #0
   2c004:	strb	r3, [r6]
   2c008:	mov	r0, sl
   2c00c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c010:	mov	r6, sl
   2c014:	b	2c000 <strspn@plt+0x292e8>
   2c018:	mov	r0, #0
   2c01c:	b	2bfd4 <strspn@plt+0x292bc>
   2c020:	ldr	r0, [pc, #24]	; 2c040 <strspn@plt+0x29328>
   2c024:	movw	r2, #1325	; 0x52d
   2c028:	ldr	r1, [pc, #20]	; 2c044 <strspn@plt+0x2932c>
   2c02c:	ldr	r3, [pc, #20]	; 2c048 <strspn@plt+0x29330>
   2c030:	add	r0, pc, r0
   2c034:	add	r1, pc, r1
   2c038:	add	r3, pc, r3
   2c03c:	bl	32874 <strspn@plt+0x2fb5c>
   2c040:	andeq	r1, r1, r4, lsr #29
   2c044:	andeq	r2, r1, r0, lsr r1
   2c048:			; <UNDEFINED> instruction: 0x000138b0
   2c04c:	push	{r4, lr}
   2c050:	subs	r4, r0, #0
   2c054:	beq	2c080 <strspn@plt+0x29368>
   2c058:	ldr	r1, [pc, #64]	; 2c0a0 <strspn@plt+0x29388>
   2c05c:	add	r1, pc, r1
   2c060:	bl	2acb4 <strspn@plt+0x27f9c>
   2c064:	cmp	r0, #0
   2c068:	beq	2c074 <strspn@plt+0x2935c>
   2c06c:	mov	r0, #1
   2c070:	pop	{r4, pc}
   2c074:	mov	r0, r4
   2c078:	pop	{r4, lr}
   2c07c:	b	2ad78 <strspn@plt+0x28060>
   2c080:	ldr	r0, [pc, #28]	; 2c0a4 <strspn@plt+0x2938c>
   2c084:	movw	r2, #1800	; 0x708
   2c088:	ldr	r1, [pc, #24]	; 2c0a8 <strspn@plt+0x29390>
   2c08c:	ldr	r3, [pc, #24]	; 2c0ac <strspn@plt+0x29394>
   2c090:	add	r0, pc, r0
   2c094:	add	r1, pc, r1
   2c098:	add	r3, pc, r3
   2c09c:	bl	32874 <strspn@plt+0x2fb5c>
   2c0a0:	andeq	r2, r1, ip, ror r3
   2c0a4:	andeq	r2, r1, r4, lsl #2
   2c0a8:	ldrdeq	r2, [r1], -r0
   2c0ac:	muleq	r1, ip, r8
   2c0b0:	push	{r3, r4, r5, lr}
   2c0b4:	subs	r5, r0, #0
   2c0b8:	mov	r4, r1
   2c0bc:	blt	2c114 <strspn@plt+0x293fc>
   2c0c0:	mov	r1, #3
   2c0c4:	mov	r2, #0
   2c0c8:	bl	2a84 <fcntl@plt>
   2c0cc:	cmp	r0, #0
   2c0d0:	blt	2c104 <strspn@plt+0x293ec>
   2c0d4:	cmp	r4, #0
   2c0d8:	orrne	r2, r0, #2048	; 0x800
   2c0dc:	biceq	r2, r0, #2048	; 0x800
   2c0e0:	cmp	r2, r0
   2c0e4:	beq	2c0fc <strspn@plt+0x293e4>
   2c0e8:	mov	r0, r5
   2c0ec:	mov	r1, #4
   2c0f0:	bl	2a84 <fcntl@plt>
   2c0f4:	cmp	r0, #0
   2c0f8:	blt	2c104 <strspn@plt+0x293ec>
   2c0fc:	mov	r0, #0
   2c100:	pop	{r3, r4, r5, pc}
   2c104:	bl	2a9c <__errno_location@plt>
   2c108:	ldr	r0, [r0]
   2c10c:	rsb	r0, r0, #0
   2c110:	pop	{r3, r4, r5, pc}
   2c114:	ldr	r0, [pc, #24]	; 2c134 <strspn@plt+0x2941c>
   2c118:	movw	r2, #1811	; 0x713
   2c11c:	ldr	r1, [pc, #20]	; 2c138 <strspn@plt+0x29420>
   2c120:	ldr	r3, [pc, #20]	; 2c13c <strspn@plt+0x29424>
   2c124:	add	r0, pc, r0
   2c128:	add	r1, pc, r1
   2c12c:	add	r3, pc, r3
   2c130:	bl	32874 <strspn@plt+0x2fb5c>
   2c134:	andeq	r0, r1, r0, lsl #23
   2c138:	andeq	r2, r1, ip, lsr r0
   2c13c:	andeq	r1, r1, r0, ror #31
   2c140:	push	{r3, r4, r5, lr}
   2c144:	subs	r5, r0, #0
   2c148:	mov	r4, r1
   2c14c:	blt	2c1a4 <strspn@plt+0x2948c>
   2c150:	mov	r1, #1
   2c154:	mov	r2, #0
   2c158:	bl	2a84 <fcntl@plt>
   2c15c:	cmp	r0, #0
   2c160:	blt	2c194 <strspn@plt+0x2947c>
   2c164:	cmp	r4, #0
   2c168:	orrne	r2, r0, #1
   2c16c:	biceq	r2, r0, #1
   2c170:	cmp	r2, r0
   2c174:	beq	2c18c <strspn@plt+0x29474>
   2c178:	mov	r0, r5
   2c17c:	mov	r1, #2
   2c180:	bl	2a84 <fcntl@plt>
   2c184:	cmp	r0, #0
   2c188:	blt	2c194 <strspn@plt+0x2947c>
   2c18c:	mov	r0, #0
   2c190:	pop	{r3, r4, r5, pc}
   2c194:	bl	2a9c <__errno_location@plt>
   2c198:	ldr	r0, [r0]
   2c19c:	rsb	r0, r0, #0
   2c1a0:	pop	{r3, r4, r5, pc}
   2c1a4:	ldr	r0, [pc, #24]	; 2c1c4 <strspn@plt+0x294ac>
   2c1a8:	movw	r2, #1834	; 0x72a
   2c1ac:	ldr	r1, [pc, #20]	; 2c1c8 <strspn@plt+0x294b0>
   2c1b0:	ldr	r3, [pc, #20]	; 2c1cc <strspn@plt+0x294b4>
   2c1b4:	add	r0, pc, r0
   2c1b8:	add	r1, pc, r1
   2c1bc:	add	r3, pc, r3
   2c1c0:	bl	32874 <strspn@plt+0x2fb5c>
   2c1c4:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   2c1c8:	andeq	r1, r1, ip, lsr #31
   2c1cc:	andeq	r3, r1, r4, ror r5
   2c1d0:	ldr	r3, [pc, #516]	; 2c3dc <strspn@plt+0x296c4>
   2c1d4:	ldr	r2, [pc, #516]	; 2c3e0 <strspn@plt+0x296c8>
   2c1d8:	add	r3, pc, r3
   2c1dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c1e0:	mov	r9, r1
   2c1e4:	ldr	sl, [r3, r2]
   2c1e8:	adds	r1, r1, #0
   2c1ec:	sub	sp, sp, #28
   2c1f0:	mov	r8, r0
   2c1f4:	movne	r1, #1
   2c1f8:	cmp	r0, #0
   2c1fc:	ldr	r3, [sl]
   2c200:	movne	r1, #0
   2c204:	cmp	r1, #0
   2c208:	str	r3, [sp, #20]
   2c20c:	bne	2c3b8 <strspn@plt+0x296a0>
   2c210:	ldr	r0, [pc, #460]	; 2c3e4 <strspn@plt+0x296cc>
   2c214:	add	r0, pc, r0
   2c218:	bl	294c <opendir@plt>
   2c21c:	subs	r5, r0, #0
   2c220:	beq	2c2f0 <strspn@plt+0x295d8>
   2c224:	mov	fp, #0
   2c228:	mvn	r6, #0
   2c22c:	mov	r0, r5
   2c230:	bl	2bf8 <readdir64@plt>
   2c234:	cmp	r0, #0
   2c238:	beq	2c2cc <strspn@plt+0x295b4>
   2c23c:	add	r4, r0, #19
   2c240:	str	r6, [sp]
   2c244:	mov	r0, r4
   2c248:	bl	2c04c <strspn@plt+0x29334>
   2c24c:	cmp	r0, #0
   2c250:	bne	2c22c <strspn@plt+0x29514>
   2c254:	mov	r0, r4
   2c258:	mov	r1, sp
   2c25c:	bl	2b504 <strspn@plt+0x287ec>
   2c260:	cmp	r0, #0
   2c264:	blt	2c22c <strspn@plt+0x29514>
   2c268:	ldr	r3, [sp]
   2c26c:	cmp	r3, #2
   2c270:	ble	2c22c <strspn@plt+0x29514>
   2c274:	mov	r0, r5
   2c278:	bl	2c10 <dirfd@plt>
   2c27c:	ldr	r4, [sp]
   2c280:	cmp	r0, r4
   2c284:	beq	2c22c <strspn@plt+0x29514>
   2c288:	mov	r0, r4
   2c28c:	mov	r1, r8
   2c290:	mov	r2, r9
   2c294:	bl	2aac0 <strspn@plt+0x27da8>
   2c298:	cmp	r0, #0
   2c29c:	bne	2c22c <strspn@plt+0x29514>
   2c2a0:	mov	r0, r4
   2c2a4:	bl	2af4c <strspn@plt+0x28234>
   2c2a8:	cmp	r0, #0
   2c2ac:	bge	2c22c <strspn@plt+0x29514>
   2c2b0:	bl	2a9c <__errno_location@plt>
   2c2b4:	ldr	r3, [r0]
   2c2b8:	cmp	r3, #9
   2c2bc:	beq	2c22c <strspn@plt+0x29514>
   2c2c0:	cmp	fp, #0
   2c2c4:	rsbeq	fp, r3, #0
   2c2c8:	b	2c22c <strspn@plt+0x29514>
   2c2cc:	mov	r0, r5
   2c2d0:	bl	2d00 <closedir@plt>
   2c2d4:	ldr	r2, [sp, #20]
   2c2d8:	mov	r0, fp
   2c2dc:	ldr	r3, [sl]
   2c2e0:	cmp	r2, r3
   2c2e4:	bne	2c3b4 <strspn@plt+0x2969c>
   2c2e8:	add	sp, sp, #28
   2c2ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c2f0:	mov	r0, #7
   2c2f4:	mov	r1, sp
   2c2f8:	bl	2850 <getrlimit64@plt>
   2c2fc:	cmp	r0, #0
   2c300:	blt	2c378 <strspn@plt+0x29660>
   2c304:	ldr	r6, [sp, #8]
   2c308:	mov	fp, r5
   2c30c:	cmp	r6, #3
   2c310:	movgt	r4, #3
   2c314:	bgt	2c328 <strspn@plt+0x29610>
   2c318:	b	2c2d4 <strspn@plt+0x295bc>
   2c31c:	add	r4, r4, #1
   2c320:	cmp	r6, r4
   2c324:	ble	2c2d4 <strspn@plt+0x295bc>
   2c328:	mov	r0, r4
   2c32c:	mov	r1, r8
   2c330:	mov	r2, r9
   2c334:	bl	2aac0 <strspn@plt+0x27da8>
   2c338:	cmp	r0, #0
   2c33c:	bne	2c31c <strspn@plt+0x29604>
   2c340:	mov	r0, r4
   2c344:	bl	2af4c <strspn@plt+0x28234>
   2c348:	cmp	r0, #0
   2c34c:	blt	2c358 <strspn@plt+0x29640>
   2c350:	ldr	r6, [sp, #8]
   2c354:	b	2c31c <strspn@plt+0x29604>
   2c358:	bl	2a9c <__errno_location@plt>
   2c35c:	ldr	r3, [r0]
   2c360:	cmp	r3, #9
   2c364:	beq	2c350 <strspn@plt+0x29638>
   2c368:	cmp	fp, #0
   2c36c:	ldr	r6, [sp, #8]
   2c370:	rsbeq	fp, r3, #0
   2c374:	b	2c31c <strspn@plt+0x29604>
   2c378:	ldr	r0, [pc, #104]	; 2c3e8 <strspn@plt+0x296d0>
   2c37c:	movw	r2, #1882	; 0x75a
   2c380:	ldr	r1, [pc, #100]	; 2c3ec <strspn@plt+0x296d4>
   2c384:	ldr	r3, [pc, #100]	; 2c3f0 <strspn@plt+0x296d8>
   2c388:	add	r0, pc, r0
   2c38c:	add	r1, pc, r1
   2c390:	add	r3, pc, r3
   2c394:	bl	32874 <strspn@plt+0x2fb5c>
   2c398:	mov	r4, r0
   2c39c:	mov	r0, r4
   2c3a0:	bl	2cb8 <_Unwind_Resume@plt>
   2c3a4:	mov	r4, r0
   2c3a8:	mov	r0, r5
   2c3ac:	bl	2d00 <closedir@plt>
   2c3b0:	b	2c39c <strspn@plt+0x29684>
   2c3b4:	bl	2838 <__stack_chk_fail@plt>
   2c3b8:	ldr	r0, [pc, #52]	; 2c3f4 <strspn@plt+0x296dc>
   2c3bc:	movw	r2, #1871	; 0x74f
   2c3c0:	ldr	r1, [pc, #48]	; 2c3f8 <strspn@plt+0x296e0>
   2c3c4:	ldr	r3, [pc, #48]	; 2c3fc <strspn@plt+0x296e4>
   2c3c8:	add	r0, pc, r0
   2c3cc:	add	r1, pc, r1
   2c3d0:	add	r3, pc, r3
   2c3d4:	bl	32874 <strspn@plt+0x2fb5c>
   2c3d8:	b	2c398 <strspn@plt+0x29680>
   2c3dc:	muleq	r2, ip, fp
   2c3e0:	andeq	r0, r0, r8, asr #4
   2c3e4:	andeq	r2, r1, r0, ror #3
   2c3e8:	andeq	r2, r1, ip, ror r0
   2c3ec:	ldrdeq	r1, [r1], -r8
   2c3f0:	andeq	r3, r1, ip, asr r4
   2c3f4:	andeq	r2, r1, r4, lsl r0
   2c3f8:	muleq	r1, r8, sp
   2c3fc:	andeq	r3, r1, ip, lsl r4
   2c400:	tst	r1, #64	; 0x40
   2c404:	push	{r3, r4, r5, r6, r7, lr}
   2c408:	mov	r5, r1
   2c40c:	mov	r7, r0
   2c410:	moveq	r4, #21
   2c414:	beq	2c424 <strspn@plt+0x2970c>
   2c418:	b	2c4a4 <strspn@plt+0x2978c>
   2c41c:	movw	r0, #50000	; 0xc350
   2c420:	bl	291c <usleep@plt>
   2c424:	mov	r0, r7
   2c428:	mov	r1, r5
   2c42c:	mov	r2, #0
   2c430:	bl	2958 <open64@plt>
   2c434:	subs	r6, r0, #0
   2c438:	bge	2c460 <strspn@plt+0x29748>
   2c43c:	bl	2a9c <__errno_location@plt>
   2c440:	ldr	r3, [r0]
   2c444:	cmp	r3, #5
   2c448:	bne	2c480 <strspn@plt+0x29768>
   2c44c:	subs	r4, r4, #1
   2c450:	bne	2c41c <strspn@plt+0x29704>
   2c454:	mvn	r6, #4
   2c458:	mov	r0, r6
   2c45c:	pop	{r3, r4, r5, r6, r7, pc}
   2c460:	bl	2ca0 <isatty@plt>
   2c464:	cmp	r0, #0
   2c468:	blt	2c48c <strspn@plt+0x29774>
   2c46c:	bne	2c458 <strspn@plt+0x29740>
   2c470:	mov	r0, r6
   2c474:	mvn	r6, #24
   2c478:	bl	2afb0 <strspn@plt+0x28298>
   2c47c:	b	2c458 <strspn@plt+0x29740>
   2c480:	rsb	r6, r3, #0
   2c484:	mov	r0, r6
   2c488:	pop	{r3, r4, r5, r6, r7, pc}
   2c48c:	mov	r0, r6
   2c490:	bl	2afb0 <strspn@plt+0x28298>
   2c494:	bl	2a9c <__errno_location@plt>
   2c498:	ldr	r6, [r0]
   2c49c:	rsb	r6, r6, #0
   2c4a0:	b	2c458 <strspn@plt+0x29740>
   2c4a4:	ldr	r0, [pc, #24]	; 2c4c4 <strspn@plt+0x297ac>
   2c4a8:	movw	r2, #2231	; 0x8b7
   2c4ac:	ldr	r1, [pc, #20]	; 2c4c8 <strspn@plt+0x297b0>
   2c4b0:	ldr	r3, [pc, #20]	; 2c4cc <strspn@plt+0x297b4>
   2c4b4:	add	r0, pc, r0
   2c4b8:	add	r1, pc, r1
   2c4bc:	add	r3, pc, r3
   2c4c0:	bl	32874 <strspn@plt+0x2fb5c>
   2c4c4:	andeq	r1, r1, r4, ror pc
   2c4c8:	andeq	r1, r1, ip, lsr #25
   2c4cc:	andeq	r1, r1, r0, lsl ip
   2c4d0:	push	{r4, lr}
   2c4d4:	subs	r4, r0, #0
   2c4d8:	beq	2c510 <strspn@plt+0x297f8>
   2c4dc:	ldm	r4, {r0, r3}
   2c4e0:	cmp	r0, r3
   2c4e4:	beq	2c500 <strspn@plt+0x297e8>
   2c4e8:	bl	2afb0 <strspn@plt+0x28298>
   2c4ec:	str	r0, [r4]
   2c4f0:	ldr	r0, [r4, #4]
   2c4f4:	bl	2afb0 <strspn@plt+0x28298>
   2c4f8:	str	r0, [r4, #4]
   2c4fc:	pop	{r4, pc}
   2c500:	bl	2afb0 <strspn@plt+0x28298>
   2c504:	str	r0, [r4, #4]
   2c508:	str	r0, [r4]
   2c50c:	pop	{r4, pc}
   2c510:	ldr	r0, [pc, #24]	; 2c530 <strspn@plt+0x29818>
   2c514:	movw	r2, #2549	; 0x9f5
   2c518:	ldr	r1, [pc, #20]	; 2c534 <strspn@plt+0x2981c>
   2c51c:	ldr	r3, [pc, #20]	; 2c538 <strspn@plt+0x29820>
   2c520:	add	r0, pc, r0
   2c524:	add	r1, pc, r1
   2c528:	add	r3, pc, r3
   2c52c:	bl	32874 <strspn@plt+0x2fb5c>
   2c530:			; <UNDEFINED> instruction: 0x000119b4
   2c534:	andeq	r1, r1, r0, asr #24
   2c538:			; <UNDEFINED> instruction: 0x000133b0
   2c53c:	push	{r3, r4, r5, lr}
   2c540:	ldr	r3, [pc, #84]	; 2c59c <strspn@plt+0x29884>
   2c544:	add	r3, pc, r3
   2c548:	ldrb	r3, [r3]
   2c54c:	cmp	r3, #0
   2c550:	popne	{r3, r4, r5, pc}
   2c554:	mov	r0, #25
   2c558:	bl	2b74 <getauxval@plt>
   2c55c:	cmp	r0, #0
   2c560:	ldrne	r5, [r0]
   2c564:	moveq	r5, r0
   2c568:	mov	r0, #0
   2c56c:	bl	2ec10 <strspn@plt+0x2bef8>
   2c570:	mov	r4, r0
   2c574:	mov	r0, #224	; 0xe0
   2c578:	bl	2a30 <syscall@plt>
   2c57c:	eor	r0, r0, r4
   2c580:	eor	r0, r0, r5
   2c584:	bl	2a6c <srand@plt>
   2c588:	ldr	r3, [pc, #16]	; 2c5a0 <strspn@plt+0x29888>
   2c58c:	mov	r2, #1
   2c590:	add	r3, pc, r3
   2c594:	strb	r2, [r3]
   2c598:	pop	{r3, r4, r5, pc}
   2c59c:	andeq	r8, r2, r4, lsr #25
   2c5a0:	andeq	r8, r2, r8, asr ip
   2c5a4:	ldr	r3, [pc, #368]	; 2c71c <strspn@plt+0x29a04>
   2c5a8:	cmp	r0, #0
   2c5ac:	push	{r4, r5, r6, fp, lr}
   2c5b0:	add	fp, sp, #16
   2c5b4:	ldr	r2, [pc, #356]	; 2c720 <strspn@plt+0x29a08>
   2c5b8:	sub	sp, sp, #28
   2c5bc:	add	r3, pc, r3
   2c5c0:	mov	r4, r1
   2c5c4:	mov	r1, #0
   2c5c8:	ldr	r5, [r3, r2]
   2c5cc:	str	r1, [fp, #-32]	; 0xffffffe0
   2c5d0:	ldr	r3, [r5]
   2c5d4:	str	r3, [fp, #-24]	; 0xffffffe8
   2c5d8:	blt	2c6e8 <strspn@plt+0x299d0>
   2c5dc:	bne	2c6a4 <strspn@plt+0x2998c>
   2c5e0:	ldr	r6, [pc, #316]	; 2c724 <strspn@plt+0x29a0c>
   2c5e4:	add	r6, pc, r6
   2c5e8:	mov	r0, r6
   2c5ec:	sub	r1, fp, #32
   2c5f0:	bl	34980 <strspn@plt+0x31c68>
   2c5f4:	cmp	r0, #0
   2c5f8:	blt	2c6cc <strspn@plt+0x299b4>
   2c5fc:	ldr	r6, [fp, #-32]	; 0xffffffe0
   2c600:	mov	r1, #41	; 0x29
   2c604:	mov	r0, r6
   2c608:	bl	2bbc <strrchr@plt>
   2c60c:	cmp	r0, #0
   2c610:	beq	2c6d8 <strspn@plt+0x299c0>
   2c614:	ldr	r1, [pc, #268]	; 2c728 <strspn@plt+0x29a10>
   2c618:	add	r0, r0, #1
   2c61c:	sub	r2, fp, #28
   2c620:	add	r1, pc, r1
   2c624:	bl	2bec <sscanf@plt>
   2c628:	cmp	r0, #1
   2c62c:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   2c630:	mvnne	r6, #4
   2c634:	bne	2c664 <strspn@plt+0x2994c>
   2c638:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2c63c:	mov	r1, #0
   2c640:	ubfx	r2, r3, #8, #12
   2c644:	cmp	r2, r1
   2c648:	beq	2c684 <strspn@plt+0x2996c>
   2c64c:	cmp	r4, #0
   2c650:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c654:	strne	r3, [r4]
   2c658:	moveq	r6, r4
   2c65c:	movne	r6, #0
   2c660:	strne	r1, [r4, #4]
   2c664:	bl	2778 <free@plt>
   2c668:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2c66c:	ldr	r3, [r5]
   2c670:	mov	r0, r6
   2c674:	cmp	r2, r3
   2c678:	bne	2c6e4 <strspn@plt+0x299cc>
   2c67c:	sub	sp, fp, #16
   2c680:	pop	{r4, r5, r6, fp, pc}
   2c684:	lsr	r0, r3, #12
   2c688:	uxtb	r2, r3
   2c68c:	bic	r0, r0, #255	; 0xff
   2c690:	orrs	r2, r0, r2
   2c694:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   2c698:	mvneq	r6, #1
   2c69c:	bne	2c64c <strspn@plt+0x29934>
   2c6a0:	b	2c664 <strspn@plt+0x2994c>
   2c6a4:	sub	sp, sp, #32
   2c6a8:	ldr	r3, [pc, #124]	; 2c72c <strspn@plt+0x29a14>
   2c6ac:	add	r6, sp, #8
   2c6b0:	mov	r1, #1
   2c6b4:	str	r0, [sp]
   2c6b8:	mov	r2, #24
   2c6bc:	mov	r0, r6
   2c6c0:	add	r3, pc, r3
   2c6c4:	bl	2aa8 <__sprintf_chk@plt>
   2c6c8:	b	2c5e8 <strspn@plt+0x298d0>
   2c6cc:	mov	r6, r0
   2c6d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c6d4:	b	2c664 <strspn@plt+0x2994c>
   2c6d8:	mov	r0, r6
   2c6dc:	mvn	r6, #4
   2c6e0:	b	2c664 <strspn@plt+0x2994c>
   2c6e4:	bl	2838 <__stack_chk_fail@plt>
   2c6e8:	ldr	r0, [pc, #64]	; 2c730 <strspn@plt+0x29a18>
   2c6ec:	movw	r2, #3177	; 0xc69
   2c6f0:	ldr	r1, [pc, #60]	; 2c734 <strspn@plt+0x29a1c>
   2c6f4:	ldr	r3, [pc, #60]	; 2c738 <strspn@plt+0x29a20>
   2c6f8:	add	r0, pc, r0
   2c6fc:	add	r1, pc, r1
   2c700:	add	r3, pc, r3
   2c704:	bl	32874 <strspn@plt+0x2fb5c>
   2c708:	mov	r4, r0
   2c70c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c710:	bl	2778 <free@plt>
   2c714:	mov	r0, r4
   2c718:	bl	2cb8 <_Unwind_Resume@plt>
   2c71c:			; <UNDEFINED> instruction: 0x000287b8
   2c720:	andeq	r0, r0, r8, asr #4
   2c724:	andeq	r1, r1, ip, lsl #26
   2c728:	andeq	r1, r1, r0, lsr pc
   2c72c:	andeq	r1, r1, r4, lsl ip
   2c730:	andeq	sp, r0, ip, lsr lr
   2c734:	andeq	r1, r1, r8, ror #20
   2c738:	andeq	r1, r1, r8, lsl sl
   2c73c:	ldr	r3, [pc, #176]	; 2c7f4 <strspn@plt+0x29adc>
   2c740:	ldr	r2, [pc, #176]	; 2c7f8 <strspn@plt+0x29ae0>
   2c744:	add	r3, pc, r3
   2c748:	push	{r4, r5, r6, lr}
   2c74c:	subs	r6, r0, #0
   2c750:	ldr	r5, [r3, r2]
   2c754:	sub	sp, sp, #136	; 0x88
   2c758:	mov	r4, r1
   2c75c:	ldr	r3, [r5]
   2c760:	str	r3, [sp, #132]	; 0x84
   2c764:	ble	2c7d4 <strspn@plt+0x29abc>
   2c768:	cmp	r1, #0
   2c76c:	addeq	r4, sp, #4
   2c770:	mov	r1, #0
   2c774:	mov	r2, #128	; 0x80
   2c778:	mov	r0, r4
   2c77c:	bl	2ad8 <memset@plt>
   2c780:	mov	r0, #1
   2c784:	mov	r1, r6
   2c788:	mov	r2, r4
   2c78c:	mov	r3, #4
   2c790:	bl	2a3c <waitid@plt>
   2c794:	cmp	r0, #0
   2c798:	bge	2c7c8 <strspn@plt+0x29ab0>
   2c79c:	bl	2a9c <__errno_location@plt>
   2c7a0:	ldr	r3, [r0]
   2c7a4:	cmp	r3, #4
   2c7a8:	beq	2c770 <strspn@plt+0x29a58>
   2c7ac:	rsb	r0, r3, #0
   2c7b0:	ldr	r2, [sp, #132]	; 0x84
   2c7b4:	ldr	r3, [r5]
   2c7b8:	cmp	r2, r3
   2c7bc:	bne	2c7d0 <strspn@plt+0x29ab8>
   2c7c0:	add	sp, sp, #136	; 0x88
   2c7c4:	pop	{r4, r5, r6, pc}
   2c7c8:	mov	r0, #0
   2c7cc:	b	2c7b0 <strspn@plt+0x29a98>
   2c7d0:	bl	2838 <__stack_chk_fail@plt>
   2c7d4:	ldr	r0, [pc, #32]	; 2c7fc <strspn@plt+0x29ae4>
   2c7d8:	movw	r2, #4128	; 0x1020
   2c7dc:	ldr	r1, [pc, #28]	; 2c800 <strspn@plt+0x29ae8>
   2c7e0:	ldr	r3, [pc, #28]	; 2c804 <strspn@plt+0x29aec>
   2c7e4:	add	r0, pc, r0
   2c7e8:	add	r1, pc, r1
   2c7ec:	add	r3, pc, r3
   2c7f0:	bl	32874 <strspn@plt+0x2fb5c>
   2c7f4:	andeq	r8, r2, r0, lsr r6
   2c7f8:	andeq	r0, r0, r8, asr #4
   2c7fc:	andeq	r1, r1, r0, lsl #29
   2c800:	andeq	r1, r1, ip, ror r9
   2c804:	andeq	r1, r1, ip, asr #18
   2c808:	push	{r3, r4, r5, lr}
   2c80c:	subs	r5, r0, #0
   2c810:	beq	2c890 <strspn@plt+0x29b78>
   2c814:	ldrb	r3, [r5]
   2c818:	cmp	r3, #0
   2c81c:	beq	2c874 <strspn@plt+0x29b5c>
   2c820:	add	r4, r5, #1
   2c824:	mov	r2, #1
   2c828:	b	2c84c <strspn@plt+0x29b34>
   2c82c:	bl	2a9f8 <strspn@plt+0x27ce0>
   2c830:	mov	r2, #0
   2c834:	cmp	r0, #0
   2c838:	popeq	{r3, r4, r5, pc}
   2c83c:	mov	r1, r4
   2c840:	ldrb	r3, [r4], #1
   2c844:	cmp	r3, #0
   2c848:	beq	2c86c <strspn@plt+0x29b54>
   2c84c:	cmp	r3, #46	; 0x2e
   2c850:	mov	r0, r3
   2c854:	bne	2c82c <strspn@plt+0x29b14>
   2c858:	cmp	r2, #0
   2c85c:	mov	r2, #1
   2c860:	beq	2c83c <strspn@plt+0x29b24>
   2c864:	mov	r0, #0
   2c868:	pop	{r3, r4, r5, pc}
   2c86c:	cmp	r2, #0
   2c870:	beq	2c87c <strspn@plt+0x29b64>
   2c874:	mov	r0, r3
   2c878:	pop	{r3, r4, r5, pc}
   2c87c:	rsb	r1, r5, r1
   2c880:	cmp	r1, #64	; 0x40
   2c884:	movgt	r0, #0
   2c888:	movle	r0, #1
   2c88c:	pop	{r3, r4, r5, pc}
   2c890:	mov	r0, r5
   2c894:	pop	{r3, r4, r5, pc}
   2c898:	push	{r4, lr}
   2c89c:	mov	r4, r0
   2c8a0:	bl	2c808 <strspn@plt+0x29af0>
   2c8a4:	cmp	r0, #0
   2c8a8:	popeq	{r4, pc}
   2c8ac:	mov	r0, r4
   2c8b0:	bl	2a54 <strlen@plt>
   2c8b4:	cmp	r0, #64	; 0x40
   2c8b8:	movhi	r0, #0
   2c8bc:	movls	r0, #1
   2c8c0:	pop	{r4, pc}
   2c8c4:	ldr	ip, [pc, #144]	; 2c95c <strspn@plt+0x29c44>
   2c8c8:	push	{r4, r5, r6, lr}
   2c8cc:	add	ip, pc, ip
   2c8d0:	ldr	r6, [pc, #136]	; 2c960 <strspn@plt+0x29c48>
   2c8d4:	mvn	r4, #0
   2c8d8:	mvn	r5, #0
   2c8dc:	cmp	r3, r5
   2c8e0:	cmpeq	r2, r4
   2c8e4:	sub	sp, sp, #24
   2c8e8:	mov	lr, #0
   2c8ec:	ldr	r4, [ip, r6]
   2c8f0:	moveq	r2, lr
   2c8f4:	stmib	sp, {r0, lr}
   2c8f8:	strh	r1, [sp, #8]
   2c8fc:	ldr	r0, [r4]
   2c900:	str	r0, [sp, #20]
   2c904:	beq	2c914 <strspn@plt+0x29bfc>
   2c908:	add	r0, sp, #12
   2c90c:	bl	2ec9c <strspn@plt+0x2bf84>
   2c910:	mov	r2, r0
   2c914:	add	r0, sp, #4
   2c918:	mov	r1, #1
   2c91c:	mov	r3, #0
   2c920:	bl	297c <ppoll@plt>
   2c924:	cmp	r0, #0
   2c928:	blt	2c948 <strspn@plt+0x29c30>
   2c92c:	ldrshne	r0, [sp, #10]
   2c930:	ldr	r2, [sp, #20]
   2c934:	ldr	r3, [r4]
   2c938:	cmp	r2, r3
   2c93c:	bne	2c958 <strspn@plt+0x29c40>
   2c940:	add	sp, sp, #24
   2c944:	pop	{r4, r5, r6, pc}
   2c948:	bl	2a9c <__errno_location@plt>
   2c94c:	ldr	r0, [r0]
   2c950:	rsb	r0, r0, #0
   2c954:	b	2c930 <strspn@plt+0x29c18>
   2c958:	bl	2838 <__stack_chk_fail@plt>
   2c95c:	andeq	r8, r2, r8, lsr #9
   2c960:	andeq	r0, r0, r8, asr #4
   2c964:	push	{r4, r5, r6, r7, r8, lr}
   2c968:	subs	r7, r0, #0
   2c96c:	mov	r5, r1
   2c970:	mov	r4, r2
   2c974:	mov	r8, r3
   2c978:	blt	2ca3c <strspn@plt+0x29d24>
   2c97c:	cmp	r1, #0
   2c980:	beq	2ca1c <strspn@plt+0x29d04>
   2c984:	cmp	r2, #0
   2c988:	movne	r6, #0
   2c98c:	bne	2c9ac <strspn@plt+0x29c94>
   2c990:	b	2ca14 <strspn@plt+0x29cfc>
   2c994:	beq	2c9ec <strspn@plt+0x29cd4>
   2c998:	add	r5, r5, r0
   2c99c:	rsb	r4, r0, r4
   2c9a0:	add	r6, r6, r0
   2c9a4:	cmp	r4, #0
   2c9a8:	beq	2c9ec <strspn@plt+0x29cd4>
   2c9ac:	mov	r0, r7
   2c9b0:	mov	r1, r5
   2c9b4:	mov	r2, r4
   2c9b8:	bl	273c <read@plt>
   2c9bc:	cmp	r0, #0
   2c9c0:	bge	2c994 <strspn@plt+0x29c7c>
   2c9c4:	bl	2a9c <__errno_location@plt>
   2c9c8:	ldr	r0, [r0]
   2c9cc:	cmp	r0, #4
   2c9d0:	beq	2c9a4 <strspn@plt+0x29c8c>
   2c9d4:	cmp	r0, #11
   2c9d8:	bne	2c9e4 <strspn@plt+0x29ccc>
   2c9dc:	cmp	r8, #0
   2c9e0:	bne	2c9fc <strspn@plt+0x29ce4>
   2c9e4:	cmp	r6, #0
   2c9e8:	beq	2c9f4 <strspn@plt+0x29cdc>
   2c9ec:	mov	r0, r6
   2c9f0:	pop	{r4, r5, r6, r7, r8, pc}
   2c9f4:	rsb	r0, r0, #0
   2c9f8:	pop	{r4, r5, r6, r7, r8, pc}
   2c9fc:	mov	r0, r7
   2ca00:	mov	r1, #1
   2ca04:	mvn	r2, #0
   2ca08:	mvn	r3, #0
   2ca0c:	bl	2c8c4 <strspn@plt+0x29bac>
   2ca10:	b	2c9a4 <strspn@plt+0x29c8c>
   2ca14:	mov	r0, r2
   2ca18:	pop	{r4, r5, r6, r7, r8, pc}
   2ca1c:	ldr	r0, [pc, #56]	; 2ca5c <strspn@plt+0x29d44>
   2ca20:	movw	r2, #2567	; 0xa07
   2ca24:	ldr	r1, [pc, #52]	; 2ca60 <strspn@plt+0x29d48>
   2ca28:	ldr	r3, [pc, #52]	; 2ca64 <strspn@plt+0x29d4c>
   2ca2c:	add	r0, pc, r0
   2ca30:	add	r1, pc, r1
   2ca34:	add	r3, pc, r3
   2ca38:	bl	32874 <strspn@plt+0x2fb5c>
   2ca3c:	ldr	r0, [pc, #36]	; 2ca68 <strspn@plt+0x29d50>
   2ca40:	movw	r2, #2566	; 0xa06
   2ca44:	ldr	r1, [pc, #32]	; 2ca6c <strspn@plt+0x29d54>
   2ca48:	ldr	r3, [pc, #32]	; 2ca70 <strspn@plt+0x29d58>
   2ca4c:	add	r0, pc, r0
   2ca50:	add	r1, pc, r1
   2ca54:	add	r3, pc, r3
   2ca58:	bl	32874 <strspn@plt+0x2fb5c>
   2ca5c:	andeq	r1, r1, r8, ror #26
   2ca60:	andeq	r1, r1, r4, lsr r7
   2ca64:	andeq	r2, r1, ip, lsl #30
   2ca68:	andeq	r0, r1, r8, asr r2
   2ca6c:	andeq	r1, r1, r4, lsl r7
   2ca70:	andeq	r2, r1, ip, ror #29
   2ca74:	push	{r3, r4, r5, r6, r7, lr}
   2ca78:	mov	r6, r0
   2ca7c:	ldr	r5, [pc, #236]	; 2cb70 <strspn@plt+0x29e58>
   2ca80:	mov	r4, r1
   2ca84:	add	r5, pc, r5
   2ca88:	ldr	r3, [r5]
   2ca8c:	cmp	r3, #0
   2ca90:	beq	2cae0 <strspn@plt+0x29dc8>
   2ca94:	mov	r0, #384	; 0x180
   2ca98:	mov	r1, r6
   2ca9c:	mov	r2, r4
   2caa0:	mov	r3, #1
   2caa4:	bl	2a30 <syscall@plt>
   2caa8:	cmp	r4, r0
   2caac:	beq	2cb48 <strspn@plt+0x29e30>
   2cab0:	cmp	r0, #0
   2cab4:	bge	2cb60 <strspn@plt+0x29e48>
   2cab8:	bl	2a9c <__errno_location@plt>
   2cabc:	ldr	r0, [r0]
   2cac0:	cmp	r0, #38	; 0x26
   2cac4:	moveq	r3, #0
   2cac8:	streq	r3, [r5]
   2cacc:	beq	2cae0 <strspn@plt+0x29dc8>
   2cad0:	cmp	r0, #11
   2cad4:	bne	2cb40 <strspn@plt+0x29e28>
   2cad8:	mov	r3, #1
   2cadc:	str	r3, [r5]
   2cae0:	ldr	r0, [pc, #140]	; 2cb74 <strspn@plt+0x29e5c>
   2cae4:	mov	r1, #256	; 0x100
   2cae8:	movt	r1, #8
   2caec:	add	r0, pc, r0
   2caf0:	bl	2958 <open64@plt>
   2caf4:	subs	r7, r0, #0
   2caf8:	blt	2cb30 <strspn@plt+0x29e18>
   2cafc:	mov	r1, r6
   2cb00:	mov	r2, r4
   2cb04:	mov	r3, #1
   2cb08:	bl	2c964 <strspn@plt+0x29c4c>
   2cb0c:	mov	r5, r0
   2cb10:	mov	r0, r7
   2cb14:	bl	2afb0 <strspn@plt+0x28298>
   2cb18:	cmp	r5, #0
   2cb1c:	blt	2cb58 <strspn@plt+0x29e40>
   2cb20:	cmp	r5, r4
   2cb24:	bne	2cb60 <strspn@plt+0x29e48>
   2cb28:	mov	r0, #0
   2cb2c:	pop	{r3, r4, r5, r6, r7, pc}
   2cb30:	bl	2a9c <__errno_location@plt>
   2cb34:	ldr	r0, [r0]
   2cb38:	cmp	r0, #2
   2cb3c:	beq	2cb68 <strspn@plt+0x29e50>
   2cb40:	rsb	r0, r0, #0
   2cb44:	pop	{r3, r4, r5, r6, r7, pc}
   2cb48:	mov	r3, #1
   2cb4c:	mov	r0, #0
   2cb50:	str	r3, [r5]
   2cb54:	pop	{r3, r4, r5, r6, r7, pc}
   2cb58:	mov	r0, r5
   2cb5c:	pop	{r3, r4, r5, r6, r7, pc}
   2cb60:	mvn	r0, #4
   2cb64:	pop	{r3, r4, r5, r6, r7, pc}
   2cb68:	mvn	r0, #37	; 0x25
   2cb6c:	pop	{r3, r4, r5, r6, r7, pc}
   2cb70:	andeq	r8, r2, r4, lsl #12
   2cb74:	andeq	r1, r1, ip, lsr #25
   2cb78:	push	{r3, r4, r5, lr}
   2cb7c:	mov	r4, r0
   2cb80:	mov	r5, r1
   2cb84:	bl	2ca74 <strspn@plt+0x29d5c>
   2cb88:	cmp	r0, #0
   2cb8c:	popge	{r3, r4, r5, pc}
   2cb90:	add	r5, r4, r5
   2cb94:	bl	2c53c <strspn@plt+0x29824>
   2cb98:	cmp	r4, r5
   2cb9c:	popcs	{r3, r4, r5, pc}
   2cba0:	bl	2b50 <rand@plt>
   2cba4:	strb	r0, [r4], #1
   2cba8:	cmp	r4, r5
   2cbac:	bne	2cba0 <strspn@plt+0x29e88>
   2cbb0:	pop	{r3, r4, r5, pc}
   2cbb4:	push	{r0, r1, r2, r3}
   2cbb8:	ldr	r3, [pc, #272]	; 2ccd0 <strspn@plt+0x29fb8>
   2cbbc:	ldr	r2, [pc, #272]	; 2ccd4 <strspn@plt+0x29fbc>
   2cbc0:	add	r3, pc, r3
   2cbc4:	push	{r4, r5, r6, r7, r8, lr}
   2cbc8:	sub	sp, sp, #8
   2cbcc:	ldr	r6, [r3, r2]
   2cbd0:	add	r7, sp, #36	; 0x24
   2cbd4:	ldr	r5, [sp, #32]
   2cbd8:	str	r7, [sp]
   2cbdc:	ldr	r3, [r6]
   2cbe0:	cmp	r5, #0
   2cbe4:	str	r3, [sp, #4]
   2cbe8:	beq	2ccb0 <strspn@plt+0x29f98>
   2cbec:	mov	r0, r5
   2cbf0:	add	r8, sp, #40	; 0x28
   2cbf4:	bl	2a54 <strlen@plt>
   2cbf8:	str	r8, [sp]
   2cbfc:	mov	r4, r0
   2cc00:	ldr	r0, [sp, #36]	; 0x24
   2cc04:	cmp	r0, #0
   2cc08:	bne	2cc2c <strspn@plt+0x29f14>
   2cc0c:	b	2cc60 <strspn@plt+0x29f48>
   2cc10:	ldr	r3, [sp]
   2cc14:	add	r4, r4, r0
   2cc18:	add	r2, r3, #4
   2cc1c:	str	r2, [sp]
   2cc20:	ldr	r0, [r3]
   2cc24:	cmp	r0, #0
   2cc28:	beq	2cc60 <strspn@plt+0x29f48>
   2cc2c:	bl	2a54 <strlen@plt>
   2cc30:	mvn	r3, r4
   2cc34:	cmp	r0, r3
   2cc38:	bls	2cc10 <strspn@plt+0x29ef8>
   2cc3c:	mov	r0, #0
   2cc40:	ldr	r2, [sp, #4]
   2cc44:	ldr	r3, [r6]
   2cc48:	cmp	r2, r3
   2cc4c:	bne	2cccc <strspn@plt+0x29fb4>
   2cc50:	add	sp, sp, #8
   2cc54:	pop	{r4, r5, r6, r7, r8, lr}
   2cc58:	add	sp, sp, #16
   2cc5c:	bx	lr
   2cc60:	adds	r0, r4, #1
   2cc64:	bl	2994 <malloc@plt>
   2cc68:	subs	r4, r0, #0
   2cc6c:	beq	2cc3c <strspn@plt+0x29f24>
   2cc70:	mov	r1, r5
   2cc74:	mov	r0, r4
   2cc78:	bl	282c <stpcpy@plt>
   2cc7c:	ldr	r1, [sp, #36]	; 0x24
   2cc80:	str	r8, [sp]
   2cc84:	cmp	r1, #0
   2cc88:	addne	r7, r7, #8
   2cc8c:	beq	2cca8 <strspn@plt+0x29f90>
   2cc90:	bl	282c <stpcpy@plt>
   2cc94:	str	r7, [sp]
   2cc98:	add	r7, r7, #4
   2cc9c:	ldr	r1, [r7, #-8]
   2cca0:	cmp	r1, #0
   2cca4:	bne	2cc90 <strspn@plt+0x29f78>
   2cca8:	mov	r0, r4
   2ccac:	b	2cc40 <strspn@plt+0x29f28>
   2ccb0:	mov	r0, #1
   2ccb4:	bl	2994 <malloc@plt>
   2ccb8:	subs	r3, r0, #0
   2ccbc:	strbne	r5, [r3]
   2ccc0:	movne	r0, r3
   2ccc4:	bne	2cc40 <strspn@plt+0x29f28>
   2ccc8:	b	2cc3c <strspn@plt+0x29f24>
   2cccc:	bl	2838 <__stack_chk_fail@plt>
   2ccd0:			; <UNDEFINED> instruction: 0x000281b4
   2ccd4:	andeq	r0, r0, r8, asr #4
   2ccd8:	ldr	r3, [pc, #200]	; 2cda8 <strspn@plt+0x2a090>
   2ccdc:	ldr	r2, [pc, #200]	; 2cdac <strspn@plt+0x2a094>
   2cce0:	add	r3, pc, r3
   2cce4:	push	{r4, r5, r6, r7, lr}
   2cce8:	subs	r6, r0, #0
   2ccec:	ldr	r7, [r3, r2]
   2ccf0:	sub	sp, sp, #12
   2ccf4:	ldr	r5, [pc, #180]	; 2cdb0 <strspn@plt+0x2a098>
   2ccf8:	mov	r4, #0
   2ccfc:	str	r4, [sp]
   2cd00:	ldr	r3, [r7]
   2cd04:	add	r5, pc, r5
   2cd08:	sub	r5, r5, #4
   2cd0c:	str	r3, [sp, #4]
   2cd10:	beq	2cd84 <strspn@plt+0x2a06c>
   2cd14:	ldr	r0, [r5, #4]!
   2cd18:	cmp	r0, #0
   2cd1c:	beq	2cd30 <strspn@plt+0x2a018>
   2cd20:	mov	r1, r6
   2cd24:	bl	26dc <strcmp@plt>
   2cd28:	cmp	r0, #0
   2cd2c:	beq	2cd74 <strspn@plt+0x2a05c>
   2cd30:	add	r4, r4, #1
   2cd34:	cmp	r4, #8
   2cd38:	bne	2cd14 <strspn@plt+0x29ffc>
   2cd3c:	mov	r0, r6
   2cd40:	mov	r1, sp
   2cd44:	bl	2b218 <strspn@plt+0x28500>
   2cd48:	cmp	r0, #0
   2cd4c:	blt	2cd7c <strspn@plt+0x2a064>
   2cd50:	ldr	r0, [sp]
   2cd54:	cmp	r0, #7
   2cd58:	mvnhi	r0, #0
   2cd5c:	ldr	r2, [sp, #4]
   2cd60:	ldr	r3, [r7]
   2cd64:	cmp	r2, r3
   2cd68:	bne	2cda4 <strspn@plt+0x2a08c>
   2cd6c:	add	sp, sp, #12
   2cd70:	pop	{r4, r5, r6, r7, pc}
   2cd74:	mov	r0, r4
   2cd78:	b	2cd5c <strspn@plt+0x2a044>
   2cd7c:	mvn	r0, #0
   2cd80:	b	2cd5c <strspn@plt+0x2a044>
   2cd84:	ldr	r0, [pc, #40]	; 2cdb4 <strspn@plt+0x2a09c>
   2cd88:	movw	r2, #5501	; 0x157d
   2cd8c:	ldr	r1, [pc, #36]	; 2cdb8 <strspn@plt+0x2a0a0>
   2cd90:	ldr	r3, [pc, #36]	; 2cdbc <strspn@plt+0x2a0a4>
   2cd94:	add	r0, pc, r0
   2cd98:	add	r1, pc, r1
   2cd9c:	add	r3, pc, r3
   2cda0:	bl	32874 <strspn@plt+0x2fb5c>
   2cda4:	bl	2838 <__stack_chk_fail@plt>
   2cda8:	muleq	r2, r4, r0
   2cdac:	andeq	r0, r0, r8, asr #4
   2cdb0:	andeq	r7, r2, ip, ror #4
   2cdb4:	andeq	lr, r0, ip, lsr #27
   2cdb8:	andeq	r1, r1, ip, asr #7
   2cdbc:	andeq	r2, r1, ip, ror #20
   2cdc0:	push	{r4, r5, r6, lr}
   2cdc4:	subs	r6, r0, #0
   2cdc8:	mov	r4, r1
   2cdcc:	beq	2cdf4 <strspn@plt+0x2a0dc>
   2cdd0:	mov	r0, r1
   2cdd4:	bl	2994 <malloc@plt>
   2cdd8:	subs	r5, r0, #0
   2cddc:	beq	2cdec <strspn@plt+0x2a0d4>
   2cde0:	mov	r1, r6
   2cde4:	mov	r2, r4
   2cde8:	bl	27c0 <memcpy@plt>
   2cdec:	mov	r0, r5
   2cdf0:	pop	{r4, r5, r6, pc}
   2cdf4:	ldr	r0, [pc, #24]	; 2ce14 <strspn@plt+0x2a0fc>
   2cdf8:	movw	r2, #5690	; 0x163a
   2cdfc:	ldr	r1, [pc, #20]	; 2ce18 <strspn@plt+0x2a100>
   2ce00:	ldr	r3, [pc, #20]	; 2ce1c <strspn@plt+0x2a104>
   2ce04:	add	r0, pc, r0
   2ce08:	add	r1, pc, r1
   2ce0c:	add	r3, pc, r3
   2ce10:	bl	32874 <strspn@plt+0x2fb5c>
   2ce14:	ldrdeq	r1, [r1], -r0
   2ce18:	andeq	r1, r1, ip, asr r3
   2ce1c:	andeq	r2, r1, r4, lsl #21
   2ce20:	ldr	ip, [pc, #228]	; 2cf0c <strspn@plt+0x2a1f4>
   2ce24:	mov	r2, #7
   2ce28:	push	{r4, r5, r6, r7, r8, lr}
   2ce2c:	add	ip, pc, ip
   2ce30:	ldr	lr, [pc, #216]	; 2cf10 <strspn@plt+0x2a1f8>
   2ce34:	sub	sp, sp, #24
   2ce38:	add	r4, sp, #12
   2ce3c:	mov	r6, r1
   2ce40:	mov	r1, #1
   2ce44:	mov	r7, r0
   2ce48:	ldr	r5, [ip, lr]
   2ce4c:	mov	ip, #4
   2ce50:	add	lr, sp, #16
   2ce54:	str	ip, [sp, #16]
   2ce58:	str	lr, [sp]
   2ce5c:	mov	r3, r4
   2ce60:	ldr	ip, [r5]
   2ce64:	str	ip, [sp, #20]
   2ce68:	bl	2904 <getsockopt@plt>
   2ce6c:	cmp	r0, #0
   2ce70:	blt	2ce80 <strspn@plt+0x2a168>
   2ce74:	ldr	r3, [sp, #16]
   2ce78:	cmp	r3, #4
   2ce7c:	beq	2cec4 <strspn@plt+0x2a1ac>
   2ce80:	mov	r8, #4
   2ce84:	mov	r0, r7
   2ce88:	str	r8, [sp]
   2ce8c:	mov	r1, #1
   2ce90:	mov	r2, #32
   2ce94:	mov	r3, r4
   2ce98:	str	r6, [sp, #12]
   2ce9c:	bl	2700 <setsockopt@plt>
   2cea0:	cmp	r0, #0
   2cea4:	blt	2ced8 <strspn@plt+0x2a1c0>
   2cea8:	mov	r0, #1
   2ceac:	ldr	r2, [sp, #20]
   2ceb0:	ldr	r3, [r5]
   2ceb4:	cmp	r2, r3
   2ceb8:	bne	2cf08 <strspn@plt+0x2a1f0>
   2cebc:	add	sp, sp, #24
   2cec0:	pop	{r4, r5, r6, r7, r8, pc}
   2cec4:	ldr	r3, [sp, #12]
   2cec8:	cmp	r3, r6, lsl #1
   2cecc:	movcs	r0, #0
   2ced0:	bcc	2ce80 <strspn@plt+0x2a168>
   2ced4:	b	2ceac <strspn@plt+0x2a194>
   2ced8:	str	r8, [sp]
   2cedc:	mov	r0, r7
   2cee0:	mov	r3, r4
   2cee4:	mov	r1, #1
   2cee8:	mov	r2, #7
   2ceec:	bl	2700 <setsockopt@plt>
   2cef0:	cmp	r0, #0
   2cef4:	bge	2cea8 <strspn@plt+0x2a190>
   2cef8:	bl	2a9c <__errno_location@plt>
   2cefc:	ldr	r0, [r0]
   2cf00:	rsb	r0, r0, #0
   2cf04:	b	2ceac <strspn@plt+0x2a194>
   2cf08:	bl	2838 <__stack_chk_fail@plt>
   2cf0c:	andeq	r7, r2, r8, asr #30
   2cf10:	andeq	r0, r0, r8, asr #4
   2cf14:	ldr	ip, [pc, #228]	; 2d000 <strspn@plt+0x2a2e8>
   2cf18:	mov	r2, #8
   2cf1c:	push	{r4, r5, r6, r7, r8, lr}
   2cf20:	add	ip, pc, ip
   2cf24:	ldr	lr, [pc, #216]	; 2d004 <strspn@plt+0x2a2ec>
   2cf28:	sub	sp, sp, #24
   2cf2c:	add	r4, sp, #12
   2cf30:	mov	r6, r1
   2cf34:	mov	r1, #1
   2cf38:	mov	r7, r0
   2cf3c:	ldr	r5, [ip, lr]
   2cf40:	mov	ip, #4
   2cf44:	add	lr, sp, #16
   2cf48:	str	ip, [sp, #16]
   2cf4c:	str	lr, [sp]
   2cf50:	mov	r3, r4
   2cf54:	ldr	ip, [r5]
   2cf58:	str	ip, [sp, #20]
   2cf5c:	bl	2904 <getsockopt@plt>
   2cf60:	cmp	r0, #0
   2cf64:	blt	2cf74 <strspn@plt+0x2a25c>
   2cf68:	ldr	r3, [sp, #16]
   2cf6c:	cmp	r3, #4
   2cf70:	beq	2cfb8 <strspn@plt+0x2a2a0>
   2cf74:	mov	r8, #4
   2cf78:	mov	r0, r7
   2cf7c:	str	r8, [sp]
   2cf80:	mov	r1, #1
   2cf84:	mov	r2, #33	; 0x21
   2cf88:	mov	r3, r4
   2cf8c:	str	r6, [sp, #12]
   2cf90:	bl	2700 <setsockopt@plt>
   2cf94:	cmp	r0, #0
   2cf98:	blt	2cfcc <strspn@plt+0x2a2b4>
   2cf9c:	mov	r0, #1
   2cfa0:	ldr	r2, [sp, #20]
   2cfa4:	ldr	r3, [r5]
   2cfa8:	cmp	r2, r3
   2cfac:	bne	2cffc <strspn@plt+0x2a2e4>
   2cfb0:	add	sp, sp, #24
   2cfb4:	pop	{r4, r5, r6, r7, r8, pc}
   2cfb8:	ldr	r3, [sp, #12]
   2cfbc:	cmp	r3, r6, lsl #1
   2cfc0:	movcs	r0, #0
   2cfc4:	bcc	2cf74 <strspn@plt+0x2a25c>
   2cfc8:	b	2cfa0 <strspn@plt+0x2a288>
   2cfcc:	str	r8, [sp]
   2cfd0:	mov	r0, r7
   2cfd4:	mov	r3, r4
   2cfd8:	mov	r1, #1
   2cfdc:	mov	r2, #8
   2cfe0:	bl	2700 <setsockopt@plt>
   2cfe4:	cmp	r0, #0
   2cfe8:	bge	2cf9c <strspn@plt+0x2a284>
   2cfec:	bl	2a9c <__errno_location@plt>
   2cff0:	ldr	r0, [r0]
   2cff4:	rsb	r0, r0, #0
   2cff8:	b	2cfa0 <strspn@plt+0x2a288>
   2cffc:	bl	2838 <__stack_chk_fail@plt>
   2d000:	andeq	r7, r2, r4, asr lr
   2d004:	andeq	r0, r0, r8, asr #4
   2d008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d00c:	add	fp, sp, #32
   2d010:	ldr	r3, [pc, #572]	; 2d254 <strspn@plt+0x2a53c>
   2d014:	sub	sp, sp, #2080	; 0x820
   2d018:	sub	sp, sp, #4
   2d01c:	ldr	ip, [pc, #564]	; 2d258 <strspn@plt+0x2a540>
   2d020:	add	r3, pc, r3
   2d024:	str	r2, [fp, #-2104]	; 0xfffff7c8
   2d028:	cmp	r0, #0
   2d02c:	ldr	ip, [r3, ip]
   2d030:	mov	r9, r1
   2d034:	ldr	r3, [ip]
   2d038:	str	ip, [fp, #-2108]	; 0xfffff7c4
   2d03c:	str	r3, [fp, #-40]	; 0xffffffd8
   2d040:	blt	2d1e4 <strspn@plt+0x2a4cc>
   2d044:	cmp	r1, #0
   2d048:	beq	2d204 <strspn@plt+0x2a4ec>
   2d04c:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   2d050:	cmp	r1, #0
   2d054:	beq	2d224 <strspn@plt+0x2a50c>
   2d058:	ldr	r4, [pc, #508]	; 2d25c <strspn@plt+0x2a544>
   2d05c:	cmp	r0, #0
   2d060:	add	r4, pc, r4
   2d064:	bne	2d164 <strspn@plt+0x2a44c>
   2d068:	ldr	r1, [pc, #496]	; 2d260 <strspn@plt+0x2a548>
   2d06c:	mov	r0, r4
   2d070:	add	r1, pc, r1
   2d074:	bl	2c40 <fopen64@plt>
   2d078:	subs	r5, r0, #0
   2d07c:	beq	2d1c0 <strspn@plt+0x2a4a8>
   2d080:	mov	r0, r9
   2d084:	sub	r7, fp, #2080	; 0x820
   2d088:	bl	2a54 <strlen@plt>
   2d08c:	sub	r7, r7, #4
   2d090:	sub	r2, fp, #36	; 0x24
   2d094:	movw	r6, #2047	; 0x7ff
   2d098:	add	r2, r2, r0
   2d09c:	str	r0, [fp, #-2096]	; 0xfffff7d0
   2d0a0:	str	r2, [fp, #-2100]	; 0xfffff7cc
   2d0a4:	mov	r4, #0
   2d0a8:	b	2d0c0 <strspn@plt+0x2a3a8>
   2d0ac:	sub	sl, r7, #4
   2d0b0:	strb	r0, [sl, r4]
   2d0b4:	add	r4, r4, #1
   2d0b8:	cmp	r4, r6
   2d0bc:	beq	2d15c <strspn@plt+0x2a444>
   2d0c0:	mov	r0, r5
   2d0c4:	bl	2814 <_IO_getc@plt>
   2d0c8:	cmn	r0, #1
   2d0cc:	beq	2d1b0 <strspn@plt+0x2a498>
   2d0d0:	cmp	r0, #0
   2d0d4:	bne	2d0ac <strspn@plt+0x2a394>
   2d0d8:	sub	sl, fp, #2080	; 0x820
   2d0dc:	mov	r8, r0
   2d0e0:	sub	sl, sl, #8
   2d0e4:	sub	r3, fp, #36	; 0x24
   2d0e8:	mov	r0, sl
   2d0ec:	add	r4, r3, r4
   2d0f0:	mov	r1, r9
   2d0f4:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   2d0f8:	mov	r3, #0
   2d0fc:	strb	r3, [r4, #-2052]	; 0xfffff7fc
   2d100:	bl	2820 <memcmp@plt>
   2d104:	cmp	r0, #0
   2d108:	bne	2d11c <strspn@plt+0x2a404>
   2d10c:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
   2d110:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
   2d114:	cmp	r2, #61	; 0x3d
   2d118:	beq	2d18c <strspn@plt+0x2a474>
   2d11c:	cmp	r8, #0
   2d120:	beq	2d0a4 <strspn@plt+0x2a38c>
   2d124:	mov	r4, #0
   2d128:	mov	r0, r4
   2d12c:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
   2d130:	str	r0, [r3]
   2d134:	mov	r0, r5
   2d138:	bl	2b68 <fclose@plt>
   2d13c:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   2d140:	mov	r0, r4
   2d144:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d148:	ldr	r3, [r1]
   2d14c:	cmp	r2, r3
   2d150:	bne	2d24c <strspn@plt+0x2a534>
   2d154:	sub	sp, fp, #32
   2d158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d15c:	mov	r8, #0
   2d160:	b	2d0e4 <strspn@plt+0x2a3cc>
   2d164:	sub	sp, sp, #40	; 0x28
   2d168:	ldr	r3, [pc, #244]	; 2d264 <strspn@plt+0x2a54c>
   2d16c:	add	r4, sp, #8
   2d170:	mov	r1, #1
   2d174:	str	r0, [sp]
   2d178:	mov	r2, #27
   2d17c:	mov	r0, r4
   2d180:	add	r3, pc, r3
   2d184:	bl	2aa8 <__sprintf_chk@plt>
   2d188:	b	2d068 <strspn@plt+0x2a350>
   2d18c:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   2d190:	add	r0, r2, #1
   2d194:	add	r0, sl, r0
   2d198:	bl	2ac0 <__strdup@plt>
   2d19c:	cmp	r0, #0
   2d1a0:	mvneq	r4, #11
   2d1a4:	beq	2d134 <strspn@plt+0x2a41c>
   2d1a8:	mov	r4, #1
   2d1ac:	b	2d12c <strspn@plt+0x2a414>
   2d1b0:	sub	sl, fp, #2080	; 0x820
   2d1b4:	mov	r8, #1
   2d1b8:	sub	sl, sl, #8
   2d1bc:	b	2d0e4 <strspn@plt+0x2a3cc>
   2d1c0:	bl	2a9c <__errno_location@plt>
   2d1c4:	ldr	r4, [r0]
   2d1c8:	rsb	r4, r4, #0
   2d1cc:	b	2d13c <strspn@plt+0x2a424>
   2d1d0:	mov	r4, r0
   2d1d4:	mov	r0, r5
   2d1d8:	bl	2b68 <fclose@plt>
   2d1dc:	mov	r0, r4
   2d1e0:	bl	2cb8 <_Unwind_Resume@plt>
   2d1e4:	ldr	r0, [pc, #124]	; 2d268 <strspn@plt+0x2a550>
   2d1e8:	movw	r2, #5869	; 0x16ed
   2d1ec:	ldr	r1, [pc, #120]	; 2d26c <strspn@plt+0x2a554>
   2d1f0:	ldr	r3, [pc, #120]	; 2d270 <strspn@plt+0x2a558>
   2d1f4:	add	r0, pc, r0
   2d1f8:	add	r1, pc, r1
   2d1fc:	add	r3, pc, r3
   2d200:	bl	32874 <strspn@plt+0x2fb5c>
   2d204:	ldr	r0, [pc, #104]	; 2d274 <strspn@plt+0x2a55c>
   2d208:	movw	r2, #5870	; 0x16ee
   2d20c:	ldr	r1, [pc, #100]	; 2d278 <strspn@plt+0x2a560>
   2d210:	ldr	r3, [pc, #100]	; 2d27c <strspn@plt+0x2a564>
   2d214:	add	r0, pc, r0
   2d218:	add	r1, pc, r1
   2d21c:	add	r3, pc, r3
   2d220:	bl	32874 <strspn@plt+0x2fb5c>
   2d224:	ldr	r0, [pc, #84]	; 2d280 <strspn@plt+0x2a568>
   2d228:	movw	r2, #5871	; 0x16ef
   2d22c:	ldr	r1, [pc, #80]	; 2d284 <strspn@plt+0x2a56c>
   2d230:	ldr	r3, [pc, #80]	; 2d288 <strspn@plt+0x2a570>
   2d234:	add	r0, pc, r0
   2d238:	add	r1, pc, r1
   2d23c:	add	r3, pc, r3
   2d240:	bl	32874 <strspn@plt+0x2fb5c>
   2d244:	mov	r4, r0
   2d248:	b	2d1dc <strspn@plt+0x2a4c4>
   2d24c:	bl	2838 <__stack_chk_fail@plt>
   2d250:	b	2d244 <strspn@plt+0x2a52c>
   2d254:	andeq	r7, r2, r4, asr sp
   2d258:	andeq	r0, r0, r8, asr #4
   2d25c:	andeq	r1, r1, r4, lsr fp
   2d260:	andeq	r0, r1, r0, lsr #2
   2d264:	andeq	r1, r1, r0, lsr sl
   2d268:	andeq	sp, r0, r0, asr #6
   2d26c:	andeq	r0, r1, ip, ror #30
   2d270:	andeq	r0, r1, ip, lsr #30
   2d274:	andeq	r1, r1, r4, lsr #3
   2d278:	andeq	r0, r1, ip, asr #30
   2d27c:	andeq	r0, r1, ip, lsl #30
   2d280:	andeq	r1, r1, r4, ror r9
   2d284:	andeq	r0, r1, ip, lsr #30
   2d288:	andeq	r0, r1, ip, ror #29
   2d28c:	push	{r0, r1, r2, r3}
   2d290:	ldr	r3, [pc, #304]	; 2d3c8 <strspn@plt+0x2a6b0>
   2d294:	ldr	r2, [pc, #304]	; 2d3cc <strspn@plt+0x2a6b4>
   2d298:	add	r3, pc, r3
   2d29c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2d2a0:	sub	sp, sp, #12
   2d2a4:	ldr	r7, [r3, r2]
   2d2a8:	ldr	r6, [sp, #40]	; 0x28
   2d2ac:	ldr	r3, [r7]
   2d2b0:	cmp	r6, #0
   2d2b4:	str	r3, [sp, #4]
   2d2b8:	beq	2d3a8 <strspn@plt+0x2a690>
   2d2bc:	ldr	r5, [r6]
   2d2c0:	cmp	r5, #0
   2d2c4:	moveq	r9, r5
   2d2c8:	beq	2d2d8 <strspn@plt+0x2a5c0>
   2d2cc:	mov	r0, r5
   2d2d0:	bl	2a54 <strlen@plt>
   2d2d4:	mov	r9, r0
   2d2d8:	ldr	r0, [sp, #44]	; 0x2c
   2d2dc:	add	r8, sp, #48	; 0x30
   2d2e0:	mov	r4, r9
   2d2e4:	str	r8, [sp]
   2d2e8:	cmp	r0, #0
   2d2ec:	bne	2d310 <strspn@plt+0x2a5f8>
   2d2f0:	b	2d348 <strspn@plt+0x2a630>
   2d2f4:	ldr	r3, [sp]
   2d2f8:	add	r4, r4, r0
   2d2fc:	add	r2, r3, #4
   2d300:	str	r2, [sp]
   2d304:	ldr	r0, [r3]
   2d308:	cmp	r0, #0
   2d30c:	beq	2d348 <strspn@plt+0x2a630>
   2d310:	bl	2a54 <strlen@plt>
   2d314:	mvn	r3, r4
   2d318:	cmp	r0, r3
   2d31c:	bls	2d2f4 <strspn@plt+0x2a5dc>
   2d320:	mov	r4, #0
   2d324:	ldr	r2, [sp, #4]
   2d328:	mov	r0, r4
   2d32c:	ldr	r3, [r7]
   2d330:	cmp	r2, r3
   2d334:	bne	2d3a4 <strspn@plt+0x2a68c>
   2d338:	add	sp, sp, #12
   2d33c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2d340:	add	sp, sp, #16
   2d344:	bx	lr
   2d348:	mov	r0, r5
   2d34c:	add	r1, r4, #1
   2d350:	bl	285c <realloc@plt>
   2d354:	subs	r5, r0, #0
   2d358:	beq	2d39c <strspn@plt+0x2a684>
   2d35c:	ldr	r1, [sp, #44]	; 0x2c
   2d360:	add	r0, r5, r9
   2d364:	str	r8, [sp]
   2d368:	cmp	r1, #0
   2d36c:	beq	2d388 <strspn@plt+0x2a670>
   2d370:	add	r8, r8, #4
   2d374:	bl	282c <stpcpy@plt>
   2d378:	str	r8, [sp]
   2d37c:	ldr	r1, [r8, #-4]
   2d380:	cmp	r1, #0
   2d384:	bne	2d370 <strspn@plt+0x2a658>
   2d388:	mov	r3, #0
   2d38c:	add	r4, r5, r4
   2d390:	strb	r3, [r0]
   2d394:	str	r5, [r6]
   2d398:	b	2d324 <strspn@plt+0x2a60c>
   2d39c:	mov	r4, r5
   2d3a0:	b	2d324 <strspn@plt+0x2a60c>
   2d3a4:	bl	2838 <__stack_chk_fail@plt>
   2d3a8:	ldr	r0, [pc, #32]	; 2d3d0 <strspn@plt+0x2a6b8>
   2d3ac:	movw	r2, #6594	; 0x19c2
   2d3b0:	ldr	r1, [pc, #28]	; 2d3d4 <strspn@plt+0x2a6bc>
   2d3b4:	ldr	r3, [pc, #28]	; 2d3d8 <strspn@plt+0x2a6c0>
   2d3b8:	add	r0, pc, r0
   2d3bc:	add	r1, pc, r1
   2d3c0:	add	r3, pc, r3
   2d3c4:	bl	32874 <strspn@plt+0x2fb5c>
   2d3c8:	ldrdeq	r7, [r2], -ip
   2d3cc:	andeq	r0, r0, r8, asr #4
   2d3d0:			; <UNDEFINED> instruction: 0x00012cb4
   2d3d4:	andeq	r0, r1, r8, lsr #27
   2d3d8:	andeq	r2, r1, r0, lsr #8
   2d3dc:	push	{r4, r5, r6, r7, r8, lr}
   2d3e0:	subs	r7, r0, #0
   2d3e4:	mov	r4, r1
   2d3e8:	mov	r5, r2
   2d3ec:	mov	r6, r3
   2d3f0:	beq	2d458 <strspn@plt+0x2a740>
   2d3f4:	cmp	r1, #0
   2d3f8:	beq	2d478 <strspn@plt+0x2a760>
   2d3fc:	ldr	r3, [r1]
   2d400:	cmp	r3, r2
   2d404:	bcs	2d448 <strspn@plt+0x2a730>
   2d408:	mov	r1, r6
   2d40c:	mov	r0, #64	; 0x40
   2d410:	bl	352c4 <strspn@plt+0x325ac>
   2d414:	lsl	r8, r5, #1
   2d418:	mul	r5, r6, r5
   2d41c:	cmp	r8, r0
   2d420:	movcc	r8, r0
   2d424:	mul	r1, r6, r8
   2d428:	cmp	r1, r5
   2d42c:	bcc	2d450 <strspn@plt+0x2a738>
   2d430:	ldr	r0, [r7]
   2d434:	bl	285c <realloc@plt>
   2d438:	cmp	r0, #0
   2d43c:	strne	r0, [r7]
   2d440:	strne	r8, [r4]
   2d444:	pop	{r4, r5, r6, r7, r8, pc}
   2d448:	ldr	r0, [r7]
   2d44c:	pop	{r4, r5, r6, r7, r8, pc}
   2d450:	mov	r0, #0
   2d454:	pop	{r4, r5, r6, r7, r8, pc}
   2d458:	ldr	r0, [pc, #56]	; 2d498 <strspn@plt+0x2a780>
   2d45c:	movw	r2, #6664	; 0x1a08
   2d460:	ldr	r1, [pc, #52]	; 2d49c <strspn@plt+0x2a784>
   2d464:	ldr	r3, [pc, #52]	; 2d4a0 <strspn@plt+0x2a788>
   2d468:	add	r0, pc, r0
   2d46c:	add	r1, pc, r1
   2d470:	add	r3, pc, r3
   2d474:	bl	32874 <strspn@plt+0x2fb5c>
   2d478:	ldr	r0, [pc, #36]	; 2d4a4 <strspn@plt+0x2a78c>
   2d47c:	movw	r2, #6665	; 0x1a09
   2d480:	ldr	r1, [pc, #32]	; 2d4a8 <strspn@plt+0x2a790>
   2d484:	ldr	r3, [pc, #32]	; 2d4ac <strspn@plt+0x2a794>
   2d488:	add	r0, pc, r0
   2d48c:	add	r1, pc, r1
   2d490:	add	r3, pc, r3
   2d494:	bl	32874 <strspn@plt+0x2fb5c>
   2d498:	andeq	r0, r1, ip, ror #20
   2d49c:	strdeq	r0, [r1], -r8
   2d4a0:	andeq	r2, r1, r8, asr #8
   2d4a4:	strdeq	fp, [r0], -r4
   2d4a8:	ldrdeq	r0, [r1], -r8
   2d4ac:	andeq	r2, r1, r8, lsr #8
   2d4b0:	ldr	ip, [pc, #852]	; 2d80c <strspn@plt+0x2aaf4>
   2d4b4:	cmp	r3, #0
   2d4b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d4bc:	add	fp, sp, #32
   2d4c0:	ldr	lr, [pc, #840]	; 2d810 <strspn@plt+0x2aaf8>
   2d4c4:	sub	sp, sp, #44	; 0x2c
   2d4c8:	add	ip, pc, ip
   2d4cc:	str	r3, [fp, #-64]	; 0xffffffc0
   2d4d0:	mov	r4, r1
   2d4d4:	str	r2, [fp, #-68]	; 0xffffffbc
   2d4d8:	mov	r3, ip
   2d4dc:	str	r0, [fp, #-60]	; 0xffffffc4
   2d4e0:	mov	r2, #0
   2d4e4:	ldr	lr, [ip, lr]
   2d4e8:	str	r2, [fp, #-48]	; 0xffffffd0
   2d4ec:	ldr	r3, [lr]
   2d4f0:	str	lr, [fp, #-56]	; 0xffffffc8
   2d4f4:	str	r3, [fp, #-40]	; 0xffffffd8
   2d4f8:	beq	2d6e4 <strspn@plt+0x2a9cc>
   2d4fc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2d500:	cmp	r2, #0
   2d504:	blt	2d71c <strspn@plt+0x2aa04>
   2d508:	bne	2d66c <strspn@plt+0x2a954>
   2d50c:	ldr	r5, [pc, #768]	; 2d814 <strspn@plt+0x2aafc>
   2d510:	add	r5, pc, r5
   2d514:	ldr	r1, [pc, #764]	; 2d818 <strspn@plt+0x2ab00>
   2d518:	mov	r0, r5
   2d51c:	add	r1, pc, r1
   2d520:	bl	2c40 <fopen64@plt>
   2d524:	subs	r6, r0, #0
   2d528:	beq	2d6bc <strspn@plt+0x2a9a4>
   2d52c:	cmp	r4, #0
   2d530:	bne	2d744 <strspn@plt+0x2aa2c>
   2d534:	str	r4, [fp, #-44]	; 0xffffffd4
   2d538:	sub	r7, fp, #48	; 0x30
   2d53c:	sub	r8, fp, #44	; 0x2c
   2d540:	b	2d590 <strspn@plt+0x2a878>
   2d544:	mov	r0, r7
   2d548:	mov	r1, r8
   2d54c:	add	r2, r4, #2
   2d550:	mov	r3, #1
   2d554:	bl	2d3dc <strspn@plt+0x2a6c4>
   2d558:	cmp	r0, #0
   2d55c:	beq	2d65c <strspn@plt+0x2a944>
   2d560:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d564:	add	r9, r4, #1
   2d568:	add	sl, r3, r4
   2d56c:	bl	2a18 <__ctype_b_loc@plt>
   2d570:	lsl	r1, r5, #1
   2d574:	mov	r4, r9
   2d578:	ldr	r0, [r0]
   2d57c:	ldrh	r1, [r0, r1]
   2d580:	tst	r1, #16384	; 0x4000
   2d584:	uxtbne	r5, r5
   2d588:	moveq	r5, #32
   2d58c:	strb	r5, [sl]
   2d590:	mov	r0, r6
   2d594:	bl	2814 <_IO_getc@plt>
   2d598:	cmn	r0, #1
   2d59c:	mov	r5, r0
   2d5a0:	bne	2d544 <strspn@plt+0x2a82c>
   2d5a4:	cmp	r4, #0
   2d5a8:	bne	2d6a8 <strspn@plt+0x2a990>
   2d5ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2d5b0:	cmp	r0, #0
   2d5b4:	beq	2d5c4 <strspn@plt+0x2a8ac>
   2d5b8:	ldrb	r3, [r0]
   2d5bc:	cmp	r3, #0
   2d5c0:	bne	2d628 <strspn@plt+0x2a910>
   2d5c4:	mov	r3, #0
   2d5c8:	str	r3, [fp, #-44]	; 0xffffffd4
   2d5cc:	bl	2778 <free@plt>
   2d5d0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2d5d4:	cmp	r2, #0
   2d5d8:	mvneq	r4, #1
   2d5dc:	beq	2d69c <strspn@plt+0x2a984>
   2d5e0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2d5e4:	sub	r1, fp, #44	; 0x2c
   2d5e8:	bl	2b954 <strspn@plt+0x28c3c>
   2d5ec:	cmp	r0, #0
   2d5f0:	blt	2d6cc <strspn@plt+0x2a9b4>
   2d5f4:	ldr	r0, [pc, #544]	; 2d81c <strspn@plt+0x2ab04>
   2d5f8:	mov	r3, #0
   2d5fc:	ldr	r2, [pc, #540]	; 2d820 <strspn@plt+0x2ab08>
   2d600:	add	r0, pc, r0
   2d604:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d608:	add	r2, pc, r2
   2d60c:	bl	2cbb4 <strspn@plt+0x29e9c>
   2d610:	cmp	r0, #0
   2d614:	str	r0, [fp, #-48]	; 0xffffffd0
   2d618:	beq	2d698 <strspn@plt+0x2a980>
   2d61c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2d620:	bl	2778 <free@plt>
   2d624:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2d628:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2d62c:	mov	r4, #0
   2d630:	str	r0, [r1]
   2d634:	mov	r0, r6
   2d638:	bl	2b68 <fclose@plt>
   2d63c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2d640:	mov	r0, r4
   2d644:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d648:	ldr	r3, [r1]
   2d64c:	cmp	r2, r3
   2d650:	bne	2d6d4 <strspn@plt+0x2a9bc>
   2d654:	sub	sp, fp, #32
   2d658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d65c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2d660:	mvn	r4, #11
   2d664:	bl	2778 <free@plt>
   2d668:	b	2d634 <strspn@plt+0x2a91c>
   2d66c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d670:	sub	sp, sp, #40	; 0x28
   2d674:	add	r5, sp, #8
   2d678:	mov	r1, #1
   2d67c:	mov	r2, #27
   2d680:	str	r3, [sp]
   2d684:	mov	r0, r5
   2d688:	ldr	r3, [pc, #404]	; 2d824 <strspn@plt+0x2ab0c>
   2d68c:	add	r3, pc, r3
   2d690:	bl	2aa8 <__sprintf_chk@plt>
   2d694:	b	2d514 <strspn@plt+0x2a7fc>
   2d698:	mvn	r4, #11
   2d69c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2d6a0:	bl	2778 <free@plt>
   2d6a4:	b	2d634 <strspn@plt+0x2a91c>
   2d6a8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d6ac:	mov	r3, #0
   2d6b0:	add	r4, r2, r4
   2d6b4:	strb	r3, [r4, #-1]
   2d6b8:	b	2d5ac <strspn@plt+0x2a894>
   2d6bc:	bl	2a9c <__errno_location@plt>
   2d6c0:	ldr	r4, [r0]
   2d6c4:	rsb	r4, r4, #0
   2d6c8:	b	2d63c <strspn@plt+0x2a924>
   2d6cc:	mov	r4, r0
   2d6d0:	b	2d69c <strspn@plt+0x2a984>
   2d6d4:	bl	2838 <__stack_chk_fail@plt>
   2d6d8:	mov	r4, r0
   2d6dc:	mov	r0, r4
   2d6e0:	bl	2cb8 <_Unwind_Resume@plt>
   2d6e4:	ldr	r0, [pc, #316]	; 2d828 <strspn@plt+0x2ab10>
   2d6e8:	movw	r2, #723	; 0x2d3
   2d6ec:	ldr	r1, [pc, #312]	; 2d82c <strspn@plt+0x2ab14>
   2d6f0:	ldr	r3, [pc, #312]	; 2d830 <strspn@plt+0x2ab18>
   2d6f4:	add	r0, pc, r0
   2d6f8:	add	r1, pc, r1
   2d6fc:	add	r3, pc, r3
   2d700:	bl	32874 <strspn@plt+0x2fb5c>
   2d704:	mov	r4, r0
   2d708:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2d70c:	bl	2778 <free@plt>
   2d710:	mov	r0, r6
   2d714:	bl	2b68 <fclose@plt>
   2d718:	b	2d6dc <strspn@plt+0x2a9c4>
   2d71c:	ldr	r0, [pc, #272]	; 2d834 <strspn@plt+0x2ab1c>
   2d720:	mov	r2, #724	; 0x2d4
   2d724:	ldr	r1, [pc, #268]	; 2d838 <strspn@plt+0x2ab20>
   2d728:	ldr	r3, [pc, #268]	; 2d83c <strspn@plt+0x2ab24>
   2d72c:	add	r0, pc, r0
   2d730:	add	r1, pc, r1
   2d734:	add	r3, pc, r3
   2d738:	bl	32874 <strspn@plt+0x2fb5c>
   2d73c:	mov	r4, r0
   2d740:	b	2d710 <strspn@plt+0x2a9f8>
   2d744:	mov	r0, r4
   2d748:	bl	2994 <malloc@plt>
   2d74c:	cmp	r0, #0
   2d750:	mov	r7, r0
   2d754:	str	r0, [fp, #-48]	; 0xffffffd0
   2d758:	beq	2d800 <strspn@plt+0x2aae8>
   2d75c:	mov	r9, #32
   2d760:	mov	r5, #0
   2d764:	b	2d784 <strspn@plt+0x2aa6c>
   2d768:	bl	2a18 <__ctype_b_loc@plt>
   2d76c:	lsl	r2, r8, #1
   2d770:	ldr	r1, [r0]
   2d774:	ldrh	r2, [r1, r2]
   2d778:	tst	r2, #16384	; 0x4000
   2d77c:	bne	2d7cc <strspn@plt+0x2aab4>
   2d780:	mov	r5, #1
   2d784:	mov	r0, r6
   2d788:	bl	2814 <_IO_getc@plt>
   2d78c:	cmn	r0, #1
   2d790:	mov	r8, r0
   2d794:	bne	2d768 <strspn@plt+0x2aa50>
   2d798:	cmp	r4, #4
   2d79c:	movhi	r3, #0
   2d7a0:	strbhi	r3, [r7]
   2d7a4:	bhi	2d5ac <strspn@plt+0x2a894>
   2d7a8:	sub	r4, r4, #1
   2d7ac:	ldr	r1, [pc, #140]	; 2d840 <strspn@plt+0x2ab28>
   2d7b0:	mov	r0, r7
   2d7b4:	add	r1, pc, r1
   2d7b8:	mov	r2, r4
   2d7bc:	bl	27c0 <memcpy@plt>
   2d7c0:	mov	r3, #0
   2d7c4:	strb	r3, [r7, r4]
   2d7c8:	b	2d5ac <strspn@plt+0x2a894>
   2d7cc:	cmp	r5, #0
   2d7d0:	beq	2d7e8 <strspn@plt+0x2aad0>
   2d7d4:	cmp	r4, #4
   2d7d8:	bls	2d7a8 <strspn@plt+0x2aa90>
   2d7dc:	strb	r9, [r7]
   2d7e0:	sub	r4, r4, #1
   2d7e4:	add	r7, r7, #1
   2d7e8:	cmp	r4, #4
   2d7ec:	bls	2d7a8 <strspn@plt+0x2aa90>
   2d7f0:	strb	r8, [r7]
   2d7f4:	sub	r4, r4, #1
   2d7f8:	add	r7, r7, #1
   2d7fc:	b	2d760 <strspn@plt+0x2aa48>
   2d800:	mvn	r4, #11
   2d804:	b	2d634 <strspn@plt+0x2a91c>
   2d808:	b	2d6d8 <strspn@plt+0x2a9c0>
   2d80c:	andeq	r7, r2, ip, lsr #17
   2d810:	andeq	r0, r0, r8, asr #4
   2d814:	andeq	ip, r0, ip, asr pc
   2d818:	andeq	pc, r0, r4, ror ip	; <UNPREDICTABLE>
   2d81c:	andeq	r1, r1, ip, asr #9
   2d820:	andeq	r1, r1, r8, ror #13
   2d824:	andeq	ip, r0, ip, ror #28
   2d828:	andeq	ip, r0, r0, lsl lr
   2d82c:	andeq	r0, r1, ip, ror #20
   2d830:	strdeq	r0, [r1], -ip
   2d834:	andeq	ip, r0, r8, lsl #28
   2d838:	andeq	r0, r1, r4, lsr sl
   2d83c:	andeq	r0, r1, r4, asr #19
   2d840:	andeq	r1, r1, r8, lsr r5
   2d844:	cmp	r0, #0
   2d848:	push	{r3, r4, r5, r6, r7, lr}
   2d84c:	mov	r4, r1
   2d850:	mov	r7, r3
   2d854:	beq	2d8c0 <strspn@plt+0x2aba8>
   2d858:	cmp	r1, #0
   2d85c:	beq	2d8a0 <strspn@plt+0x2ab88>
   2d860:	ldr	r5, [r1]
   2d864:	bl	2d3dc <strspn@plt+0x2a6c4>
   2d868:	subs	r6, r0, #0
   2d86c:	beq	2d87c <strspn@plt+0x2ab64>
   2d870:	ldr	r1, [r4]
   2d874:	cmp	r5, r1
   2d878:	bcc	2d884 <strspn@plt+0x2ab6c>
   2d87c:	mov	r0, r6
   2d880:	pop	{r3, r4, r5, r6, r7, pc}
   2d884:	rsb	r2, r5, r1
   2d888:	mov	r1, #0
   2d88c:	mla	r0, r7, r5, r6
   2d890:	mul	r2, r7, r2
   2d894:	bl	2ad8 <memset@plt>
   2d898:	mov	r0, r6
   2d89c:	pop	{r3, r4, r5, r6, r7, pc}
   2d8a0:	ldr	r0, [pc, #56]	; 2d8e0 <strspn@plt+0x2abc8>
   2d8a4:	movw	r2, #6691	; 0x1a23
   2d8a8:	ldr	r1, [pc, #52]	; 2d8e4 <strspn@plt+0x2abcc>
   2d8ac:	ldr	r3, [pc, #52]	; 2d8e8 <strspn@plt+0x2abd0>
   2d8b0:	add	r0, pc, r0
   2d8b4:	add	r1, pc, r1
   2d8b8:	add	r3, pc, r3
   2d8bc:	bl	32874 <strspn@plt+0x2fb5c>
   2d8c0:	ldr	r0, [pc, #36]	; 2d8ec <strspn@plt+0x2abd4>
   2d8c4:	movw	r2, #6690	; 0x1a22
   2d8c8:	ldr	r1, [pc, #32]	; 2d8f0 <strspn@plt+0x2abd8>
   2d8cc:	ldr	r3, [pc, #32]	; 2d8f4 <strspn@plt+0x2abdc>
   2d8d0:	add	r0, pc, r0
   2d8d4:	add	r1, pc, r1
   2d8d8:	add	r3, pc, r3
   2d8dc:	bl	32874 <strspn@plt+0x2fb5c>
   2d8e0:	andeq	fp, r0, ip, asr #13
   2d8e4:			; <UNDEFINED> instruction: 0x000108b0
   2d8e8:	muleq	r1, r4, r0
   2d8ec:	andeq	r0, r1, r4, lsl #12
   2d8f0:	muleq	r1, r0, r8
   2d8f4:	andeq	r2, r1, r4, ror r0
   2d8f8:	push	{r4, lr}
   2d8fc:	subs	r4, r0, #0
   2d900:	beq	2d940 <strspn@plt+0x2ac28>
   2d904:	mov	r0, #0
   2d908:	bl	2e8c0 <strspn@plt+0x2bba8>
   2d90c:	cmp	r0, #0
   2d910:	ble	2d92c <strspn@plt+0x2ac14>
   2d914:	mov	r1, #0
   2d918:	mov	r3, r4
   2d91c:	mov	r2, r1
   2d920:	mov	r0, #1
   2d924:	pop	{r4, lr}
   2d928:	b	2d4b0 <strspn@plt+0x2a798>
   2d92c:	ldr	r0, [pc, #44]	; 2d960 <strspn@plt+0x2ac48>
   2d930:	mov	r1, r4
   2d934:	pop	{r4, lr}
   2d938:	add	r0, pc, r0
   2d93c:	b	34980 <strspn@plt+0x31c68>
   2d940:	ldr	r0, [pc, #28]	; 2d964 <strspn@plt+0x2ac4c>
   2d944:	movw	r2, #6791	; 0x1a87
   2d948:	ldr	r1, [pc, #24]	; 2d968 <strspn@plt+0x2ac50>
   2d94c:	ldr	r3, [pc, #24]	; 2d96c <strspn@plt+0x2ac54>
   2d950:	add	r0, pc, r0
   2d954:	add	r1, pc, r1
   2d958:	add	r3, pc, r3
   2d95c:	bl	32874 <strspn@plt+0x2fb5c>
   2d960:	andeq	r1, r1, r4, asr #7
   2d964:	andeq	r9, r0, r4, lsl #1
   2d968:	andeq	r0, r1, r0, lsl r8
   2d96c:	andeq	r1, r1, r8, lsr #30
   2d970:	ldr	r3, [pc, #476]	; 2db54 <strspn@plt+0x2ae3c>
   2d974:	push	{r4, r5, r6, r7, r8, fp, lr}
   2d978:	add	fp, sp, #24
   2d97c:	ldr	r2, [pc, #468]	; 2db58 <strspn@plt+0x2ae40>
   2d980:	sub	sp, sp, #44	; 0x2c
   2d984:	add	r3, pc, r3
   2d988:	subs	r8, r0, #0
   2d98c:	mov	r4, #0
   2d990:	ldr	r6, [r3, r2]
   2d994:	mov	r7, r1
   2d998:	str	r4, [fp, #-52]	; 0xffffffcc
   2d99c:	str	r4, [fp, #-48]	; 0xffffffd0
   2d9a0:	ldr	r3, [r6]
   2d9a4:	str	r3, [fp, #-32]	; 0xffffffe0
   2d9a8:	beq	2db34 <strspn@plt+0x2ae1c>
   2d9ac:	cmp	r1, #0
   2d9b0:	beq	2daf8 <strspn@plt+0x2ade0>
   2d9b4:	str	r8, [fp, #-36]	; 0xffffffdc
   2d9b8:	bl	2a54 <strlen@plt>
   2d9bc:	ldr	lr, [pc, #408]	; 2db5c <strspn@plt+0x2ae44>
   2d9c0:	add	lr, pc, lr
   2d9c4:	add	r0, r0, #37	; 0x25
   2d9c8:	bic	ip, r0, #7
   2d9cc:	ldm	lr!, {r0, r1, r2, r3}
   2d9d0:	sub	sp, sp, ip
   2d9d4:	add	r5, sp, #16
   2d9d8:	mov	ip, r5
   2d9dc:	stmia	ip!, {r0, r1, r2, r3}
   2d9e0:	ldm	lr, {r0, r1}
   2d9e4:	lsr	r3, r1, #16
   2d9e8:	str	r0, [ip], #4
   2d9ec:	add	r0, r5, #22
   2d9f0:	strh	r1, [ip], #2
   2d9f4:	mov	r1, r8
   2d9f8:	strb	r3, [ip]
   2d9fc:	bl	282c <stpcpy@plt>
   2da00:	ldr	r2, [pc, #344]	; 2db60 <strspn@plt+0x2ae48>
   2da04:	ldr	r1, [pc, #344]	; 2db64 <strspn@plt+0x2ae4c>
   2da08:	add	r2, pc, r2
   2da0c:	add	r1, pc, r1
   2da10:	mov	r3, r0
   2da14:	mov	r0, r5
   2da18:	strb	r4, [r3]
   2da1c:	sub	r3, fp, #52	; 0x34
   2da20:	str	r2, [sp]
   2da24:	sub	r2, fp, #48	; 0x30
   2da28:	str	r2, [sp, #4]
   2da2c:	ldr	r2, [pc, #308]	; 2db68 <strspn@plt+0x2ae50>
   2da30:	str	r4, [sp, #8]
   2da34:	add	r2, pc, r2
   2da38:	bl	346b8 <strspn@plt+0x319a0>
   2da3c:	cmn	r0, #2
   2da40:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   2da44:	mvneq	r4, #111	; 0x6f
   2da48:	beq	2daa8 <strspn@plt+0x2ad90>
   2da4c:	cmp	r0, #0
   2da50:	blt	2dad0 <strspn@plt+0x2adb8>
   2da54:	ldr	r4, [fp, #-52]	; 0xffffffcc
   2da58:	cmp	r4, #0
   2da5c:	beq	2dae8 <strspn@plt+0x2add0>
   2da60:	ldr	r5, [fp, #-48]	; 0xffffffd0
   2da64:	ldr	r1, [pc, #256]	; 2db6c <strspn@plt+0x2ae54>
   2da68:	mov	r0, r5
   2da6c:	add	r1, pc, r1
   2da70:	bl	2ac80 <strspn@plt+0x27f68>
   2da74:	cmp	r0, #0
   2da78:	beq	2dadc <strspn@plt+0x2adc4>
   2da7c:	mov	r0, r4
   2da80:	sub	r1, fp, #44	; 0x2c
   2da84:	bl	2b338 <strspn@plt+0x28620>
   2da88:	cmp	r0, #0
   2da8c:	blt	2dad0 <strspn@plt+0x2adb8>
   2da90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2da94:	cmp	r3, #1
   2da98:	ble	2dae8 <strspn@plt+0x2add0>
   2da9c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2daa0:	mov	r4, #0
   2daa4:	str	r3, [r7]
   2daa8:	bl	2778 <free@plt>
   2daac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2dab0:	bl	2778 <free@plt>
   2dab4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2dab8:	ldr	r3, [r6]
   2dabc:	mov	r0, r4
   2dac0:	cmp	r2, r3
   2dac4:	bne	2daf4 <strspn@plt+0x2addc>
   2dac8:	sub	sp, fp, #24
   2dacc:	pop	{r4, r5, r6, r7, r8, fp, pc}
   2dad0:	mov	r4, r0
   2dad4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2dad8:	b	2daa8 <strspn@plt+0x2ad90>
   2dadc:	mov	r0, r5
   2dae0:	mvn	r4, #4
   2dae4:	b	2daa8 <strspn@plt+0x2ad90>
   2dae8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2daec:	mvn	r4, #4
   2daf0:	b	2daa8 <strspn@plt+0x2ad90>
   2daf4:	bl	2838 <__stack_chk_fail@plt>
   2daf8:	ldr	r0, [pc, #112]	; 2db70 <strspn@plt+0x2ae58>
   2dafc:	movw	r2, #6898	; 0x1af2
   2db00:	ldr	r1, [pc, #108]	; 2db74 <strspn@plt+0x2ae5c>
   2db04:	ldr	r3, [pc, #108]	; 2db78 <strspn@plt+0x2ae60>
   2db08:	add	r0, pc, r0
   2db0c:	add	r1, pc, r1
   2db10:	add	r3, pc, r3
   2db14:	bl	32874 <strspn@plt+0x2fb5c>
   2db18:	mov	r4, r0
   2db1c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2db20:	bl	2778 <free@plt>
   2db24:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2db28:	bl	2778 <free@plt>
   2db2c:	mov	r0, r4
   2db30:	bl	2cb8 <_Unwind_Resume@plt>
   2db34:	ldr	r0, [pc, #64]	; 2db7c <strspn@plt+0x2ae64>
   2db38:	movw	r2, #6897	; 0x1af1
   2db3c:	ldr	r1, [pc, #60]	; 2db80 <strspn@plt+0x2ae68>
   2db40:	ldr	r3, [pc, #60]	; 2db84 <strspn@plt+0x2ae6c>
   2db44:	add	r0, pc, r0
   2db48:	add	r1, pc, r1
   2db4c:	add	r3, pc, r3
   2db50:	bl	32874 <strspn@plt+0x2fb5c>
   2db54:	strdeq	r7, [r2], -r0
   2db58:	andeq	r0, r0, r8, asr #4
   2db5c:	andeq	r1, r1, ip, asr #6
   2db60:	andeq	r1, r1, r8, lsr #6
   2db64:	andeq	r1, r1, r8, lsl r3
   2db68:	strdeq	r1, [r1], -r4
   2db6c:	andeq	r1, r1, ip, asr #5
   2db70:	muleq	r1, r4, r2
   2db74:	andeq	r0, r1, r8, asr r6
   2db78:	andeq	r1, r1, r8, lsr ip
   2db7c:	andeq	r8, r0, r8, lsr lr
   2db80:	andeq	r0, r1, ip, lsl r6
   2db84:	strdeq	r1, [r1], -ip
   2db88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2db8c:	add	fp, sp, #32
   2db90:	sub	sp, sp, #36	; 0x24
   2db94:	ldr	ip, [pc, #772]	; 2dea0 <strspn@plt+0x2b188>
   2db98:	subs	r4, r0, #0
   2db9c:	mov	r9, r1
   2dba0:	ldr	r0, [pc, #764]	; 2dea4 <strspn@plt+0x2b18c>
   2dba4:	ldr	r1, [fp, #4]
   2dba8:	add	ip, pc, ip
   2dbac:	mov	sl, r3
   2dbb0:	mov	r8, r2
   2dbb4:	mov	r3, ip
   2dbb8:	str	r1, [fp, #-52]	; 0xffffffcc
   2dbbc:	ldr	r0, [ip, r0]
   2dbc0:	ldr	r3, [r0]
   2dbc4:	str	r0, [fp, #-48]	; 0xffffffd0
   2dbc8:	str	r3, [fp, #-40]	; 0xffffffd8
   2dbcc:	blt	2de18 <strspn@plt+0x2b100>
   2dbd0:	cmp	r2, #0
   2dbd4:	beq	2ddc0 <strspn@plt+0x2b0a8>
   2dbd8:	ldr	r5, [pc, #712]	; 2dea8 <strspn@plt+0x2b190>
   2dbdc:	cmp	r4, #0
   2dbe0:	add	r5, pc, r5
   2dbe4:	bne	2dd1c <strspn@plt+0x2b004>
   2dbe8:	mov	r1, #256	; 0x100
   2dbec:	mov	r0, r5
   2dbf0:	movt	r1, #8
   2dbf4:	bl	2958 <open64@plt>
   2dbf8:	subs	r7, r0, #0
   2dbfc:	blt	2dd44 <strspn@plt+0x2b02c>
   2dc00:	cmp	r9, #0
   2dc04:	beq	2ddcc <strspn@plt+0x2b0b4>
   2dc08:	ldr	r5, [pc, #668]	; 2deac <strspn@plt+0x2b194>
   2dc0c:	cmp	r4, #0
   2dc10:	add	r5, pc, r5
   2dc14:	bne	2dd5c <strspn@plt+0x2b044>
   2dc18:	mov	r1, #256	; 0x100
   2dc1c:	mov	r0, r5
   2dc20:	movt	r1, #8
   2dc24:	bl	2958 <open64@plt>
   2dc28:	subs	r6, r0, #0
   2dc2c:	blt	2dd84 <strspn@plt+0x2b06c>
   2dc30:	cmp	sl, #0
   2dc34:	beq	2de04 <strspn@plt+0x2b0ec>
   2dc38:	ldr	r5, [pc, #624]	; 2deb0 <strspn@plt+0x2b198>
   2dc3c:	cmp	r4, #0
   2dc40:	add	r5, pc, r5
   2dc44:	bne	2dd98 <strspn@plt+0x2b080>
   2dc48:	mov	r1, #256	; 0x100
   2dc4c:	mov	r0, r5
   2dc50:	movt	r1, #8
   2dc54:	bl	2958 <open64@plt>
   2dc58:	subs	r5, r0, #0
   2dc5c:	blt	2dd0c <strspn@plt+0x2aff4>
   2dc60:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2dc64:	cmp	r2, #0
   2dc68:	beq	2de0c <strspn@plt+0x2b0f4>
   2dc6c:	ldr	ip, [pc, #576]	; 2deb4 <strspn@plt+0x2b19c>
   2dc70:	cmp	r4, #0
   2dc74:	add	ip, pc, ip
   2dc78:	bne	2ddd4 <strspn@plt+0x2b0bc>
   2dc7c:	mov	r1, #16640	; 0x4100
   2dc80:	mov	r0, ip
   2dc84:	movt	r1, #8
   2dc88:	bl	2958 <open64@plt>
   2dc8c:	cmp	r0, #0
   2dc90:	blt	2dd0c <strspn@plt+0x2aff4>
   2dc94:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2dc98:	cmp	r9, #0
   2dc9c:	strne	r6, [r9]
   2dca0:	cmp	r8, #0
   2dca4:	strne	r7, [r8]
   2dca8:	cmp	sl, #0
   2dcac:	strne	r5, [sl]
   2dcb0:	cmp	r3, #0
   2dcb4:	mvn	r5, #0
   2dcb8:	strne	r0, [r3]
   2dcbc:	ldreq	r4, [fp, #-52]	; 0xffffffcc
   2dcc0:	movne	r7, r5
   2dcc4:	movne	r6, r5
   2dcc8:	movne	r4, #0
   2dccc:	moveq	r7, r5
   2dcd0:	moveq	r6, r5
   2dcd4:	mov	r0, r5
   2dcd8:	bl	2afb0 <strspn@plt+0x28298>
   2dcdc:	mov	r0, r7
   2dce0:	bl	2afb0 <strspn@plt+0x28298>
   2dce4:	mov	r0, r6
   2dce8:	bl	2afb0 <strspn@plt+0x28298>
   2dcec:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2dcf0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2dcf4:	mov	r0, r4
   2dcf8:	ldr	r3, [r1]
   2dcfc:	cmp	r2, r3
   2dd00:	bne	2de14 <strspn@plt+0x2b0fc>
   2dd04:	sub	sp, fp, #32
   2dd08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dd0c:	bl	2a9c <__errno_location@plt>
   2dd10:	ldr	r4, [r0]
   2dd14:	rsb	r4, r4, #0
   2dd18:	b	2dcd4 <strspn@plt+0x2afbc>
   2dd1c:	sub	sp, sp, #40	; 0x28
   2dd20:	ldr	r3, [pc, #400]	; 2deb8 <strspn@plt+0x2b1a0>
   2dd24:	add	r5, sp, #8
   2dd28:	mov	r1, #1
   2dd2c:	mov	r2, #26
   2dd30:	str	r4, [sp]
   2dd34:	mov	r0, r5
   2dd38:	add	r3, pc, r3
   2dd3c:	bl	2aa8 <__sprintf_chk@plt>
   2dd40:	b	2dbe8 <strspn@plt+0x2aed0>
   2dd44:	bl	2a9c <__errno_location@plt>
   2dd48:	mvn	r5, #0
   2dd4c:	mov	r6, r5
   2dd50:	ldr	r4, [r0]
   2dd54:	rsb	r4, r4, #0
   2dd58:	b	2dcd4 <strspn@plt+0x2afbc>
   2dd5c:	sub	sp, sp, #40	; 0x28
   2dd60:	ldr	r3, [pc, #340]	; 2debc <strspn@plt+0x2b1a4>
   2dd64:	add	r5, sp, #8
   2dd68:	mov	r1, #1
   2dd6c:	mov	r2, #26
   2dd70:	str	r4, [sp]
   2dd74:	mov	r0, r5
   2dd78:	add	r3, pc, r3
   2dd7c:	bl	2aa8 <__sprintf_chk@plt>
   2dd80:	b	2dc18 <strspn@plt+0x2af00>
   2dd84:	bl	2a9c <__errno_location@plt>
   2dd88:	mvn	r5, #0
   2dd8c:	ldr	r4, [r0]
   2dd90:	rsb	r4, r4, #0
   2dd94:	b	2dcd4 <strspn@plt+0x2afbc>
   2dd98:	sub	sp, sp, #40	; 0x28
   2dd9c:	ldr	r3, [pc, #284]	; 2dec0 <strspn@plt+0x2b1a8>
   2dda0:	add	r5, sp, #8
   2dda4:	mov	r1, #1
   2dda8:	mov	r2, #26
   2ddac:	str	r4, [sp]
   2ddb0:	mov	r0, r5
   2ddb4:	add	r3, pc, r3
   2ddb8:	bl	2aa8 <__sprintf_chk@plt>
   2ddbc:	b	2dc48 <strspn@plt+0x2af30>
   2ddc0:	cmp	r9, #0
   2ddc4:	mvn	r7, #0
   2ddc8:	bne	2dc08 <strspn@plt+0x2aef0>
   2ddcc:	mvn	r6, #0
   2ddd0:	b	2dc30 <strspn@plt+0x2af18>
   2ddd4:	sub	sp, sp, #32
   2ddd8:	ldr	r3, [pc, #228]	; 2dec4 <strspn@plt+0x2b1ac>
   2dddc:	add	ip, sp, #8
   2dde0:	mov	r1, #1
   2dde4:	mov	r2, #24
   2dde8:	str	r4, [sp]
   2ddec:	mov	r0, ip
   2ddf0:	add	r3, pc, r3
   2ddf4:	str	ip, [fp, #-56]	; 0xffffffc8
   2ddf8:	bl	2aa8 <__sprintf_chk@plt>
   2ddfc:	ldr	ip, [fp, #-56]	; 0xffffffc8
   2de00:	b	2dc7c <strspn@plt+0x2af64>
   2de04:	mvn	r5, #0
   2de08:	b	2dc60 <strspn@plt+0x2af48>
   2de0c:	mvn	r0, #0
   2de10:	b	2dc94 <strspn@plt+0x2af7c>
   2de14:	bl	2838 <__stack_chk_fail@plt>
   2de18:	ldr	r0, [pc, #168]	; 2dec8 <strspn@plt+0x2b1b0>
   2de1c:	movw	r2, #6926	; 0x1b0e
   2de20:	ldr	r1, [pc, #164]	; 2decc <strspn@plt+0x2b1b4>
   2de24:	ldr	r3, [pc, #164]	; 2ded0 <strspn@plt+0x2b1b8>
   2de28:	add	r0, pc, r0
   2de2c:	add	r1, pc, r1
   2de30:	add	r3, pc, r3
   2de34:	bl	32874 <strspn@plt+0x2fb5c>
   2de38:	mvn	r5, #0
   2de3c:	mov	r4, r0
   2de40:	mov	r7, r5
   2de44:	mov	r6, r5
   2de48:	mov	r0, r5
   2de4c:	bl	2afb0 <strspn@plt+0x28298>
   2de50:	mov	r0, r7
   2de54:	bl	2afb0 <strspn@plt+0x28298>
   2de58:	mov	r0, r6
   2de5c:	bl	2afb0 <strspn@plt+0x28298>
   2de60:	mov	r0, r4
   2de64:	bl	2cb8 <_Unwind_Resume@plt>
   2de68:	mvn	r5, #0
   2de6c:	mov	r4, r0
   2de70:	mov	r6, r5
   2de74:	b	2de48 <strspn@plt+0x2b130>
   2de78:	mov	r4, r0
   2de7c:	b	2de50 <strspn@plt+0x2b138>
   2de80:	mov	r4, r0
   2de84:	mvn	r5, #0
   2de88:	b	2de48 <strspn@plt+0x2b130>
   2de8c:	mov	r4, r0
   2de90:	b	2de48 <strspn@plt+0x2b130>
   2de94:	mov	r4, r0
   2de98:	b	2de58 <strspn@plt+0x2b140>
   2de9c:	b	2de38 <strspn@plt+0x2b120>
   2dea0:	andeq	r7, r2, ip, asr #3
   2dea4:	andeq	r0, r0, r8, asr #4
   2dea8:	andeq	r1, r1, r4, ror #2
   2deac:	andeq	r1, r1, r8, asr #2
   2deb0:	andeq	r1, r1, ip, lsr #2
   2deb4:	andeq	r0, r1, r4, lsr #14
   2deb8:	andeq	r1, r1, r8, asr #32
   2debc:	andeq	r1, r1, r8, lsl r0
   2dec0:	andeq	r0, r1, ip, ror #31
   2dec4:			; <UNDEFINED> instruction: 0x000105b8
   2dec8:	andeq	ip, r0, ip, lsl #14
   2decc:	andeq	r0, r1, r8, lsr r3
   2ded0:	andeq	r1, r1, r0, lsl #20
   2ded4:	cmp	r0, #0
   2ded8:	push	{r4, r5, r6, lr}
   2dedc:	mov	r4, r1
   2dee0:	mov	r6, r2
   2dee4:	mov	r5, r3
   2dee8:	blt	2defc <strspn@plt+0x2b1e4>
   2deec:	mov	r1, #536870912	; 0x20000000
   2def0:	bl	2874 <setns@plt>
   2def4:	cmp	r0, #0
   2def8:	blt	2dfac <strspn@plt+0x2b294>
   2defc:	cmp	r4, #0
   2df00:	blt	2df18 <strspn@plt+0x2b200>
   2df04:	mov	r0, r4
   2df08:	mov	r1, #131072	; 0x20000
   2df0c:	bl	2874 <setns@plt>
   2df10:	cmp	r0, #0
   2df14:	blt	2dfac <strspn@plt+0x2b294>
   2df18:	cmp	r6, #0
   2df1c:	blt	2df34 <strspn@plt+0x2b21c>
   2df20:	mov	r0, r6
   2df24:	mov	r1, #1073741824	; 0x40000000
   2df28:	bl	2874 <setns@plt>
   2df2c:	cmp	r0, #0
   2df30:	blt	2dfac <strspn@plt+0x2b294>
   2df34:	cmp	r5, #0
   2df38:	blt	2df60 <strspn@plt+0x2b248>
   2df3c:	mov	r0, r5
   2df40:	bl	2c34 <fchdir@plt>
   2df44:	cmp	r0, #0
   2df48:	blt	2dfac <strspn@plt+0x2b294>
   2df4c:	ldr	r0, [pc, #104]	; 2dfbc <strspn@plt+0x2b2a4>
   2df50:	add	r0, pc, r0
   2df54:	bl	2934 <chroot@plt>
   2df58:	cmp	r0, #0
   2df5c:	blt	2dfac <strspn@plt+0x2b294>
   2df60:	mov	r0, #0
   2df64:	mov	r1, r0
   2df68:	mov	r2, r0
   2df6c:	bl	2ce8 <setresgid@plt>
   2df70:	cmp	r0, #0
   2df74:	blt	2dfac <strspn@plt+0x2b294>
   2df78:	mov	r0, #0
   2df7c:	mov	r1, r0
   2df80:	bl	28bc <setgroups@plt>
   2df84:	cmp	r0, #0
   2df88:	blt	2dfac <strspn@plt+0x2b294>
   2df8c:	mov	r0, #0
   2df90:	mov	r1, r0
   2df94:	mov	r2, r0
   2df98:	bl	2bd4 <setresuid@plt>
   2df9c:	cmp	r0, #0
   2dfa0:	blt	2dfac <strspn@plt+0x2b294>
   2dfa4:	mov	r0, #0
   2dfa8:	pop	{r4, r5, r6, pc}
   2dfac:	bl	2a9c <__errno_location@plt>
   2dfb0:	ldr	r0, [r0]
   2dfb4:	rsb	r0, r0, #0
   2dfb8:	pop	{r4, r5, r6, pc}
   2dfbc:			; <UNDEFINED> instruction: 0x00010ab4
   2dfc0:	ldr	r3, [pc, #276]	; 2e0dc <strspn@plt+0x2b3c4>
   2dfc4:	cmp	r0, #0
   2dfc8:	ldr	r2, [pc, #272]	; 2e0e0 <strspn@plt+0x2b3c8>
   2dfcc:	add	r3, pc, r3
   2dfd0:	push	{r4, r5, r6, lr}
   2dfd4:	sub	sp, sp, #32
   2dfd8:	ldr	r6, [r3, r2]
   2dfdc:	mov	r4, r1
   2dfe0:	mov	r1, #12
   2dfe4:	str	r1, [sp, #12]
   2dfe8:	ldr	r3, [r6]
   2dfec:	str	r3, [sp, #28]
   2dff0:	blt	2e0bc <strspn@plt+0x2b3a4>
   2dff4:	cmp	r4, #0
   2dff8:	beq	2e09c <strspn@plt+0x2b384>
   2dffc:	add	r5, sp, #16
   2e000:	add	r3, sp, #12
   2e004:	mov	r1, #1
   2e008:	str	r3, [sp]
   2e00c:	mov	r2, #17
   2e010:	mov	r3, r5
   2e014:	bl	2904 <getsockopt@plt>
   2e018:	cmp	r0, #0
   2e01c:	blt	2e078 <strspn@plt+0x2b360>
   2e020:	ldr	r3, [sp, #12]
   2e024:	cmp	r3, #12
   2e028:	bne	2e088 <strspn@plt+0x2b370>
   2e02c:	ldr	r3, [sp, #16]
   2e030:	cmp	r3, #0
   2e034:	ble	2e090 <strspn@plt+0x2b378>
   2e038:	ldr	r3, [sp, #20]
   2e03c:	cmn	r3, #1
   2e040:	beq	2e090 <strspn@plt+0x2b378>
   2e044:	ldr	r3, [sp, #24]
   2e048:	cmn	r3, #1
   2e04c:	beq	2e090 <strspn@plt+0x2b378>
   2e050:	ldm	r5, {r0, r1, r2}
   2e054:	mov	r3, #0
   2e058:	stm	r4, {r0, r1, r2}
   2e05c:	mov	r0, r3
   2e060:	ldr	r2, [sp, #28]
   2e064:	ldr	r3, [r6]
   2e068:	cmp	r2, r3
   2e06c:	bne	2e098 <strspn@plt+0x2b380>
   2e070:	add	sp, sp, #32
   2e074:	pop	{r4, r5, r6, pc}
   2e078:	bl	2a9c <__errno_location@plt>
   2e07c:	ldr	r3, [r0]
   2e080:	rsb	r3, r3, #0
   2e084:	b	2e05c <strspn@plt+0x2b344>
   2e088:	mvn	r3, #4
   2e08c:	b	2e05c <strspn@plt+0x2b344>
   2e090:	mvn	r3, #60	; 0x3c
   2e094:	b	2e05c <strspn@plt+0x2b344>
   2e098:	bl	2838 <__stack_chk_fail@plt>
   2e09c:	ldr	r0, [pc, #64]	; 2e0e4 <strspn@plt+0x2b3cc>
   2e0a0:	movw	r2, #7048	; 0x1b88
   2e0a4:	ldr	r1, [pc, #60]	; 2e0e8 <strspn@plt+0x2b3d0>
   2e0a8:	ldr	r3, [pc, #60]	; 2e0ec <strspn@plt+0x2b3d4>
   2e0ac:	add	r0, pc, r0
   2e0b0:	add	r1, pc, r1
   2e0b4:	add	r3, pc, r3
   2e0b8:	bl	32874 <strspn@plt+0x2fb5c>
   2e0bc:	ldr	r0, [pc, #44]	; 2e0f0 <strspn@plt+0x2b3d8>
   2e0c0:	movw	r2, #7047	; 0x1b87
   2e0c4:	ldr	r1, [pc, #40]	; 2e0f4 <strspn@plt+0x2b3dc>
   2e0c8:	ldr	r3, [pc, #40]	; 2e0f8 <strspn@plt+0x2b3e0>
   2e0cc:	add	r0, pc, r0
   2e0d0:	add	r1, pc, r1
   2e0d4:	add	r3, pc, r3
   2e0d8:	bl	32874 <strspn@plt+0x2fb5c>
   2e0dc:	andeq	r6, r2, r8, lsr #27
   2e0e0:	andeq	r0, r0, r8, asr #4
   2e0e4:	andeq	r0, r1, r4, lsl #26
   2e0e8:	strheq	r0, [r1], -r4
   2e0ec:	andeq	r1, r1, r4, lsl r7
   2e0f0:	ldrdeq	lr, [r0], -r8
   2e0f4:	muleq	r1, r4, r0
   2e0f8:	strdeq	r1, [r1], -r4
   2e0fc:	ldr	r3, [pc, #360]	; 2e26c <strspn@plt+0x2b554>
   2e100:	ldr	r2, [pc, #360]	; 2e270 <strspn@plt+0x2b558>
   2e104:	add	r3, pc, r3
   2e108:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e10c:	subs	r8, r0, #0
   2e110:	ldr	r5, [r3, r2]
   2e114:	sub	sp, sp, #16
   2e118:	mov	r0, #64	; 0x40
   2e11c:	mov	r7, r1
   2e120:	str	r0, [sp, #8]
   2e124:	ldr	r3, [r5]
   2e128:	str	r3, [sp, #12]
   2e12c:	blt	2e24c <strspn@plt+0x2b534>
   2e130:	cmp	r1, #0
   2e134:	beq	2e22c <strspn@plt+0x2b514>
   2e138:	mov	r1, #1
   2e13c:	bl	26c4 <calloc@plt>
   2e140:	cmp	r0, #0
   2e144:	mov	r4, r0
   2e148:	mov	r6, r0
   2e14c:	beq	2e220 <strspn@plt+0x2b508>
   2e150:	add	r9, sp, #8
   2e154:	mov	r0, r8
   2e158:	str	r9, [sp]
   2e15c:	mov	r1, #1
   2e160:	mov	r2, #31
   2e164:	mov	r3, r4
   2e168:	bl	2904 <getsockopt@plt>
   2e16c:	cmp	r0, #0
   2e170:	blt	2e1b0 <strspn@plt+0x2b498>
   2e174:	ldrb	r3, [r6]
   2e178:	cmp	r3, #0
   2e17c:	bne	2e1a4 <strspn@plt+0x2b48c>
   2e180:	mov	r0, r6
   2e184:	bl	2778 <free@plt>
   2e188:	mvn	r0, #94	; 0x5e
   2e18c:	ldr	r2, [sp, #12]
   2e190:	ldr	r3, [r5]
   2e194:	cmp	r2, r3
   2e198:	bne	2e228 <strspn@plt+0x2b510>
   2e19c:	add	sp, sp, #16
   2e1a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e1a4:	str	r6, [r7]
   2e1a8:	mov	r0, #0
   2e1ac:	b	2e18c <strspn@plt+0x2b474>
   2e1b0:	mov	r0, r4
   2e1b4:	bl	2778 <free@plt>
   2e1b8:	bl	2a9c <__errno_location@plt>
   2e1bc:	ldr	r3, [r0]
   2e1c0:	mov	r4, r0
   2e1c4:	cmp	r3, #34	; 0x22
   2e1c8:	rsbne	r0, r3, #0
   2e1cc:	bne	2e18c <strspn@plt+0x2b474>
   2e1d0:	ldr	r0, [sp, #8]
   2e1d4:	mov	r1, #1
   2e1d8:	bl	26c4 <calloc@plt>
   2e1dc:	cmp	r0, #0
   2e1e0:	mov	sl, r0
   2e1e4:	mov	r6, r0
   2e1e8:	beq	2e220 <strspn@plt+0x2b508>
   2e1ec:	str	r9, [sp]
   2e1f0:	mov	r0, r8
   2e1f4:	mov	r1, #1
   2e1f8:	mov	r2, #31
   2e1fc:	mov	r3, sl
   2e200:	bl	2904 <getsockopt@plt>
   2e204:	cmp	r0, #0
   2e208:	bge	2e174 <strspn@plt+0x2b45c>
   2e20c:	mov	r0, sl
   2e210:	bl	2778 <free@plt>
   2e214:	ldr	r0, [r4]
   2e218:	rsb	r0, r0, #0
   2e21c:	b	2e18c <strspn@plt+0x2b474>
   2e220:	mvn	r0, #11
   2e224:	b	2e18c <strspn@plt+0x2b474>
   2e228:	bl	2838 <__stack_chk_fail@plt>
   2e22c:	ldr	r0, [pc, #64]	; 2e274 <strspn@plt+0x2b55c>
   2e230:	movw	r2, #7076	; 0x1ba4
   2e234:	ldr	r1, [pc, #60]	; 2e278 <strspn@plt+0x2b560>
   2e238:	ldr	r3, [pc, #60]	; 2e27c <strspn@plt+0x2b564>
   2e23c:	add	r0, pc, r0
   2e240:	add	r1, pc, r1
   2e244:	add	r3, pc, r3
   2e248:	bl	32874 <strspn@plt+0x2fb5c>
   2e24c:	ldr	r0, [pc, #44]	; 2e280 <strspn@plt+0x2b568>
   2e250:	movw	r2, #7075	; 0x1ba3
   2e254:	ldr	r1, [pc, #40]	; 2e284 <strspn@plt+0x2b56c>
   2e258:	ldr	r3, [pc, #40]	; 2e288 <strspn@plt+0x2b570>
   2e25c:	add	r0, pc, r0
   2e260:	add	r1, pc, r1
   2e264:	add	r3, pc, r3
   2e268:	bl	32874 <strspn@plt+0x2fb5c>
   2e26c:	andeq	r6, r2, r0, ror ip
   2e270:	andeq	r0, r0, r8, asr #4
   2e274:	muleq	r0, r8, r7
   2e278:	andeq	pc, r0, r4, lsr #30
   2e27c:	andeq	r1, r1, ip, lsl r6
   2e280:	andeq	lr, r0, r8, asr #20
   2e284:	andeq	pc, r0, r4, lsl #30
   2e288:	strdeq	r1, [r1], -ip
   2e28c:	ldr	r3, [pc, #868]	; 2e5f8 <strspn@plt+0x2b8e0>
   2e290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e294:	subs	r7, r0, #0
   2e298:	ldr	r0, [pc, #860]	; 2e5fc <strspn@plt+0x2b8e4>
   2e29c:	sub	sp, sp, #44	; 0x2c
   2e2a0:	add	r3, pc, r3
   2e2a4:	mov	r6, #0
   2e2a8:	str	r1, [sp, #16]
   2e2ac:	str	r2, [sp, #20]
   2e2b0:	ldr	r0, [r3, r0]
   2e2b4:	str	r6, [sp, #28]
   2e2b8:	str	r6, [sp, #32]
   2e2bc:	ldr	r3, [r0]
   2e2c0:	str	r0, [sp, #8]
   2e2c4:	str	r3, [sp, #36]	; 0x24
   2e2c8:	beq	2e5b8 <strspn@plt+0x2b8a0>
   2e2cc:	ldr	sl, [r7]
   2e2d0:	cmp	sl, #0
   2e2d4:	beq	2e598 <strspn@plt+0x2b880>
   2e2d8:	ldr	r2, [sp, #16]
   2e2dc:	cmp	r2, #0
   2e2e0:	beq	2e5d8 <strspn@plt+0x2b8c0>
   2e2e4:	ldr	fp, [pc, #788]	; 2e600 <strspn@plt+0x2b8e8>
   2e2e8:	add	r8, sp, #28
   2e2ec:	ldr	r3, [pc, #784]	; 2e604 <strspn@plt+0x2b8ec>
   2e2f0:	add	r9, sp, #32
   2e2f4:	ldr	r1, [pc, #780]	; 2e608 <strspn@plt+0x2b8f0>
   2e2f8:	add	fp, pc, fp
   2e2fc:	mvn	r5, #0
   2e300:	add	r3, pc, r3
   2e304:	add	r1, pc, r1
   2e308:	str	r3, [sp, #4]
   2e30c:	str	r1, [sp, #12]
   2e310:	ldrb	r4, [sl]
   2e314:	cmp	r5, #6
   2e318:	addls	pc, pc, r5, lsl #2
   2e31c:	b	2e474 <strspn@plt+0x2b75c>
   2e320:	b	2e438 <strspn@plt+0x2b720>
   2e324:	b	2e3fc <strspn@plt+0x2b6e4>
   2e328:	b	2e3dc <strspn@plt+0x2b6c4>
   2e32c:	b	2e3a0 <strspn@plt+0x2b688>
   2e330:	b	2e380 <strspn@plt+0x2b668>
   2e334:	b	2e33c <strspn@plt+0x2b624>
   2e338:	b	2e4a4 <strspn@plt+0x2b78c>
   2e33c:	cmp	r4, #0
   2e340:	beq	2e55c <strspn@plt+0x2b844>
   2e344:	mov	r0, r8
   2e348:	mov	r1, r9
   2e34c:	add	r2, r6, #2
   2e350:	mov	r3, #1
   2e354:	bl	2d3dc <strspn@plt+0x2a6c4>
   2e358:	cmp	r0, #0
   2e35c:	beq	2e574 <strspn@plt+0x2b85c>
   2e360:	ldr	r3, [sp, #28]
   2e364:	mov	r5, #4
   2e368:	strb	r4, [r3, r6]
   2e36c:	add	r6, r6, #1
   2e370:	ldr	sl, [r7]
   2e374:	add	sl, sl, #1
   2e378:	str	sl, [r7]
   2e37c:	b	2e310 <strspn@plt+0x2b5f8>
   2e380:	cmp	r4, #0
   2e384:	beq	2e568 <strspn@plt+0x2b850>
   2e388:	cmp	r4, #34	; 0x22
   2e38c:	beq	2e544 <strspn@plt+0x2b82c>
   2e390:	cmp	r4, #92	; 0x5c
   2e394:	bne	2e514 <strspn@plt+0x2b7fc>
   2e398:	mov	r5, #5
   2e39c:	b	2e374 <strspn@plt+0x2b65c>
   2e3a0:	cmp	r4, #0
   2e3a4:	beq	2e55c <strspn@plt+0x2b844>
   2e3a8:	mov	r0, r8
   2e3ac:	mov	r1, r9
   2e3b0:	add	r2, r6, #2
   2e3b4:	mov	r3, #1
   2e3b8:	bl	2d3dc <strspn@plt+0x2a6c4>
   2e3bc:	cmp	r0, #0
   2e3c0:	beq	2e574 <strspn@plt+0x2b85c>
   2e3c4:	ldr	r3, [sp, #28]
   2e3c8:	mov	r5, #2
   2e3cc:	strb	r4, [r3, r6]
   2e3d0:	add	r6, r6, #1
   2e3d4:	ldr	sl, [r7]
   2e3d8:	b	2e374 <strspn@plt+0x2b65c>
   2e3dc:	cmp	r4, #0
   2e3e0:	beq	2e55c <strspn@plt+0x2b844>
   2e3e4:	cmp	r4, #39	; 0x27
   2e3e8:	beq	2e544 <strspn@plt+0x2b82c>
   2e3ec:	cmp	r4, #92	; 0x5c
   2e3f0:	bne	2e514 <strspn@plt+0x2b7fc>
   2e3f4:	mov	r5, #3
   2e3f8:	b	2e374 <strspn@plt+0x2b65c>
   2e3fc:	cmp	r4, #0
   2e400:	beq	2e55c <strspn@plt+0x2b844>
   2e404:	mov	r0, r8
   2e408:	mov	r1, r9
   2e40c:	add	r2, r6, #2
   2e410:	mov	r3, #1
   2e414:	bl	2d3dc <strspn@plt+0x2a6c4>
   2e418:	cmp	r0, #0
   2e41c:	beq	2e574 <strspn@plt+0x2b85c>
   2e420:	ldr	r3, [sp, #28]
   2e424:	mov	r5, #0
   2e428:	strb	r4, [r3, r6]
   2e42c:	add	r6, r6, #1
   2e430:	ldr	sl, [r7]
   2e434:	b	2e374 <strspn@plt+0x2b65c>
   2e438:	cmp	r4, #0
   2e43c:	beq	2e4c0 <strspn@plt+0x2b7a8>
   2e440:	cmp	r4, #39	; 0x27
   2e444:	beq	2e49c <strspn@plt+0x2b784>
   2e448:	cmp	r4, #92	; 0x5c
   2e44c:	beq	2e54c <strspn@plt+0x2b834>
   2e450:	cmp	r4, #34	; 0x22
   2e454:	beq	2e554 <strspn@plt+0x2b83c>
   2e458:	ldr	r0, [sp, #12]
   2e45c:	mov	r1, r4
   2e460:	bl	2a60 <strchr@plt>
   2e464:	cmp	r0, #0
   2e468:	movne	r5, #6
   2e46c:	bne	2e374 <strspn@plt+0x2b65c>
   2e470:	b	2e404 <strspn@plt+0x2b6ec>
   2e474:	cmp	r4, #0
   2e478:	beq	2e4c0 <strspn@plt+0x2b7a8>
   2e47c:	mov	r0, fp
   2e480:	mov	r1, r4
   2e484:	bl	2a60 <strchr@plt>
   2e488:	cmp	r0, #0
   2e48c:	mvnne	r5, #0
   2e490:	bne	2e374 <strspn@plt+0x2b65c>
   2e494:	cmp	r4, #39	; 0x27
   2e498:	bne	2e448 <strspn@plt+0x2b730>
   2e49c:	mov	r5, #2
   2e4a0:	b	2e374 <strspn@plt+0x2b65c>
   2e4a4:	cmp	r4, #0
   2e4a8:	beq	2e4c0 <strspn@plt+0x2b7a8>
   2e4ac:	mov	r1, r4
   2e4b0:	ldr	r0, [sp, #4]
   2e4b4:	bl	2a60 <strchr@plt>
   2e4b8:	cmp	r0, #0
   2e4bc:	bne	2e374 <strspn@plt+0x2b65c>
   2e4c0:	ldr	r3, [sp, #28]
   2e4c4:	cmp	r3, #0
   2e4c8:	ldreq	r1, [sp, #16]
   2e4cc:	movne	r0, #0
   2e4d0:	ldrne	r2, [sp, #16]
   2e4d4:	moveq	r0, r3
   2e4d8:	strbne	r0, [r3, r6]
   2e4dc:	moveq	r4, r0
   2e4e0:	ldrne	r3, [sp, #28]
   2e4e4:	movne	r4, #1
   2e4e8:	streq	r3, [r1]
   2e4ec:	strne	r3, [r2]
   2e4f0:	bl	2778 <free@plt>
   2e4f4:	ldr	r1, [sp, #8]
   2e4f8:	ldr	r2, [sp, #36]	; 0x24
   2e4fc:	mov	r0, r4
   2e500:	ldr	r3, [r1]
   2e504:	cmp	r2, r3
   2e508:	bne	2e580 <strspn@plt+0x2b868>
   2e50c:	add	sp, sp, #44	; 0x2c
   2e510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e514:	mov	r0, r8
   2e518:	mov	r1, r9
   2e51c:	add	r2, r6, #2
   2e520:	mov	r3, #1
   2e524:	bl	2d3dc <strspn@plt+0x2a6c4>
   2e528:	cmp	r0, #0
   2e52c:	beq	2e574 <strspn@plt+0x2b85c>
   2e530:	ldr	r3, [sp, #28]
   2e534:	strb	r4, [r3, r6]
   2e538:	add	r6, r6, #1
   2e53c:	ldr	sl, [r7]
   2e540:	b	2e374 <strspn@plt+0x2b65c>
   2e544:	mov	r5, #0
   2e548:	b	2e374 <strspn@plt+0x2b65c>
   2e54c:	mov	r5, #1
   2e550:	b	2e374 <strspn@plt+0x2b65c>
   2e554:	mov	r5, #4
   2e558:	b	2e374 <strspn@plt+0x2b65c>
   2e55c:	ldr	r2, [sp, #20]
   2e560:	cmp	r2, #0
   2e564:	bne	2e4c0 <strspn@plt+0x2b7a8>
   2e568:	ldr	r0, [sp, #28]
   2e56c:	mvn	r4, #21
   2e570:	b	2e4f0 <strspn@plt+0x2b7d8>
   2e574:	ldr	r0, [sp, #28]
   2e578:	mvn	r4, #11
   2e57c:	b	2e4f0 <strspn@plt+0x2b7d8>
   2e580:	bl	2838 <__stack_chk_fail@plt>
   2e584:	mov	r4, r0
   2e588:	ldr	r0, [sp, #28]
   2e58c:	bl	2778 <free@plt>
   2e590:	mov	r0, r4
   2e594:	bl	2cb8 <_Unwind_Resume@plt>
   2e598:	ldr	r0, [pc, #108]	; 2e60c <strspn@plt+0x2b8f4>
   2e59c:	movw	r2, #7766	; 0x1e56
   2e5a0:	ldr	r1, [pc, #104]	; 2e610 <strspn@plt+0x2b8f8>
   2e5a4:	ldr	r3, [pc, #104]	; 2e614 <strspn@plt+0x2b8fc>
   2e5a8:	add	r0, pc, r0
   2e5ac:	add	r1, pc, r1
   2e5b0:	add	r3, pc, r3
   2e5b4:	bl	32874 <strspn@plt+0x2fb5c>
   2e5b8:	ldr	r0, [pc, #88]	; 2e618 <strspn@plt+0x2b900>
   2e5bc:	movw	r2, #7765	; 0x1e55
   2e5c0:	ldr	r1, [pc, #84]	; 2e61c <strspn@plt+0x2b904>
   2e5c4:	ldr	r3, [pc, #84]	; 2e620 <strspn@plt+0x2b908>
   2e5c8:	add	r0, pc, r0
   2e5cc:	add	r1, pc, r1
   2e5d0:	add	r3, pc, r3
   2e5d4:	bl	32874 <strspn@plt+0x2fb5c>
   2e5d8:	ldr	r0, [pc, #68]	; 2e624 <strspn@plt+0x2b90c>
   2e5dc:	movw	r2, #7767	; 0x1e57
   2e5e0:	ldr	r1, [pc, #64]	; 2e628 <strspn@plt+0x2b910>
   2e5e4:	ldr	r3, [pc, #64]	; 2e62c <strspn@plt+0x2b914>
   2e5e8:	add	r0, pc, r0
   2e5ec:	add	r1, pc, r1
   2e5f0:	add	r3, pc, r3
   2e5f4:	bl	32874 <strspn@plt+0x2fb5c>
   2e5f8:	ldrdeq	r6, [r2], -r4
   2e5fc:	andeq	r0, r0, r8, asr #4
   2e600:	andeq	ip, r0, r0, rrx
   2e604:	andeq	ip, r0, r8, asr r0
   2e608:	andeq	ip, r0, r4, asr r0
   2e60c:	andeq	r8, r0, r0, ror #4
   2e610:			; <UNDEFINED> instruction: 0x0000fbb8
   2e614:	muleq	r1, r0, r2
   2e618:	andeq	pc, r0, ip, lsl #18
   2e61c:	muleq	r0, r8, fp
   2e620:	andeq	r1, r1, r0, ror r2
   2e624:	andeq	r8, r0, ip, ror #7
   2e628:	andeq	pc, r0, r8, ror fp	; <UNPREDICTABLE>
   2e62c:	andeq	r1, r1, r0, asr r2
   2e630:	ldr	r3, [pc, #420]	; 2e7dc <strspn@plt+0x2bac4>
   2e634:	mov	r2, #0
   2e638:	ldr	r1, [pc, #416]	; 2e7e0 <strspn@plt+0x2bac8>
   2e63c:	add	r3, pc, r3
   2e640:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e644:	subs	r9, r0, #0
   2e648:	ldr	fp, [r3, r1]
   2e64c:	sub	sp, sp, #20
   2e650:	str	r2, [sp]
   2e654:	ldr	r3, [fp]
   2e658:	str	r3, [sp, #12]
   2e65c:	beq	2e7bc <strspn@plt+0x2baa4>
   2e660:	mov	r0, sp
   2e664:	bl	2d8f8 <strspn@plt+0x2abe0>
   2e668:	cmp	r0, #0
   2e66c:	blt	2e78c <strspn@plt+0x2ba74>
   2e670:	ldr	r8, [pc, #364]	; 2e7e4 <strspn@plt+0x2bacc>
   2e674:	add	r6, sp, #16
   2e678:	ldr	sl, [pc, #360]	; 2e7e8 <strspn@plt+0x2bad0>
   2e67c:	add	r7, sp, #8
   2e680:	ldr	r3, [sp]
   2e684:	add	r8, pc, r8
   2e688:	add	sl, pc, sl
   2e68c:	mov	r5, #0
   2e690:	str	r3, [r6, #-12]!
   2e694:	mov	r0, r6
   2e698:	mov	r1, r7
   2e69c:	mov	r2, #1
   2e6a0:	str	r5, [sp, #8]
   2e6a4:	bl	2e28c <strspn@plt+0x2b574>
   2e6a8:	subs	r3, r0, #0
   2e6ac:	blt	2e744 <strspn@plt+0x2ba2c>
   2e6b0:	beq	2e774 <strspn@plt+0x2ba5c>
   2e6b4:	ldr	r3, [r8]
   2e6b8:	cmp	r3, #0
   2e6bc:	blt	2e73c <strspn@plt+0x2ba24>
   2e6c0:	moveq	r0, #0
   2e6c4:	movne	r0, #1
   2e6c8:	cmp	r0, #0
   2e6cc:	ldr	r4, [sp, #8]
   2e6d0:	bne	2e700 <strspn@plt+0x2b9e8>
   2e6d4:	mov	r1, sl
   2e6d8:	mov	r2, #3
   2e6dc:	mov	r0, r4
   2e6e0:	bl	2cc4 <strncmp@plt>
   2e6e4:	cmp	r0, #0
   2e6e8:	bne	2e700 <strspn@plt+0x2b9e8>
   2e6ec:	cmn	r4, #3
   2e6f0:	beq	2e700 <strspn@plt+0x2b9e8>
   2e6f4:	mov	r0, r4
   2e6f8:	bl	2778 <free@plt>
   2e6fc:	b	2e694 <strspn@plt+0x2b97c>
   2e700:	mov	r1, #61	; 0x3d
   2e704:	mov	r0, r4
   2e708:	bl	2a60 <strchr@plt>
   2e70c:	cmp	r0, #0
   2e710:	strbne	r5, [r0]
   2e714:	addne	r1, r0, #1
   2e718:	ldrne	r4, [sp, #8]
   2e71c:	moveq	r1, r0
   2e720:	mov	r0, r4
   2e724:	blx	r9
   2e728:	cmp	r0, #0
   2e72c:	blt	2e784 <strspn@plt+0x2ba6c>
   2e730:	ldr	r0, [sp, #8]
   2e734:	bl	2778 <free@plt>
   2e738:	b	2e694 <strspn@plt+0x2b97c>
   2e73c:	bl	2ab48 <strspn@plt+0x27e30>
   2e740:	b	2e6c8 <strspn@plt+0x2b9b0>
   2e744:	mov	r4, r3
   2e748:	ldr	r0, [sp, #8]
   2e74c:	bl	2778 <free@plt>
   2e750:	ldr	r0, [sp]
   2e754:	bl	2778 <free@plt>
   2e758:	ldr	r2, [sp, #12]
   2e75c:	ldr	r3, [fp]
   2e760:	mov	r0, r4
   2e764:	cmp	r2, r3
   2e768:	bne	2e794 <strspn@plt+0x2ba7c>
   2e76c:	add	sp, sp, #20
   2e770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e774:	ldr	r0, [sp, #8]
   2e778:	mov	r4, r3
   2e77c:	bl	2778 <free@plt>
   2e780:	b	2e750 <strspn@plt+0x2ba38>
   2e784:	mov	r4, r0
   2e788:	b	2e748 <strspn@plt+0x2ba30>
   2e78c:	mov	r4, r0
   2e790:	b	2e750 <strspn@plt+0x2ba38>
   2e794:	bl	2838 <__stack_chk_fail@plt>
   2e798:	mov	r4, r0
   2e79c:	ldr	r0, [sp, #8]
   2e7a0:	bl	2778 <free@plt>
   2e7a4:	ldr	r0, [sp]
   2e7a8:	bl	2778 <free@plt>
   2e7ac:	mov	r0, r4
   2e7b0:	bl	2cb8 <_Unwind_Resume@plt>
   2e7b4:	mov	r4, r0
   2e7b8:	b	2e7a4 <strspn@plt+0x2ba8c>
   2e7bc:	ldr	r0, [pc, #40]	; 2e7ec <strspn@plt+0x2bad4>
   2e7c0:	movw	r2, #6804	; 0x1a94
   2e7c4:	ldr	r1, [pc, #36]	; 2e7f0 <strspn@plt+0x2bad8>
   2e7c8:	ldr	r3, [pc, #36]	; 2e7f4 <strspn@plt+0x2badc>
   2e7cc:	add	r0, pc, r0
   2e7d0:	add	r1, pc, r1
   2e7d4:	add	r3, pc, r3
   2e7d8:	bl	32874 <strspn@plt+0x2fb5c>
   2e7dc:	andeq	r6, r2, r8, lsr r7
   2e7e0:	andeq	r0, r0, r8, asr #4
   2e7e4:	andeq	r6, r2, r8, lsl #20
   2e7e8:	andeq	r0, r1, ip, lsl #21
   2e7ec:	andeq	r0, r1, ip, lsr r9
   2e7f0:	muleq	r0, r4, r9
   2e7f4:	andeq	r1, r1, r4, asr #1
   2e7f8:	push	{r3, r4, r5, lr}
   2e7fc:	subs	r4, r0, #0
   2e800:	beq	2e840 <strspn@plt+0x2bb28>
   2e804:	cmp	r1, #0
   2e808:	beq	2e830 <strspn@plt+0x2bb18>
   2e80c:	mov	r0, r1
   2e810:	bl	2ac0 <__strdup@plt>
   2e814:	subs	r5, r0, #0
   2e818:	beq	2e838 <strspn@plt+0x2bb20>
   2e81c:	ldr	r0, [r4]
   2e820:	bl	2778 <free@plt>
   2e824:	str	r5, [r4]
   2e828:	mov	r0, #0
   2e82c:	pop	{r3, r4, r5, pc}
   2e830:	mov	r5, r1
   2e834:	b	2e81c <strspn@plt+0x2bb04>
   2e838:	mvn	r0, #11
   2e83c:	pop	{r3, r4, r5, pc}
   2e840:	ldr	r0, [pc, #24]	; 2e860 <strspn@plt+0x2bb48>
   2e844:	movw	r2, #7969	; 0x1f21
   2e848:	ldr	r1, [pc, #20]	; 2e864 <strspn@plt+0x2bb4c>
   2e84c:	ldr	r3, [pc, #20]	; 2e868 <strspn@plt+0x2bb50>
   2e850:	add	r0, pc, r0
   2e854:	add	r1, pc, r1
   2e858:	add	r3, pc, r3
   2e85c:	bl	32874 <strspn@plt+0x2fb5c>
   2e860:	andeq	pc, r0, r4, lsl #13
   2e864:	andeq	pc, r0, r0, lsl r9	; <UNPREDICTABLE>
   2e868:	andeq	r0, r1, r8, lsl #30
   2e86c:	push	{r3, r4, r5, r6, r7, lr}
   2e870:	subs	r7, r2, #0
   2e874:	mov	r6, r1
   2e878:	beq	2e8b8 <strspn@plt+0x2bba0>
   2e87c:	cmp	r1, #0
   2e880:	beq	2e8b8 <strspn@plt+0x2bba0>
   2e884:	sub	r5, r0, #4
   2e888:	mov	r4, #0
   2e88c:	b	2e89c <strspn@plt+0x2bb84>
   2e890:	add	r4, r4, #1
   2e894:	cmp	r4, r6
   2e898:	beq	2e8b8 <strspn@plt+0x2bba0>
   2e89c:	ldr	r0, [r5, #4]!
   2e8a0:	mov	r1, r7
   2e8a4:	bl	2ac80 <strspn@plt+0x27f68>
   2e8a8:	cmp	r0, #0
   2e8ac:	beq	2e890 <strspn@plt+0x2bb78>
   2e8b0:	mov	r0, r4
   2e8b4:	pop	{r3, r4, r5, r6, r7, pc}
   2e8b8:	mvn	r0, #0
   2e8bc:	pop	{r3, r4, r5, r6, r7, pc}
   2e8c0:	ldr	r3, [pc, #584]	; 2eb10 <strspn@plt+0x2bdf8>
   2e8c4:	ldr	r2, [pc, #584]	; 2eb14 <strspn@plt+0x2bdfc>
   2e8c8:	add	r3, pc, r3
   2e8cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e8d0:	mov	r5, r0
   2e8d4:	ldr	r4, [r3, r2]
   2e8d8:	sub	sp, sp, #12
   2e8dc:	ldr	r0, [pc, #564]	; 2eb18 <strspn@plt+0x2be00>
   2e8e0:	mov	r6, #0
   2e8e4:	str	r6, [sp]
   2e8e8:	ldr	r3, [r4]
   2e8ec:	add	r0, pc, r0
   2e8f0:	ldr	r8, [pc, #548]	; 2eb1c <strspn@plt+0x2be04>
   2e8f4:	str	r3, [sp, #4]
   2e8f8:	bl	2c94 <__tls_get_addr@plt>
   2e8fc:	ldr	r3, [r8, r0]
   2e900:	mov	r2, r0
   2e904:	cmp	r3, r6
   2e908:	blt	2e958 <strspn@plt+0x2bc40>
   2e90c:	cmp	r5, r6
   2e910:	beq	2e948 <strspn@plt+0x2bc30>
   2e914:	ldr	r1, [pc, #516]	; 2eb20 <strspn@plt+0x2be08>
   2e918:	mov	r7, r3
   2e91c:	mov	r0, r6
   2e920:	ldr	r3, [r2, r1]
   2e924:	str	r3, [r5]
   2e928:	bl	2778 <free@plt>
   2e92c:	ldr	r2, [sp, #4]
   2e930:	ldr	r3, [r4]
   2e934:	mov	r0, r7
   2e938:	cmp	r2, r3
   2e93c:	bne	2e954 <strspn@plt+0x2bc3c>
   2e940:	add	sp, sp, #12
   2e944:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e948:	mov	r7, r3
   2e94c:	mov	r0, r5
   2e950:	b	2e928 <strspn@plt+0x2bc10>
   2e954:	bl	2838 <__stack_chk_fail@plt>
   2e958:	ldr	r0, [pc, #452]	; 2eb24 <strspn@plt+0x2be0c>
   2e95c:	mov	r1, r6
   2e960:	add	r0, pc, r0
   2e964:	bl	2b44 <access@plt>
   2e968:	cmp	r0, #0
   2e96c:	blt	2e988 <strspn@plt+0x2bc70>
   2e970:	ldr	r0, [pc, #432]	; 2eb28 <strspn@plt+0x2be10>
   2e974:	mov	r1, r6
   2e978:	add	r0, pc, r0
   2e97c:	bl	2b44 <access@plt>
   2e980:	cmp	r0, #0
   2e984:	blt	2ea28 <strspn@plt+0x2bd10>
   2e988:	bl	2a24 <getpid@plt>
   2e98c:	cmp	r0, #1
   2e990:	beq	2eaa8 <strspn@plt+0x2bd90>
   2e994:	ldr	r0, [pc, #400]	; 2eb2c <strspn@plt+0x2be14>
   2e998:	mov	r1, sp
   2e99c:	add	r0, pc, r0
   2e9a0:	bl	34980 <strspn@plt+0x31c68>
   2e9a4:	cmn	r0, #2
   2e9a8:	beq	2eadc <strspn@plt+0x2bdc4>
   2e9ac:	cmp	r0, #0
   2e9b0:	movlt	r7, r0
   2e9b4:	ldrlt	r0, [sp]
   2e9b8:	blt	2e928 <strspn@plt+0x2bc10>
   2e9bc:	ldr	r9, [sp]
   2e9c0:	mov	r6, r9
   2e9c4:	ldrb	r3, [r6]
   2e9c8:	cmp	r3, #108	; 0x6c
   2e9cc:	bne	2ea3c <strspn@plt+0x2bd24>
   2e9d0:	ldrb	r3, [r6, #1]
   2e9d4:	cmp	r3, #120	; 0x78
   2e9d8:	bne	2ea3c <strspn@plt+0x2bd24>
   2e9dc:	ldrb	r3, [r6, #2]
   2e9e0:	cmp	r3, #99	; 0x63
   2e9e4:	bne	2ea3c <strspn@plt+0x2bd24>
   2e9e8:	ldrb	r3, [r6, #3]
   2e9ec:	cmp	r3, #0
   2e9f0:	bne	2ea3c <strspn@plt+0x2bd24>
   2e9f4:	ldr	r6, [pc, #308]	; 2eb30 <strspn@plt+0x2be18>
   2e9f8:	mov	r7, #1
   2e9fc:	add	r6, pc, r6
   2ea00:	ldr	r0, [pc, #300]	; 2eb34 <strspn@plt+0x2be1c>
   2ea04:	add	r0, pc, r0
   2ea08:	bl	2c94 <__tls_get_addr@plt>
   2ea0c:	ldr	r3, [pc, #268]	; 2eb20 <strspn@plt+0x2be08>
   2ea10:	cmp	r5, #0
   2ea14:	strne	r6, [r5]
   2ea18:	str	r7, [r8, r0]
   2ea1c:	str	r6, [r0, r3]
   2ea20:	mov	r0, r9
   2ea24:	b	2e928 <strspn@plt+0x2bc10>
   2ea28:	ldr	r6, [pc, #264]	; 2eb38 <strspn@plt+0x2be20>
   2ea2c:	mov	r7, #1
   2ea30:	ldr	r9, [sp]
   2ea34:	add	r6, pc, r6
   2ea38:	b	2ea00 <strspn@plt+0x2bce8>
   2ea3c:	ldr	r7, [pc, #248]	; 2eb3c <strspn@plt+0x2be24>
   2ea40:	mov	r0, r6
   2ea44:	add	r7, pc, r7
   2ea48:	mov	r1, r7
   2ea4c:	bl	26dc <strcmp@plt>
   2ea50:	cmp	r0, #0
   2ea54:	beq	2ea9c <strspn@plt+0x2bd84>
   2ea58:	ldr	r7, [pc, #224]	; 2eb40 <strspn@plt+0x2be28>
   2ea5c:	mov	r0, r6
   2ea60:	add	r7, pc, r7
   2ea64:	mov	r1, r7
   2ea68:	bl	26dc <strcmp@plt>
   2ea6c:	cmp	r0, #0
   2ea70:	beq	2ea9c <strspn@plt+0x2bd84>
   2ea74:	ldr	r7, [pc, #200]	; 2eb44 <strspn@plt+0x2be2c>
   2ea78:	mov	r0, r6
   2ea7c:	add	r7, pc, r7
   2ea80:	mov	r1, r7
   2ea84:	bl	26dc <strcmp@plt>
   2ea88:	cmp	r0, #0
   2ea8c:	ldrne	r6, [pc, #180]	; 2eb48 <strspn@plt+0x2be30>
   2ea90:	movne	r7, #1
   2ea94:	addne	r6, pc, r6
   2ea98:	bne	2ea00 <strspn@plt+0x2bce8>
   2ea9c:	mov	r6, r7
   2eaa0:	mov	r7, #1
   2eaa4:	b	2ea00 <strspn@plt+0x2bce8>
   2eaa8:	ldr	r0, [pc, #156]	; 2eb4c <strspn@plt+0x2be34>
   2eaac:	add	r0, pc, r0
   2eab0:	bl	2970 <getenv@plt>
   2eab4:	subs	r6, r0, #0
   2eab8:	beq	2eacc <strspn@plt+0x2bdb4>
   2eabc:	ldrb	r3, [r6]
   2eac0:	cmp	r3, #0
   2eac4:	ldrne	r9, [sp]
   2eac8:	bne	2e9c4 <strspn@plt+0x2bcac>
   2eacc:	mov	r7, #0
   2ead0:	ldr	r9, [sp]
   2ead4:	mov	r6, r7
   2ead8:	b	2ea00 <strspn@plt+0x2bce8>
   2eadc:	ldr	r1, [pc, #108]	; 2eb50 <strspn@plt+0x2be38>
   2eae0:	mov	r2, sp
   2eae4:	mov	r0, #1
   2eae8:	add	r1, pc, r1
   2eaec:	bl	2d008 <strspn@plt+0x2a2f0>
   2eaf0:	cmp	r0, #0
   2eaf4:	bgt	2e9bc <strspn@plt+0x2bca4>
   2eaf8:	b	2eacc <strspn@plt+0x2bdb4>
   2eafc:	mov	r4, r0
   2eb00:	ldr	r0, [sp]
   2eb04:	bl	2778 <free@plt>
   2eb08:	mov	r0, r4
   2eb0c:	bl	2cb8 <_Unwind_Resume@plt>
   2eb10:	andeq	r6, r2, ip, lsr #9
   2eb14:	andeq	r0, r0, r8, asr #4
   2eb18:			; <UNDEFINED> instruction: 0x000266b8
   2eb1c:	andeq	r0, r0, r0
   2eb20:	andeq	r0, r0, ip, lsr #32
   2eb24:	andeq	r1, r1, r8, ror #2
   2eb28:	andeq	r1, r1, ip, asr r1
   2eb2c:	andeq	r1, r1, r4, asr #2
   2eb30:	andeq	r1, r1, r0, asr #1
   2eb34:	andeq	r6, r2, r0, lsr #11
   2eb38:	andeq	r1, r1, r4, rrx
   2eb3c:	andeq	r1, r1, ip, rrx
   2eb40:	andeq	r1, r1, r0, asr #32
   2eb44:	andeq	r1, r1, r4, asr #32
   2eb48:	andeq	r0, r1, ip, asr fp
   2eb4c:	andeq	r0, r1, ip, lsl #5
   2eb50:	andeq	r0, r1, r0, asr r2
   2eb54:	cmp	r0, #0
   2eb58:	push	{r4, r5, r6, lr}
   2eb5c:	beq	2ebe4 <strspn@plt+0x2becc>
   2eb60:	ldr	r6, [r0]
   2eb64:	ldr	r0, [r0, #4]
   2eb68:	cmn	r6, #1
   2eb6c:	beq	2ebd8 <strspn@plt+0x2bec0>
   2eb70:	mov	r2, #1000	; 0x3e8
   2eb74:	mov	r3, #0
   2eb78:	asr	r1, r0, #31
   2eb7c:	bl	358d0 <strspn@plt+0x32bb8>
   2eb80:	mov	r3, #0
   2eb84:	movw	r2, #16960	; 0x4240
   2eb88:	movt	r2, #15
   2eb8c:	mov	r4, r0
   2eb90:	mov	r5, r1
   2eb94:	mvn	r0, r0
   2eb98:	mvn	r1, r1
   2eb9c:	bl	358d0 <strspn@plt+0x32bb8>
   2eba0:	asr	r3, r6, #31
   2eba4:	mov	r2, r6
   2eba8:	cmp	r3, r1
   2ebac:	cmpeq	r2, r0
   2ebb0:	bls	2ebc0 <strspn@plt+0x2bea8>
   2ebb4:	mvn	r0, #0
   2ebb8:	mvn	r1, #0
   2ebbc:	pop	{r4, r5, r6, pc}
   2ebc0:	movw	r3, #16960	; 0x4240
   2ebc4:	movt	r3, #15
   2ebc8:	mov	r0, r4
   2ebcc:	mov	r1, r5
   2ebd0:	smlal	r0, r1, r3, r6
   2ebd4:	pop	{r4, r5, r6, pc}
   2ebd8:	cmn	r0, #1
   2ebdc:	bne	2eb70 <strspn@plt+0x2be58>
   2ebe0:	b	2ebb4 <strspn@plt+0x2be9c>
   2ebe4:	ldr	r0, [pc, #24]	; 2ec04 <strspn@plt+0x2beec>
   2ebe8:	mov	r2, #92	; 0x5c
   2ebec:	ldr	r1, [pc, #20]	; 2ec08 <strspn@plt+0x2bef0>
   2ebf0:	ldr	r3, [pc, #20]	; 2ec0c <strspn@plt+0x2bef4>
   2ebf4:	add	r0, pc, r0
   2ebf8:	add	r1, pc, r1
   2ebfc:	add	r3, pc, r3
   2ec00:	bl	32874 <strspn@plt+0x2fb5c>
   2ec04:	andeq	fp, r0, r8, lsl #27
   2ec08:			; <UNDEFINED> instruction: 0x00010fb4
   2ec0c:	andeq	r0, r1, ip, ror pc
   2ec10:	ldr	r3, [pc, #112]	; 2ec88 <strspn@plt+0x2bf70>
   2ec14:	ldr	r2, [pc, #112]	; 2ec8c <strspn@plt+0x2bf74>
   2ec18:	add	r3, pc, r3
   2ec1c:	push	{r4, r5, lr}
   2ec20:	sub	sp, sp, #20
   2ec24:	ldr	r4, [r3, r2]
   2ec28:	add	r5, sp, #4
   2ec2c:	mov	r1, r5
   2ec30:	ldr	r3, [r4]
   2ec34:	str	r3, [sp, #12]
   2ec38:	bl	2c70 <clock_gettime@plt>
   2ec3c:	cmp	r0, #0
   2ec40:	bne	2ec68 <strspn@plt+0x2bf50>
   2ec44:	mov	r0, r5
   2ec48:	bl	2eb54 <strspn@plt+0x2be3c>
   2ec4c:	ldr	r2, [sp, #12]
   2ec50:	ldr	r3, [r4]
   2ec54:	cmp	r2, r3
   2ec58:	bne	2ec64 <strspn@plt+0x2bf4c>
   2ec5c:	add	sp, sp, #20
   2ec60:	pop	{r4, r5, pc}
   2ec64:	bl	2838 <__stack_chk_fail@plt>
   2ec68:	ldr	r0, [pc, #32]	; 2ec90 <strspn@plt+0x2bf78>
   2ec6c:	mov	r2, #34	; 0x22
   2ec70:	ldr	r1, [pc, #28]	; 2ec94 <strspn@plt+0x2bf7c>
   2ec74:	ldr	r3, [pc, #28]	; 2ec98 <strspn@plt+0x2bf80>
   2ec78:	add	r0, pc, r0
   2ec7c:	add	r1, pc, r1
   2ec80:	add	r3, pc, r3
   2ec84:	bl	32874 <strspn@plt+0x2fb5c>
   2ec88:	andeq	r6, r2, ip, asr r1
   2ec8c:	andeq	r0, r0, r8, asr #4
   2ec90:	andeq	r0, r1, ip, lsl #31
   2ec94:	andeq	r0, r1, r0, lsr pc
   2ec98:	andeq	r0, r1, r8, lsr #30
   2ec9c:	push	{r4, r5, r6, lr}
   2eca0:	subs	r6, r0, #0
   2eca4:	mov	r4, r2
   2eca8:	mov	r5, r3
   2ecac:	beq	2ed18 <strspn@plt+0x2c000>
   2ecb0:	mvn	r3, #0
   2ecb4:	mvn	r2, #0
   2ecb8:	cmp	r5, r3
   2ecbc:	cmpeq	r4, r2
   2ecc0:	mvneq	r3, #0
   2ecc4:	streq	r3, [r6]
   2ecc8:	streq	r3, [r6, #4]
   2eccc:	beq	2ed10 <strspn@plt+0x2bff8>
   2ecd0:	mov	r3, #0
   2ecd4:	mov	r0, r4
   2ecd8:	mov	r1, r5
   2ecdc:	movw	r2, #16960	; 0x4240
   2ece0:	movt	r2, #15
   2ece4:	bl	358d0 <strspn@plt+0x32bb8>
   2ece8:	movw	r2, #16960	; 0x4240
   2ecec:	mov	r3, #0
   2ecf0:	movt	r2, #15
   2ecf4:	mov	r1, r5
   2ecf8:	str	r0, [r6]
   2ecfc:	mov	r0, r4
   2ed00:	bl	358d0 <strspn@plt+0x32bb8>
   2ed04:	mov	r3, #1000	; 0x3e8
   2ed08:	mul	r2, r3, r2
   2ed0c:	str	r2, [r6, #4]
   2ed10:	mov	r0, r6
   2ed14:	pop	{r4, r5, r6, pc}
   2ed18:	ldr	r0, [pc, #24]	; 2ed38 <strspn@plt+0x2c020>
   2ed1c:	mov	r2, #107	; 0x6b
   2ed20:	ldr	r1, [pc, #20]	; 2ed3c <strspn@plt+0x2c024>
   2ed24:	ldr	r3, [pc, #20]	; 2ed40 <strspn@plt+0x2c028>
   2ed28:	add	r0, pc, r0
   2ed2c:	add	r1, pc, r1
   2ed30:	add	r3, pc, r3
   2ed34:	bl	32874 <strspn@plt+0x2fb5c>
   2ed38:	andeq	fp, r0, r4, asr ip
   2ed3c:	andeq	r0, r1, r0, lsl #29
   2ed40:	andeq	r0, r1, r8, ror #28
   2ed44:	push	{r4, r5, r6, lr}
   2ed48:	subs	r6, r0, #0
   2ed4c:	mov	r4, r2
   2ed50:	mov	r5, r3
   2ed54:	beq	2edb8 <strspn@plt+0x2c0a0>
   2ed58:	mvn	r3, #0
   2ed5c:	mvn	r2, #0
   2ed60:	cmp	r5, r3
   2ed64:	cmpeq	r4, r2
   2ed68:	mvneq	r3, #0
   2ed6c:	streq	r3, [r6]
   2ed70:	streq	r3, [r6, #4]
   2ed74:	beq	2edb0 <strspn@plt+0x2c098>
   2ed78:	mov	r3, #0
   2ed7c:	mov	r0, r4
   2ed80:	mov	r1, r5
   2ed84:	movw	r2, #16960	; 0x4240
   2ed88:	movt	r2, #15
   2ed8c:	bl	358d0 <strspn@plt+0x32bb8>
   2ed90:	movw	r2, #16960	; 0x4240
   2ed94:	mov	r3, #0
   2ed98:	movt	r2, #15
   2ed9c:	mov	r1, r5
   2eda0:	str	r0, [r6]
   2eda4:	mov	r0, r4
   2eda8:	bl	358d0 <strspn@plt+0x32bb8>
   2edac:	str	r2, [r6, #4]
   2edb0:	mov	r0, r6
   2edb4:	pop	{r4, r5, r6, pc}
   2edb8:	ldr	r0, [pc, #24]	; 2edd8 <strspn@plt+0x2c0c0>
   2edbc:	mov	r2, #137	; 0x89
   2edc0:	ldr	r1, [pc, #20]	; 2eddc <strspn@plt+0x2c0c4>
   2edc4:	ldr	r3, [pc, #20]	; 2ede0 <strspn@plt+0x2c0c8>
   2edc8:	add	r0, pc, r0
   2edcc:	add	r1, pc, r1
   2edd0:	add	r3, pc, r3
   2edd4:	bl	32874 <strspn@plt+0x2fb5c>
   2edd8:	andeq	r0, r1, r0, ror #28
   2eddc:	andeq	r0, r1, r0, ror #27
   2ede0:			; <UNDEFINED> instruction: 0x00010db8
   2ede4:	cmp	r0, r1
   2ede8:	bcc	2edf8 <strspn@plt+0x2c0e0>
   2edec:	movls	r0, #0
   2edf0:	movhi	r0, #1
   2edf4:	bx	lr
   2edf8:	mvn	r0, #0
   2edfc:	bx	lr
   2ee00:	ldrd	r2, [r0]
   2ee04:	ldrd	r0, [r1]
   2ee08:	cmp	r3, r1
   2ee0c:	cmpeq	r2, r0
   2ee10:	bcc	2ee20 <strspn@plt+0x2c108>
   2ee14:	movls	r0, #0
   2ee18:	movhi	r0, #1
   2ee1c:	bx	lr
   2ee20:	mvn	r0, #0
   2ee24:	bx	lr
   2ee28:	push	{r4, lr}
   2ee2c:	mov	r4, r0
   2ee30:	ldrb	r2, [r0, #39]	; 0x27
   2ee34:	ldr	r3, [r0]
   2ee38:	tst	r2, #4
   2ee3c:	addne	r2, r0, #8
   2ee40:	ldr	r3, [r3]
   2ee44:	ldreq	r2, [pc, #64]	; 2ee8c <strspn@plt+0x2c174>
   2ee48:	addeq	r2, pc, r2
   2ee4c:	mov	r0, r1
   2ee50:	mov	r1, r2
   2ee54:	blx	r3
   2ee58:	ldrb	r3, [r4, #39]	; 0x27
   2ee5c:	tst	r3, #4
   2ee60:	bne	2ee84 <strspn@plt+0x2c16c>
   2ee64:	ldr	r2, [pc, #36]	; 2ee90 <strspn@plt+0x2c178>
   2ee68:	and	r3, r3, #3
   2ee6c:	add	r2, pc, r2
   2ee70:	add	r3, r2, r3, lsl #4
   2ee74:	ldr	r1, [r3, #12]
   2ee78:	bl	354b0 <strspn@plt+0x32798>
   2ee7c:	mov	r0, r1
   2ee80:	pop	{r4, pc}
   2ee84:	ldr	r1, [r4, #28]
   2ee88:	b	2ee78 <strspn@plt+0x2c160>
   2ee8c:	andeq	r6, r2, r4, lsr #7
   2ee90:	andeq	r5, r2, r0, lsr #27
   2ee94:	push	{r4, r5, r6}
   2ee98:	ldrb	r3, [r0, #39]	; 0x27
   2ee9c:	ubfx	r2, r3, #2, #1
   2eea0:	and	r3, r3, #3
   2eea4:	cmp	r2, #0
   2eea8:	beq	2ef0c <strspn@plt+0x2c1f4>
   2eeac:	ldr	ip, [pc, #132]	; 2ef38 <strspn@plt+0x2c220>
   2eeb0:	lsl	r3, r3, #4
   2eeb4:	ldr	r5, [r0, #4]
   2eeb8:	add	ip, pc, ip
   2eebc:	ldr	r6, [r0, #28]
   2eec0:	add	ip, ip, r3
   2eec4:	ldr	ip, [ip, #4]
   2eec8:	ldr	r4, [pc, #108]	; 2ef3c <strspn@plt+0x2c224>
   2eecc:	mla	ip, r6, ip, r5
   2eed0:	add	r4, pc, r4
   2eed4:	add	r4, r4, r3
   2eed8:	b	2eeec <strspn@plt+0x2c1d4>
   2eedc:	ldrb	r3, [ip, r1]
   2eee0:	cmp	r3, #255	; 0xff
   2eee4:	bne	2ef2c <strspn@plt+0x2c214>
   2eee8:	add	r1, r1, #1
   2eeec:	cmp	r2, #0
   2eef0:	ldrne	r3, [r0, #28]
   2eef4:	ldreq	r3, [r4, #12]
   2eef8:	cmp	r1, r3
   2eefc:	bcc	2eedc <strspn@plt+0x2c1c4>
   2ef00:	mvn	r0, #0
   2ef04:	pop	{r4, r5, r6}
   2ef08:	bx	lr
   2ef0c:	ldr	r4, [pc, #44]	; 2ef40 <strspn@plt+0x2c228>
   2ef10:	lsl	r3, r3, #4
   2ef14:	add	r5, r0, #4
   2ef18:	add	r4, pc, r4
   2ef1c:	add	r4, r4, r3
   2ef20:	ldr	ip, [r4, #4]
   2ef24:	ldr	r6, [r4, #12]
   2ef28:	b	2eec8 <strspn@plt+0x2c1b0>
   2ef2c:	mov	r0, r1
   2ef30:	pop	{r4, r5, r6}
   2ef34:	bx	lr
   2ef38:	andeq	r5, r2, r4, asr sp
   2ef3c:	andeq	r5, r2, ip, lsr sp
   2ef40:	strdeq	r5, [r2], -r4
   2ef44:	ldr	r2, [pc, #88]	; 2efa4 <strspn@plt+0x2c28c>
   2ef48:	ldr	r3, [pc, #88]	; 2efa8 <strspn@plt+0x2c290>
   2ef4c:	add	r2, pc, r2
   2ef50:	push	{r4, r5, r6, lr}
   2ef54:	sub	sp, sp, #16
   2ef58:	ldr	r4, [r2, r3]
   2ef5c:	mov	r5, r1
   2ef60:	mov	r6, r0
   2ef64:	ldr	r3, [r4]
   2ef68:	str	r3, [sp, #12]
   2ef6c:	bl	2a54 <strlen@plt>
   2ef70:	mov	r3, r5
   2ef74:	mov	r1, r6
   2ef78:	mov	r2, r0
   2ef7c:	mov	r0, sp
   2ef80:	bl	30edc <strspn@plt+0x2e1c4>
   2ef84:	ldr	r2, [sp, #12]
   2ef88:	ldr	r3, [r4]
   2ef8c:	ldr	r0, [sp]
   2ef90:	cmp	r2, r3
   2ef94:	bne	2efa0 <strspn@plt+0x2c288>
   2ef98:	add	sp, sp, #16
   2ef9c:	pop	{r4, r5, r6, pc}
   2efa0:	bl	2838 <__stack_chk_fail@plt>
   2efa4:	andeq	r5, r2, r8, lsr #28
   2efa8:	andeq	r0, r0, r8, asr #4
   2efac:	ldr	ip, [pc, #80]	; 2f004 <strspn@plt+0x2c2ec>
   2efb0:	mov	r3, r1
   2efb4:	push	{r4, lr}
   2efb8:	add	ip, pc, ip
   2efbc:	ldr	lr, [pc, #68]	; 2f008 <strspn@plt+0x2c2f0>
   2efc0:	sub	sp, sp, #24
   2efc4:	mov	r2, #4
   2efc8:	add	r1, sp, #4
   2efcc:	str	r0, [sp, #4]
   2efd0:	add	r0, sp, #8
   2efd4:	ldr	r4, [ip, lr]
   2efd8:	ldr	ip, [r4]
   2efdc:	str	ip, [sp, #20]
   2efe0:	bl	30edc <strspn@plt+0x2e1c4>
   2efe4:	ldr	r2, [sp, #20]
   2efe8:	ldr	r3, [r4]
   2efec:	ldr	r0, [sp, #8]
   2eff0:	cmp	r2, r3
   2eff4:	bne	2f000 <strspn@plt+0x2c2e8>
   2eff8:	add	sp, sp, #24
   2effc:	pop	{r4, pc}
   2f000:	bl	2838 <__stack_chk_fail@plt>
   2f004:			; <UNDEFINED> instruction: 0x00025dbc
   2f008:	andeq	r0, r0, r8, asr #4
   2f00c:	ldr	ip, [pc, #76]	; 2f060 <strspn@plt+0x2c348>
   2f010:	mov	r3, r1
   2f014:	push	{r4, lr}
   2f018:	add	ip, pc, ip
   2f01c:	ldr	lr, [pc, #64]	; 2f064 <strspn@plt+0x2c34c>
   2f020:	sub	sp, sp, #16
   2f024:	mov	r1, r0
   2f028:	mov	r2, #8
   2f02c:	mov	r0, sp
   2f030:	ldr	r4, [ip, lr]
   2f034:	ldr	ip, [r4]
   2f038:	str	ip, [sp, #12]
   2f03c:	bl	30edc <strspn@plt+0x2e1c4>
   2f040:	ldr	r2, [sp, #12]
   2f044:	ldr	r3, [r4]
   2f048:	ldr	r0, [sp]
   2f04c:	cmp	r2, r3
   2f050:	bne	2f05c <strspn@plt+0x2c344>
   2f054:	add	sp, sp, #16
   2f058:	pop	{r4, pc}
   2f05c:	bl	2838 <__stack_chk_fail@plt>
   2f060:	andeq	r5, r2, ip, asr sp
   2f064:	andeq	r0, r0, r8, asr #4
   2f068:	b	26dc <strcmp@plt>
   2f06c:	push	{r4, r5, r6, r7, r8, lr}
   2f070:	subs	r6, r0, #0
   2f074:	mov	r5, r1
   2f078:	beq	2f18c <strspn@plt+0x2c474>
   2f07c:	ldrb	r3, [r6, #39]	; 0x27
   2f080:	and	r2, r3, #3
   2f084:	cmp	r2, #1
   2f088:	beq	2f19c <strspn@plt+0x2c484>
   2f08c:	cmp	r1, #0
   2f090:	beq	2f2c4 <strspn@plt+0x2c5ac>
   2f094:	ldr	r4, [r1]
   2f098:	cmn	r4, #1
   2f09c:	beq	2f18c <strspn@plt+0x2c474>
   2f0a0:	cmn	r4, #2
   2f0a4:	beq	2f16c <strspn@plt+0x2c454>
   2f0a8:	cmp	r4, #0
   2f0ac:	beq	2f2e4 <strspn@plt+0x2c5cc>
   2f0b0:	tst	r3, #4
   2f0b4:	ldr	r3, [pc, #648]	; 2f344 <strspn@plt+0x2c62c>
   2f0b8:	addeq	r0, r6, #4
   2f0bc:	ldr	r1, [r1, #4]
   2f0c0:	add	r3, pc, r3
   2f0c4:	ldrne	r0, [r6, #4]
   2f0c8:	add	r2, r3, r2, lsl #4
   2f0cc:	ldr	r3, [r2, #4]
   2f0d0:	mul	r3, r3, r4
   2f0d4:	ldr	r3, [r0, r3]
   2f0d8:	cmp	r3, r1
   2f0dc:	beq	2f11c <strspn@plt+0x2c404>
   2f0e0:	sub	r4, r4, #1
   2f0e4:	str	r4, [r5]
   2f0e8:	ldrb	r3, [r6, #39]	; 0x27
   2f0ec:	ldr	r2, [pc, #596]	; 2f348 <strspn@plt+0x2c630>
   2f0f0:	tst	r3, #4
   2f0f4:	and	r3, r3, #3
   2f0f8:	add	r2, pc, r2
   2f0fc:	addeq	r0, r6, #4
   2f100:	add	r3, r2, r3, lsl #4
   2f104:	ldrne	r0, [r6, #4]
   2f108:	ldr	r3, [r3, #4]
   2f10c:	mul	r3, r3, r4
   2f110:	ldr	r3, [r0, r3]
   2f114:	cmp	r1, r3
   2f118:	bne	2f284 <strspn@plt+0x2c56c>
   2f11c:	mov	r0, r6
   2f120:	add	r1, r4, #1
   2f124:	bl	2ee94 <strspn@plt+0x2c17c>
   2f128:	cmn	r0, #1
   2f12c:	str	r0, [r5]
   2f130:	beq	2f194 <strspn@plt+0x2c47c>
   2f134:	ldrb	r3, [r6, #39]	; 0x27
   2f138:	ldr	r2, [pc, #524]	; 2f34c <strspn@plt+0x2c634>
   2f13c:	tst	r3, #4
   2f140:	and	r3, r3, #3
   2f144:	add	r2, pc, r2
   2f148:	addeq	r6, r6, #4
   2f14c:	add	r3, r2, r3, lsl #4
   2f150:	ldrne	r6, [r6, #4]
   2f154:	ldr	r3, [r3, #4]
   2f158:	mul	r0, r3, r0
   2f15c:	ldr	r3, [r6, r0]
   2f160:	mov	r0, r4
   2f164:	str	r3, [r5, #4]
   2f168:	pop	{r4, r5, r6, r7, r8, pc}
   2f16c:	ubfx	r1, r3, #2, #1
   2f170:	cmp	r1, #0
   2f174:	bne	2f238 <strspn@plt+0x2c520>
   2f178:	bl	2ee94 <strspn@plt+0x2c17c>
   2f17c:	mov	r4, r0
   2f180:	str	r0, [r5]
   2f184:	cmn	r4, #1
   2f188:	bne	2f11c <strspn@plt+0x2c404>
   2f18c:	mvn	r4, #0
   2f190:	str	r4, [r5]
   2f194:	mov	r0, r4
   2f198:	pop	{r4, r5, r6, r7, r8, pc}
   2f19c:	cmp	r1, #0
   2f1a0:	beq	2f304 <strspn@plt+0x2c5ec>
   2f1a4:	ldr	r4, [r1]
   2f1a8:	cmn	r4, #1
   2f1ac:	beq	2f18c <strspn@plt+0x2c474>
   2f1b0:	cmn	r4, #2
   2f1b4:	beq	2f2a4 <strspn@plt+0x2c58c>
   2f1b8:	tst	r3, #4
   2f1bc:	bne	2f250 <strspn@plt+0x2c538>
   2f1c0:	add	r2, r6, #4
   2f1c4:	ldr	r7, [r1, #4]
   2f1c8:	add	r3, r2, r4, lsl #4
   2f1cc:	ldr	r1, [r2, r4, lsl #4]
   2f1d0:	cmp	r1, r7
   2f1d4:	addne	r4, r4, #1
   2f1d8:	movne	r3, r2
   2f1dc:	andne	r4, r4, #1
   2f1e0:	beq	2f1f4 <strspn@plt+0x2c4dc>
   2f1e4:	ldr	r2, [r3, r4, lsl #4]
   2f1e8:	add	r3, r3, r4, lsl #4
   2f1ec:	cmp	r2, r7
   2f1f0:	bne	2f324 <strspn@plt+0x2c60c>
   2f1f4:	ldr	r2, [r3, #8]
   2f1f8:	cmn	r2, #1
   2f1fc:	str	r2, [r5]
   2f200:	beq	2f194 <strspn@plt+0x2c47c>
   2f204:	ldrb	r3, [r6, #39]	; 0x27
   2f208:	ldr	r1, [pc, #320]	; 2f350 <strspn@plt+0x2c638>
   2f20c:	and	r0, r3, #3
   2f210:	tst	r3, #4
   2f214:	add	r1, pc, r1
   2f218:	addeq	r6, r6, #4
   2f21c:	add	r3, r1, r0, lsl #4
   2f220:	ldrne	r6, [r6, #4]
   2f224:	ldr	r3, [r3, #4]
   2f228:	mul	r2, r3, r2
   2f22c:	ldr	r3, [r6, r2]
   2f230:	str	r3, [r5, #4]
   2f234:	b	2f194 <strspn@plt+0x2c47c>
   2f238:	ldr	r1, [r6, #32]
   2f23c:	bl	2ee94 <strspn@plt+0x2c17c>
   2f240:	str	r0, [r5]
   2f244:	str	r0, [r6, #32]
   2f248:	ldr	r4, [r5]
   2f24c:	b	2f184 <strspn@plt+0x2c46c>
   2f250:	ldr	r8, [r6, #4]
   2f254:	ldr	r7, [r1, #4]
   2f258:	add	r3, r8, r4, lsl #4
   2f25c:	ldr	r2, [r8, r4, lsl #4]
   2f260:	cmp	r2, r7
   2f264:	beq	2f1f4 <strspn@plt+0x2c4dc>
   2f268:	ldr	r1, [r6, #28]
   2f26c:	add	r0, r4, r1
   2f270:	sub	r0, r0, #1
   2f274:	bl	354b0 <strspn@plt+0x32798>
   2f278:	mov	r3, r8
   2f27c:	mov	r4, r1
   2f280:	b	2f1e4 <strspn@plt+0x2c4cc>
   2f284:	ldr	r0, [pc, #200]	; 2f354 <strspn@plt+0x2c63c>
   2f288:	movw	r2, #687	; 0x2af
   2f28c:	ldr	r1, [pc, #196]	; 2f358 <strspn@plt+0x2c640>
   2f290:	ldr	r3, [pc, #196]	; 2f35c <strspn@plt+0x2c644>
   2f294:	add	r0, pc, r0
   2f298:	add	r1, pc, r1
   2f29c:	add	r3, pc, r3
   2f2a0:	bl	32874 <strspn@plt+0x2fb5c>
   2f2a4:	ldr	r4, [r6, #40]	; 0x28
   2f2a8:	cmn	r4, #1
   2f2ac:	beq	2f18c <strspn@plt+0x2c474>
   2f2b0:	tst	r3, #4
   2f2b4:	addeq	r3, r6, #4
   2f2b8:	ldrne	r3, [r6, #4]
   2f2bc:	add	r3, r3, r4, lsl #4
   2f2c0:	b	2f1f4 <strspn@plt+0x2c4dc>
   2f2c4:	ldr	r0, [pc, #148]	; 2f360 <strspn@plt+0x2c648>
   2f2c8:	movw	r2, #657	; 0x291
   2f2cc:	ldr	r1, [pc, #144]	; 2f364 <strspn@plt+0x2c64c>
   2f2d0:	ldr	r3, [pc, #144]	; 2f368 <strspn@plt+0x2c650>
   2f2d4:	add	r0, pc, r0
   2f2d8:	add	r1, pc, r1
   2f2dc:	add	r3, pc, r3
   2f2e0:	bl	32874 <strspn@plt+0x2fb5c>
   2f2e4:	ldr	r0, [pc, #128]	; 2f36c <strspn@plt+0x2c654>
   2f2e8:	movw	r2, #675	; 0x2a3
   2f2ec:	ldr	r1, [pc, #124]	; 2f370 <strspn@plt+0x2c658>
   2f2f0:	ldr	r3, [pc, #124]	; 2f374 <strspn@plt+0x2c65c>
   2f2f4:	add	r0, pc, r0
   2f2f8:	add	r1, pc, r1
   2f2fc:	add	r3, pc, r3
   2f300:	bl	32874 <strspn@plt+0x2fb5c>
   2f304:	ldr	r0, [pc, #108]	; 2f378 <strspn@plt+0x2c660>
   2f308:	movw	r2, #607	; 0x25f
   2f30c:	ldr	r1, [pc, #104]	; 2f37c <strspn@plt+0x2c664>
   2f310:	ldr	r3, [pc, #104]	; 2f380 <strspn@plt+0x2c668>
   2f314:	add	r0, pc, r0
   2f318:	add	r1, pc, r1
   2f31c:	add	r3, pc, r3
   2f320:	bl	32874 <strspn@plt+0x2fb5c>
   2f324:	ldr	r0, [pc, #88]	; 2f384 <strspn@plt+0x2c66c>
   2f328:	movw	r2, #631	; 0x277
   2f32c:	ldr	r1, [pc, #84]	; 2f388 <strspn@plt+0x2c670>
   2f330:	ldr	r3, [pc, #84]	; 2f38c <strspn@plt+0x2c674>
   2f334:	add	r0, pc, r0
   2f338:	add	r1, pc, r1
   2f33c:	add	r3, pc, r3
   2f340:	bl	32874 <strspn@plt+0x2fb5c>
   2f344:	andeq	r5, r2, ip, asr #22
   2f348:	andeq	r5, r2, r4, lsl fp
   2f34c:	andeq	r5, r2, r8, asr #21
   2f350:	strdeq	r5, [r2], -r8
   2f354:	andeq	r0, r1, r8, lsl #27
   2f358:	andeq	r0, r1, r4, asr #26
   2f35c:	andeq	r1, r1, r4, asr r1
   2f360:	andeq	r8, r0, r0, lsr #14
   2f364:	andeq	r0, r1, r4, lsl #26
   2f368:	andeq	r1, r1, r4, lsl r1
   2f36c:	andeq	r0, r1, ip, lsl sp
   2f370:	andeq	r0, r1, r4, ror #25
   2f374:	strdeq	r1, [r1], -r4
   2f378:	andeq	r8, r0, r0, ror #13
   2f37c:	andeq	r0, r1, r4, asr #25
   2f380:	strheq	r1, [r1], -r0
   2f384:	andeq	r0, r1, r0, asr #25
   2f388:	andeq	r0, r1, r4, lsr #25
   2f38c:	muleq	r1, r0, r0
   2f390:	ldr	r3, [pc, #112]	; 2f408 <strspn@plt+0x2c6f0>
   2f394:	cmp	r0, #0
   2f398:	ldr	ip, [pc, #108]	; 2f40c <strspn@plt+0x2c6f4>
   2f39c:	mvn	r1, #1
   2f3a0:	add	r3, pc, r3
   2f3a4:	mov	r2, #0
   2f3a8:	push	{r4, lr}
   2f3ac:	sub	sp, sp, #16
   2f3b0:	ldr	r4, [r3, ip]
   2f3b4:	stmib	sp, {r1, r2}
   2f3b8:	ldr	r3, [r4]
   2f3bc:	str	r3, [sp, #12]
   2f3c0:	beq	2f3dc <strspn@plt+0x2c6c4>
   2f3c4:	ldrb	r3, [r0, #39]	; 0x27
   2f3c8:	tst	r3, #4
   2f3cc:	ubfxeq	r3, r3, #3, #3
   2f3d0:	ldrne	r3, [r0, #24]
   2f3d4:	cmp	r3, #0
   2f3d8:	bne	2f3f8 <strspn@plt+0x2c6e0>
   2f3dc:	mvn	r0, #0
   2f3e0:	ldr	r2, [sp, #12]
   2f3e4:	ldr	r3, [r4]
   2f3e8:	cmp	r2, r3
   2f3ec:	bne	2f404 <strspn@plt+0x2c6ec>
   2f3f0:	add	sp, sp, #16
   2f3f4:	pop	{r4, pc}
   2f3f8:	add	r1, sp, #4
   2f3fc:	bl	2f06c <strspn@plt+0x2c354>
   2f400:	b	2f3e0 <strspn@plt+0x2c6c8>
   2f404:	bl	2838 <__stack_chk_fail@plt>
   2f408:	ldrdeq	r5, [r2], -r4
   2f40c:	andeq	r0, r0, r8, asr #4
   2f410:	push	{r4, r5, r6, lr}
   2f414:	mov	r5, r1
   2f418:	ldrb	r3, [r0, #39]	; 0x27
   2f41c:	mov	r4, r0
   2f420:	ldr	r6, [pc, #88]	; 2f480 <strspn@plt+0x2c768>
   2f424:	tst	r3, #4
   2f428:	and	r3, r3, #3
   2f42c:	add	r6, pc, r6
   2f430:	addeq	r2, r0, #4
   2f434:	add	r3, r6, r3, lsl #4
   2f438:	ldrne	r2, [r0, #4]
   2f43c:	ldr	r3, [r3, #4]
   2f440:	mul	r3, r3, r1
   2f444:	ldr	r1, [r2, r3]
   2f448:	bl	2ee28 <strspn@plt+0x2c110>
   2f44c:	cmp	r5, r0
   2f450:	bcc	2f45c <strspn@plt+0x2c744>
   2f454:	rsb	r0, r0, r5
   2f458:	pop	{r4, r5, r6, pc}
   2f45c:	ldrb	r3, [r4, #39]	; 0x27
   2f460:	rsb	r0, r0, r5
   2f464:	tst	r3, #4
   2f468:	andeq	r3, r3, #3
   2f46c:	ldrne	r3, [r4, #28]
   2f470:	addeq	r6, r6, r3, lsl #4
   2f474:	ldreq	r3, [r6, #12]
   2f478:	add	r0, r0, r3
   2f47c:	pop	{r4, r5, r6, pc}
   2f480:	andeq	r5, r2, r0, ror #15
   2f484:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f488:	mov	r6, r0
   2f48c:	ldrb	r3, [r0, #39]	; 0x27
   2f490:	mov	r4, r1
   2f494:	mov	r9, r2
   2f498:	tst	r3, #4
   2f49c:	and	r3, r3, #3
   2f4a0:	beq	2f590 <strspn@plt+0x2c878>
   2f4a4:	ldr	r1, [pc, #312]	; 2f5e4 <strspn@plt+0x2c8cc>
   2f4a8:	ldr	r2, [r0, #28]
   2f4ac:	add	r1, pc, r1
   2f4b0:	add	r3, r1, r3, lsl #4
   2f4b4:	ldr	r1, [r0, #4]
   2f4b8:	ldr	r7, [r3, #4]
   2f4bc:	mov	r3, r2
   2f4c0:	mla	r7, r7, r2, r1
   2f4c4:	cmp	r4, r3
   2f4c8:	bcs	2f5c4 <strspn@plt+0x2c8ac>
   2f4cc:	ldrb	r3, [r7, r4]
   2f4d0:	cmp	r3, #255	; 0xff
   2f4d4:	beq	2f588 <strspn@plt+0x2c870>
   2f4d8:	ldr	sl, [pc, #264]	; 2f5e8 <strspn@plt+0x2c8d0>
   2f4dc:	mov	r5, #0
   2f4e0:	ldr	r8, [pc, #260]	; 2f5ec <strspn@plt+0x2c8d4>
   2f4e4:	add	sl, pc, sl
   2f4e8:	add	r8, pc, r8
   2f4ec:	b	2f50c <strspn@plt+0x2c7f4>
   2f4f0:	ldr	r1, [r6, #28]
   2f4f4:	bl	354b0 <strspn@plt+0x32798>
   2f4f8:	add	r5, r5, #1
   2f4fc:	ldrb	r3, [r7, r1]
   2f500:	mov	r4, r1
   2f504:	cmp	r3, #255	; 0xff
   2f508:	beq	2f588 <strspn@plt+0x2c870>
   2f50c:	cmp	r3, #252	; 0xfc
   2f510:	bhi	2f5b4 <strspn@plt+0x2c89c>
   2f514:	mov	r0, r3
   2f518:	cmp	r5, r0
   2f51c:	bhi	2f588 <strspn@plt+0x2c870>
   2f520:	beq	2f544 <strspn@plt+0x2c82c>
   2f524:	ldrb	r3, [r6, #39]	; 0x27
   2f528:	add	r0, r4, #1
   2f52c:	tst	r3, #4
   2f530:	bne	2f4f0 <strspn@plt+0x2c7d8>
   2f534:	and	r3, r3, #3
   2f538:	add	r3, r8, r3, lsl #4
   2f53c:	ldr	r1, [r3, #12]
   2f540:	b	2f4f4 <strspn@plt+0x2c7dc>
   2f544:	ldrb	r3, [r6, #39]	; 0x27
   2f548:	mov	r1, r9
   2f54c:	ldr	r2, [r6]
   2f550:	tst	r3, #4
   2f554:	and	r3, r3, #3
   2f558:	addeq	r0, r6, #4
   2f55c:	add	r3, sl, r3, lsl #4
   2f560:	ldrne	r0, [r6, #4]
   2f564:	ldr	r2, [r2, #4]
   2f568:	ldr	r3, [r3, #4]
   2f56c:	mul	r3, r3, r4
   2f570:	ldr	r0, [r0, r3]
   2f574:	blx	r2
   2f578:	cmp	r0, #0
   2f57c:	bne	2f524 <strspn@plt+0x2c80c>
   2f580:	mov	r0, r4
   2f584:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f588:	mvn	r0, #0
   2f58c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f590:	ldr	r2, [pc, #88]	; 2f5f0 <strspn@plt+0x2c8d8>
   2f594:	add	r7, r0, #4
   2f598:	add	r2, pc, r2
   2f59c:	add	r3, r2, r3, lsl #4
   2f5a0:	ldr	r2, [r3, #12]
   2f5a4:	ldr	r1, [r3, #4]
   2f5a8:	mov	r3, r2
   2f5ac:	mla	r7, r1, r2, r7
   2f5b0:	b	2f4c4 <strspn@plt+0x2c7ac>
   2f5b4:	mov	r0, r6
   2f5b8:	mov	r1, r4
   2f5bc:	bl	2f410 <strspn@plt+0x2c6f8>
   2f5c0:	b	2f518 <strspn@plt+0x2c800>
   2f5c4:	ldr	r0, [pc, #40]	; 2f5f4 <strspn@plt+0x2c8dc>
   2f5c8:	mov	r2, #1216	; 0x4c0
   2f5cc:	ldr	r1, [pc, #36]	; 2f5f8 <strspn@plt+0x2c8e0>
   2f5d0:	ldr	r3, [pc, #36]	; 2f5fc <strspn@plt+0x2c8e4>
   2f5d4:	add	r0, pc, r0
   2f5d8:	add	r1, pc, r1
   2f5dc:	add	r3, pc, r3
   2f5e0:	bl	32874 <strspn@plt+0x2fb5c>
   2f5e4:	andeq	r5, r2, r0, ror #14
   2f5e8:	andeq	r5, r2, r8, lsr #14
   2f5ec:	andeq	r5, r2, r4, lsr #14
   2f5f0:	andeq	r5, r2, r4, ror r6
   2f5f4:	andeq	r0, r1, r0, ror #20
   2f5f8:	andeq	r0, r1, r4, lsl #20
   2f5fc:	andeq	r0, r1, r4, ror #18
   2f600:	push	{r3, lr}
   2f604:	mov	r2, #544	; 0x220
   2f608:	ldr	r0, [pc, #20]	; 2f624 <strspn@plt+0x2c90c>
   2f60c:	ldr	r1, [pc, #20]	; 2f628 <strspn@plt+0x2c910>
   2f610:	ldr	r3, [pc, #20]	; 2f62c <strspn@plt+0x2c914>
   2f614:	add	r0, pc, r0
   2f618:	add	r1, pc, r1
   2f61c:	add	r3, pc, r3
   2f620:	bl	32b0c <strspn@plt+0x2fdf4>
   2f624:	andeq	r0, r1, r4, lsr sl
   2f628:	andeq	r0, r1, r4, asr #19
   2f62c:	strdeq	r0, [r1], -r8
   2f630:	cmn	r2, #5
   2f634:	push	{r3, lr}
   2f638:	bhi	2f668 <strspn@plt+0x2c950>
   2f63c:	ldrb	r3, [r0, #39]	; 0x27
   2f640:	ldr	r1, [pc, #84]	; 2f69c <strspn@plt+0x2c984>
   2f644:	tst	r3, #4
   2f648:	and	r3, r3, #3
   2f64c:	add	r1, pc, r1
   2f650:	addeq	r0, r0, #4
   2f654:	add	r3, r1, r3, lsl #4
   2f658:	ldrne	r0, [r0, #4]
   2f65c:	ldr	r3, [r3, #4]
   2f660:	mla	r0, r3, r2, r0
   2f664:	pop	{r3, pc}
   2f668:	cmn	r2, #3
   2f66c:	bhi	2f67c <strspn@plt+0x2c964>
   2f670:	add	r2, r2, #4
   2f674:	add	r0, r1, r2, lsl #4
   2f678:	pop	{r3, pc}
   2f67c:	ldr	r0, [pc, #28]	; 2f6a0 <strspn@plt+0x2c988>
   2f680:	mov	r2, #432	; 0x1b0
   2f684:	ldr	r1, [pc, #24]	; 2f6a4 <strspn@plt+0x2c98c>
   2f688:	ldr	r3, [pc, #24]	; 2f6a8 <strspn@plt+0x2c990>
   2f68c:	add	r0, pc, r0
   2f690:	add	r1, pc, r1
   2f694:	add	r3, pc, r3
   2f698:	bl	32b0c <strspn@plt+0x2fdf4>
   2f69c:	andeq	r5, r2, r0, asr #11
   2f6a0:	ldrdeq	r0, [r1], -r4
   2f6a4:	andeq	r0, r1, ip, asr #18
   2f6a8:	strdeq	r0, [r1], -r4
   2f6ac:	cmp	r2, r3
   2f6b0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2f6b4:	mov	r5, r3
   2f6b8:	mov	r6, r2
   2f6bc:	mov	r4, r0
   2f6c0:	mov	r7, r1
   2f6c4:	beq	2f768 <strspn@plt+0x2ca50>
   2f6c8:	bl	2f630 <strspn@plt+0x2c918>
   2f6cc:	mov	r1, r7
   2f6d0:	mov	r2, r5
   2f6d4:	mov	r8, r0
   2f6d8:	mov	r0, r4
   2f6dc:	bl	2f630 <strspn@plt+0x2c918>
   2f6e0:	ldrb	r2, [r4, #39]	; 0x27
   2f6e4:	ldr	r3, [pc, #156]	; 2f788 <strspn@plt+0x2ca70>
   2f6e8:	mov	r1, r8
   2f6ec:	and	r2, r2, #3
   2f6f0:	add	r3, pc, r3
   2f6f4:	add	r3, r3, r2, lsl #4
   2f6f8:	ldr	r2, [r3, #4]
   2f6fc:	mov	r9, r0
   2f700:	bl	27c0 <memcpy@plt>
   2f704:	ldrb	r3, [r4, #39]	; 0x27
   2f708:	and	r3, r3, #3
   2f70c:	cmp	r3, #1
   2f710:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   2f714:	ldr	r2, [r9, #8]
   2f718:	cmn	r2, #1
   2f71c:	beq	2f730 <strspn@plt+0x2ca18>
   2f720:	mov	r0, r4
   2f724:	mov	r1, r7
   2f728:	bl	2f630 <strspn@plt+0x2c918>
   2f72c:	str	r5, [r0, #12]
   2f730:	ldr	r2, [r9, #12]
   2f734:	cmn	r2, #1
   2f738:	beq	2f74c <strspn@plt+0x2ca34>
   2f73c:	mov	r1, r7
   2f740:	mov	r0, r4
   2f744:	bl	2f630 <strspn@plt+0x2c918>
   2f748:	str	r5, [r0, #8]
   2f74c:	ldr	r3, [r4, #40]	; 0x28
   2f750:	cmp	r3, r6
   2f754:	ldr	r3, [r4, #44]	; 0x2c
   2f758:	streq	r5, [r4, #40]	; 0x28
   2f75c:	cmp	r3, r6
   2f760:	streq	r5, [r4, #44]	; 0x2c
   2f764:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2f768:	ldr	r0, [pc, #28]	; 2f78c <strspn@plt+0x2ca74>
   2f76c:	movw	r2, #493	; 0x1ed
   2f770:	ldr	r1, [pc, #24]	; 2f790 <strspn@plt+0x2ca78>
   2f774:	ldr	r3, [pc, #24]	; 2f794 <strspn@plt+0x2ca7c>
   2f778:	add	r0, pc, r0
   2f77c:	add	r1, pc, r1
   2f780:	add	r3, pc, r3
   2f784:	bl	32874 <strspn@plt+0x2fb5c>
   2f788:	andeq	r5, r2, ip, lsl r5
   2f78c:	strdeq	r0, [r1], -r8
   2f790:	andeq	r0, r1, r0, ror #16
   2f794:	andeq	r0, r1, r8, lsr ip
   2f798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f79c:	mov	r5, r0
   2f7a0:	ldrb	fp, [r0, #39]	; 0x27
   2f7a4:	sub	sp, sp, #20
   2f7a8:	mov	r4, r1
   2f7ac:	mov	r8, r2
   2f7b0:	tst	fp, #4
   2f7b4:	beq	2f9ac <strspn@plt+0x2cc94>
   2f7b8:	ldr	r0, [pc, #624]	; 2fa30 <strspn@plt+0x2cd18>
   2f7bc:	and	r1, fp, #3
   2f7c0:	ldr	r2, [r5, #4]
   2f7c4:	add	r0, pc, r0
   2f7c8:	ldr	r9, [r5, #28]
   2f7cc:	add	r1, r0, r1, lsl #4
   2f7d0:	ldr	r1, [r1, #4]
   2f7d4:	mla	r9, r9, r1, r2
   2f7d8:	ldrb	r6, [r9, r4]
   2f7dc:	add	r2, r6, #2
   2f7e0:	uxtb	r2, r2
   2f7e4:	cmp	r2, #1
   2f7e8:	bls	2f904 <strspn@plt+0x2cbec>
   2f7ec:	ldr	r0, [pc, #576]	; 2fa34 <strspn@plt+0x2cd1c>
   2f7f0:	mov	ip, #0
   2f7f4:	ldr	r1, [pc, #572]	; 2fa38 <strspn@plt+0x2cd20>
   2f7f8:	ldr	sl, [pc, #572]	; 2fa3c <strspn@plt+0x2cd24>
   2f7fc:	add	r0, pc, r0
   2f800:	add	r1, pc, r1
   2f804:	str	r0, [sp, #8]
   2f808:	str	r1, [sp, #12]
   2f80c:	add	sl, pc, sl
   2f810:	b	2f8c8 <strspn@plt+0x2cbb0>
   2f814:	and	r1, fp, #3
   2f818:	ldr	r0, [sp, #12]
   2f81c:	ldr	r2, [r5, #4]
   2f820:	add	r1, r0, r1, lsl #4
   2f824:	ldr	r3, [r5, #28]
   2f828:	ldr	r1, [r1, #4]
   2f82c:	mla	r3, r3, r1, r2
   2f830:	cmn	ip, #1
   2f834:	moveq	ip, #255	; 0xff
   2f838:	add	r3, r3, r4
   2f83c:	beq	2f84c <strspn@plt+0x2cb34>
   2f840:	cmp	ip, #253	; 0xfd
   2f844:	movcs	ip, #253	; 0xfd
   2f848:	uxtb	ip, ip
   2f84c:	strb	ip, [r3]
   2f850:	mov	r0, r5
   2f854:	mov	r1, r8
   2f858:	mov	r2, r4
   2f85c:	mvn	r3, #2
   2f860:	bl	2f6ac <strspn@plt+0x2c994>
   2f864:	mov	r0, r5
   2f868:	mov	r1, r8
   2f86c:	mvn	r2, #3
   2f870:	mov	r3, r4
   2f874:	bl	2f6ac <strspn@plt+0x2c994>
   2f878:	mov	r0, r5
   2f87c:	mov	r1, r8
   2f880:	mvn	r2, #2
   2f884:	mvn	r3, #3
   2f888:	bl	2f6ac <strspn@plt+0x2c994>
   2f88c:	ldrb	fp, [r5, #39]	; 0x27
   2f890:	tst	fp, #4
   2f894:	add	r0, r4, #1
   2f898:	andeq	r2, fp, #3
   2f89c:	ldrne	r1, [r5, #28]
   2f8a0:	addeq	r2, sl, r2, lsl #4
   2f8a4:	ldreq	r1, [r2, #12]
   2f8a8:	bl	354b0 <strspn@plt+0x32798>
   2f8ac:	add	ip, r7, #1
   2f8b0:	ldrb	r6, [r9, r1]
   2f8b4:	mov	r4, r1
   2f8b8:	add	r2, r6, #2
   2f8bc:	uxtb	r2, r2
   2f8c0:	cmp	r2, #1
   2f8c4:	bls	2f908 <strspn@plt+0x2cbf0>
   2f8c8:	cmp	r6, #253	; 0xfd
   2f8cc:	beq	2fa10 <strspn@plt+0x2ccf8>
   2f8d0:	mov	r7, r6
   2f8d4:	cmp	r7, ip
   2f8d8:	movcs	r7, ip
   2f8dc:	bcs	2f890 <strspn@plt+0x2cb78>
   2f8e0:	tst	fp, #4
   2f8e4:	bne	2f814 <strspn@plt+0x2cafc>
   2f8e8:	ldr	r1, [sp, #8]
   2f8ec:	and	r3, fp, #3
   2f8f0:	add	r2, r5, #4
   2f8f4:	add	r3, r1, r3, lsl #4
   2f8f8:	ldr	r1, [r3, #4]
   2f8fc:	ldr	r3, [r3, #12]
   2f900:	b	2f82c <strspn@plt+0x2cb14>
   2f904:	mov	ip, #0
   2f908:	cmp	r6, #254	; 0xfe
   2f90c:	beq	2f9cc <strspn@plt+0x2ccb4>
   2f910:	tst	fp, #4
   2f914:	beq	2f98c <strspn@plt+0x2cc74>
   2f918:	ldr	r2, [r5, #32]
   2f91c:	and	r1, fp, #3
   2f920:	ldr	r0, [r5, #4]
   2f924:	cmp	r2, r4
   2f928:	ldr	r2, [pc, #272]	; 2fa40 <strspn@plt+0x2cd28>
   2f92c:	strhi	r4, [r5, #32]
   2f930:	add	r2, pc, r2
   2f934:	add	r3, r2, r1, lsl #4
   2f938:	ldr	r2, [r5, #28]
   2f93c:	ldr	r1, [r3, #4]
   2f940:	mla	r2, r2, r1, r0
   2f944:	cmn	ip, #1
   2f948:	moveq	ip, #255	; 0xff
   2f94c:	add	r2, r2, r4
   2f950:	beq	2f960 <strspn@plt+0x2cc48>
   2f954:	cmp	ip, #253	; 0xfd
   2f958:	movcs	ip, #253	; 0xfd
   2f95c:	uxtb	ip, ip
   2f960:	strb	ip, [r2]
   2f964:	mov	r0, r5
   2f968:	mov	r3, r4
   2f96c:	mov	r1, r8
   2f970:	mvn	r2, #3
   2f974:	bl	2f6ac <strspn@plt+0x2c994>
   2f978:	cmp	r6, #254	; 0xfe
   2f97c:	movne	r0, #0
   2f980:	beq	2f9f0 <strspn@plt+0x2ccd8>
   2f984:	add	sp, sp, #20
   2f988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f98c:	ldr	r2, [pc, #176]	; 2fa44 <strspn@plt+0x2cd2c>
   2f990:	and	r1, fp, #3
   2f994:	add	r0, r5, #4
   2f998:	add	r2, pc, r2
   2f99c:	add	r3, r2, r1, lsl #4
   2f9a0:	ldr	r1, [r3, #4]
   2f9a4:	ldr	r2, [r3, #12]
   2f9a8:	b	2f940 <strspn@plt+0x2cc28>
   2f9ac:	ldr	r1, [pc, #148]	; 2fa48 <strspn@plt+0x2cd30>
   2f9b0:	and	ip, fp, #3
   2f9b4:	add	r2, r0, #4
   2f9b8:	add	r1, pc, r1
   2f9bc:	add	r0, r1, ip, lsl #4
   2f9c0:	ldr	r1, [r0, #4]
   2f9c4:	ldr	r9, [r0, #12]
   2f9c8:	b	2f7d4 <strspn@plt+0x2cabc>
   2f9cc:	mov	r0, r5
   2f9d0:	mov	r1, r8
   2f9d4:	mov	r2, r4
   2f9d8:	mvn	r3, #2
   2f9dc:	str	ip, [sp, #4]
   2f9e0:	bl	2f6ac <strspn@plt+0x2c994>
   2f9e4:	ldrb	fp, [r5, #39]	; 0x27
   2f9e8:	ldr	ip, [sp, #4]
   2f9ec:	b	2f910 <strspn@plt+0x2cbf8>
   2f9f0:	mov	r0, r5
   2f9f4:	mov	r1, r8
   2f9f8:	mvn	r2, #2
   2f9fc:	mvn	r3, #3
   2fa00:	bl	2f6ac <strspn@plt+0x2c994>
   2fa04:	mov	r0, #1
   2fa08:	add	sp, sp, #20
   2fa0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fa10:	mov	r0, r5
   2fa14:	mov	r1, r4
   2fa18:	str	ip, [sp, #4]
   2fa1c:	bl	2f410 <strspn@plt+0x2c6f8>
   2fa20:	ldrb	fp, [r5, #39]	; 0x27
   2fa24:	ldr	ip, [sp, #4]
   2fa28:	mov	r7, r0
   2fa2c:	b	2f8d4 <strspn@plt+0x2cbbc>
   2fa30:	andeq	r5, r2, r8, asr #8
   2fa34:	andeq	r5, r2, r0, lsl r4
   2fa38:	andeq	r5, r2, ip, lsl #8
   2fa3c:	andeq	r5, r2, r0, lsl #8
   2fa40:	ldrdeq	r5, [r2], -ip
   2fa44:	andeq	r5, r2, r4, ror r2
   2fa48:	andeq	r5, r2, r4, asr r2
   2fa4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fa50:	sub	sp, sp, #12
   2fa54:	ldrb	r8, [r0, #39]	; 0x27
   2fa58:	mov	r4, r0
   2fa5c:	mov	r6, r1
   2fa60:	ubfx	r7, r8, #2, #1
   2fa64:	and	r2, r8, #3
   2fa68:	cmp	r7, #0
   2fa6c:	str	r2, [sp]
   2fa70:	beq	2fc5c <strspn@plt+0x2cf44>
   2fa74:	ldr	r3, [r0, #4]
   2fa78:	ldr	r0, [sp]
   2fa7c:	ldr	r2, [pc, #932]	; 2fe28 <strspn@plt+0x2d110>
   2fa80:	ldr	r9, [r4, #28]
   2fa84:	add	r2, pc, r2
   2fa88:	lsl	sl, r0, #4
   2fa8c:	add	r2, r2, sl
   2fa90:	ldr	r2, [r2, #4]
   2fa94:	str	r2, [sp, #4]
   2fa98:	ldr	r2, [sp, #4]
   2fa9c:	mla	r9, r9, r2, r3
   2faa0:	ldrb	r3, [r9, r6]
   2faa4:	cmp	r3, #255	; 0xff
   2faa8:	beq	2fe08 <strspn@plt+0x2d0f0>
   2faac:	cmp	r7, #0
   2fab0:	add	fp, r6, #1
   2fab4:	beq	2fc48 <strspn@plt+0x2cf30>
   2fab8:	ldr	r1, [r4, #28]
   2fabc:	mov	r0, fp
   2fac0:	bl	354b0 <strspn@plt+0x32798>
   2fac4:	ldrb	r3, [r9, r1]
   2fac8:	mov	r5, r1
   2facc:	sub	r3, r3, #1
   2fad0:	uxtb	r3, r3
   2fad4:	cmp	r3, #253	; 0xfd
   2fad8:	bhi	2fb28 <strspn@plt+0x2ce10>
   2fadc:	ldr	r3, [pc, #840]	; 2fe2c <strspn@plt+0x2d114>
   2fae0:	cmp	r6, r1
   2fae4:	add	r3, pc, r3
   2fae8:	add	sl, r3, sl
   2faec:	bne	2fafc <strspn@plt+0x2cde4>
   2faf0:	b	2fdb8 <strspn@plt+0x2d0a0>
   2faf4:	cmp	r6, r5
   2faf8:	beq	2fdb8 <strspn@plt+0x2d0a0>
   2fafc:	cmp	r7, #0
   2fb00:	add	r0, r5, #1
   2fb04:	ldrne	r1, [r4, #28]
   2fb08:	ldreq	r1, [sl, #12]
   2fb0c:	bl	354b0 <strspn@plt+0x32798>
   2fb10:	ldrb	r3, [r9, r1]
   2fb14:	mov	r5, r1
   2fb18:	sub	r3, r3, #1
   2fb1c:	uxtb	r3, r3
   2fb20:	cmp	r3, #253	; 0xfd
   2fb24:	bls	2faf4 <strspn@plt+0x2cddc>
   2fb28:	ldr	r3, [sp]
   2fb2c:	cmp	r3, #1
   2fb30:	beq	2fd2c <strspn@plt+0x2d014>
   2fb34:	cmp	r7, #0
   2fb38:	bne	2fc84 <strspn@plt+0x2cf6c>
   2fb3c:	ldr	r3, [pc, #748]	; 2fe30 <strspn@plt+0x2d118>
   2fb40:	and	r2, r8, #3
   2fb44:	add	r3, pc, r3
   2fb48:	add	r3, r3, r2, lsl #4
   2fb4c:	ldr	r1, [r3, #12]
   2fb50:	mov	r0, fp
   2fb54:	bl	354b0 <strspn@plt+0x32798>
   2fb58:	cmp	r1, r5
   2fb5c:	mov	sl, r1
   2fb60:	beq	2fc94 <strspn@plt+0x2cf7c>
   2fb64:	ldr	fp, [pc, #712]	; 2fe34 <strspn@plt+0x2d11c>
   2fb68:	ldr	r1, [pc, #712]	; 2fe38 <strspn@plt+0x2d120>
   2fb6c:	ldr	r2, [pc, #712]	; 2fe3c <strspn@plt+0x2d124>
   2fb70:	add	fp, pc, fp
   2fb74:	add	r1, pc, r1
   2fb78:	str	r1, [sp]
   2fb7c:	add	r2, pc, r2
   2fb80:	str	r2, [sp, #4]
   2fb84:	b	2fbe0 <strspn@plt+0x2cec8>
   2fb88:	and	r1, r3, #3
   2fb8c:	ldr	r0, [sp]
   2fb90:	ldr	r2, [r4, #4]
   2fb94:	add	r1, r0, r1, lsl #4
   2fb98:	ldr	r3, [r4, #28]
   2fb9c:	ldr	r1, [r1, #4]
   2fba0:	mla	r3, r3, r1, r2
   2fba4:	add	r0, sl, #1
   2fba8:	strb	r7, [r3, r6]
   2fbac:	ldrb	r8, [r4, #39]	; 0x27
   2fbb0:	ubfx	r7, r8, #2, #1
   2fbb4:	cmp	r7, #0
   2fbb8:	andeq	r3, r8, #3
   2fbbc:	ldreq	r1, [sp, #4]
   2fbc0:	ldrne	r1, [r4, #28]
   2fbc4:	addeq	r3, r1, r3, lsl #4
   2fbc8:	ldreq	r1, [r3, #12]
   2fbcc:	bl	354b0 <strspn@plt+0x32798>
   2fbd0:	cmp	r1, r5
   2fbd4:	beq	2fc98 <strspn@plt+0x2cf80>
   2fbd8:	mov	r6, sl
   2fbdc:	mov	sl, r1
   2fbe0:	ldrb	r3, [r9, sl]
   2fbe4:	cmp	r3, #255	; 0xff
   2fbe8:	beq	2fc8c <strspn@plt+0x2cf74>
   2fbec:	cmp	r3, #252	; 0xfc
   2fbf0:	bhi	2fdf8 <strspn@plt+0x2d0e0>
   2fbf4:	mov	r0, r3
   2fbf8:	cmp	r0, #0
   2fbfc:	beq	2fdd8 <strspn@plt+0x2d0c0>
   2fc00:	sub	r7, r0, #1
   2fc04:	cmp	r7, #253	; 0xfd
   2fc08:	movcs	r7, #253	; 0xfd
   2fc0c:	uxtb	r7, r7
   2fc10:	mov	r3, r6
   2fc14:	mov	r0, r4
   2fc18:	mov	r1, #0
   2fc1c:	mov	r2, sl
   2fc20:	bl	2f6ac <strspn@plt+0x2c994>
   2fc24:	ldrb	r3, [r4, #39]	; 0x27
   2fc28:	tst	r3, #4
   2fc2c:	bne	2fb88 <strspn@plt+0x2ce70>
   2fc30:	and	r3, r3, #3
   2fc34:	add	r2, r4, #4
   2fc38:	add	r3, fp, r3, lsl #4
   2fc3c:	ldr	r1, [r3, #4]
   2fc40:	ldr	r3, [r3, #12]
   2fc44:	b	2fba0 <strspn@plt+0x2ce88>
   2fc48:	ldr	r3, [pc, #496]	; 2fe40 <strspn@plt+0x2d128>
   2fc4c:	add	r3, pc, r3
   2fc50:	add	r3, r3, sl
   2fc54:	ldr	r1, [r3, #12]
   2fc58:	b	2fabc <strspn@plt+0x2cda4>
   2fc5c:	add	r3, r0, #4
   2fc60:	ldr	r0, [sp]
   2fc64:	ldr	r2, [pc, #472]	; 2fe44 <strspn@plt+0x2d12c>
   2fc68:	lsl	sl, r0, #4
   2fc6c:	add	r2, pc, r2
   2fc70:	add	r2, r2, sl
   2fc74:	ldr	r1, [r2, #4]
   2fc78:	ldr	r9, [r2, #12]
   2fc7c:	str	r1, [sp, #4]
   2fc80:	b	2fa98 <strspn@plt+0x2cd80>
   2fc84:	ldr	r1, [r4, #28]
   2fc88:	b	2fb50 <strspn@plt+0x2ce38>
   2fc8c:	mov	r7, #253	; 0xfd
   2fc90:	b	2fc10 <strspn@plt+0x2cef8>
   2fc94:	mov	sl, r6
   2fc98:	ldr	r5, [pc, #424]	; 2fe48 <strspn@plt+0x2d130>
   2fc9c:	and	r8, r8, #3
   2fca0:	cmp	r7, #0
   2fca4:	mov	r1, #0
   2fca8:	add	r5, pc, r5
   2fcac:	addeq	r0, r4, #4
   2fcb0:	add	r8, r5, r8, lsl #4
   2fcb4:	ldrne	r0, [r4, #4]
   2fcb8:	ldr	r2, [r8, #4]
   2fcbc:	mla	r0, r2, sl, r0
   2fcc0:	bl	2ad8 <memset@plt>
   2fcc4:	ldrb	r3, [r4, #39]	; 0x27
   2fcc8:	tst	r3, #4
   2fccc:	andne	r1, r3, #3
   2fcd0:	andeq	r3, r3, #3
   2fcd4:	ldrne	r2, [r4, #4]
   2fcd8:	addeq	r2, r4, #4
   2fcdc:	addeq	r5, r5, r3, lsl #4
   2fce0:	ldrne	r3, [r4, #28]
   2fce4:	ldreq	r1, [r5, #4]
   2fce8:	ldreq	r3, [r5, #12]
   2fcec:	addne	r5, r5, r1, lsl #4
   2fcf0:	ldrne	r1, [r5, #4]
   2fcf4:	mla	r3, r3, r1, r2
   2fcf8:	mvn	r2, #0
   2fcfc:	strb	r2, [r3, sl]
   2fd00:	ldrb	r3, [r4, #39]	; 0x27
   2fd04:	tst	r3, #4
   2fd08:	ubfxeq	r2, r3, #3, #3
   2fd0c:	ldrne	r3, [r4, #24]
   2fd10:	addeq	r2, r2, #7
   2fd14:	bfieq	r3, r2, #3, #3
   2fd18:	strbeq	r3, [r4, #39]	; 0x27
   2fd1c:	addne	r3, r3, r2
   2fd20:	strne	r3, [r4, #24]
   2fd24:	add	sp, sp, #12
   2fd28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fd2c:	cmp	r7, #0
   2fd30:	ldr	r2, [sp, #4]
   2fd34:	addeq	r1, r4, #4
   2fd38:	ldrne	r1, [r4, #4]
   2fd3c:	mla	r3, r6, r2, r1
   2fd40:	ldr	r2, [r3, #8]
   2fd44:	cmn	r2, #1
   2fd48:	ldrne	r0, [sp, #4]
   2fd4c:	ldreq	r2, [r3, #12]
   2fd50:	mlane	r2, r0, r2, r1
   2fd54:	ldrne	r1, [r3, #12]
   2fd58:	streq	r2, [r4, #44]	; 0x2c
   2fd5c:	strne	r1, [r2, #12]
   2fd60:	ldrbne	r8, [r4, #39]	; 0x27
   2fd64:	ldr	r2, [r3, #12]
   2fd68:	ubfxne	r7, r8, #2, #1
   2fd6c:	cmn	r2, #1
   2fd70:	beq	2fdac <strspn@plt+0x2d094>
   2fd74:	ldr	r1, [pc, #208]	; 2fe4c <strspn@plt+0x2d134>
   2fd78:	and	r8, r8, #3
   2fd7c:	cmp	r7, #0
   2fd80:	ldr	r3, [r3, #8]
   2fd84:	add	r1, pc, r1
   2fd88:	addeq	r0, r4, #4
   2fd8c:	add	r1, r1, r8, lsl #4
   2fd90:	ldrne	r0, [r4, #4]
   2fd94:	ldr	r1, [r1, #4]
   2fd98:	mla	r2, r1, r2, r0
   2fd9c:	str	r3, [r2, #8]
   2fda0:	ldrb	r8, [r4, #39]	; 0x27
   2fda4:	ubfx	r7, r8, #2, #1
   2fda8:	b	2fb34 <strspn@plt+0x2ce1c>
   2fdac:	ldr	r3, [r3, #8]
   2fdb0:	str	r3, [r4, #40]	; 0x28
   2fdb4:	b	2fb34 <strspn@plt+0x2ce1c>
   2fdb8:	ldr	r0, [pc, #144]	; 2fe50 <strspn@plt+0x2d138>
   2fdbc:	movw	r2, #570	; 0x23a
   2fdc0:	ldr	r1, [pc, #140]	; 2fe54 <strspn@plt+0x2d13c>
   2fdc4:	ldr	r3, [pc, #140]	; 2fe58 <strspn@plt+0x2d140>
   2fdc8:	add	r0, pc, r0
   2fdcc:	add	r1, pc, r1
   2fdd0:	add	r3, pc, r3
   2fdd4:	bl	32874 <strspn@plt+0x2fb5c>
   2fdd8:	ldr	r0, [pc, #124]	; 2fe5c <strspn@plt+0x2d144>
   2fddc:	mov	r2, #592	; 0x250
   2fde0:	ldr	r1, [pc, #120]	; 2fe60 <strspn@plt+0x2d148>
   2fde4:	ldr	r3, [pc, #120]	; 2fe64 <strspn@plt+0x2d14c>
   2fde8:	add	r0, pc, r0
   2fdec:	add	r1, pc, r1
   2fdf0:	add	r3, pc, r3
   2fdf4:	bl	32874 <strspn@plt+0x2fb5c>
   2fdf8:	mov	r0, r4
   2fdfc:	mov	r1, sl
   2fe00:	bl	2f410 <strspn@plt+0x2c6f8>
   2fe04:	b	2fbf8 <strspn@plt+0x2cee0>
   2fe08:	ldr	r0, [pc, #88]	; 2fe68 <strspn@plt+0x2d150>
   2fe0c:	movw	r2, #553	; 0x229
   2fe10:	ldr	r1, [pc, #84]	; 2fe6c <strspn@plt+0x2d154>
   2fe14:	ldr	r3, [pc, #84]	; 2fe70 <strspn@plt+0x2d158>
   2fe18:	add	r0, pc, r0
   2fe1c:	add	r1, pc, r1
   2fe20:	add	r3, pc, r3
   2fe24:	bl	32874 <strspn@plt+0x2fb5c>
   2fe28:	andeq	r5, r2, r8, lsl #3
   2fe2c:	andeq	r5, r2, r8, lsr #2
   2fe30:	andeq	r5, r2, r8, asr #1
   2fe34:	muleq	r2, ip, r0
   2fe38:	muleq	r2, r8, r0
   2fe3c:	muleq	r2, r0, r0
   2fe40:	andeq	r4, r2, r0, asr #31
   2fe44:	andeq	r4, r2, r0, lsr #31
   2fe48:	andeq	r4, r2, r4, ror #30
   2fe4c:	andeq	r4, r2, r8, lsl #29
   2fe50:	ldrdeq	r0, [r1], -r4
   2fe54:	andeq	r0, r1, r0, lsl r2
   2fe58:	ldrdeq	r0, [r1], -r4
   2fe5c:	andeq	r0, r1, r4, asr #5
   2fe60:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   2fe64:			; <UNDEFINED> instruction: 0x000105b4
   2fe68:	andeq	r0, r1, r4, ror #4
   2fe6c:	andeq	r0, r1, r0, asr #3
   2fe70:	andeq	r0, r1, r4, lsl #11
   2fe74:	ldr	r3, [pc, #1164]	; 30308 <strspn@plt+0x2d5f0>
   2fe78:	ldr	r2, [pc, #1164]	; 3030c <strspn@plt+0x2d5f4>
   2fe7c:	add	r3, pc, r3
   2fe80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fe84:	subs	r5, r0, #0
   2fe88:	ldr	r4, [r3, r2]
   2fe8c:	sub	sp, sp, #60	; 0x3c
   2fe90:	ldr	r3, [r4]
   2fe94:	str	r3, [sp, #52]	; 0x34
   2fe98:	beq	2ff5c <strspn@plt+0x2d244>
   2fe9c:	ldrb	r3, [r5, #39]	; 0x27
   2fea0:	ldr	r6, [pc, #1128]	; 30310 <strspn@plt+0x2d5f8>
   2fea4:	and	r7, r3, #3
   2fea8:	ubfx	r9, r3, #2, #1
   2feac:	cmp	r9, #0
   2feb0:	add	r6, pc, r6
   2feb4:	lsl	r7, r7, #4
   2feb8:	add	r6, r6, r7
   2febc:	bne	2ff30 <strspn@plt+0x2d218>
   2fec0:	ubfx	r3, r3, #3, #3
   2fec4:	adds	r1, r1, r3
   2fec8:	bcs	2ff3c <strspn@plt+0x2d224>
   2fecc:	ldr	r3, [r6, #12]
   2fed0:	cmp	r1, r3
   2fed4:	bls	2ff14 <strspn@plt+0x2d1fc>
   2fed8:	add	r8, r1, r1, lsr #2
   2fedc:	cmp	r8, r1
   2fee0:	bcc	2ff3c <strspn@plt+0x2d224>
   2fee4:	ldr	sl, [r6, #4]
   2fee8:	mvn	r0, #0
   2feec:	add	sl, sl, #1
   2fef0:	mov	r1, sl
   2fef4:	bl	352c4 <strspn@plt+0x325ac>
   2fef8:	cmp	r8, r0
   2fefc:	bhi	2ff3c <strspn@plt+0x2d224>
   2ff00:	cmp	r9, #0
   2ff04:	beq	2ff44 <strspn@plt+0x2d22c>
   2ff08:	ldr	r7, [r5, #28]
   2ff0c:	cmp	r8, r7
   2ff10:	bhi	2ff7c <strspn@plt+0x2d264>
   2ff14:	mov	r0, #0
   2ff18:	ldr	r2, [sp, #52]	; 0x34
   2ff1c:	ldr	r3, [r4]
   2ff20:	cmp	r2, r3
   2ff24:	bne	2ff58 <strspn@plt+0x2d240>
   2ff28:	add	sp, sp, #60	; 0x3c
   2ff2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ff30:	ldr	r3, [r5, #24]
   2ff34:	adds	r1, r1, r3
   2ff38:	bcc	2fed8 <strspn@plt+0x2d1c0>
   2ff3c:	mvn	r0, #11
   2ff40:	b	2ff18 <strspn@plt+0x2d200>
   2ff44:	ldr	r3, [pc, #968]	; 30314 <strspn@plt+0x2d5fc>
   2ff48:	add	r3, pc, r3
   2ff4c:	add	r7, r3, r7
   2ff50:	ldr	r7, [r7, #12]
   2ff54:	b	2ff0c <strspn@plt+0x2d1f4>
   2ff58:	bl	2838 <__stack_chk_fail@plt>
   2ff5c:	ldr	r0, [pc, #948]	; 30318 <strspn@plt+0x2d600>
   2ff60:	movw	r2, #1083	; 0x43b
   2ff64:	ldr	r1, [pc, #944]	; 3031c <strspn@plt+0x2d604>
   2ff68:	ldr	r3, [pc, #944]	; 30320 <strspn@plt+0x2d608>
   2ff6c:	add	r0, pc, r0
   2ff70:	add	r1, pc, r1
   2ff74:	add	r3, pc, r3
   2ff78:	bl	32874 <strspn@plt+0x2fb5c>
   2ff7c:	mul	r8, sl, r8
   2ff80:	mov	sl, #1
   2ff84:	cmp	r8, #70	; 0x46
   2ff88:	movcc	r8, #70	; 0x46
   2ff8c:	cmp	r9, #0
   2ff90:	sub	r3, r8, #1
   2ff94:	clz	r3, r3
   2ff98:	ldrne	r0, [r5, #4]
   2ff9c:	rsb	r3, r3, #32
   2ffa0:	moveq	r0, r9
   2ffa4:	uxtb	r3, r3
   2ffa8:	lsl	sl, sl, r3
   2ffac:	mov	r1, sl
   2ffb0:	bl	285c <realloc@plt>
   2ffb4:	subs	r9, r0, #0
   2ffb8:	beq	2ff3c <strspn@plt+0x2d224>
   2ffbc:	ldrb	fp, [r5, #39]	; 0x27
   2ffc0:	ubfx	fp, fp, #2, #1
   2ffc4:	cmp	fp, #0
   2ffc8:	addne	r8, r5, #8
   2ffcc:	beq	30284 <strspn@plt+0x2d56c>
   2ffd0:	ldr	r0, [pc, #844]	; 30324 <strspn@plt+0x2d60c>
   2ffd4:	mov	r1, #16
   2ffd8:	add	r0, pc, r0
   2ffdc:	bl	2cb78 <strspn@plt+0x29e60>
   2ffe0:	ldr	r3, [pc, #832]	; 30328 <strspn@plt+0x2d610>
   2ffe4:	mov	r2, #1
   2ffe8:	add	r3, pc, r3
   2ffec:	strb	r2, [r3]
   2fff0:	ldr	ip, [pc, #820]	; 3032c <strspn@plt+0x2d614>
   2fff4:	add	ip, pc, ip
   2fff8:	ldm	ip!, {r0, r1, r2, r3}
   2fffc:	str	r0, [r8]
   30000:	mov	r0, sl
   30004:	str	r2, [r8, #8]
   30008:	str	r1, [r8, #4]
   3000c:	str	r3, [r8, #12]
   30010:	ldrb	r3, [r5, #39]	; 0x27
   30014:	str	r9, [r5, #4]
   30018:	orr	r3, r3, #4
   3001c:	strb	r3, [r5, #39]	; 0x27
   30020:	ldr	r1, [r6, #4]
   30024:	add	r1, r1, #1
   30028:	bl	352c4 <strspn@plt+0x325ac>
   3002c:	ldrb	r3, [r5, #39]	; 0x27
   30030:	ldr	r1, [pc, #760]	; 30330 <strspn@plt+0x2d618>
   30034:	cmp	r7, #0
   30038:	and	ip, r3, #3
   3003c:	add	r1, pc, r1
   30040:	add	r1, r1, ip, lsl #4
   30044:	ldr	sl, [r1, #4]
   30048:	str	r0, [r5, #28]
   3004c:	ldr	r2, [r6, #4]
   30050:	mla	sl, sl, r0, r9
   30054:	mul	ip, r2, r7
   30058:	add	r1, r9, ip
   3005c:	beq	302d8 <strspn@plt+0x2d5c0>
   30060:	ldrb	r3, [r9, ip]
   30064:	cmp	r3, #254	; 0xfe
   30068:	addne	r8, r7, sl
   3006c:	movne	r2, sl
   30070:	bne	30084 <strspn@plt+0x2d36c>
   30074:	b	302e8 <strspn@plt+0x2d5d0>
   30078:	ldrb	r3, [r1, #1]!
   3007c:	cmp	r3, #254	; 0xfe
   30080:	beq	302e8 <strspn@plt+0x2d5d0>
   30084:	cmp	r3, #255	; 0xff
   30088:	movne	r3, #254	; 0xfe
   3008c:	moveq	r3, #255	; 0xff
   30090:	strb	r3, [r2], #1
   30094:	cmp	r2, r8
   30098:	bne	30078 <strspn@plt+0x2d360>
   3009c:	ldrb	r3, [r5, #39]	; 0x27
   300a0:	ldr	r2, [r6, #4]
   300a4:	tst	r3, #4
   300a8:	beq	30260 <strspn@plt+0x2d548>
   300ac:	ldr	r0, [pc, #640]	; 30334 <strspn@plt+0x2d61c>
   300b0:	and	r3, r3, #3
   300b4:	ldr	r1, [r5, #4]
   300b8:	add	r0, pc, r0
   300bc:	add	r0, r0, r3, lsl #4
   300c0:	ldr	r3, [r5, #28]
   300c4:	ldr	r0, [r0, #4]
   300c8:	mla	r0, r0, r7, r1
   300cc:	rsb	r3, r7, r3
   300d0:	mov	r1, #0
   300d4:	mul	r2, r2, r3
   300d8:	bl	2ad8 <memset@plt>
   300dc:	ldrb	r3, [r5, #39]	; 0x27
   300e0:	tst	r3, #4
   300e4:	ldrne	r2, [r5, #28]
   300e8:	bne	30100 <strspn@plt+0x2d3e8>
   300ec:	ldr	r2, [pc, #580]	; 30338 <strspn@plt+0x2d620>
   300f0:	and	r3, r3, #3
   300f4:	add	r2, pc, r2
   300f8:	add	r3, r2, r3, lsl #4
   300fc:	ldr	r2, [r3, #12]
   30100:	mov	r0, r8
   30104:	rsb	r2, r7, r2
   30108:	mov	r1, #255	; 0xff
   3010c:	bl	2ad8 <memset@plt>
   30110:	cmp	r7, #0
   30114:	beq	302e0 <strspn@plt+0x2d5c8>
   30118:	ldr	ip, [pc, #540]	; 3033c <strspn@plt+0x2d624>
   3011c:	mov	r8, #0
   30120:	add	fp, sp, #20
   30124:	mov	r9, r8
   30128:	add	ip, pc, ip
   3012c:	str	ip, [sp, #4]
   30130:	ldr	ip, [pc, #520]	; 30340 <strspn@plt+0x2d628>
   30134:	str	r4, [sp, #12]
   30138:	add	ip, pc, ip
   3013c:	str	ip, [sp, #8]
   30140:	b	30150 <strspn@plt+0x2d438>
   30144:	add	r9, r9, #1
   30148:	cmp	r9, r7
   3014c:	beq	30220 <strspn@plt+0x2d508>
   30150:	ldrb	r3, [sl], #1
   30154:	cmp	r3, #254	; 0xfe
   30158:	bne	30144 <strspn@plt+0x2d42c>
   3015c:	ldrb	r3, [r5, #39]	; 0x27
   30160:	mov	r0, r5
   30164:	ldr	ip, [sp, #4]
   30168:	tst	r3, #4
   3016c:	and	r3, r3, #3
   30170:	addeq	r2, r5, #4
   30174:	add	r3, ip, r3, lsl #4
   30178:	ldrne	r2, [r5, #4]
   3017c:	ldr	r3, [r3, #4]
   30180:	mul	r3, r3, r9
   30184:	ldr	r1, [r2, r3]
   30188:	bl	2ee28 <strspn@plt+0x2c110>
   3018c:	cmp	r9, r0
   30190:	mov	r4, r0
   30194:	moveq	r1, #0
   30198:	addeq	r8, r8, #1
   3019c:	strbeq	r1, [sl, #-1]
   301a0:	beq	30144 <strspn@plt+0x2d42c>
   301a4:	mov	r0, r5
   301a8:	mvn	r3, #0
   301ac:	mov	r1, fp
   301b0:	strb	r3, [sl, #-1]
   301b4:	mov	r2, r9
   301b8:	mvn	r3, #3
   301bc:	bl	2f6ac <strspn@plt+0x2c994>
   301c0:	ldrb	r3, [r5, #39]	; 0x27
   301c4:	ldr	ip, [sp, #8]
   301c8:	mov	r1, #0
   301cc:	tst	r3, #4
   301d0:	and	r3, r3, #3
   301d4:	addeq	r0, r5, #4
   301d8:	ldr	r2, [r6, #4]
   301dc:	add	r3, ip, r3, lsl #4
   301e0:	ldrne	r0, [r5, #4]
   301e4:	ldr	r3, [r3, #4]
   301e8:	mla	r0, r3, r9, r0
   301ec:	bl	2ad8 <memset@plt>
   301f0:	mov	r1, r4
   301f4:	mov	r0, r5
   301f8:	mov	r2, fp
   301fc:	bl	2f798 <strspn@plt+0x2ca80>
   30200:	add	r8, r8, #1
   30204:	cmp	r0, #0
   30208:	beq	30144 <strspn@plt+0x2d42c>
   3020c:	ldr	r1, [sp, #20]
   30210:	mov	r0, r5
   30214:	bl	2ee28 <strspn@plt+0x2c110>
   30218:	mov	r1, r0
   3021c:	b	301f4 <strspn@plt+0x2d4dc>
   30220:	ldr	r4, [sp, #12]
   30224:	ldrb	r3, [r5, #39]	; 0x27
   30228:	tst	r3, #4
   3022c:	ubfxeq	r3, r3, #3, #3
   30230:	ldrne	r3, [r5, #24]
   30234:	cmp	r8, r3
   30238:	moveq	r0, #1
   3023c:	beq	2ff18 <strspn@plt+0x2d200>
   30240:	ldr	r0, [pc, #252]	; 30344 <strspn@plt+0x2d62c>
   30244:	movw	r2, #1202	; 0x4b2
   30248:	ldr	r1, [pc, #248]	; 30348 <strspn@plt+0x2d630>
   3024c:	ldr	r3, [pc, #248]	; 3034c <strspn@plt+0x2d634>
   30250:	add	r0, pc, r0
   30254:	add	r1, pc, r1
   30258:	add	r3, pc, r3
   3025c:	bl	32874 <strspn@plt+0x2fb5c>
   30260:	ldr	r0, [pc, #232]	; 30350 <strspn@plt+0x2d638>
   30264:	and	r3, r3, #3
   30268:	add	r1, r5, #4
   3026c:	add	r0, pc, r0
   30270:	add	r3, r0, r3, lsl #4
   30274:	ldr	r0, [r3, #4]
   30278:	ldr	r3, [r3, #12]
   3027c:	mla	r0, r0, r7, r1
   30280:	b	300cc <strspn@plt+0x2d3b4>
   30284:	ldr	r2, [r6, #4]
   30288:	add	r1, r5, #4
   3028c:	add	r8, r5, #8
   30290:	add	r2, r2, #1
   30294:	mul	r2, r2, r7
   30298:	bl	27c0 <memcpy@plt>
   3029c:	ldr	r2, [pc, #176]	; 30354 <strspn@plt+0x2d63c>
   302a0:	ldrb	r3, [r5, #39]	; 0x27
   302a4:	add	r2, pc, r2
   302a8:	str	fp, [r5, #32]
   302ac:	ldrb	r1, [r2]
   302b0:	ubfx	r2, r3, #3, #3
   302b4:	bfi	r3, fp, #3, #3
   302b8:	str	r2, [r5, #24]
   302bc:	cmp	r1, #0
   302c0:	strb	r3, [r5, #39]	; 0x27
   302c4:	ubfx	r3, r3, #2, #1
   302c8:	beq	2ffd0 <strspn@plt+0x2d2b8>
   302cc:	cmp	r3, #0
   302d0:	bne	2ffd0 <strspn@plt+0x2d2b8>
   302d4:	b	2fff0 <strspn@plt+0x2d2d8>
   302d8:	mov	r8, sl
   302dc:	b	300a4 <strspn@plt+0x2d38c>
   302e0:	mov	r8, r7
   302e4:	b	30224 <strspn@plt+0x2d50c>
   302e8:	ldr	r0, [pc, #104]	; 30358 <strspn@plt+0x2d640>
   302ec:	mov	r2, #1152	; 0x480
   302f0:	ldr	r1, [pc, #100]	; 3035c <strspn@plt+0x2d644>
   302f4:	ldr	r3, [pc, #100]	; 30360 <strspn@plt+0x2d648>
   302f8:	add	r0, pc, r0
   302fc:	add	r1, pc, r1
   30300:	add	r3, pc, r3
   30304:	bl	32874 <strspn@plt+0x2fb5c>
   30308:	strdeq	r4, [r2], -r8
   3030c:	andeq	r0, r0, r8, asr #4
   30310:	andeq	r4, r2, ip, asr sp
   30314:	andeq	r4, r2, r4, asr #25
   30318:	muleq	r0, ip, r6
   3031c:	andeq	r0, r1, ip, rrx
   30320:	strdeq	pc, [r0], -r8
   30324:	andeq	r5, r2, r4, lsr #4
   30328:	andeq	r5, r2, r2, lsl #4
   3032c:	andeq	r5, r2, r8, lsl #4
   30330:	ldrdeq	r4, [r2], -r0
   30334:	andeq	r4, r2, r4, asr fp
   30338:	andeq	r4, r2, r8, lsl fp
   3033c:	andeq	r4, r2, r4, ror #21
   30340:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   30344:	andeq	pc, r0, ip, lsl #29
   30348:	andeq	pc, r0, r8, lsl #27
   3034c:	andeq	pc, r0, r4, lsl sp	; <UNPREDICTABLE>
   30350:	andeq	r4, r2, r0, lsr #19
   30354:	andeq	r4, r2, r6, asr #30
   30358:	andeq	pc, r0, r0, asr #27
   3035c:	andeq	pc, r0, r0, ror #25
   30360:	andeq	pc, r0, ip, ror #24
   30364:	push	{r4, r5, r6, lr}
   30368:	mov	r4, r0
   3036c:	ldrb	ip, [r0, #39]	; 0x27
   30370:	mov	r5, r1
   30374:	mov	r6, r2
   30378:	ubfx	lr, ip, #2, #1
   3037c:	cmp	lr, #0
   30380:	beq	30480 <strspn@plt+0x2d768>
   30384:	ldr	r2, [r0, #28]
   30388:	cmp	r5, r2
   3038c:	bcs	304f8 <strspn@plt+0x2d7e0>
   30390:	cmp	r3, #0
   30394:	bne	304a4 <strspn@plt+0x2d78c>
   30398:	cmp	lr, #0
   3039c:	bne	30498 <strspn@plt+0x2d780>
   303a0:	ldr	r1, [pc, #432]	; 30558 <strspn@plt+0x2d840>
   303a4:	and	r3, ip, #3
   303a8:	ubfx	r2, ip, #3, #3
   303ac:	add	r1, pc, r1
   303b0:	add	r3, r1, r3, lsl #4
   303b4:	ldr	r3, [r3, #12]
   303b8:	cmp	r2, r3
   303bc:	bcs	30518 <strspn@plt+0x2d800>
   303c0:	and	ip, ip, #3
   303c4:	cmp	ip, #1
   303c8:	bne	30438 <strspn@plt+0x2d720>
   303cc:	mvn	r3, #0
   303d0:	str	r3, [r6, #8]
   303d4:	ldr	r3, [r4, #44]	; 0x2c
   303d8:	str	r3, [r6, #12]
   303dc:	ldr	r3, [r4, #44]	; 0x2c
   303e0:	cmn	r3, #1
   303e4:	beq	30424 <strspn@plt+0x2d70c>
   303e8:	ldrb	ip, [r4, #39]	; 0x27
   303ec:	ldr	r2, [pc, #360]	; 3055c <strspn@plt+0x2d844>
   303f0:	tst	ip, #4
   303f4:	and	ip, ip, #3
   303f8:	add	r2, pc, r2
   303fc:	addeq	r1, r4, #4
   30400:	add	ip, r2, ip, lsl #4
   30404:	ldrne	r1, [r4, #4]
   30408:	ldr	r2, [ip, #4]
   3040c:	mla	r3, r2, r3, r1
   30410:	ldr	r2, [r3, #8]
   30414:	cmn	r2, #1
   30418:	mvneq	r2, #3
   3041c:	streq	r2, [r3, #8]
   30420:	bne	30538 <strspn@plt+0x2d820>
   30424:	ldr	r2, [r4, #40]	; 0x28
   30428:	mvn	r3, #3
   3042c:	str	r3, [r4, #44]	; 0x2c
   30430:	cmn	r2, #1
   30434:	streq	r3, [r4, #40]	; 0x28
   30438:	mov	r1, r5
   3043c:	mov	r2, r6
   30440:	mov	r0, r4
   30444:	bl	2f798 <strspn@plt+0x2ca80>
   30448:	cmp	r0, #0
   3044c:	bne	304d8 <strspn@plt+0x2d7c0>
   30450:	ldrb	r3, [r4, #39]	; 0x27
   30454:	tst	r3, #4
   30458:	ubfxeq	r2, r3, #3, #3
   3045c:	ldrne	r3, [r4, #24]
   30460:	addeq	r2, r2, #1
   30464:	movne	r0, #1
   30468:	bfieq	r3, r2, #3, #3
   3046c:	addne	r3, r3, r0
   30470:	strbeq	r3, [r4, #39]	; 0x27
   30474:	strne	r3, [r4, #24]
   30478:	moveq	r0, #1
   3047c:	pop	{r4, r5, r6, pc}
   30480:	ldr	r2, [pc, #216]	; 30560 <strspn@plt+0x2d848>
   30484:	and	r1, ip, #3
   30488:	add	r2, pc, r2
   3048c:	add	r2, r2, r1, lsl #4
   30490:	ldr	r2, [r2, #12]
   30494:	b	30388 <strspn@plt+0x2d670>
   30498:	ldr	r2, [r4, #24]
   3049c:	ldr	r3, [r4, #28]
   304a0:	b	303b8 <strspn@plt+0x2d6a0>
   304a4:	mov	r0, r4
   304a8:	mov	r1, #1
   304ac:	bl	2fe74 <strspn@plt+0x2d15c>
   304b0:	cmp	r0, #0
   304b4:	poplt	{r4, r5, r6, pc}
   304b8:	beq	304cc <strspn@plt+0x2d7b4>
   304bc:	mov	r0, r4
   304c0:	ldr	r1, [r6]
   304c4:	bl	2ee28 <strspn@plt+0x2c110>
   304c8:	mov	r5, r0
   304cc:	ldrb	ip, [r4, #39]	; 0x27
   304d0:	ubfx	lr, ip, #2, #1
   304d4:	b	30398 <strspn@plt+0x2d680>
   304d8:	ldr	r0, [pc, #132]	; 30564 <strspn@plt+0x2d84c>
   304dc:	mov	r2, #1056	; 0x420
   304e0:	ldr	r1, [pc, #128]	; 30568 <strspn@plt+0x2d850>
   304e4:	ldr	r3, [pc, #128]	; 3056c <strspn@plt+0x2d854>
   304e8:	add	r0, pc, r0
   304ec:	add	r1, pc, r1
   304f0:	add	r3, pc, r3
   304f4:	bl	32874 <strspn@plt+0x2fb5c>
   304f8:	ldr	r0, [pc, #112]	; 30570 <strspn@plt+0x2d858>
   304fc:	mov	r2, #1024	; 0x400
   30500:	ldr	r1, [pc, #108]	; 30574 <strspn@plt+0x2d85c>
   30504:	ldr	r3, [pc, #108]	; 30578 <strspn@plt+0x2d860>
   30508:	add	r0, pc, r0
   3050c:	add	r1, pc, r1
   30510:	add	r3, pc, r3
   30514:	bl	32874 <strspn@plt+0x2fb5c>
   30518:	ldr	r0, [pc, #92]	; 3057c <strspn@plt+0x2d864>
   3051c:	movw	r2, #1035	; 0x40b
   30520:	ldr	r1, [pc, #88]	; 30580 <strspn@plt+0x2d868>
   30524:	ldr	r3, [pc, #88]	; 30584 <strspn@plt+0x2d86c>
   30528:	add	r0, pc, r0
   3052c:	add	r1, pc, r1
   30530:	add	r3, pc, r3
   30534:	bl	32874 <strspn@plt+0x2fb5c>
   30538:	ldr	r0, [pc, #72]	; 30588 <strspn@plt+0x2d870>
   3053c:	movw	r2, #1047	; 0x417
   30540:	ldr	r1, [pc, #68]	; 3058c <strspn@plt+0x2d874>
   30544:	ldr	r3, [pc, #68]	; 30590 <strspn@plt+0x2d878>
   30548:	add	r0, pc, r0
   3054c:	add	r1, pc, r1
   30550:	add	r3, pc, r3
   30554:	bl	32874 <strspn@plt+0x2fb5c>
   30558:	andeq	r4, r2, r0, ror #16
   3055c:	andeq	r4, r2, r4, lsl r8
   30560:	andeq	r4, r2, r4, lsl #15
   30564:	andeq	pc, r0, r0, ror #24
   30568:	strdeq	pc, [r0], -r0
   3056c:	muleq	r0, ip, lr
   30570:	andeq	pc, r0, ip, lsr #22
   30574:	ldrdeq	pc, [r0], -r0
   30578:	andeq	pc, r0, ip, ror lr	; <UNPREDICTABLE>
   3057c:	ldrdeq	pc, [r0], -r0
   30580:			; <UNDEFINED> instruction: 0x0000fab0
   30584:	andeq	pc, r0, ip, asr lr	; <UNPREDICTABLE>
   30588:	andeq	pc, r0, ip, asr #23
   3058c:	muleq	r0, r0, sl
   30590:	andeq	pc, r0, ip, lsr lr	; <UNPREDICTABLE>
   30594:	push	{r3, lr}
   30598:	mov	r1, r0
   3059c:	ldrb	r3, [r0, #39]	; 0x27
   305a0:	tst	r3, #4
   305a4:	bne	305fc <strspn@plt+0x2d8e4>
   305a8:	tst	r3, #56	; 0x38
   305ac:	bne	305dc <strspn@plt+0x2d8c4>
   305b0:	tst	r3, #64	; 0x40
   305b4:	bne	305c0 <strspn@plt+0x2d8a8>
   305b8:	pop	{r3, lr}
   305bc:	b	2778 <free@plt>
   305c0:	ldr	r2, [pc, #84]	; 3061c <strspn@plt+0x2d904>
   305c4:	and	r0, r3, #3
   305c8:	add	r2, pc, r2
   305cc:	add	r3, r2, r0, lsl #4
   305d0:	ldr	r0, [r3, #8]
   305d4:	pop	{r3, lr}
   305d8:	b	352b4 <strspn@plt+0x3259c>
   305dc:	ldr	r0, [pc, #60]	; 30620 <strspn@plt+0x2d908>
   305e0:	mov	r2, #856	; 0x358
   305e4:	ldr	r1, [pc, #56]	; 30624 <strspn@plt+0x2d90c>
   305e8:	ldr	r3, [pc, #56]	; 30628 <strspn@plt+0x2d910>
   305ec:	add	r0, pc, r0
   305f0:	add	r1, pc, r1
   305f4:	add	r3, pc, r3
   305f8:	bl	32874 <strspn@plt+0x2fb5c>
   305fc:	ldr	r0, [pc, #40]	; 3062c <strspn@plt+0x2d914>
   30600:	movw	r2, #855	; 0x357
   30604:	ldr	r1, [pc, #36]	; 30630 <strspn@plt+0x2d918>
   30608:	ldr	r3, [pc, #36]	; 30634 <strspn@plt+0x2d91c>
   3060c:	add	r0, pc, r0
   30610:	add	r1, pc, r1
   30614:	add	r3, pc, r3
   30618:	bl	32874 <strspn@plt+0x2fb5c>
   3061c:	andeq	r4, r2, r4, asr #12
   30620:	andeq	pc, r0, r0, lsr #23
   30624:	andeq	pc, r0, ip, ror #19
   30628:	ldrdeq	pc, [r0], -r0
   3062c:	andeq	pc, r0, ip, ror #22
   30630:	andeq	pc, r0, ip, asr #19
   30634:			; <UNDEFINED> instruction: 0x0000f9b0
   30638:	push	{r4, r5, r6, lr}
   3063c:	ldrb	r3, [r0, #39]	; 0x27
   30640:	ldr	r4, [pc, #100]	; 306ac <strspn@plt+0x2d994>
   30644:	ubfx	r1, r3, #2, #1
   30648:	and	r3, r3, #3
   3064c:	cmp	r1, #0
   30650:	add	r4, pc, r4
   30654:	add	r4, r4, r3, lsl #4
   30658:	bne	3068c <strspn@plt+0x2d974>
   3065c:	ldr	r3, [r4, #12]
   30660:	add	r6, r0, #4
   30664:	ldr	r5, [r4, #4]
   30668:	mov	r0, r6
   3066c:	mul	r5, r5, r3
   30670:	mov	r2, r5
   30674:	bl	2ad8 <memset@plt>
   30678:	add	r0, r6, r5
   3067c:	ldr	r2, [r4, #12]
   30680:	mov	r1, #255	; 0xff
   30684:	pop	{r4, r5, r6, lr}
   30688:	b	2ad8 <memset@plt>
   3068c:	ldr	r0, [pc, #28]	; 306b0 <strspn@plt+0x2d998>
   30690:	mov	r2, #768	; 0x300
   30694:	ldr	r1, [pc, #24]	; 306b4 <strspn@plt+0x2d99c>
   30698:	ldr	r3, [pc, #24]	; 306b8 <strspn@plt+0x2d9a0>
   3069c:	add	r0, pc, r0
   306a0:	add	r1, pc, r1
   306a4:	add	r3, pc, r3
   306a8:	bl	32874 <strspn@plt+0x2fb5c>
   306ac:			; <UNDEFINED> instruction: 0x000245bc
   306b0:	ldrdeq	pc, [r0], -ip
   306b4:	andeq	pc, r0, ip, lsr r9	; <UNPREDICTABLE>
   306b8:			; <UNDEFINED> instruction: 0x0000f8b0
   306bc:	ldr	r3, [pc, #156]	; 30760 <strspn@plt+0x2da48>
   306c0:	push	{r4, r5, r6, lr}
   306c4:	add	r3, pc, r3
   306c8:	mov	r5, r1
   306cc:	mov	r6, r0
   306d0:	mov	r1, #1
   306d4:	ldr	r0, [r3, r5, lsl #4]
   306d8:	bl	26c4 <calloc@plt>
   306dc:	subs	r4, r0, #0
   306e0:	beq	3072c <strspn@plt+0x2da14>
   306e4:	ldrb	r3, [r4, #39]	; 0x27
   306e8:	cmp	r6, #0
   306ec:	bfi	r3, r5, #0, #2
   306f0:	bfc	r3, #6, #1
   306f4:	strb	r3, [r4, #39]	; 0x27
   306f8:	beq	30754 <strspn@plt+0x2da3c>
   306fc:	cmp	r5, #1
   30700:	ldr	r5, [pc, #92]	; 30764 <strspn@plt+0x2da4c>
   30704:	str	r6, [r4]
   30708:	mov	r0, r4
   3070c:	add	r5, pc, r5
   30710:	mvneq	r3, #0
   30714:	streq	r3, [r4, #44]	; 0x2c
   30718:	streq	r3, [r4, #40]	; 0x28
   3071c:	bl	30638 <strspn@plt+0x2d920>
   30720:	ldrb	r3, [r5]
   30724:	cmp	r3, #0
   30728:	beq	30734 <strspn@plt+0x2da1c>
   3072c:	mov	r0, r4
   30730:	pop	{r4, r5, r6, pc}
   30734:	ldr	r0, [pc, #44]	; 30768 <strspn@plt+0x2da50>
   30738:	mov	r1, #16
   3073c:	add	r0, pc, r0
   30740:	bl	2cb78 <strspn@plt+0x29e60>
   30744:	mov	r3, #1
   30748:	mov	r0, r4
   3074c:	strb	r3, [r5]
   30750:	pop	{r4, r5, r6, pc}
   30754:	ldr	r6, [pc, #16]	; 3076c <strspn@plt+0x2da54>
   30758:	add	r6, pc, r6
   3075c:	b	306fc <strspn@plt+0x2d9e4>
   30760:	andeq	r4, r2, r8, asr #10
   30764:	ldrdeq	r4, [r2], -sp
   30768:			; <UNDEFINED> instruction: 0x00024ab0
   3076c:	andeq	r4, r2, ip, ror #9
   30770:	push	{r3, r4, r5, lr}
   30774:	subs	r4, r0, #0
   30778:	beq	307b8 <strspn@plt+0x2daa0>
   3077c:	ldr	r5, [r4]
   30780:	cmp	r5, #0
   30784:	beq	30790 <strspn@plt+0x2da78>
   30788:	mov	r0, #0
   3078c:	pop	{r3, r4, r5, pc}
   30790:	mov	r0, r1
   30794:	mov	r1, r2
   30798:	bl	306bc <strspn@plt+0x2d9a4>
   3079c:	cmp	r0, #0
   307a0:	beq	307b0 <strspn@plt+0x2da98>
   307a4:	str	r0, [r4]
   307a8:	mov	r0, r5
   307ac:	pop	{r3, r4, r5, pc}
   307b0:	mvn	r0, #11
   307b4:	pop	{r3, r4, r5, pc}
   307b8:	ldr	r0, [pc, #24]	; 307d8 <strspn@plt+0x2dac0>
   307bc:	movw	r2, #829	; 0x33d
   307c0:	ldr	r1, [pc, #20]	; 307dc <strspn@plt+0x2dac4>
   307c4:	ldr	r3, [pc, #20]	; 307e0 <strspn@plt+0x2dac8>
   307c8:	add	r0, pc, r0
   307cc:	add	r1, pc, r1
   307d0:	add	r3, pc, r3
   307d4:	bl	32874 <strspn@plt+0x2fb5c>
   307d8:	andeq	lr, r0, r0, asr #28
   307dc:	andeq	pc, r0, r0, lsl r8	; <UNPREDICTABLE>
   307e0:	andeq	pc, r0, ip, asr #15
   307e4:	push	{r3, r4, r5, lr}
   307e8:	mov	r4, r2
   307ec:	mov	r5, r0
   307f0:	bl	2f06c <strspn@plt+0x2c354>
   307f4:	cmn	r0, #1
   307f8:	beq	30850 <strspn@plt+0x2db38>
   307fc:	ldrb	r3, [r5, #39]	; 0x27
   30800:	ldr	r2, [pc, #104]	; 30870 <strspn@plt+0x2db58>
   30804:	tst	r3, #4
   30808:	and	r3, r3, #3
   3080c:	add	r2, pc, r2
   30810:	addeq	r5, r5, #4
   30814:	add	r2, r2, r3, lsl #4
   30818:	ldrne	r5, [r5, #4]
   3081c:	cmp	r3, #1
   30820:	ldr	r2, [r2, #4]
   30824:	mla	r5, r2, r0, r5
   30828:	ble	30848 <strspn@plt+0x2db30>
   3082c:	cmp	r3, #2
   30830:	ldreq	r0, [r5]
   30834:	bne	30864 <strspn@plt+0x2db4c>
   30838:	cmp	r4, #0
   3083c:	ldrne	r3, [r5]
   30840:	strne	r3, [r4]
   30844:	pop	{r3, r4, r5, pc}
   30848:	ldr	r0, [r5, #4]
   3084c:	b	30838 <strspn@plt+0x2db20>
   30850:	cmp	r4, #0
   30854:	beq	30868 <strspn@plt+0x2db50>
   30858:	mov	r0, #0
   3085c:	str	r0, [r4]
   30860:	pop	{r3, r4, r5, pc}
   30864:	bl	2f600 <strspn@plt+0x2c8e8>
   30868:	mov	r0, r4
   3086c:	pop	{r3, r4, r5, pc}
   30870:	andeq	r4, r2, r0, lsl #8
   30874:	mov	r2, #0
   30878:	b	307e4 <strspn@plt+0x2dacc>
   3087c:	mov	r1, #2
   30880:	b	306bc <strspn@plt+0x2d9a4>
   30884:	mov	r2, #1
   30888:	b	30770 <strspn@plt+0x2da58>
   3088c:	push	{r4, lr}
   30890:	subs	r4, r0, #0
   30894:	popeq	{r4, pc}
   30898:	ldrb	r3, [r4, #39]	; 0x27
   3089c:	tst	r3, #4
   308a0:	bne	308d4 <strspn@plt+0x2dbbc>
   308a4:	ldrb	r3, [r4, #39]	; 0x27
   308a8:	mov	r0, r4
   308ac:	bfc	r3, #3, #3
   308b0:	strb	r3, [r4, #39]	; 0x27
   308b4:	bl	30638 <strspn@plt+0x2d920>
   308b8:	ldrb	r3, [r4, #39]	; 0x27
   308bc:	and	r3, r3, #3
   308c0:	cmp	r3, #1
   308c4:	mvneq	r3, #0
   308c8:	streq	r3, [r4, #44]	; 0x2c
   308cc:	streq	r3, [r4, #40]	; 0x28
   308d0:	pop	{r4, pc}
   308d4:	ldr	r0, [r4, #4]
   308d8:	bl	2778 <free@plt>
   308dc:	ldrb	r3, [r4, #39]	; 0x27
   308e0:	bfc	r3, #2, #1
   308e4:	strb	r3, [r4, #39]	; 0x27
   308e8:	b	308a4 <strspn@plt+0x2db8c>
   308ec:	push	{r4, lr}
   308f0:	subs	r4, r0, #0
   308f4:	popeq	{r4, pc}
   308f8:	bl	3088c <strspn@plt+0x2db74>
   308fc:	mov	r0, r4
   30900:	pop	{r4, lr}
   30904:	b	30594 <strspn@plt+0x2d87c>
   30908:	push	{r4, r5, r6, lr}
   3090c:	subs	r5, r0, #0
   30910:	popeq	{r4, r5, r6, pc}
   30914:	mov	r1, #0
   30918:	ldr	r6, [pc, #120]	; 30998 <strspn@plt+0x2dc80>
   3091c:	bl	2ee94 <strspn@plt+0x2c17c>
   30920:	add	r6, pc, r6
   30924:	cmn	r0, #1
   30928:	mov	r4, r0
   3092c:	beq	30980 <strspn@plt+0x2dc68>
   30930:	ldrb	r3, [r5, #39]	; 0x27
   30934:	tst	r3, #4
   30938:	and	r3, r3, #3
   3093c:	addeq	r0, r5, #4
   30940:	add	r1, r6, r3, lsl #4
   30944:	ldrne	r0, [r5, #4]
   30948:	cmp	r3, #1
   3094c:	ldr	r2, [r1, #4]
   30950:	mla	r2, r2, r4, r0
   30954:	ble	3098c <strspn@plt+0x2dc74>
   30958:	cmp	r3, #2
   3095c:	bne	30994 <strspn@plt+0x2dc7c>
   30960:	ldr	r0, [r2]
   30964:	bl	2778 <free@plt>
   30968:	add	r1, r4, #1
   3096c:	mov	r0, r5
   30970:	bl	2ee94 <strspn@plt+0x2c17c>
   30974:	cmn	r0, #1
   30978:	mov	r4, r0
   3097c:	bne	30930 <strspn@plt+0x2dc18>
   30980:	mov	r0, r5
   30984:	pop	{r4, r5, r6, lr}
   30988:	b	3088c <strspn@plt+0x2db74>
   3098c:	ldr	r0, [r2, #4]
   30990:	b	30964 <strspn@plt+0x2dc4c>
   30994:	bl	2f600 <strspn@plt+0x2c8e8>
   30998:	andeq	r4, r2, ip, ror #5
   3099c:	push	{r4, lr}
   309a0:	subs	r4, r0, #0
   309a4:	popeq	{r4, pc}
   309a8:	bl	30908 <strspn@plt+0x2dbf0>
   309ac:	mov	r0, r4
   309b0:	pop	{r4, lr}
   309b4:	b	30594 <strspn@plt+0x2d87c>
   309b8:	ldr	r3, [pc, #216]	; 30a98 <strspn@plt+0x2dd80>
   309bc:	ldr	ip, [pc, #216]	; 30a9c <strspn@plt+0x2dd84>
   309c0:	add	r3, pc, r3
   309c4:	push	{r4, r5, r6, r7, r8, lr}
   309c8:	subs	r4, r0, #0
   309cc:	ldr	r5, [r3, ip]
   309d0:	sub	sp, sp, #40	; 0x28
   309d4:	mov	r8, r2
   309d8:	mov	r6, r1
   309dc:	ldr	r3, [r5]
   309e0:	str	r3, [sp, #36]	; 0x24
   309e4:	beq	30a78 <strspn@plt+0x2dd60>
   309e8:	bl	2ee28 <strspn@plt+0x2c110>
   309ec:	mov	r2, r6
   309f0:	mov	r7, r0
   309f4:	mov	r0, r4
   309f8:	mov	r1, r7
   309fc:	bl	2f484 <strspn@plt+0x2c76c>
   30a00:	cmn	r0, #1
   30a04:	beq	30a58 <strspn@plt+0x2dd40>
   30a08:	ldrb	r1, [r4, #39]	; 0x27
   30a0c:	ldr	r2, [pc, #140]	; 30aa0 <strspn@plt+0x2dd88>
   30a10:	tst	r1, #4
   30a14:	and	r1, r1, #3
   30a18:	add	r2, pc, r2
   30a1c:	addeq	r4, r4, #4
   30a20:	add	r1, r2, r1, lsl #4
   30a24:	ldrne	r4, [r4, #4]
   30a28:	ldr	r2, [r1, #4]
   30a2c:	mla	r3, r2, r0, r4
   30a30:	ldr	r3, [r3, #4]
   30a34:	cmp	r3, r8
   30a38:	mvnne	r0, #16
   30a3c:	moveq	r0, #0
   30a40:	ldr	r2, [sp, #36]	; 0x24
   30a44:	ldr	r3, [r5]
   30a48:	cmp	r2, r3
   30a4c:	bne	30a74 <strspn@plt+0x2dd5c>
   30a50:	add	sp, sp, #40	; 0x28
   30a54:	pop	{r4, r5, r6, r7, r8, pc}
   30a58:	mov	r0, r4
   30a5c:	mov	r1, r7
   30a60:	add	r2, sp, #4
   30a64:	mov	r3, #1
   30a68:	stmib	sp, {r6, r8}
   30a6c:	bl	30364 <strspn@plt+0x2d64c>
   30a70:	b	30a40 <strspn@plt+0x2dd28>
   30a74:	bl	2838 <__stack_chk_fail@plt>
   30a78:	ldr	r0, [pc, #36]	; 30aa4 <strspn@plt+0x2dd8c>
   30a7c:	movw	r2, #1242	; 0x4da
   30a80:	ldr	r1, [pc, #32]	; 30aa8 <strspn@plt+0x2dd90>
   30a84:	ldr	r3, [pc, #32]	; 30aac <strspn@plt+0x2dd94>
   30a88:	add	r0, pc, r0
   30a8c:	add	r1, pc, r1
   30a90:	add	r3, pc, r3
   30a94:	bl	32874 <strspn@plt+0x2fb5c>
   30a98:			; <UNDEFINED> instruction: 0x000243b4
   30a9c:	andeq	r0, r0, r8, asr #4
   30aa0:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   30aa4:	andeq	lr, r0, r0, lsl #23
   30aa8:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
   30aac:	andeq	pc, r0, ip, ror #9
   30ab0:	ldr	r3, [pc, #160]	; 30b58 <strspn@plt+0x2de40>
   30ab4:	ldr	r2, [pc, #160]	; 30b5c <strspn@plt+0x2de44>
   30ab8:	add	r3, pc, r3
   30abc:	push	{r4, r5, r6, r7, lr}
   30ac0:	subs	r6, r0, #0
   30ac4:	ldr	r4, [r3, r2]
   30ac8:	sub	sp, sp, #44	; 0x2c
   30acc:	mov	r5, r1
   30ad0:	ldr	r3, [r4]
   30ad4:	str	r3, [sp, #36]	; 0x24
   30ad8:	beq	30b38 <strspn@plt+0x2de20>
   30adc:	bl	2ee28 <strspn@plt+0x2c110>
   30ae0:	mov	r2, r5
   30ae4:	mov	r7, r0
   30ae8:	mov	r0, r6
   30aec:	mov	r1, r7
   30af0:	bl	2f484 <strspn@plt+0x2c76c>
   30af4:	cmn	r0, #1
   30af8:	movne	r0, #0
   30afc:	beq	30b18 <strspn@plt+0x2de00>
   30b00:	ldr	r2, [sp, #36]	; 0x24
   30b04:	ldr	r3, [r4]
   30b08:	cmp	r2, r3
   30b0c:	bne	30b34 <strspn@plt+0x2de1c>
   30b10:	add	sp, sp, #44	; 0x2c
   30b14:	pop	{r4, r5, r6, r7, pc}
   30b18:	add	r2, sp, #40	; 0x28
   30b1c:	mov	r0, r6
   30b20:	mov	r1, r7
   30b24:	mov	r3, #1
   30b28:	str	r5, [r2, #-36]!	; 0xffffffdc
   30b2c:	bl	30364 <strspn@plt+0x2d64c>
   30b30:	b	30b00 <strspn@plt+0x2dde8>
   30b34:	bl	2838 <__stack_chk_fail@plt>
   30b38:	ldr	r0, [pc, #32]	; 30b60 <strspn@plt+0x2de48>
   30b3c:	mov	r2, #1264	; 0x4f0
   30b40:	ldr	r1, [pc, #28]	; 30b64 <strspn@plt+0x2de4c>
   30b44:	ldr	r3, [pc, #28]	; 30b68 <strspn@plt+0x2de50>
   30b48:	add	r0, pc, r0
   30b4c:	add	r1, pc, r1
   30b50:	add	r3, pc, r3
   30b54:	bl	32874 <strspn@plt+0x2fb5c>
   30b58:			; <UNDEFINED> instruction: 0x000242bc
   30b5c:	andeq	r0, r0, r8, asr #4
   30b60:	strdeq	sl, [r0], -r8
   30b64:	muleq	r0, r0, r4
   30b68:	andeq	pc, r0, ip, ror #8
   30b6c:	push	{r3, r4, r5, lr}
   30b70:	subs	r4, r0, #0
   30b74:	mov	r5, r1
   30b78:	beq	30be4 <strspn@plt+0x2decc>
   30b7c:	bl	2ee28 <strspn@plt+0x2c110>
   30b80:	mov	r2, r5
   30b84:	mov	r1, r0
   30b88:	mov	r0, r4
   30b8c:	bl	2f484 <strspn@plt+0x2c76c>
   30b90:	cmn	r0, #1
   30b94:	beq	30be4 <strspn@plt+0x2decc>
   30b98:	ldrb	r3, [r4, #39]	; 0x27
   30b9c:	ldr	r2, [pc, #72]	; 30bec <strspn@plt+0x2ded4>
   30ba0:	tst	r3, #4
   30ba4:	and	r3, r3, #3
   30ba8:	add	r2, pc, r2
   30bac:	addeq	r4, r4, #4
   30bb0:	add	r2, r2, r3, lsl #4
   30bb4:	ldrne	r4, [r4, #4]
   30bb8:	cmp	r3, #1
   30bbc:	ldr	r2, [r2, #4]
   30bc0:	mla	r4, r2, r0, r4
   30bc4:	ble	30bdc <strspn@plt+0x2dec4>
   30bc8:	cmp	r3, #2
   30bcc:	bne	30bd8 <strspn@plt+0x2dec0>
   30bd0:	ldr	r0, [r4]
   30bd4:	pop	{r3, r4, r5, pc}
   30bd8:	bl	2f600 <strspn@plt+0x2c8e8>
   30bdc:	ldr	r0, [r4, #4]
   30be0:	pop	{r3, r4, r5, pc}
   30be4:	mov	r0, #0
   30be8:	pop	{r3, r4, r5, pc}
   30bec:	andeq	r4, r2, r4, rrx
   30bf0:	push	{r3, r4, r5, lr}
   30bf4:	subs	r4, r0, #0
   30bf8:	mov	r5, r1
   30bfc:	beq	30c20 <strspn@plt+0x2df08>
   30c00:	bl	2ee28 <strspn@plt+0x2c110>
   30c04:	mov	r2, r5
   30c08:	mov	r1, r0
   30c0c:	mov	r0, r4
   30c10:	bl	2f484 <strspn@plt+0x2c76c>
   30c14:	adds	r0, r0, #1
   30c18:	movne	r0, #1
   30c1c:	pop	{r3, r4, r5, pc}
   30c20:	mov	r0, r4
   30c24:	pop	{r3, r4, r5, pc}
   30c28:	push	{r3, r4, r5, lr}
   30c2c:	subs	r4, r0, #0
   30c30:	mov	r5, r1
   30c34:	beq	30cb0 <strspn@plt+0x2df98>
   30c38:	bl	2ee28 <strspn@plt+0x2c110>
   30c3c:	mov	r2, r5
   30c40:	mov	r1, r0
   30c44:	mov	r0, r4
   30c48:	bl	2f484 <strspn@plt+0x2c76c>
   30c4c:	cmn	r0, #1
   30c50:	mov	r1, r0
   30c54:	beq	30cb0 <strspn@plt+0x2df98>
   30c58:	ldrb	r3, [r4, #39]	; 0x27
   30c5c:	ldr	r0, [pc, #84]	; 30cb8 <strspn@plt+0x2dfa0>
   30c60:	tst	r3, #4
   30c64:	and	r3, r3, #3
   30c68:	add	r0, pc, r0
   30c6c:	addeq	r2, r4, #4
   30c70:	add	r0, r0, r3, lsl #4
   30c74:	ldrne	r2, [r4, #4]
   30c78:	cmp	r3, #1
   30c7c:	ldr	r0, [r0, #4]
   30c80:	mla	r2, r0, r1, r2
   30c84:	ble	30ca8 <strspn@plt+0x2df90>
   30c88:	cmp	r3, #2
   30c8c:	ldreq	r5, [r2]
   30c90:	bne	30ca4 <strspn@plt+0x2df8c>
   30c94:	mov	r0, r4
   30c98:	bl	2fa4c <strspn@plt+0x2cd34>
   30c9c:	mov	r0, r5
   30ca0:	pop	{r3, r4, r5, pc}
   30ca4:	bl	2f600 <strspn@plt+0x2c8e8>
   30ca8:	ldr	r5, [r2, #4]
   30cac:	b	30c94 <strspn@plt+0x2df7c>
   30cb0:	mov	r5, #0
   30cb4:	b	30c9c <strspn@plt+0x2df84>
   30cb8:	andeq	r3, r2, r4, lsr #31
   30cbc:	push	{r4, r5, r6, lr}
   30cc0:	subs	r4, r0, #0
   30cc4:	mov	r5, r2
   30cc8:	mov	r6, r1
   30ccc:	beq	30d3c <strspn@plt+0x2e024>
   30cd0:	bl	2ee28 <strspn@plt+0x2c110>
   30cd4:	mov	r2, r6
   30cd8:	mov	r1, r0
   30cdc:	mov	r0, r4
   30ce0:	bl	2f484 <strspn@plt+0x2c76c>
   30ce4:	cmn	r0, #1
   30ce8:	mov	r1, r0
   30cec:	beq	30d3c <strspn@plt+0x2e024>
   30cf0:	ldrb	r3, [r4, #39]	; 0x27
   30cf4:	ldr	r0, [pc, #92]	; 30d58 <strspn@plt+0x2e040>
   30cf8:	and	ip, r3, #3
   30cfc:	tst	r3, #4
   30d00:	add	r0, pc, r0
   30d04:	addeq	r2, r4, #4
   30d08:	add	r3, r0, ip, lsl #4
   30d0c:	ldrne	r2, [r4, #4]
   30d10:	cmp	r5, #0
   30d14:	ldr	r3, [r3, #4]
   30d18:	mul	r3, r3, r1
   30d1c:	add	r0, r2, r3
   30d20:	ldrne	r3, [r2, r3]
   30d24:	ldr	r6, [r0, #4]
   30d28:	mov	r0, r4
   30d2c:	strne	r3, [r5]
   30d30:	bl	2fa4c <strspn@plt+0x2cd34>
   30d34:	mov	r0, r6
   30d38:	pop	{r4, r5, r6, pc}
   30d3c:	cmp	r5, #0
   30d40:	beq	30d50 <strspn@plt+0x2e038>
   30d44:	mov	r0, #0
   30d48:	str	r0, [r5]
   30d4c:	pop	{r4, r5, r6, pc}
   30d50:	mov	r0, r5
   30d54:	pop	{r4, r5, r6, pc}
   30d58:	andeq	r3, r2, ip, lsl #30
   30d5c:	push	{r4, lr}
   30d60:	mov	r4, r0
   30d64:	bl	2f390 <strspn@plt+0x2c678>
   30d68:	cmn	r0, #1
   30d6c:	beq	30dbc <strspn@plt+0x2e0a4>
   30d70:	ldrb	r3, [r4, #39]	; 0x27
   30d74:	ldr	r2, [pc, #72]	; 30dc4 <strspn@plt+0x2e0ac>
   30d78:	tst	r3, #4
   30d7c:	and	r3, r3, #3
   30d80:	add	r2, pc, r2
   30d84:	addeq	r4, r4, #4
   30d88:	add	r2, r2, r3, lsl #4
   30d8c:	ldrne	r4, [r4, #4]
   30d90:	cmp	r3, #1
   30d94:	ldr	r2, [r2, #4]
   30d98:	mla	r4, r2, r0, r4
   30d9c:	ble	30db4 <strspn@plt+0x2e09c>
   30da0:	cmp	r3, #2
   30da4:	bne	30db0 <strspn@plt+0x2e098>
   30da8:	ldr	r0, [r4]
   30dac:	pop	{r4, pc}
   30db0:	bl	2f600 <strspn@plt+0x2c8e8>
   30db4:	ldr	r0, [r4, #4]
   30db8:	pop	{r4, pc}
   30dbc:	mov	r0, #0
   30dc0:	pop	{r4, pc}
   30dc4:	andeq	r3, r2, ip, lsl #29
   30dc8:	push	{r4, lr}
   30dcc:	mov	r4, r0
   30dd0:	bl	2f390 <strspn@plt+0x2c678>
   30dd4:	cmn	r0, #1
   30dd8:	beq	30e0c <strspn@plt+0x2e0f4>
   30ddc:	ldrb	r3, [r4, #39]	; 0x27
   30de0:	ldr	r2, [pc, #44]	; 30e14 <strspn@plt+0x2e0fc>
   30de4:	tst	r3, #4
   30de8:	and	r3, r3, #3
   30dec:	add	r2, pc, r2
   30df0:	addeq	r4, r4, #4
   30df4:	add	r3, r2, r3, lsl #4
   30df8:	ldrne	r4, [r4, #4]
   30dfc:	ldr	r3, [r3, #4]
   30e00:	mul	r0, r3, r0
   30e04:	ldr	r0, [r4, r0]
   30e08:	pop	{r4, pc}
   30e0c:	mov	r0, #0
   30e10:	pop	{r4, pc}
   30e14:	andeq	r3, r2, r0, lsr #28
   30e18:	push	{r3, r4, r5, lr}
   30e1c:	mov	r4, r0
   30e20:	bl	2f390 <strspn@plt+0x2c678>
   30e24:	cmn	r0, #1
   30e28:	mov	r1, r0
   30e2c:	beq	30e88 <strspn@plt+0x2e170>
   30e30:	ldrb	r3, [r4, #39]	; 0x27
   30e34:	ldr	r0, [pc, #84]	; 30e90 <strspn@plt+0x2e178>
   30e38:	tst	r3, #4
   30e3c:	and	r3, r3, #3
   30e40:	add	r0, pc, r0
   30e44:	addeq	r2, r4, #4
   30e48:	add	r0, r0, r3, lsl #4
   30e4c:	ldrne	r2, [r4, #4]
   30e50:	cmp	r3, #1
   30e54:	ldr	r0, [r0, #4]
   30e58:	mla	r2, r0, r1, r2
   30e5c:	ble	30e80 <strspn@plt+0x2e168>
   30e60:	cmp	r3, #2
   30e64:	ldreq	r5, [r2]
   30e68:	bne	30e7c <strspn@plt+0x2e164>
   30e6c:	mov	r0, r4
   30e70:	bl	2fa4c <strspn@plt+0x2cd34>
   30e74:	mov	r0, r5
   30e78:	pop	{r3, r4, r5, pc}
   30e7c:	bl	2f600 <strspn@plt+0x2c8e8>
   30e80:	ldr	r5, [r2, #4]
   30e84:	b	30e6c <strspn@plt+0x2e154>
   30e88:	mov	r5, #0
   30e8c:	b	30e74 <strspn@plt+0x2e15c>
   30e90:	andeq	r3, r2, ip, asr #27
   30e94:	cmp	r0, #0
   30e98:	bxeq	lr
   30e9c:	ldrb	r3, [r0, #39]	; 0x27
   30ea0:	tst	r3, #4
   30ea4:	ldrne	r0, [r0, #24]
   30ea8:	ubfxeq	r0, r3, #3, #3
   30eac:	bx	lr
   30eb0:	push	{r3, r4, r5, lr}
   30eb4:	mov	r5, r1
   30eb8:	bl	30ab0 <strspn@plt+0x2dd98>
   30ebc:	subs	r4, r0, #0
   30ec0:	ble	30ecc <strspn@plt+0x2e1b4>
   30ec4:	mov	r0, r4
   30ec8:	pop	{r3, r4, r5, pc}
   30ecc:	mov	r0, r5
   30ed0:	bl	2778 <free@plt>
   30ed4:	mov	r0, r4
   30ed8:	pop	{r3, r4, r5, pc}
   30edc:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   30ee0:	sub	sp, sp, #208	; 0xd0
   30ee4:	ldrb	r6, [r3, #1]
   30ee8:	mov	r7, #0
   30eec:	ldrb	sl, [r3, #9]
   30ef0:	mov	ip, r3
   30ef4:	ldrb	r8, [r3, #10]
   30ef8:	mov	r4, #0
   30efc:	strd	r6, [sp, #160]	; 0xa0
   30f00:	mov	r7, #0
   30f04:	ldrb	r6, [r3, #2]
   30f08:	str	r1, [sp, #192]	; 0xc0
   30f0c:	lsl	r1, sl, #8
   30f10:	str	r1, [sp, #16]
   30f14:	strd	r6, [sp, #40]	; 0x28
   30f18:	lsr	r7, sl, #24
   30f1c:	str	r7, [sp, #20]
   30f20:	lsl	r6, r8, #16
   30f24:	lsr	r7, r8, #16
   30f28:	ldrd	r8, [sp, #16]
   30f2c:	ldrb	r5, [r3, #4]
   30f30:	orr	r6, r6, r8
   30f34:	orr	r7, r7, r9
   30f38:	ldrb	r8, [ip, #8]
   30f3c:	ldr	r9, [sp, #40]	; 0x28
   30f40:	str	r2, [sp, #32]
   30f44:	ldr	r2, [sp, #160]	; 0xa0
   30f48:	lsr	r3, r9, #16
   30f4c:	mov	r9, #0
   30f50:	strd	r8, [sp, #168]	; 0xa8
   30f54:	ldr	r9, [sp, #40]	; 0x28
   30f58:	lsr	fp, r2, #24
   30f5c:	ldrb	r8, [ip, #11]
   30f60:	lsl	sl, r2, #8
   30f64:	lsl	r2, r9, #16
   30f68:	mov	r9, #0
   30f6c:	strd	r8, [sp, #160]	; 0xa0
   30f70:	orr	r8, sl, r2
   30f74:	orr	r9, fp, r3
   30f78:	ldrd	r2, [sp, #168]	; 0xa8
   30f7c:	ldr	fp, [sp, #160]	; 0xa0
   30f80:	ldrb	sl, [ip, #12]
   30f84:	orr	r6, r6, r2
   30f88:	ldrb	r2, [ip, #3]
   30f8c:	orr	r7, r7, r3
   30f90:	strd	r8, [sp, #40]	; 0x28
   30f94:	lsl	r8, fp, #24
   30f98:	lsr	r9, fp, #8
   30f9c:	str	sl, [sp, #20]
   30fa0:	orr	fp, r9, r7
   30fa4:	orr	sl, r8, r6
   30fa8:	ldrd	r8, [sp, #40]	; 0x28
   30fac:	mov	r3, #0
   30fb0:	ldrb	r6, [ip, #13]
   30fb4:	mov	r7, #0
   30fb8:	strd	sl, [sp, #168]	; 0xa8
   30fbc:	lsr	fp, r2, #8
   30fc0:	lsl	sl, r2, #24
   30fc4:	ldrb	r2, [ip]
   30fc8:	orr	r3, r3, r9
   30fcc:	mov	r9, #0
   30fd0:	orr	r3, r3, fp
   30fd4:	orr	r2, r2, r8
   30fd8:	lsl	fp, r6, #8
   30fdc:	ldrb	r8, [ip, #5]
   30fe0:	ldrb	r6, [ip, #14]
   30fe4:	orr	r2, r2, sl
   30fe8:	strd	r8, [sp, #40]	; 0x28
   30fec:	orr	r8, r2, r4
   30ff0:	strd	r6, [sp, #184]	; 0xb8
   30ff4:	orr	r9, r3, r5
   30ff8:	str	r4, [sp, #16]
   30ffc:	mov	r7, #0
   31000:	ldr	r6, [sp, #40]	; 0x28
   31004:	ldrd	r2, [sp, #16]
   31008:	strd	r8, [sp, #160]	; 0xa0
   3100c:	ldrd	r8, [sp, #168]	; 0xa8
   31010:	ldr	r1, [sp, #192]	; 0xc0
   31014:	orr	r9, r9, r3
   31018:	lsl	r3, r6, #8
   3101c:	ldrb	r6, [ip, #6]
   31020:	orr	r8, r8, r2
   31024:	ldrb	r2, [ip, #7]
   31028:	strd	r6, [sp, #40]	; 0x28
   3102c:	orr	r6, r8, r4
   31030:	orr	r7, r9, fp
   31034:	strd	r6, [sp, #176]	; 0xb0
   31038:	ldr	r7, [sp, #184]	; 0xb8
   3103c:	mov	r9, #0
   31040:	ldrb	r8, [ip, #15]
   31044:	ldr	ip, [sp, #32]
   31048:	lsl	fp, r7, #16
   3104c:	ldrd	r6, [sp, #160]	; 0xa0
   31050:	strd	r8, [sp, #184]	; 0xb8
   31054:	orr	r6, r6, r4
   31058:	orr	r7, r7, r3
   3105c:	strd	r6, [sp, #16]
   31060:	bic	r3, ip, #7
   31064:	ldr	r7, [sp, #40]	; 0x28
   31068:	add	r3, r1, r3
   3106c:	ldr	sl, [sp, #184]	; 0xb8
   31070:	cmp	r1, r3
   31074:	str	r0, [sp, #184]	; 0xb8
   31078:	movw	r1, #25698	; 0x6462
   3107c:	lsl	r9, r7, #16
   31080:	ldrd	r6, [sp, #176]	; 0xb0
   31084:	movw	r0, #25971	; 0x6573
   31088:	movt	r1, #29797	; 0x7465
   3108c:	orr	r6, r6, r4
   31090:	orr	r7, r7, fp
   31094:	strd	r6, [sp, #40]	; 0x28
   31098:	lsl	r7, sl, #24
   3109c:	ldrd	sl, [sp, #16]
   310a0:	movt	r0, #31092	; 0x7974
   310a4:	str	r3, [sp, #168]	; 0xa8
   310a8:	lsl	r3, ip, #24
   310ac:	orr	sl, sl, r4
   310b0:	orr	fp, fp, r9
   310b4:	strd	sl, [sp, #16]
   310b8:	lsl	r9, r2, #24
   310bc:	ldrd	sl, [sp, #40]	; 0x28
   310c0:	movw	r2, #28525	; 0x6f6d
   310c4:	str	r3, [sp, #180]	; 0xb4
   310c8:	movt	r2, #28260	; 0x6e64
   310cc:	orr	r6, r4, sl
   310d0:	orr	r7, r7, fp
   310d4:	ldrd	sl, [sp, #16]
   310d8:	eor	r0, r0, r6
   310dc:	eor	r1, r1, r7
   310e0:	movw	r3, #29281	; 0x7261
   310e4:	orr	r8, r4, sl
   310e8:	orr	r9, r9, fp
   310ec:	strd	r0, [sp, #160]	; 0xa0
   310f0:	movt	r3, #25711	; 0x646f
   310f4:	movw	sl, #29281	; 0x7261
   310f8:	movw	fp, #26469	; 0x6765
   310fc:	movt	sl, #28261	; 0x6e65
   31100:	movt	fp, #27769	; 0x6c79
   31104:	movw	r0, #25973	; 0x6575
   31108:	movw	r1, #28005	; 0x6d65
   3110c:	movt	r0, #28787	; 0x7073
   31110:	movt	r1, #29551	; 0x736f
   31114:	eor	r5, r9, fp
   31118:	str	r4, [sp, #176]	; 0xb0
   3111c:	eor	r2, r2, r6
   31120:	eor	r4, r8, sl
   31124:	eor	r3, r3, r7
   31128:	strd	r4, [sp, #16]
   3112c:	eor	sl, r8, r0
   31130:	and	r5, ip, #7
   31134:	eor	fp, r9, r1
   31138:	str	r5, [sp, #196]	; 0xc4
   3113c:	beq	31400 <strspn@plt+0x2e6e8>
   31140:	ldr	ip, [sp, #192]	; 0xc0
   31144:	strd	sl, [sp, #40]	; 0x28
   31148:	ldrb	r4, [ip, #1]
   3114c:	add	ip, ip, #8
   31150:	ldrb	r0, [ip, #-6]
   31154:	lsr	r7, r4, #24
   31158:	lsl	sl, r4, #8
   3115c:	lsr	r8, r0, #16
   31160:	str	sl, [sp]
   31164:	str	r8, [sp, #12]
   31168:	lsl	fp, r0, #16
   3116c:	str	r7, [sp, #4]
   31170:	mov	sl, #0
   31174:	str	fp, [sp, #8]
   31178:	ldrd	r4, [sp, #8]
   3117c:	ldrd	r6, [sp]
   31180:	ldrb	r8, [ip, #-5]
   31184:	orr	r6, r6, r4
   31188:	ldrb	r4, [ip, #-8]
   3118c:	orr	r7, r7, r5
   31190:	mov	r5, #0
   31194:	lsr	r0, r8, #8
   31198:	orr	r4, r4, r6
   3119c:	str	r0, [sp, #28]
   311a0:	lsl	r6, r8, #24
   311a4:	ldrb	r0, [ip, #-3]
   311a8:	orr	r5, r5, r7
   311ac:	str	r6, [sp, #24]
   311b0:	ldrd	r6, [sp, #24]
   311b4:	ldrb	r8, [ip, #-2]
   311b8:	orr	r5, r5, r7
   311bc:	lsl	r7, r0, #8
   311c0:	ldrb	r0, [ip, #-1]
   311c4:	orr	r4, r4, r6
   311c8:	ldrb	fp, [ip, #-4]
   311cc:	lsl	r6, r8, #16
   311d0:	str	r7, [sp, #140]	; 0x8c
   311d4:	orr	r4, r4, sl
   311d8:	str	sl, [sp, #136]	; 0x88
   311dc:	lsl	r7, r0, #24
   311e0:	ldrd	r8, [sp, #136]	; 0x88
   311e4:	orr	r5, r5, fp
   311e8:	str	r6, [sp, #148]	; 0x94
   311ec:	str	sl, [sp, #144]	; 0x90
   311f0:	orr	r4, r4, r8
   311f4:	str	r7, [sp, #156]	; 0x9c
   311f8:	orr	r5, r5, r9
   311fc:	ldrd	r6, [sp, #144]	; 0x90
   31200:	str	sl, [sp, #152]	; 0x98
   31204:	ldrd	r8, [sp, #152]	; 0x98
   31208:	orr	r4, r4, r6
   3120c:	orr	r5, r5, r7
   31210:	ldrd	r6, [sp, #160]	; 0xa0
   31214:	orr	r8, r8, r4
   31218:	orr	r9, r9, r5
   3121c:	ldrd	r0, [sp, #40]	; 0x28
   31220:	lsl	r4, r2, #13
   31224:	eor	r6, r6, r8
   31228:	eor	r7, r7, r9
   3122c:	orr	r4, r4, r3, lsr #19
   31230:	str	r4, [sp, #48]	; 0x30
   31234:	ldrd	r4, [sp, #16]
   31238:	adds	r0, r0, r2
   3123c:	adc	r1, r1, r3
   31240:	strd	r8, [sp, #32]
   31244:	adds	r4, r4, r6
   31248:	lsl	r9, r6, #16
   3124c:	lsl	r8, r7, #16
   31250:	lsl	r3, r3, #13
   31254:	adc	r5, r5, r7
   31258:	orr	r9, r9, r7, lsr #16
   3125c:	orr	r8, r8, r6, lsr #16
   31260:	str	r9, [sp, #64]	; 0x40
   31264:	str	r8, [sp, #68]	; 0x44
   31268:	orr	r3, r3, r2, lsr #19
   3126c:	str	r3, [sp, #52]	; 0x34
   31270:	ldrd	r6, [sp, #64]	; 0x40
   31274:	ldrd	r2, [sp, #48]	; 0x30
   31278:	eor	r6, r6, r4
   3127c:	eor	r7, r7, r5
   31280:	eor	r2, r2, r0
   31284:	eor	r3, r3, r1
   31288:	str	r0, [sp, #60]	; 0x3c
   3128c:	lsl	r0, r6, #21
   31290:	adds	r4, r4, r2
   31294:	orr	r0, r0, r7, lsr #11
   31298:	str	r1, [sp, #56]	; 0x38
   3129c:	lsl	r8, r2, #17
   312a0:	str	r0, [sp, #72]	; 0x48
   312a4:	lsl	r0, r7, #21
   312a8:	adc	r5, r5, r3
   312ac:	orr	r8, r8, r3, lsr #15
   312b0:	orr	r0, r0, r6, lsr #11
   312b4:	str	r8, [sp, #80]	; 0x50
   312b8:	str	r0, [sp, #76]	; 0x4c
   312bc:	lsl	r3, r3, #17
   312c0:	ldrd	r8, [sp, #56]	; 0x38
   312c4:	orr	r3, r3, r2, lsr #15
   312c8:	str	r3, [sp, #84]	; 0x54
   312cc:	ldrd	r2, [sp, #72]	; 0x48
   312d0:	adds	r6, r6, r8
   312d4:	adc	r7, r7, r9
   312d8:	ldrd	r0, [sp, #80]	; 0x50
   312dc:	eor	r2, r2, r6
   312e0:	eor	r3, r3, r7
   312e4:	eor	r0, r0, r4
   312e8:	str	r4, [sp, #92]	; 0x5c
   312ec:	lsl	r4, r2, #16
   312f0:	str	r5, [sp, #88]	; 0x58
   312f4:	orr	r4, r4, r3, lsr #16
   312f8:	str	r4, [sp, #112]	; 0x70
   312fc:	lsl	r4, r3, #16
   31300:	eor	r1, r1, r5
   31304:	orr	r4, r4, r2, lsr #16
   31308:	str	r4, [sp, #116]	; 0x74
   3130c:	ldrd	r4, [sp, #88]	; 0x58
   31310:	adds	r6, r6, r0
   31314:	adc	r7, r7, r1
   31318:	lsl	r8, r0, #13
   3131c:	adds	r2, r2, r4
   31320:	orr	r8, r8, r1, lsr #19
   31324:	adc	r3, r3, r5
   31328:	lsl	r1, r1, #13
   3132c:	ldrd	r4, [sp, #112]	; 0x70
   31330:	orr	r1, r1, r0, lsr #19
   31334:	str	r8, [sp, #96]	; 0x60
   31338:	str	r1, [sp, #100]	; 0x64
   3133c:	eor	r4, r4, r2
   31340:	ldrd	r0, [sp, #96]	; 0x60
   31344:	eor	r5, r5, r3
   31348:	str	r6, [sp, #108]	; 0x6c
   3134c:	eor	r0, r0, r6
   31350:	str	r7, [sp, #104]	; 0x68
   31354:	lsl	r6, r4, #21
   31358:	eor	r1, r1, r7
   3135c:	orr	r6, r6, r5, lsr #11
   31360:	str	r6, [sp, #120]	; 0x78
   31364:	ldrd	r6, [sp, #104]	; 0x68
   31368:	adds	r2, r2, r0
   3136c:	lsl	r9, r0, #17
   31370:	lsl	r8, r5, #21
   31374:	adc	r3, r3, r1
   31378:	orr	r9, r9, r1, lsr #15
   3137c:	adds	r6, r6, r4
   31380:	orr	r8, r8, r4, lsr #11
   31384:	lsl	r1, r1, #17
   31388:	str	r8, [sp, #124]	; 0x7c
   3138c:	adc	r7, r7, r5
   31390:	str	r9, [sp, #128]	; 0x80
   31394:	ldrd	r4, [sp, #120]	; 0x78
   31398:	orr	r1, r1, r0, lsr #15
   3139c:	ldr	r9, [sp, #168]	; 0xa8
   313a0:	str	r1, [sp, #132]	; 0x84
   313a4:	eor	r4, r4, r6
   313a8:	ldrd	r0, [sp, #32]
   313ac:	eor	r5, r5, r7
   313b0:	str	r2, [sp, #20]
   313b4:	cmp	r9, ip
   313b8:	eor	r0, r0, r6
   313bc:	eor	r1, r1, r7
   313c0:	strd	r4, [sp, #160]	; 0xa0
   313c4:	strd	r0, [sp, #40]	; 0x28
   313c8:	str	r3, [sp, #16]
   313cc:	ldrd	r6, [sp, #128]	; 0x80
   313d0:	eor	r2, r2, r6
   313d4:	eor	r3, r3, r7
   313d8:	bne	31148 <strspn@plt+0x2e430>
   313dc:	ldr	r7, [sp, #192]	; 0xc0
   313e0:	mov	fp, r1
   313e4:	mov	sl, r0
   313e8:	add	r1, r7, #8
   313ec:	rsb	r1, r1, r9
   313f0:	bic	r1, r1, #7
   313f4:	add	r1, r1, #8
   313f8:	add	r7, r7, r1
   313fc:	str	r7, [sp, #192]	; 0xc0
   31400:	ldr	r8, [sp, #196]	; 0xc4
   31404:	sub	r1, r8, #1
   31408:	cmp	r1, #6
   3140c:	addls	pc, pc, r1, lsl #2
   31410:	b	31508 <strspn@plt+0x2e7f0>
   31414:	b	314ec <strspn@plt+0x2e7d4>
   31418:	b	314cc <strspn@plt+0x2e7b4>
   3141c:	b	314ac <strspn@plt+0x2e794>
   31420:	b	3148c <strspn@plt+0x2e774>
   31424:	b	31470 <strspn@plt+0x2e758>
   31428:	b	31450 <strspn@plt+0x2e738>
   3142c:	b	31430 <strspn@plt+0x2e718>
   31430:	ldr	r9, [sp, #192]	; 0xc0
   31434:	mov	r0, #0
   31438:	ldrb	r4, [r9, #6]
   3143c:	lsl	r1, r4, #16
   31440:	ldrd	r4, [sp, #176]	; 0xb0
   31444:	orr	r4, r4, r0
   31448:	orr	r5, r5, r1
   3144c:	strd	r4, [sp, #176]	; 0xb0
   31450:	ldr	r6, [sp, #192]	; 0xc0
   31454:	mov	r0, #0
   31458:	ldrd	r8, [sp, #176]	; 0xb0
   3145c:	ldrb	r4, [r6, #5]
   31460:	orr	r8, r8, r0
   31464:	lsl	r1, r4, #8
   31468:	orr	r9, r9, r1
   3146c:	strd	r8, [sp, #176]	; 0xb0
   31470:	ldr	r9, [sp, #192]	; 0xc0
   31474:	mov	r0, #0
   31478:	ldrd	r4, [sp, #176]	; 0xb0
   3147c:	ldrb	r1, [r9, #4]
   31480:	orr	r4, r4, r0
   31484:	orr	r5, r5, r1
   31488:	strd	r4, [sp, #176]	; 0xb0
   3148c:	ldr	r6, [sp, #192]	; 0xc0
   31490:	ldrd	r8, [sp, #176]	; 0xb0
   31494:	ldrb	r4, [r6, #3]
   31498:	lsr	r1, r4, #8
   3149c:	lsl	r0, r4, #24
   314a0:	orr	r8, r8, r0
   314a4:	orr	r9, r9, r1
   314a8:	strd	r8, [sp, #176]	; 0xb0
   314ac:	ldr	r9, [sp, #192]	; 0xc0
   314b0:	ldrb	r4, [r9, #2]
   314b4:	lsr	r1, r4, #16
   314b8:	lsl	r0, r4, #16
   314bc:	ldrd	r4, [sp, #176]	; 0xb0
   314c0:	orr	r4, r4, r0
   314c4:	orr	r5, r5, r1
   314c8:	strd	r4, [sp, #176]	; 0xb0
   314cc:	ldr	r6, [sp, #192]	; 0xc0
   314d0:	ldrd	r8, [sp, #176]	; 0xb0
   314d4:	ldrb	r4, [r6, #1]
   314d8:	lsr	r1, r4, #24
   314dc:	lsl	r0, r4, #8
   314e0:	orr	r8, r8, r0
   314e4:	orr	r9, r9, r1
   314e8:	strd	r8, [sp, #176]	; 0xb0
   314ec:	ldr	r9, [sp, #192]	; 0xc0
   314f0:	mov	r1, #0
   314f4:	ldrd	r4, [sp, #176]	; 0xb0
   314f8:	ldrb	r0, [r9]
   314fc:	orr	r5, r5, r1
   31500:	orr	r4, r4, r0
   31504:	strd	r4, [sp, #176]	; 0xb0
   31508:	ldrd	r6, [sp, #160]	; 0xa0
   3150c:	lsl	ip, r2, #13
   31510:	ldrd	r0, [sp, #176]	; 0xb0
   31514:	ldrd	r4, [sp, #16]
   31518:	eor	r1, r1, r7
   3151c:	eor	r0, r0, r6
   31520:	adds	r4, r4, r0
   31524:	lsl	r8, r1, #16
   31528:	adc	r5, r5, r1
   3152c:	lsl	r9, r0, #16
   31530:	strd	r4, [sp]
   31534:	orr	r7, r8, r0, lsr #16
   31538:	adds	r8, r2, sl
   3153c:	orr	r6, r9, r1, lsr #16
   31540:	orr	r4, ip, r3, lsr #19
   31544:	adc	r9, r3, fp
   31548:	lsl	r1, r3, #13
   3154c:	ldrd	sl, [sp]
   31550:	eor	r4, r4, r8
   31554:	orr	r5, r1, r2, lsr #19
   31558:	mov	r3, r8
   3155c:	eor	r6, r6, sl
   31560:	eor	r7, r7, fp
   31564:	eor	r5, r5, r9
   31568:	lsl	r8, r4, #17
   3156c:	lsl	r1, r6, #21
   31570:	lsl	ip, r7, #21
   31574:	orr	r0, r8, r5, lsr #15
   31578:	adds	r8, r6, r9
   3157c:	adc	r9, r7, r3
   31580:	orr	sl, r1, r7, lsr #11
   31584:	orr	fp, ip, r6, lsr #11
   31588:	ldrd	r6, [sp]
   3158c:	lsl	ip, r5, #17
   31590:	eor	r2, r8, sl
   31594:	adds	r6, r6, r4
   31598:	orr	r1, ip, r4, lsr #15
   3159c:	adc	r7, r7, r5
   315a0:	eor	r0, r0, r6
   315a4:	eor	r3, r9, fp
   315a8:	eor	r1, r1, r7
   315ac:	strd	r8, [sp, #8]
   315b0:	lsl	r4, r2, #16
   315b4:	mov	r9, r6
   315b8:	lsl	r6, r0, #13
   315bc:	orr	sl, r4, r3, lsr #16
   315c0:	lsl	ip, r3, #16
   315c4:	orr	r4, r6, r1, lsr #19
   315c8:	adds	r6, r2, r7
   315cc:	adc	r7, r3, r9
   315d0:	orr	fp, ip, r2, lsr #16
   315d4:	ldrd	r2, [sp, #8]
   315d8:	lsl	ip, r1, #13
   315dc:	orr	r5, ip, r0, lsr #19
   315e0:	eor	r8, r6, sl
   315e4:	adds	r2, r2, r0
   315e8:	eor	r9, r7, fp
   315ec:	adc	r3, r3, r1
   315f0:	eor	r4, r4, r2
   315f4:	eor	r5, r5, r3
   315f8:	strd	r6, [sp]
   315fc:	mov	r7, r2
   31600:	lsl	r2, r4, #17
   31604:	lsl	r1, r8, #21
   31608:	lsl	ip, r9, #21
   3160c:	orr	r0, r2, r5, lsr #15
   31610:	adds	r2, r8, r3
   31614:	adc	r3, r9, r7
   31618:	orr	sl, r1, r9, lsr #11
   3161c:	orr	fp, ip, r8, lsr #11
   31620:	strd	r2, [sp, #8]
   31624:	eor	r6, r2, sl
   31628:	eor	r7, r3, fp
   3162c:	ldrd	r2, [sp]
   31630:	lsl	ip, r5, #17
   31634:	orr	r1, ip, r4, lsr #15
   31638:	ldrd	r8, [sp, #8]
   3163c:	adds	r2, r2, r4
   31640:	lsl	ip, r6, #16
   31644:	adc	r3, r3, r5
   31648:	eor	r0, r0, r2
   3164c:	eor	r1, r1, r3
   31650:	mov	r4, #255	; 0xff
   31654:	mov	r5, #0
   31658:	eor	r4, r4, r3
   3165c:	eor	r5, r5, r2
   31660:	ldrd	r2, [sp, #176]	; 0xb0
   31664:	orr	sl, ip, r7, lsr #16
   31668:	lsl	ip, r7, #16
   3166c:	str	ip, [sp]
   31670:	eor	r9, r9, r3
   31674:	ldr	r3, [sp]
   31678:	lsl	ip, r0, #13
   3167c:	eor	r8, r8, r2
   31680:	adds	r2, r4, r6
   31684:	orr	fp, r3, r6, lsr #16
   31688:	adc	r3, r5, r7
   3168c:	adds	r8, r8, r0
   31690:	strd	r2, [sp]
   31694:	orr	r2, ip, r1, lsr #19
   31698:	lsl	ip, r1, #13
   3169c:	ldrd	r4, [sp]
   316a0:	adc	r9, r9, r1
   316a4:	eor	r2, r2, r8
   316a8:	orr	r3, ip, r0, lsr #19
   316ac:	eor	r3, r3, r9
   316b0:	eor	r4, r4, sl
   316b4:	mov	r7, r8
   316b8:	lsl	r8, r2, #17
   316bc:	eor	r5, r5, fp
   316c0:	orr	r0, r8, r3, lsr #15
   316c4:	adds	r8, r4, r9
   316c8:	lsl	r1, r4, #21
   316cc:	adc	r9, r5, r7
   316d0:	ldrd	r6, [sp]
   316d4:	lsl	ip, r5, #21
   316d8:	orr	sl, r1, r5, lsr #11
   316dc:	adds	r6, r6, r2
   316e0:	orr	fp, ip, r4, lsr #11
   316e4:	lsl	ip, r3, #17
   316e8:	adc	r7, r7, r3
   316ec:	eor	r0, r0, r6
   316f0:	orr	r1, ip, r2, lsr #15
   316f4:	eor	r4, r8, sl
   316f8:	eor	r5, r9, fp
   316fc:	eor	r1, r1, r7
   31700:	strd	r8, [sp, #8]
   31704:	mov	r9, r6
   31708:	lsl	r6, r0, #13
   3170c:	lsl	r3, r4, #16
   31710:	lsl	ip, r5, #16
   31714:	orr	r2, r6, r1, lsr #19
   31718:	adds	r6, r7, r4
   3171c:	adc	r7, r9, r5
   31720:	orr	sl, r3, r5, lsr #16
   31724:	orr	fp, ip, r4, lsr #16
   31728:	strd	r6, [sp]
   3172c:	eor	r4, r6, sl
   31730:	eor	r5, r7, fp
   31734:	ldrd	r6, [sp, #8]
   31738:	lsl	ip, r1, #13
   3173c:	orr	r3, ip, r0, lsr #19
   31740:	lsl	ip, r5, #21
   31744:	adds	r6, r6, r0
   31748:	orr	fp, ip, r4, lsr #11
   3174c:	adc	r7, r7, r1
   31750:	eor	r2, r2, r6
   31754:	eor	r3, r3, r7
   31758:	mov	r9, r6
   3175c:	lsl	r6, r2, #17
   31760:	lsl	r1, r4, #21
   31764:	orr	r0, r6, r3, lsr #15
   31768:	adds	r6, r4, r7
   3176c:	adc	r7, r5, r9
   31770:	ldrd	r8, [sp]
   31774:	lsl	ip, r3, #17
   31778:	orr	sl, r1, r5, lsr #11
   3177c:	adds	r8, r8, r2
   31780:	orr	r1, ip, r2, lsr #15
   31784:	adc	r9, r9, r3
   31788:	eor	r0, r0, r8
   3178c:	eor	r4, r6, sl
   31790:	eor	r5, r7, fp
   31794:	eor	r1, r1, r9
   31798:	strd	r6, [sp, #8]
   3179c:	mov	r7, r8
   317a0:	lsl	r8, r0, #13
   317a4:	lsl	r3, r4, #16
   317a8:	lsl	ip, r5, #16
   317ac:	orr	r2, r8, r1, lsr #19
   317b0:	adds	r8, r9, r4
   317b4:	adc	r9, r7, r5
   317b8:	orr	sl, r3, r5, lsr #16
   317bc:	orr	fp, ip, r4, lsr #16
   317c0:	ldrd	r4, [sp, #8]
   317c4:	lsl	ip, r1, #13
   317c8:	eor	r6, r8, sl
   317cc:	adds	r4, r4, r0
   317d0:	orr	r3, ip, r0, lsr #19
   317d4:	adc	r5, r5, r1
   317d8:	eor	r2, r2, r4
   317dc:	eor	r7, r9, fp
   317e0:	eor	r3, r3, r5
   317e4:	strd	r8, [sp]
   317e8:	mov	r9, r4
   317ec:	lsl	r4, r2, #17
   317f0:	lsl	r1, r6, #21
   317f4:	lsl	ip, r7, #21
   317f8:	orr	r0, r4, r3, lsr #15
   317fc:	adds	r4, r6, r5
   31800:	orr	sl, r1, r7, lsr #11
   31804:	adc	r5, r7, r9
   31808:	orr	fp, ip, r6, lsr #11
   3180c:	ldrd	r6, [sp]
   31810:	lsl	ip, r3, #17
   31814:	strd	r4, [sp, #8]
   31818:	eor	r4, r4, sl
   3181c:	adds	r6, r6, r2
   31820:	eor	r5, r5, fp
   31824:	adc	r7, r7, r3
   31828:	eor	r0, r0, r6
   3182c:	orr	r1, ip, r2, lsr #15
   31830:	lsl	ip, r4, #16
   31834:	eor	r1, r1, r7
   31838:	orr	sl, ip, r5, lsr #16
   3183c:	mov	r3, r6
   31840:	lsl	ip, r5, #16
   31844:	lsl	r6, r0, #13
   31848:	orr	fp, ip, r4, lsr #16
   3184c:	orr	r8, r6, r1, lsr #19
   31850:	adds	r4, r4, r7
   31854:	ldrd	r6, [sp, #8]
   31858:	eor	r2, sl, r4
   3185c:	adc	r5, r5, r3
   31860:	lsl	ip, r1, #13
   31864:	adds	r6, r6, r0
   31868:	eor	r3, fp, r5
   3186c:	eor	r6, r6, r8
   31870:	orr	r9, ip, r0, lsr #19
   31874:	adc	r7, r7, r1
   31878:	lsl	ip, r2, #21
   3187c:	eor	r7, r7, r9
   31880:	adds	r4, r4, r6
   31884:	orr	r0, ip, r3, lsr #11
   31888:	lsl	ip, r3, #21
   3188c:	lsl	r3, r6, #17
   31890:	adc	r5, r5, r7
   31894:	orr	r1, ip, r2, lsr #11
   31898:	orr	r8, r3, r7, lsr #15
   3189c:	lsl	ip, r7, #17
   318a0:	eor	r0, r0, r4
   318a4:	eor	r0, r0, r8
   318a8:	eor	r1, r1, r5
   318ac:	orr	r9, ip, r6, lsr #15
   318b0:	eor	r2, r5, r0
   318b4:	eor	r1, r1, r9
   318b8:	ldr	r5, [sp, #184]	; 0xb8
   318bc:	eor	r3, r4, r1
   318c0:	lsr	r0, r2, #8
   318c4:	lsr	r1, r2, #16
   318c8:	strb	r2, [r5]
   318cc:	strb	r3, [r5, #4]
   318d0:	strb	r1, [r5, #2]
   318d4:	lsr	r1, r2, #24
   318d8:	strb	r0, [r5, #1]
   318dc:	lsr	r2, r3, #8
   318e0:	strb	r1, [r5, #3]
   318e4:	strb	r2, [r5, #5]
   318e8:	lsr	r2, r3, #16
   318ec:	lsr	r3, r3, #24
   318f0:	strb	r2, [r5, #6]
   318f4:	strb	r3, [r5, #7]
   318f8:	add	sp, sp, #208	; 0xd0
   318fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   31900:	bx	lr
   31904:	cmp	r0, #0
   31908:	push	{r3, r4, r5, r6, r7, lr}
   3190c:	beq	319b0 <strspn@plt+0x2ec98>
   31910:	ldr	r3, [r0, #4]
   31914:	cmp	r3, r1
   31918:	bls	31a48 <strspn@plt+0x2ed30>
   3191c:	cmp	r3, r2
   31920:	bls	31a28 <strspn@plt+0x2ed10>
   31924:	ldr	r3, [r0, #12]
   31928:	lsl	r4, r1, #3
   3192c:	add	ip, r3, r4
   31930:	ldr	r5, [ip, #4]
   31934:	cmp	r5, #0
   31938:	bne	319fc <strspn@plt+0x2ece4>
   3193c:	lsl	ip, r2, #3
   31940:	add	r6, r3, ip
   31944:	ldr	r6, [r6, #4]
   31948:	cmp	r6, #0
   3194c:	bne	319d0 <strspn@plt+0x2ecb8>
   31950:	ldr	r7, [r3, r2, lsl #3]
   31954:	ldr	r6, [r3, r1, lsl #3]
   31958:	str	r7, [r3, r1, lsl #3]
   3195c:	ldr	r3, [r0, #12]
   31960:	add	r7, r3, ip
   31964:	add	r3, r3, r4
   31968:	ldr	r7, [r7, #4]
   3196c:	str	r7, [r3, #4]
   31970:	ldr	r3, [r0, #12]
   31974:	str	r6, [r3, r2, lsl #3]
   31978:	ldr	r3, [r0, #12]
   3197c:	add	r3, r3, ip
   31980:	str	r5, [r3, #4]
   31984:	ldr	r3, [r0, #12]
   31988:	add	r4, r3, r4
   3198c:	ldr	r4, [r4, #4]
   31990:	cmp	r4, #0
   31994:	strne	r1, [r4]
   31998:	ldrne	r3, [r0, #12]
   3199c:	add	ip, r3, ip
   319a0:	ldr	r3, [ip, #4]
   319a4:	cmp	r3, #0
   319a8:	strne	r2, [r3]
   319ac:	pop	{r3, r4, r5, r6, r7, pc}
   319b0:	ldr	r0, [pc, #176]	; 31a68 <strspn@plt+0x2ed50>
   319b4:	mov	r2, #75	; 0x4b
   319b8:	ldr	r1, [pc, #172]	; 31a6c <strspn@plt+0x2ed54>
   319bc:	ldr	r3, [pc, #172]	; 31a70 <strspn@plt+0x2ed58>
   319c0:	add	r0, pc, r0
   319c4:	add	r1, pc, r1
   319c8:	add	r3, pc, r3
   319cc:	bl	32874 <strspn@plt+0x2fb5c>
   319d0:	ldr	r6, [r6]
   319d4:	cmp	r2, r6
   319d8:	beq	31950 <strspn@plt+0x2ec38>
   319dc:	ldr	r0, [pc, #144]	; 31a74 <strspn@plt+0x2ed5c>
   319e0:	mov	r2, #80	; 0x50
   319e4:	ldr	r1, [pc, #140]	; 31a78 <strspn@plt+0x2ed60>
   319e8:	ldr	r3, [pc, #140]	; 31a7c <strspn@plt+0x2ed64>
   319ec:	add	r0, pc, r0
   319f0:	add	r1, pc, r1
   319f4:	add	r3, pc, r3
   319f8:	bl	32874 <strspn@plt+0x2fb5c>
   319fc:	ldr	ip, [r5]
   31a00:	cmp	r1, ip
   31a04:	beq	3193c <strspn@plt+0x2ec24>
   31a08:	ldr	r0, [pc, #112]	; 31a80 <strspn@plt+0x2ed68>
   31a0c:	mov	r2, #79	; 0x4f
   31a10:	ldr	r1, [pc, #108]	; 31a84 <strspn@plt+0x2ed6c>
   31a14:	ldr	r3, [pc, #108]	; 31a88 <strspn@plt+0x2ed70>
   31a18:	add	r0, pc, r0
   31a1c:	add	r1, pc, r1
   31a20:	add	r3, pc, r3
   31a24:	bl	32874 <strspn@plt+0x2fb5c>
   31a28:	ldr	r0, [pc, #92]	; 31a8c <strspn@plt+0x2ed74>
   31a2c:	mov	r2, #77	; 0x4d
   31a30:	ldr	r1, [pc, #88]	; 31a90 <strspn@plt+0x2ed78>
   31a34:	ldr	r3, [pc, #88]	; 31a94 <strspn@plt+0x2ed7c>
   31a38:	add	r0, pc, r0
   31a3c:	add	r1, pc, r1
   31a40:	add	r3, pc, r3
   31a44:	bl	32874 <strspn@plt+0x2fb5c>
   31a48:	ldr	r0, [pc, #72]	; 31a98 <strspn@plt+0x2ed80>
   31a4c:	mov	r2, #76	; 0x4c
   31a50:	ldr	r1, [pc, #68]	; 31a9c <strspn@plt+0x2ed84>
   31a54:	ldr	r3, [pc, #68]	; 31aa0 <strspn@plt+0x2ed88>
   31a58:	add	r0, pc, r0
   31a5c:	add	r1, pc, r1
   31a60:	add	r3, pc, r3
   31a64:	bl	32874 <strspn@plt+0x2fb5c>
   31a68:	andeq	sl, r0, r4, lsl #3
   31a6c:	andeq	lr, r0, ip, lsl #21
   31a70:	andeq	lr, r0, r4, lsl fp
   31a74:	andeq	lr, r0, r4, asr #21
   31a78:	andeq	lr, r0, r0, ror #20
   31a7c:	andeq	lr, r0, r8, ror #21
   31a80:	andeq	lr, r0, ip, ror #20
   31a84:	andeq	lr, r0, r4, lsr sl
   31a88:			; <UNDEFINED> instruction: 0x0000eabc
   31a8c:	andeq	lr, r0, ip, lsr sl
   31a90:	andeq	lr, r0, r4, lsl sl
   31a94:	muleq	r0, ip, sl
   31a98:	andeq	lr, r0, ip, lsl #20
   31a9c:	strdeq	lr, [r0], -r4
   31aa0:	andeq	lr, r0, ip, ror sl
   31aa4:	push	{r4, r5, r6, r7, r8, lr}
   31aa8:	subs	r5, r0, #0
   31aac:	mov	r6, r1
   31ab0:	beq	31b5c <strspn@plt+0x2ee44>
   31ab4:	add	r8, r1, #1
   31ab8:	ldr	r3, [r5, #4]
   31abc:	lsl	r8, r8, #1
   31ac0:	sub	r7, r8, #1
   31ac4:	cmp	r3, r7
   31ac8:	bhi	31b04 <strspn@plt+0x2edec>
   31acc:	b	31b54 <strspn@plt+0x2ee3c>
   31ad0:	cmp	r4, r6
   31ad4:	beq	31b54 <strspn@plt+0x2ee3c>
   31ad8:	add	r8, r4, #1
   31adc:	mov	r1, r6
   31ae0:	mov	r0, r5
   31ae4:	mov	r2, r4
   31ae8:	bl	31904 <strspn@plt+0x2ebec>
   31aec:	lsl	r8, r8, #1
   31af0:	ldr	r3, [r5, #4]
   31af4:	sub	r7, r8, #1
   31af8:	mov	r6, r4
   31afc:	cmp	r7, r3
   31b00:	bcs	31b54 <strspn@plt+0x2ee3c>
   31b04:	ldr	r3, [r5, #12]
   31b08:	ldr	r2, [r5]
   31b0c:	ldr	r0, [r3, r7, lsl #3]
   31b10:	ldr	r1, [r3, r6, lsl #3]
   31b14:	blx	r2
   31b18:	ldr	r3, [r5, #4]
   31b1c:	cmp	r0, #0
   31b20:	movge	r4, r6
   31b24:	movlt	r4, r7
   31b28:	cmp	r3, r8
   31b2c:	bls	31ad0 <strspn@plt+0x2edb8>
   31b30:	ldr	r3, [r5, #12]
   31b34:	ldr	r2, [r5]
   31b38:	ldr	r1, [r3, r4, lsl #3]
   31b3c:	ldr	r0, [r3, r8, lsl #3]
   31b40:	blx	r2
   31b44:	cmp	r0, #0
   31b48:	movlt	r4, r8
   31b4c:	cmp	r4, r6
   31b50:	bne	31ad8 <strspn@plt+0x2edc0>
   31b54:	mov	r0, r6
   31b58:	pop	{r4, r5, r6, r7, r8, pc}
   31b5c:	ldr	r0, [pc, #24]	; 31b7c <strspn@plt+0x2ee64>
   31b60:	mov	r2, #115	; 0x73
   31b64:	ldr	r1, [pc, #20]	; 31b80 <strspn@plt+0x2ee68>
   31b68:	ldr	r3, [pc, #20]	; 31b84 <strspn@plt+0x2ee6c>
   31b6c:	add	r0, pc, r0
   31b70:	add	r1, pc, r1
   31b74:	add	r3, pc, r3
   31b78:	bl	32874 <strspn@plt+0x2fb5c>
   31b7c:	ldrdeq	r9, [r0], -r8
   31b80:	andeq	lr, r0, r0, ror #17
   31b84:	andeq	lr, r0, ip, lsl #19
   31b88:	push	{r4, r5, r6, lr}
   31b8c:	subs	r6, r0, #0
   31b90:	mov	r5, r1
   31b94:	beq	31bf8 <strspn@plt+0x2eee0>
   31b98:	cmp	r1, #0
   31b9c:	bne	31bc0 <strspn@plt+0x2eea8>
   31ba0:	b	31bec <strspn@plt+0x2eed4>
   31ba4:	mov	r1, r5
   31ba8:	mov	r0, r6
   31bac:	mov	r2, r4
   31bb0:	bl	31904 <strspn@plt+0x2ebec>
   31bb4:	cmp	r4, #0
   31bb8:	beq	31bec <strspn@plt+0x2eed4>
   31bbc:	mov	r5, r4
   31bc0:	sub	r4, r5, #1
   31bc4:	ldr	r3, [r6, #12]
   31bc8:	ldr	r2, [r6]
   31bcc:	lsr	r4, r4, #1
   31bd0:	ldr	r1, [r3, r5, lsl #3]
   31bd4:	ldr	r0, [r3, r4, lsl #3]
   31bd8:	blx	r2
   31bdc:	cmp	r0, #0
   31be0:	bge	31ba4 <strspn@plt+0x2ee8c>
   31be4:	mov	r0, r5
   31be8:	pop	{r4, r5, r6, pc}
   31bec:	mov	r5, #0
   31bf0:	mov	r0, r5
   31bf4:	pop	{r4, r5, r6, pc}
   31bf8:	ldr	r0, [pc, #24]	; 31c18 <strspn@plt+0x2ef00>
   31bfc:	mov	r2, #97	; 0x61
   31c00:	ldr	r1, [pc, #20]	; 31c1c <strspn@plt+0x2ef04>
   31c04:	ldr	r3, [pc, #20]	; 31c20 <strspn@plt+0x2ef08>
   31c08:	add	r0, pc, r0
   31c0c:	add	r1, pc, r1
   31c10:	add	r3, pc, r3
   31c14:	bl	32874 <strspn@plt+0x2fb5c>
   31c18:	andeq	r9, r0, ip, lsr pc
   31c1c:	andeq	lr, r0, r4, asr #16
   31c20:	andeq	lr, r0, r4, ror #17
   31c24:	push	{r4, lr}
   31c28:	subs	r4, r0, #0
   31c2c:	beq	31ca0 <strspn@plt+0x2ef88>
   31c30:	cmp	r1, #0
   31c34:	beq	31cc0 <strspn@plt+0x2efa8>
   31c38:	ldr	ip, [r4, #4]
   31c3c:	ldr	r3, [r4, #12]
   31c40:	sub	r0, ip, #-536870911	; 0xe0000001
   31c44:	add	r2, r3, r0, lsl #3
   31c48:	cmp	r1, r2
   31c4c:	subeq	ip, ip, #1
   31c50:	streq	ip, [r4, #4]
   31c54:	popeq	{r4, pc}
   31c58:	ldr	r0, [r3, r0, lsl #3]
   31c5c:	rsb	r3, r3, r1
   31c60:	asr	r3, r3, #3
   31c64:	str	r0, [r1]
   31c68:	mov	r0, r4
   31c6c:	ldr	r2, [r2, #4]
   31c70:	cmp	r2, #0
   31c74:	str	r2, [r1, #4]
   31c78:	mov	r1, r3
   31c7c:	strne	r3, [r2]
   31c80:	ldr	r2, [r4, #4]
   31c84:	sub	r3, r2, #1
   31c88:	str	r3, [r4, #4]
   31c8c:	bl	31aa4 <strspn@plt+0x2ed8c>
   31c90:	mov	r1, r0
   31c94:	mov	r0, r4
   31c98:	pop	{r4, lr}
   31c9c:	b	31b88 <strspn@plt+0x2ee70>
   31ca0:	ldr	r0, [pc, #56]	; 31ce0 <strspn@plt+0x2efc8>
   31ca4:	mov	r2, #189	; 0xbd
   31ca8:	ldr	r1, [pc, #52]	; 31ce4 <strspn@plt+0x2efcc>
   31cac:	ldr	r3, [pc, #52]	; 31ce8 <strspn@plt+0x2efd0>
   31cb0:	add	r0, pc, r0
   31cb4:	add	r1, pc, r1
   31cb8:	add	r3, pc, r3
   31cbc:	bl	32874 <strspn@plt+0x2fb5c>
   31cc0:	ldr	r0, [pc, #36]	; 31cec <strspn@plt+0x2efd4>
   31cc4:	mov	r2, #190	; 0xbe
   31cc8:	ldr	r1, [pc, #32]	; 31cf0 <strspn@plt+0x2efd8>
   31ccc:	ldr	r3, [pc, #32]	; 31cf4 <strspn@plt+0x2efdc>
   31cd0:	add	r0, pc, r0
   31cd4:	add	r1, pc, r1
   31cd8:	add	r3, pc, r3
   31cdc:	bl	32874 <strspn@plt+0x2fb5c>
   31ce0:	muleq	r0, r4, lr
   31ce4:	muleq	r0, ip, r7
   31ce8:	andeq	lr, r0, r8, ror #14
   31cec:	andeq	r5, r0, r4, lsr #26
   31cf0:	andeq	lr, r0, ip, ror r7
   31cf4:	andeq	lr, r0, r8, asr #14
   31cf8:	cmp	r0, #0
   31cfc:	push	{r3, lr}
   31d00:	beq	31d88 <strspn@plt+0x2f070>
   31d04:	cmp	r2, #0
   31d08:	beq	31d48 <strspn@plt+0x2f030>
   31d0c:	ldr	r2, [r2]
   31d10:	cmn	r2, #1
   31d14:	beq	31d40 <strspn@plt+0x2f028>
   31d18:	ldr	r3, [r0, #4]
   31d1c:	cmp	r2, r3
   31d20:	bhi	31d40 <strspn@plt+0x2f028>
   31d24:	ldr	ip, [r0, #12]
   31d28:	add	r3, ip, r2, lsl #3
   31d2c:	ldr	r0, [ip, r2, lsl #3]
   31d30:	cmp	r0, r1
   31d34:	moveq	r0, r3
   31d38:	movne	r0, #0
   31d3c:	pop	{r3, pc}
   31d40:	mov	r0, #0
   31d44:	pop	{r3, pc}
   31d48:	ldr	ip, [r0, #4]
   31d4c:	ldr	r3, [r0, #12]
   31d50:	add	r0, r3, ip, lsl #3
   31d54:	cmp	r3, r0
   31d58:	bcc	31d6c <strspn@plt+0x2f054>
   31d5c:	b	31d80 <strspn@plt+0x2f068>
   31d60:	add	r3, r3, #8
   31d64:	cmp	r3, r0
   31d68:	bcs	31d40 <strspn@plt+0x2f028>
   31d6c:	ldr	r2, [r3]
   31d70:	cmp	r2, r1
   31d74:	bne	31d60 <strspn@plt+0x2f048>
   31d78:	mov	r0, r3
   31d7c:	pop	{r3, pc}
   31d80:	mov	r0, r2
   31d84:	pop	{r3, pc}
   31d88:	ldr	r0, [pc, #24]	; 31da8 <strspn@plt+0x2f090>
   31d8c:	mov	r2, #219	; 0xdb
   31d90:	ldr	r1, [pc, #20]	; 31dac <strspn@plt+0x2f094>
   31d94:	ldr	r3, [pc, #20]	; 31db0 <strspn@plt+0x2f098>
   31d98:	add	r0, pc, r0
   31d9c:	add	r1, pc, r1
   31da0:	add	r3, pc, r3
   31da4:	bl	32874 <strspn@plt+0x2fb5c>
   31da8:	andeq	r9, r0, ip, lsr #27
   31dac:			; <UNDEFINED> instruction: 0x0000e6b4
   31db0:	andeq	lr, r0, ip, lsl #13
   31db4:	push	{r4, lr}
   31db8:	subs	r4, r0, #0
   31dbc:	beq	31dd0 <strspn@plt+0x2f0b8>
   31dc0:	ldr	r0, [r4, #12]
   31dc4:	bl	2778 <free@plt>
   31dc8:	mov	r0, r4
   31dcc:	bl	2778 <free@plt>
   31dd0:	mov	r0, #0
   31dd4:	pop	{r4, pc}
   31dd8:	push	{r4, r5, r6, lr}
   31ddc:	subs	r4, r0, #0
   31de0:	mov	r6, r1
   31de4:	beq	31e2c <strspn@plt+0x2f114>
   31de8:	ldr	r5, [r4]
   31dec:	cmp	r5, #0
   31df0:	beq	31dfc <strspn@plt+0x2f0e4>
   31df4:	mov	r0, #0
   31df8:	pop	{r4, r5, r6, pc}
   31dfc:	mov	r0, #1
   31e00:	mov	r1, #16
   31e04:	bl	26c4 <calloc@plt>
   31e08:	subs	r3, r0, #0
   31e0c:	beq	31e20 <strspn@plt+0x2f108>
   31e10:	str	r6, [r3]
   31e14:	mov	r0, r5
   31e18:	str	r3, [r4]
   31e1c:	pop	{r4, r5, r6, pc}
   31e20:	mvn	r0, #11
   31e24:	str	r3, [r4]
   31e28:	pop	{r4, r5, r6, pc}
   31e2c:	ldr	r0, [pc, #24]	; 31e4c <strspn@plt+0x2f134>
   31e30:	mov	r2, #59	; 0x3b
   31e34:	ldr	r1, [pc, #20]	; 31e50 <strspn@plt+0x2f138>
   31e38:	ldr	r3, [pc, #20]	; 31e54 <strspn@plt+0x2f13c>
   31e3c:	add	r0, pc, r0
   31e40:	add	r1, pc, r1
   31e44:	add	r3, pc, r3
   31e48:	bl	32874 <strspn@plt+0x2fb5c>
   31e4c:	andeq	r9, r0, r8, lsl #26
   31e50:	andeq	lr, r0, r0, lsl r6
   31e54:	strdeq	lr, [r0], -r4
   31e58:	push	{r3, r4, r5, r6, r7, lr}
   31e5c:	subs	r4, r0, #0
   31e60:	mov	r7, r1
   31e64:	mov	r5, r2
   31e68:	beq	31ef0 <strspn@plt+0x2f1d8>
   31e6c:	ldr	r3, [r4, #4]
   31e70:	ldr	r2, [r4, #8]
   31e74:	cmp	r3, r2
   31e78:	bcc	31eb4 <strspn@plt+0x2f19c>
   31e7c:	add	r3, r3, #1
   31e80:	ldr	r0, [r4, #12]
   31e84:	lsl	r6, r3, #1
   31e88:	cmp	r6, #16
   31e8c:	movcc	r6, #16
   31e90:	lsl	r1, r6, #3
   31e94:	bl	285c <realloc@plt>
   31e98:	cmp	r0, #0
   31e9c:	beq	31ee8 <strspn@plt+0x2f1d0>
   31ea0:	ldr	r3, [r4, #4]
   31ea4:	mov	r2, r0
   31ea8:	str	r0, [r4, #12]
   31eac:	str	r6, [r4, #8]
   31eb0:	b	31eb8 <strspn@plt+0x2f1a0>
   31eb4:	ldr	r2, [r4, #12]
   31eb8:	add	r1, r2, r3, lsl #3
   31ebc:	add	r0, r3, #1
   31ec0:	cmp	r5, #0
   31ec4:	str	r0, [r4, #4]
   31ec8:	str	r7, [r2, r3, lsl #3]
   31ecc:	mov	r0, r4
   31ed0:	str	r5, [r1, #4]
   31ed4:	mov	r1, r3
   31ed8:	strne	r3, [r5]
   31edc:	bl	31b88 <strspn@plt+0x2ee70>
   31ee0:	mov	r0, #0
   31ee4:	pop	{r3, r4, r5, r6, r7, pc}
   31ee8:	mvn	r0, #11
   31eec:	pop	{r3, r4, r5, r6, r7, pc}
   31ef0:	ldr	r0, [pc, #24]	; 31f10 <strspn@plt+0x2f1f8>
   31ef4:	mov	r2, #158	; 0x9e
   31ef8:	ldr	r1, [pc, #20]	; 31f14 <strspn@plt+0x2f1fc>
   31efc:	ldr	r3, [pc, #20]	; 31f18 <strspn@plt+0x2f200>
   31f00:	add	r0, pc, r0
   31f04:	add	r1, pc, r1
   31f08:	add	r3, pc, r3
   31f0c:	bl	32874 <strspn@plt+0x2fb5c>
   31f10:	andeq	r9, r0, r4, asr #24
   31f14:	andeq	lr, r0, ip, asr #10
   31f18:	andeq	lr, r0, r8, lsl #12
   31f1c:	push	{r4, lr}
   31f20:	subs	r4, r0, #0
   31f24:	beq	31f4c <strspn@plt+0x2f234>
   31f28:	bl	31cf8 <strspn@plt+0x2efe0>
   31f2c:	subs	r1, r0, #0
   31f30:	beq	31f44 <strspn@plt+0x2f22c>
   31f34:	mov	r0, r4
   31f38:	bl	31c24 <strspn@plt+0x2ef0c>
   31f3c:	mov	r0, #1
   31f40:	pop	{r4, pc}
   31f44:	mov	r0, r1
   31f48:	pop	{r4, pc}
   31f4c:	mov	r0, r4
   31f50:	pop	{r4, pc}
   31f54:	push	{r4, lr}
   31f58:	subs	r4, r0, #0
   31f5c:	beq	31f9c <strspn@plt+0x2f284>
   31f60:	bl	31cf8 <strspn@plt+0x2efe0>
   31f64:	subs	r3, r0, #0
   31f68:	beq	31f94 <strspn@plt+0x2f27c>
   31f6c:	ldr	r2, [r4, #12]
   31f70:	mov	r0, r4
   31f74:	rsb	r1, r2, r3
   31f78:	asr	r1, r1, #3
   31f7c:	bl	31aa4 <strspn@plt+0x2ed8c>
   31f80:	mov	r1, r0
   31f84:	mov	r0, r4
   31f88:	bl	31b88 <strspn@plt+0x2ee70>
   31f8c:	mov	r0, #1
   31f90:	pop	{r4, pc}
   31f94:	mov	r0, r3
   31f98:	pop	{r4, pc}
   31f9c:	ldr	r0, [pc, #24]	; 31fbc <strspn@plt+0x2f2a4>
   31fa0:	movw	r2, #257	; 0x101
   31fa4:	ldr	r1, [pc, #20]	; 31fc0 <strspn@plt+0x2f2a8>
   31fa8:	ldr	r3, [pc, #20]	; 31fc4 <strspn@plt+0x2f2ac>
   31fac:	add	r0, pc, r0
   31fb0:	add	r1, pc, r1
   31fb4:	add	r3, pc, r3
   31fb8:	bl	32874 <strspn@plt+0x2fb5c>
   31fbc:	muleq	r0, r8, fp
   31fc0:	andeq	lr, r0, r0, lsr #9
   31fc4:	andeq	lr, r0, r0, lsr r5
   31fc8:	cmp	r0, #0
   31fcc:	bxeq	lr
   31fd0:	ldr	r3, [r0, #4]
   31fd4:	cmp	r3, #0
   31fd8:	ldrne	r3, [r0, #12]
   31fdc:	ldrne	r0, [r3]
   31fe0:	moveq	r0, r3
   31fe4:	bx	lr
   31fe8:	subs	r3, r0, #0
   31fec:	push	{r4, lr}
   31ff0:	beq	3201c <strspn@plt+0x2f304>
   31ff4:	ldr	r2, [r3, #4]
   31ff8:	cmp	r2, #0
   31ffc:	beq	32014 <strspn@plt+0x2f2fc>
   32000:	ldr	r1, [r3, #12]
   32004:	ldr	r4, [r1]
   32008:	bl	31c24 <strspn@plt+0x2ef0c>
   3200c:	mov	r0, r4
   32010:	pop	{r4, pc}
   32014:	mov	r0, r2
   32018:	pop	{r4, pc}
   3201c:	mov	r0, r3
   32020:	pop	{r4, pc}
   32024:	push	{r4, r5, r6, lr}
   32028:	subs	r6, r1, #0
   3202c:	beq	32090 <strspn@plt+0x2f378>
   32030:	cmp	r0, #0
   32034:	beq	32088 <strspn@plt+0x2f370>
   32038:	ldr	r4, [r0]
   3203c:	cmp	r4, #0
   32040:	addne	r5, r0, #4
   32044:	bne	32060 <strspn@plt+0x2f348>
   32048:	b	32074 <strspn@plt+0x2f35c>
   3204c:	cmp	r5, #0
   32050:	beq	3207c <strspn@plt+0x2f364>
   32054:	ldr	r4, [r5], #4
   32058:	cmp	r4, #0
   3205c:	beq	32074 <strspn@plt+0x2f35c>
   32060:	mov	r0, r4
   32064:	mov	r1, r6
   32068:	bl	26dc <strcmp@plt>
   3206c:	cmp	r0, #0
   32070:	bne	3204c <strspn@plt+0x2f334>
   32074:	mov	r0, r4
   32078:	pop	{r4, r5, r6, pc}
   3207c:	mov	r4, r5
   32080:	mov	r0, r4
   32084:	pop	{r4, r5, r6, pc}
   32088:	mov	r4, r0
   3208c:	b	32074 <strspn@plt+0x2f35c>
   32090:	ldr	r0, [pc, #24]	; 320b0 <strspn@plt+0x2f398>
   32094:	mov	r2, #34	; 0x22
   32098:	ldr	r1, [pc, #20]	; 320b4 <strspn@plt+0x2f39c>
   3209c:	ldr	r3, [pc, #20]	; 320b8 <strspn@plt+0x2f3a0>
   320a0:	add	r0, pc, r0
   320a4:	add	r1, pc, r1
   320a8:	add	r3, pc, r3
   320ac:	bl	32874 <strspn@plt+0x2fb5c>
   320b0:	strdeq	ip, [r0], -r8
   320b4:	andeq	lr, r0, r8, ror r4
   320b8:	andeq	lr, r0, r0, asr #9
   320bc:	push	{r3, r4, r5, lr}
   320c0:	subs	r5, r0, #0
   320c4:	popeq	{r3, r4, r5, pc}
   320c8:	ldr	r0, [r5]
   320cc:	cmp	r0, #0
   320d0:	movne	r4, r5
   320d4:	beq	320e8 <strspn@plt+0x2f3d0>
   320d8:	bl	2778 <free@plt>
   320dc:	ldr	r0, [r4, #4]!
   320e0:	cmp	r0, #0
   320e4:	bne	320d8 <strspn@plt+0x2f3c0>
   320e8:	mov	r3, #0
   320ec:	str	r3, [r5]
   320f0:	pop	{r3, r4, r5, pc}
   320f4:	push	{r4, lr}
   320f8:	mov	r4, r0
   320fc:	bl	320bc <strspn@plt+0x2f3a4>
   32100:	mov	r0, r4
   32104:	pop	{r4, lr}
   32108:	b	2778 <free@plt>
   3210c:	push	{r3, r4, r5, r6, r7, lr}
   32110:	subs	r6, r0, #0
   32114:	beq	321ac <strspn@plt+0x2f494>
   32118:	ldr	r3, [r6]
   3211c:	cmp	r3, #0
   32120:	beq	321d0 <strspn@plt+0x2f4b8>
   32124:	mov	r2, r6
   32128:	mov	r3, #0
   3212c:	b	32134 <strspn@plt+0x2f41c>
   32130:	mov	r3, ip
   32134:	ldr	r1, [r2, #4]!
   32138:	add	ip, r3, #1
   3213c:	cmp	r1, #0
   32140:	bne	32130 <strspn@plt+0x2f418>
   32144:	adds	r4, r3, #2
   32148:	bne	321f4 <strspn@plt+0x2f4dc>
   3214c:	mov	r0, r4
   32150:	bl	2994 <malloc@plt>
   32154:	subs	r7, r0, #0
   32158:	beq	321e4 <strspn@plt+0x2f4cc>
   3215c:	ldr	r0, [r6]
   32160:	cmp	r0, #0
   32164:	beq	321ec <strspn@plt+0x2f4d4>
   32168:	mov	r4, r7
   3216c:	b	3217c <strspn@plt+0x2f464>
   32170:	ldr	r0, [r6, #4]!
   32174:	cmp	r0, #0
   32178:	beq	321c0 <strspn@plt+0x2f4a8>
   3217c:	bl	2ac0 <__strdup@plt>
   32180:	cmp	r0, #0
   32184:	str	r0, [r4], #4
   32188:	mov	r5, r0
   3218c:	mov	r3, r4
   32190:	bne	32170 <strspn@plt+0x2f458>
   32194:	mov	r0, r7
   32198:	bl	320bc <strspn@plt+0x2f3a4>
   3219c:	mov	r0, r7
   321a0:	bl	2778 <free@plt>
   321a4:	mov	r0, r5
   321a8:	pop	{r3, r4, r5, r6, r7, pc}
   321ac:	mov	r0, #4
   321b0:	bl	2994 <malloc@plt>
   321b4:	subs	r3, r0, #0
   321b8:	beq	321e4 <strspn@plt+0x2f4cc>
   321bc:	mov	r7, r3
   321c0:	mov	r2, #0
   321c4:	mov	r0, r7
   321c8:	str	r2, [r3]
   321cc:	pop	{r3, r4, r5, r6, r7, pc}
   321d0:	mov	r4, #1
   321d4:	lsl	r0, r4, #2
   321d8:	bl	2994 <malloc@plt>
   321dc:	subs	r7, r0, #0
   321e0:	bne	3215c <strspn@plt+0x2f444>
   321e4:	mov	r0, #0
   321e8:	pop	{r3, r4, r5, r6, r7, pc}
   321ec:	mov	r3, r7
   321f0:	b	321c0 <strspn@plt+0x2f4a8>
   321f4:	mvn	r0, #0
   321f8:	mov	r1, r4
   321fc:	bl	352c4 <strspn@plt+0x325ac>
   32200:	cmp	r0, #3
   32204:	bhi	321d4 <strspn@plt+0x2f4bc>
   32208:	b	321e4 <strspn@plt+0x2f4cc>
   3220c:	subs	r3, r0, #0
   32210:	beq	32238 <strspn@plt+0x2f520>
   32214:	ldr	r0, [r3]
   32218:	cmp	r0, #0
   3221c:	bxeq	lr
   32220:	mov	r0, #0
   32224:	ldr	r2, [r3, #4]!
   32228:	add	r0, r0, #1
   3222c:	cmp	r2, #0
   32230:	bne	32224 <strspn@plt+0x2f50c>
   32234:	bx	lr
   32238:	mov	r0, r3
   3223c:	bx	lr
   32240:	push	{r4, r5, r6, r7, r8, lr}
   32244:	subs	r7, r1, #0
   32248:	mov	r6, r0
   3224c:	beq	322dc <strspn@plt+0x2f5c4>
   32250:	ldr	r5, [r0]
   32254:	cmp	r5, #0
   32258:	beq	322d0 <strspn@plt+0x2f5b8>
   3225c:	ldr	r4, [r5]
   32260:	cmp	r4, #0
   32264:	beq	322e4 <strspn@plt+0x2f5cc>
   32268:	mov	r3, r5
   3226c:	mov	r2, #0
   32270:	b	32278 <strspn@plt+0x2f560>
   32274:	mov	r2, ip
   32278:	ldr	r4, [r3, #4]!
   3227c:	add	ip, r2, #1
   32280:	cmp	r4, #0
   32284:	bne	32274 <strspn@plt+0x2f55c>
   32288:	add	r8, r2, #3
   3228c:	cmp	r8, ip
   32290:	bcc	322fc <strspn@plt+0x2f5e4>
   32294:	cmp	r8, #0
   32298:	mov	r4, ip
   3229c:	bne	322e8 <strspn@plt+0x2f5d0>
   322a0:	mov	r0, r5
   322a4:	lsl	r1, r8, #2
   322a8:	bl	285c <realloc@plt>
   322ac:	subs	r3, r0, #0
   322b0:	beq	322fc <strspn@plt+0x2f5e4>
   322b4:	add	r1, r3, r4, lsl #2
   322b8:	mov	r2, #0
   322bc:	str	r7, [r3, r4, lsl #2]
   322c0:	mov	r0, r2
   322c4:	str	r2, [r1, #4]
   322c8:	str	r3, [r6]
   322cc:	pop	{r4, r5, r6, r7, r8, pc}
   322d0:	mov	r4, r5
   322d4:	mov	r8, #2
   322d8:	b	322a0 <strspn@plt+0x2f588>
   322dc:	mov	r0, r7
   322e0:	pop	{r4, r5, r6, r7, r8, pc}
   322e4:	mov	r8, #2
   322e8:	mvn	r0, #0
   322ec:	mov	r1, r8
   322f0:	bl	352c4 <strspn@plt+0x325ac>
   322f4:	cmp	r0, #3
   322f8:	bhi	322a0 <strspn@plt+0x2f588>
   322fc:	mvn	r0, #11
   32300:	pop	{r4, r5, r6, r7, r8, pc}
   32304:	push	{r3, r4, r5, lr}
   32308:	mov	r5, r1
   3230c:	bl	32240 <strspn@plt+0x2f528>
   32310:	subs	r4, r0, #0
   32314:	blt	32320 <strspn@plt+0x2f608>
   32318:	mov	r0, r4
   3231c:	pop	{r3, r4, r5, pc}
   32320:	mov	r0, r5
   32324:	bl	2778 <free@plt>
   32328:	mov	r0, r4
   3232c:	pop	{r3, r4, r5, pc}
   32330:	cmp	r1, #0
   32334:	push	{r4, lr}
   32338:	mov	r4, r0
   3233c:	mov	r0, r1
   32340:	beq	3235c <strspn@plt+0x2f644>
   32344:	bl	2ac0 <__strdup@plt>
   32348:	subs	r1, r0, #0
   3234c:	beq	32360 <strspn@plt+0x2f648>
   32350:	mov	r0, r4
   32354:	pop	{r4, lr}
   32358:	b	32304 <strspn@plt+0x2f5ec>
   3235c:	pop	{r4, pc}
   32360:	mvn	r0, #11
   32364:	pop	{r4, pc}
   32368:	push	{r4, lr}
   3236c:	ldr	r4, [pc, #68]	; 323b8 <strspn@plt+0x2f6a0>
   32370:	add	r4, pc, r4
   32374:	ldr	r3, [r4]
   32378:	cmp	r3, #0
   3237c:	blt	32388 <strspn@plt+0x2f670>
   32380:	mov	r0, #0
   32384:	pop	{r4, pc}
   32388:	ldr	r0, [pc, #44]	; 323bc <strspn@plt+0x2f6a4>
   3238c:	movw	r1, #257	; 0x101
   32390:	movt	r1, #8
   32394:	add	r0, pc, r0
   32398:	bl	2958 <open64@plt>
   3239c:	cmp	r0, #0
   323a0:	str	r0, [r4]
   323a4:	bge	32380 <strspn@plt+0x2f668>
   323a8:	bl	2a9c <__errno_location@plt>
   323ac:	ldr	r0, [r0]
   323b0:	rsb	r0, r0, #0
   323b4:	pop	{r4, pc}
   323b8:	andeq	r2, r2, r8, asr #26
   323bc:	andeq	lr, r0, ip, lsr r2
   323c0:	ldr	r3, [pc, #168]	; 32470 <strspn@plt+0x2f758>
   323c4:	orr	r1, r0, #524288	; 0x80000
   323c8:	ldr	ip, [pc, #164]	; 32474 <strspn@plt+0x2f75c>
   323cc:	mov	r0, #1
   323d0:	add	r3, pc, r3
   323d4:	mov	r2, #0
   323d8:	push	{r4, r5, r6, lr}
   323dc:	sub	sp, sp, #24
   323e0:	ldr	r4, [r3, ip]
   323e4:	ldr	r3, [r4]
   323e8:	str	r3, [sp, #20]
   323ec:	bl	2c64 <socket@plt>
   323f0:	subs	r5, r0, #0
   323f4:	blt	3245c <strspn@plt+0x2f744>
   323f8:	mov	r1, #8388608	; 0x800000
   323fc:	add	r6, sp, #12
   32400:	bl	2ce20 <strspn@plt+0x2a108>
   32404:	bl	2a24 <getpid@plt>
   32408:	mov	r3, #0
   3240c:	cmp	r0, #1
   32410:	mov	r0, r6
   32414:	movwne	r2, #38528	; 0x9680
   32418:	movweq	r2, #10000	; 0x2710
   3241c:	movtne	r2, #152	; 0x98
   32420:	bl	2ed44 <strspn@plt+0x2c02c>
   32424:	mov	r2, #8
   32428:	mov	r3, r6
   3242c:	str	r2, [sp]
   32430:	mov	r0, r5
   32434:	mov	r1, #1
   32438:	mov	r2, #21
   3243c:	bl	2700 <setsockopt@plt>
   32440:	mov	r0, r5
   32444:	ldr	r2, [sp, #20]
   32448:	ldr	r3, [r4]
   3244c:	cmp	r2, r3
   32450:	bne	3246c <strspn@plt+0x2f754>
   32454:	add	sp, sp, #24
   32458:	pop	{r4, r5, r6, pc}
   3245c:	bl	2a9c <__errno_location@plt>
   32460:	ldr	r0, [r0]
   32464:	rsb	r0, r0, #0
   32468:	b	32444 <strspn@plt+0x2f72c>
   3246c:	bl	2838 <__stack_chk_fail@plt>
   32470:	andeq	r2, r2, r4, lsr #19
   32474:	andeq	r0, r0, r8, asr #4
   32478:	push	{r4, lr}
   3247c:	ldr	r4, [pc, #84]	; 324d8 <strspn@plt+0x2f7c0>
   32480:	add	r4, pc, r4
   32484:	ldr	r3, [r4]
   32488:	cmp	r3, #0
   3248c:	blt	32498 <strspn@plt+0x2f780>
   32490:	mov	r0, #0
   32494:	pop	{r4, pc}
   32498:	ldr	r3, [pc, #60]	; 324dc <strspn@plt+0x2f7c4>
   3249c:	add	r3, pc, r3
   324a0:	ldrb	r0, [r3]
   324a4:	cmp	r0, #0
   324a8:	bne	324b8 <strspn@plt+0x2f7a0>
   324ac:	mov	r3, #2
   324b0:	str	r3, [r4]
   324b4:	pop	{r4, pc}
   324b8:	ldr	r0, [pc, #32]	; 324e0 <strspn@plt+0x2f7c8>
   324bc:	movw	r1, #257	; 0x101
   324c0:	movt	r1, #8
   324c4:	add	r0, pc, r0
   324c8:	bl	2c400 <strspn@plt+0x296e8>
   324cc:	str	r0, [r4]
   324d0:	and	r0, r0, r0, asr #31
   324d4:	pop	{r4, pc}
   324d8:	andeq	r2, r2, r4, lsr ip
   324dc:	andeq	r2, r2, fp, ror sp
   324e0:	strdeq	ip, [r0], -r0
   324e4:	ldr	r3, [pc, #64]	; 3252c <strspn@plt+0x2f814>
   324e8:	push	{r4, lr}
   324ec:	ldr	r4, [pc, r3]
   324f0:	cmp	r4, #0
   324f4:	poplt	{r4, pc}
   324f8:	bl	2a24 <getpid@plt>
   324fc:	cmp	r0, #1
   32500:	popne	{r4, pc}
   32504:	cmp	r4, #2
   32508:	bgt	32520 <strspn@plt+0x2f808>
   3250c:	ldr	r3, [pc, #28]	; 32530 <strspn@plt+0x2f818>
   32510:	mvn	r2, #0
   32514:	add	r3, pc, r3
   32518:	str	r2, [r3]
   3251c:	pop	{r4, pc}
   32520:	mov	r0, r4
   32524:	bl	2afb0 <strspn@plt+0x28298>
   32528:	b	3250c <strspn@plt+0x2f7f4>
   3252c:	andeq	r2, r2, r8, asr #23
   32530:	andeq	r2, r2, r0, lsr #23
   32534:	push	{r3, r4, r5, r6, r7, lr}
   32538:	ldr	r3, [pc, #740]	; 32824 <strspn@plt+0x2fb0c>
   3253c:	ldr	r4, [pc, r3]
   32540:	cmp	r4, #9
   32544:	beq	3265c <strspn@plt+0x2f944>
   32548:	sub	r3, r4, #7
   3254c:	cmp	r3, #1
   32550:	bls	32600 <strspn@plt+0x2f8e8>
   32554:	sub	r3, r4, #3
   32558:	cmp	r3, #1
   3255c:	movhi	r3, r4
   32560:	bls	32624 <strspn@plt+0x2f90c>
   32564:	sub	r4, r4, #5
   32568:	cmp	r4, #1
   3256c:	bls	32674 <strspn@plt+0x2f95c>
   32570:	cmp	r3, #4
   32574:	beq	325bc <strspn@plt+0x2f8a4>
   32578:	sub	r2, r3, #6
   3257c:	cmp	r2, #2
   32580:	bls	325bc <strspn@plt+0x2f8a4>
   32584:	cmp	r3, #2
   32588:	beq	325bc <strspn@plt+0x2f8a4>
   3258c:	ldr	r5, [pc, #660]	; 32828 <strspn@plt+0x2fb10>
   32590:	ldr	r4, [pc, #660]	; 3282c <strspn@plt+0x2fb14>
   32594:	add	r5, pc, r5
   32598:	add	r4, pc, r4
   3259c:	ldr	r0, [r5]
   325a0:	bl	2afb0 <strspn@plt+0x28298>
   325a4:	str	r0, [r5]
   325a8:	ldr	r0, [r4]
   325ac:	bl	2afb0 <strspn@plt+0x28298>
   325b0:	str	r0, [r4]
   325b4:	pop	{r3, r4, r5, r6, r7, lr}
   325b8:	b	32478 <strspn@plt+0x2f760>
   325bc:	bl	32368 <strspn@plt+0x2f650>
   325c0:	cmp	r0, #0
   325c4:	blt	3258c <strspn@plt+0x2f874>
   325c8:	ldr	r6, [pc, #608]	; 32830 <strspn@plt+0x2fb18>
   325cc:	mov	r4, r0
   325d0:	ldr	r5, [pc, #604]	; 32834 <strspn@plt+0x2fb1c>
   325d4:	add	r6, pc, r6
   325d8:	add	r5, pc, r5
   325dc:	ldr	r0, [r6]
   325e0:	bl	2afb0 <strspn@plt+0x28298>
   325e4:	str	r0, [r6]
   325e8:	ldr	r0, [r5]
   325ec:	bl	2afb0 <strspn@plt+0x28298>
   325f0:	str	r0, [r5]
   325f4:	bl	324e4 <strspn@plt+0x2f7cc>
   325f8:	mov	r0, r4
   325fc:	pop	{r3, r4, r5, r6, r7, pc}
   32600:	bl	2a24 <getpid@plt>
   32604:	cmp	r0, #1
   32608:	beq	3261c <strspn@plt+0x2f904>
   3260c:	mov	r0, #2
   32610:	bl	2ca0 <isatty@plt>
   32614:	cmp	r0, #0
   32618:	bgt	3258c <strspn@plt+0x2f874>
   3261c:	cmp	r4, #7
   32620:	bne	32554 <strspn@plt+0x2f83c>
   32624:	ldr	r5, [pc, #524]	; 32838 <strspn@plt+0x2fb20>
   32628:	add	r5, pc, r5
   3262c:	ldr	r3, [r5]
   32630:	cmp	r3, #0
   32634:	blt	326a8 <strspn@plt+0x2f990>
   32638:	mov	r4, #0
   3263c:	ldr	r5, [pc, #504]	; 3283c <strspn@plt+0x2fb24>
   32640:	add	r5, pc, r5
   32644:	ldr	r0, [r5]
   32648:	bl	2afb0 <strspn@plt+0x28298>
   3264c:	str	r0, [r5]
   32650:	bl	324e4 <strspn@plt+0x2f7cc>
   32654:	mov	r0, r4
   32658:	pop	{r3, r4, r5, r6, r7, pc}
   3265c:	ldr	r6, [pc, #476]	; 32840 <strspn@plt+0x2fb28>
   32660:	mov	r4, #0
   32664:	ldr	r5, [pc, #472]	; 32844 <strspn@plt+0x2fb2c>
   32668:	add	r6, pc, r6
   3266c:	add	r5, pc, r5
   32670:	b	325dc <strspn@plt+0x2f8c4>
   32674:	ldr	r5, [pc, #460]	; 32848 <strspn@plt+0x2fb30>
   32678:	add	r5, pc, r5
   3267c:	ldr	r3, [r5]
   32680:	cmp	r3, #0
   32684:	blt	32738 <strspn@plt+0x2fa20>
   32688:	mov	r4, #0
   3268c:	ldr	r5, [pc, #440]	; 3284c <strspn@plt+0x2fb34>
   32690:	add	r5, pc, r5
   32694:	ldr	r0, [r5]
   32698:	bl	2afb0 <strspn@plt+0x28298>
   3269c:	str	r0, [r5]
   326a0:	bl	324e4 <strspn@plt+0x2f7cc>
   326a4:	b	32654 <strspn@plt+0x2f93c>
   326a8:	mov	r0, #2
   326ac:	bl	323c0 <strspn@plt+0x2f6a8>
   326b0:	cmp	r0, #0
   326b4:	mov	r4, r0
   326b8:	str	r0, [r5]
   326bc:	blt	3271c <strspn@plt+0x2fa04>
   326c0:	ldr	r6, [pc, #392]	; 32850 <strspn@plt+0x2fb38>
   326c4:	add	r6, pc, r6
   326c8:	add	r0, r6, #2
   326cc:	bl	2a54 <strlen@plt>
   326d0:	mov	r1, r6
   326d4:	add	r2, r0, #2
   326d8:	mov	r0, r4
   326dc:	bl	2cf4 <connect@plt>
   326e0:	cmp	r0, #0
   326e4:	bge	32638 <strspn@plt+0x2f920>
   326e8:	bl	2a9c <__errno_location@plt>
   326ec:	ldr	r4, [r0]
   326f0:	ldr	r0, [r5]
   326f4:	bl	2afb0 <strspn@plt+0x28298>
   326f8:	rsb	r4, r4, #0
   326fc:	cmp	r4, #0
   32700:	str	r0, [r5]
   32704:	bge	3263c <strspn@plt+0x2f924>
   32708:	ldr	r3, [pc, #324]	; 32854 <strspn@plt+0x2fb3c>
   3270c:	add	r3, pc, r3
   32710:	ldr	r3, [r3]
   32714:	mov	r4, r3
   32718:	b	32564 <strspn@plt+0x2f84c>
   3271c:	bl	2afb0 <strspn@plt+0x28298>
   32720:	ldr	r3, [pc, #304]	; 32858 <strspn@plt+0x2fb40>
   32724:	add	r3, pc, r3
   32728:	ldr	r3, [r3]
   3272c:	mov	r4, r3
   32730:	str	r0, [r5]
   32734:	b	32564 <strspn@plt+0x2f84c>
   32738:	mov	r0, #2
   3273c:	bl	323c0 <strspn@plt+0x2f6a8>
   32740:	cmp	r0, #0
   32744:	mov	r4, r0
   32748:	str	r0, [r5]
   3274c:	blt	32790 <strspn@plt+0x2fa78>
   32750:	ldr	r6, [pc, #260]	; 3285c <strspn@plt+0x2fb44>
   32754:	add	r6, pc, r6
   32758:	add	r0, r6, #2
   3275c:	bl	2a54 <strlen@plt>
   32760:	mov	r1, r6
   32764:	add	r7, r0, #2
   32768:	mov	r0, r4
   3276c:	mov	r2, r7
   32770:	bl	2cf4 <connect@plt>
   32774:	cmp	r0, #0
   32778:	blt	327b0 <strspn@plt+0x2fa98>
   3277c:	ldr	r3, [pc, #220]	; 32860 <strspn@plt+0x2fb48>
   32780:	mov	r2, #0
   32784:	add	r3, pc, r3
   32788:	strb	r2, [r3]
   3278c:	b	32688 <strspn@plt+0x2f970>
   32790:	bl	2afb0 <strspn@plt+0x28298>
   32794:	ldr	r2, [pc, #200]	; 32864 <strspn@plt+0x2fb4c>
   32798:	ldr	r3, [pc, #200]	; 32868 <strspn@plt+0x2fb50>
   3279c:	add	r2, pc, r2
   327a0:	add	r3, pc, r3
   327a4:	ldr	r3, [r3]
   327a8:	str	r0, [r2]
   327ac:	b	32570 <strspn@plt+0x2f858>
   327b0:	ldr	r0, [r5]
   327b4:	bl	2afb0 <strspn@plt+0x28298>
   327b8:	mov	r0, #1
   327bc:	bl	323c0 <strspn@plt+0x2f6a8>
   327c0:	cmp	r0, #0
   327c4:	str	r0, [r5]
   327c8:	blt	32790 <strspn@plt+0x2fa78>
   327cc:	mov	r1, r6
   327d0:	mov	r2, r7
   327d4:	bl	2cf4 <connect@plt>
   327d8:	cmp	r0, #0
   327dc:	blt	327f4 <strspn@plt+0x2fadc>
   327e0:	ldr	r3, [pc, #132]	; 3286c <strspn@plt+0x2fb54>
   327e4:	mov	r2, #1
   327e8:	add	r3, pc, r3
   327ec:	strb	r2, [r3]
   327f0:	b	32688 <strspn@plt+0x2f970>
   327f4:	bl	2a9c <__errno_location@plt>
   327f8:	ldr	r4, [r0]
   327fc:	ldr	r0, [r5]
   32800:	bl	2afb0 <strspn@plt+0x28298>
   32804:	rsb	r4, r4, #0
   32808:	cmp	r4, #0
   3280c:	str	r0, [r5]
   32810:	bge	3268c <strspn@plt+0x2f974>
   32814:	ldr	r3, [pc, #84]	; 32870 <strspn@plt+0x2fb58>
   32818:	add	r3, pc, r3
   3281c:	ldr	r3, [r3]
   32820:	b	32570 <strspn@plt+0x2f858>
   32824:	ldrdeq	r2, [r2], -r0
   32828:	andeq	r2, r2, r0, lsr fp
   3282c:	andeq	r2, r2, r8, lsr #22
   32830:	strdeq	r2, [r2], -r0
   32834:	andeq	r2, r2, r8, ror #21
   32838:	muleq	r2, ip, sl
   3283c:	andeq	r2, r2, r0, lsl #21
   32840:	andeq	r2, r2, ip, asr sl
   32844:	andeq	r2, r2, r4, asr sl
   32848:	andeq	r2, r2, r8, asr #20
   3284c:	andeq	r2, r2, r4, lsr sl
   32850:	strdeq	lr, [r0], -r4
   32854:	andeq	r2, r2, r0, lsl #22
   32858:	andeq	r2, r2, r8, ror #21
   3285c:	andeq	lr, r0, r4, ror #7
   32860:	muleq	r2, r2, sl
   32864:	andeq	r2, r2, r4, lsr #18
   32868:	andeq	r2, r2, ip, ror #20
   3286c:	andeq	r2, r2, lr, lsr #20
   32870:	strdeq	r2, [r2], -r4
   32874:	ldr	ip, [pc, #72]	; 328c4 <strspn@plt+0x2fbac>
   32878:	push	{r4, lr}
   3287c:	add	ip, pc, ip
   32880:	sub	sp, sp, #8
   32884:	mov	r4, r1
   32888:	ldr	ip, [ip]
   3288c:	mov	lr, r2
   32890:	cmp	ip, #1
   32894:	bgt	3289c <strspn@plt+0x2fb84>
   32898:	bl	2cd0 <abort@plt>
   3289c:	ldr	ip, [pc, #36]	; 328c8 <strspn@plt+0x2fbb0>
   328a0:	mov	r1, r0
   328a4:	str	r3, [sp]
   328a8:	mov	r2, r4
   328ac:	add	ip, pc, ip
   328b0:	mov	r3, lr
   328b4:	mov	r0, #2
   328b8:	str	ip, [sp, #4]
   328bc:	bl	3b30 <strspn@plt+0xe18>
   328c0:	b	32898 <strspn@plt+0x2fb80>
   328c4:	andeq	r2, r2, r0, asr #16
   328c8:	andeq	sp, r0, r4, asr #27
   328cc:	cmp	r0, #0
   328d0:	push	{r3, lr}
   328d4:	blt	32938 <strspn@plt+0x2fc20>
   328d8:	cmp	r0, #9
   328dc:	bgt	32918 <strspn@plt+0x2fc00>
   328e0:	ldr	r3, [pc, #112]	; 32958 <strspn@plt+0x2fc40>
   328e4:	add	r3, pc, r3
   328e8:	ldrb	r3, [r3]
   328ec:	cmp	r3, #0
   328f0:	beq	32908 <strspn@plt+0x2fbf0>
   328f4:	cmp	r0, #5
   328f8:	moveq	r0, #3
   328fc:	beq	32908 <strspn@plt+0x2fbf0>
   32900:	cmp	r0, #6
   32904:	moveq	r0, #4
   32908:	ldr	r3, [pc, #76]	; 3295c <strspn@plt+0x2fc44>
   3290c:	add	r3, pc, r3
   32910:	str	r0, [r3]
   32914:	pop	{r3, pc}
   32918:	ldr	r0, [pc, #64]	; 32960 <strspn@plt+0x2fc48>
   3291c:	movw	r2, #275	; 0x113
   32920:	ldr	r1, [pc, #60]	; 32964 <strspn@plt+0x2fc4c>
   32924:	ldr	r3, [pc, #60]	; 32968 <strspn@plt+0x2fc50>
   32928:	add	r0, pc, r0
   3292c:	add	r1, pc, r1
   32930:	add	r3, pc, r3
   32934:	bl	32874 <strspn@plt+0x2fb5c>
   32938:	ldr	r0, [pc, #44]	; 3296c <strspn@plt+0x2fc54>
   3293c:	movw	r2, #274	; 0x112
   32940:	ldr	r1, [pc, #40]	; 32970 <strspn@plt+0x2fc58>
   32944:	ldr	r3, [pc, #40]	; 32974 <strspn@plt+0x2fc5c>
   32948:	add	r0, pc, r0
   3294c:	add	r1, pc, r1
   32950:	add	r3, pc, r3
   32954:	bl	32874 <strspn@plt+0x2fb5c>
   32958:	andeq	r2, r2, r1, lsr r9
   3295c:	andeq	r2, r2, r0, lsl #18
   32960:	andeq	sp, r0, r4, lsr #27
   32964:	andeq	sp, r0, ip, lsl #27
   32968:	andeq	sp, r0, r4, asr #24
   3296c:	andeq	sp, r0, r4, ror #26
   32970:	andeq	sp, r0, ip, ror #26
   32974:	andeq	sp, r0, r4, lsr #24
   32978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3297c:	mov	r6, r0
   32980:	ldr	lr, [pc, #272]	; 32a98 <strspn@plt+0x2fd80>
   32984:	sub	sp, sp, #2080	; 0x820
   32988:	ldr	r0, [pc, #268]	; 32a9c <strspn@plt+0x2fd84>
   3298c:	mov	r8, r3
   32990:	add	lr, pc, lr
   32994:	sub	sp, sp, #4
   32998:	mov	r4, r1
   3299c:	mov	r9, r2
   329a0:	ldr	r0, [lr, r0]
   329a4:	mov	r3, lr
   329a8:	ldr	sl, [sp, #2120]	; 0x848
   329ac:	ldr	fp, [sp, #2124]	; 0x84c
   329b0:	ldr	r3, [r0]
   329b4:	str	r0, [sp, #20]
   329b8:	str	r3, [sp, #2076]	; 0x81c
   329bc:	bl	2a9c <__errno_location@plt>
   329c0:	cmp	r4, #0
   329c4:	mov	r5, r0
   329c8:	ldr	r7, [r0]
   329cc:	blt	32a10 <strspn@plt+0x2fcf8>
   329d0:	ldr	r3, [pc, #200]	; 32aa0 <strspn@plt+0x2fd88>
   329d4:	and	r2, r6, #7
   329d8:	add	r3, pc, r3
   329dc:	ldr	r3, [r3]
   329e0:	cmp	r2, r3
   329e4:	ble	32a84 <strspn@plt+0x2fd6c>
   329e8:	rsb	r0, r4, #0
   329ec:	ldr	r1, [sp, #20]
   329f0:	ldr	r2, [sp, #2076]	; 0x81c
   329f4:	str	r7, [r5]
   329f8:	ldr	r3, [r1]
   329fc:	cmp	r2, r3
   32a00:	bne	32a80 <strspn@plt+0x2fd68>
   32a04:	add	sp, sp, #2080	; 0x820
   32a08:	add	sp, sp, #4
   32a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32a10:	ldr	r3, [pc, #140]	; 32aa4 <strspn@plt+0x2fd8c>
   32a14:	and	r2, r6, #7
   32a18:	rsb	r4, r4, #0
   32a1c:	add	r3, pc, r3
   32a20:	ldr	r3, [r3]
   32a24:	cmp	r2, r3
   32a28:	bgt	329e8 <strspn@plt+0x2fcd0>
   32a2c:	str	r4, [r5]
   32a30:	ldr	r2, [sp, #2128]	; 0x850
   32a34:	mov	r1, #2048	; 0x800
   32a38:	str	fp, [sp]
   32a3c:	add	fp, sp, #28
   32a40:	mov	r3, r1
   32a44:	str	r2, [sp, #4]
   32a48:	mov	r0, fp
   32a4c:	mov	r2, #1
   32a50:	bl	27b4 <__vsnprintf_chk@plt>
   32a54:	mov	ip, #0
   32a58:	str	fp, [sp, #12]
   32a5c:	mov	r0, r6
   32a60:	str	sl, [sp]
   32a64:	mov	r1, r4
   32a68:	mov	r2, r9
   32a6c:	mov	r3, r8
   32a70:	str	ip, [sp, #4]
   32a74:	str	ip, [sp, #8]
   32a78:	bl	324c <strspn@plt+0x534>
   32a7c:	b	329ec <strspn@plt+0x2fcd4>
   32a80:	bl	2838 <__stack_chk_fail@plt>
   32a84:	cmp	r4, #0
   32a88:	beq	32a30 <strspn@plt+0x2fd18>
   32a8c:	b	32a2c <strspn@plt+0x2fd14>
   32a90:	str	r7, [r5]
   32a94:	bl	2cb8 <_Unwind_Resume@plt>
   32a98:	andeq	r2, r2, r4, ror #7
   32a9c:	andeq	r0, r0, r8, asr #4
   32aa0:	andeq	r2, r2, r4, ror #13
   32aa4:	andeq	r2, r2, r0, lsr #13
   32aa8:	push	{r4, r5, r6, lr}
   32aac:	sub	sp, sp, #24
   32ab0:	ldr	lr, [pc, #76]	; 32b04 <strspn@plt+0x2fdec>
   32ab4:	add	ip, sp, #48	; 0x30
   32ab8:	ldr	r4, [pc, #72]	; 32b08 <strspn@plt+0x2fdf0>
   32abc:	add	lr, pc, lr
   32ac0:	ldr	r6, [sp, #40]	; 0x28
   32ac4:	ldr	r5, [sp, #44]	; 0x2c
   32ac8:	ldr	r4, [lr, r4]
   32acc:	str	r6, [sp]
   32ad0:	str	r5, [sp, #4]
   32ad4:	ldr	lr, [r4]
   32ad8:	str	ip, [sp, #8]
   32adc:	str	ip, [sp, #16]
   32ae0:	str	lr, [sp, #20]
   32ae4:	bl	32978 <strspn@plt+0x2fc60>
   32ae8:	ldr	r2, [sp, #20]
   32aec:	ldr	r3, [r4]
   32af0:	cmp	r2, r3
   32af4:	bne	32b00 <strspn@plt+0x2fde8>
   32af8:	add	sp, sp, #24
   32afc:	pop	{r4, r5, r6, pc}
   32b00:	bl	2838 <__stack_chk_fail@plt>
   32b04:			; <UNDEFINED> instruction: 0x000222b8
   32b08:	andeq	r0, r0, r8, asr #4
   32b0c:	ldr	ip, [pc, #72]	; 32b5c <strspn@plt+0x2fe44>
   32b10:	push	{r4, lr}
   32b14:	add	ip, pc, ip
   32b18:	sub	sp, sp, #8
   32b1c:	mov	r4, r1
   32b20:	ldr	ip, [ip]
   32b24:	mov	lr, r2
   32b28:	cmp	ip, #1
   32b2c:	bgt	32b34 <strspn@plt+0x2fe1c>
   32b30:	bl	2cd0 <abort@plt>
   32b34:	ldr	ip, [pc, #36]	; 32b60 <strspn@plt+0x2fe48>
   32b38:	mov	r1, r0
   32b3c:	str	r3, [sp]
   32b40:	mov	r2, r4
   32b44:	add	ip, pc, ip
   32b48:	mov	r3, lr
   32b4c:	mov	r0, #2
   32b50:	str	ip, [sp, #4]
   32b54:	bl	3b30 <strspn@plt+0xe18>
   32b58:	b	32b30 <strspn@plt+0x2fe18>
   32b5c:	andeq	r2, r2, r8, lsr #11
   32b60:	andeq	sp, r0, r8, asr #25
   32b64:	push	{r4, r5, r6, r7, r8, r9, lr}
   32b68:	sub	sp, sp, #12
   32b6c:	mov	r9, r0
   32b70:	mov	r7, r1
   32b74:	mov	r6, r2
   32b78:	mov	r8, r3
   32b7c:	bl	2a9c <__errno_location@plt>
   32b80:	ldr	ip, [pc, #80]	; 32bd8 <strspn@plt+0x2fec0>
   32b84:	add	ip, pc, ip
   32b88:	ldr	ip, [ip]
   32b8c:	cmp	ip, #6
   32b90:	mov	r4, r0
   32b94:	ldr	r5, [r0]
   32b98:	bgt	32ba8 <strspn@plt+0x2fe90>
   32b9c:	str	r5, [r4]
   32ba0:	add	sp, sp, #12
   32ba4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32ba8:	ldr	ip, [pc, #44]	; 32bdc <strspn@plt+0x2fec4>
   32bac:	mov	r1, r9
   32bb0:	str	r8, [sp]
   32bb4:	mov	r2, r7
   32bb8:	add	ip, pc, ip
   32bbc:	mov	r3, r6
   32bc0:	mov	r0, #7
   32bc4:	str	ip, [sp, #4]
   32bc8:	bl	3b30 <strspn@plt+0xe18>
   32bcc:	b	32b9c <strspn@plt+0x2fe84>
   32bd0:	str	r5, [r4]
   32bd4:	bl	2cb8 <_Unwind_Resume@plt>
   32bd8:	andeq	r2, r2, r8, lsr r5
   32bdc:	muleq	r0, r8, ip
   32be0:	mov	r2, r0
   32be4:	ldr	r0, [pc, #40]	; 32c14 <strspn@plt+0x2fefc>
   32be8:	push	{r3, lr}
   32bec:	mov	r1, #10
   32bf0:	add	r0, pc, r0
   32bf4:	bl	2e86c <strspn@plt+0x2bb54>
   32bf8:	cmp	r0, #0
   32bfc:	blt	32c0c <strspn@plt+0x2fef4>
   32c00:	bl	328cc <strspn@plt+0x2fbb4>
   32c04:	mov	r0, #0
   32c08:	pop	{r3, pc}
   32c0c:	mvn	r0, #21
   32c10:	pop	{r3, pc}
   32c14:	andeq	r1, r2, r0, lsr #7
   32c18:	push	{r3, lr}
   32c1c:	bl	2ccd8 <strspn@plt+0x29fc0>
   32c20:	subs	r3, r0, #0
   32c24:	blt	32c48 <strspn@plt+0x2ff30>
   32c28:	and	r2, r3, #7
   32c2c:	cmp	r3, r2
   32c30:	bne	32c50 <strspn@plt+0x2ff38>
   32c34:	ldr	r2, [pc, #24]	; 32c54 <strspn@plt+0x2ff3c>
   32c38:	mov	r0, #0
   32c3c:	add	r2, pc, r2
   32c40:	str	r3, [r2]
   32c44:	pop	{r3, pc}
   32c48:	mov	r0, r3
   32c4c:	pop	{r3, pc}
   32c50:	bl	321c <strspn@plt+0x504>
   32c54:	andeq	r2, r2, r0, lsl #9
   32c58:	push	{r4, r5, r6, lr}
   32c5c:	mov	r4, r1
   32c60:	ldr	r1, [pc, #684]	; 32f14 <strspn@plt+0x301fc>
   32c64:	sub	sp, sp, #16
   32c68:	mov	r5, r0
   32c6c:	add	r1, pc, r1
   32c70:	bl	26dc <strcmp@plt>
   32c74:	cmp	r0, #0
   32c78:	bne	32d04 <strspn@plt+0x2ffec>
   32c7c:	cmp	r4, #0
   32c80:	beq	32e1c <strspn@plt+0x30104>
   32c84:	ldr	r1, [pc, #652]	; 32f18 <strspn@plt+0x30200>
   32c88:	mov	r0, r5
   32c8c:	add	r1, pc, r1
   32c90:	bl	26dc <strcmp@plt>
   32c94:	cmp	r0, #0
   32c98:	beq	32d24 <strspn@plt+0x3000c>
   32c9c:	ldr	r1, [pc, #632]	; 32f1c <strspn@plt+0x30204>
   32ca0:	mov	r0, r5
   32ca4:	add	r1, pc, r1
   32ca8:	bl	26dc <strcmp@plt>
   32cac:	cmp	r0, #0
   32cb0:	beq	32d60 <strspn@plt+0x30048>
   32cb4:	ldr	r1, [pc, #612]	; 32f20 <strspn@plt+0x30208>
   32cb8:	mov	r0, r5
   32cbc:	add	r1, pc, r1
   32cc0:	bl	26dc <strcmp@plt>
   32cc4:	subs	r6, r0, #0
   32cc8:	bne	32dd4 <strspn@plt+0x300bc>
   32ccc:	cmp	r4, #0
   32cd0:	beq	32d34 <strspn@plt+0x3001c>
   32cd4:	mov	r0, r4
   32cd8:	bl	2b08c <strspn@plt+0x28374>
   32cdc:	cmp	r0, #0
   32ce0:	blt	32e7c <strspn@plt+0x30164>
   32ce4:	ldr	r3, [pc, #568]	; 32f24 <strspn@plt+0x3020c>
   32ce8:	moveq	r2, #0
   32cec:	movne	r2, #1
   32cf0:	mov	r0, #0
   32cf4:	add	r3, pc, r3
   32cf8:	strb	r2, [r3]
   32cfc:	add	sp, sp, #16
   32d00:	pop	{r4, r5, r6, pc}
   32d04:	ldr	r1, [pc, #540]	; 32f28 <strspn@plt+0x30210>
   32d08:	mov	r0, r5
   32d0c:	add	r1, pc, r1
   32d10:	bl	26dc <strcmp@plt>
   32d14:	cmp	r0, #0
   32d18:	bne	32d40 <strspn@plt+0x30028>
   32d1c:	cmp	r4, #0
   32d20:	beq	32dbc <strspn@plt+0x300a4>
   32d24:	mov	r0, r4
   32d28:	bl	32be0 <strspn@plt+0x2fec8>
   32d2c:	cmp	r0, #0
   32d30:	blt	32e30 <strspn@plt+0x30118>
   32d34:	mov	r0, #0
   32d38:	add	sp, sp, #16
   32d3c:	pop	{r4, r5, r6, pc}
   32d40:	ldr	r1, [pc, #484]	; 32f2c <strspn@plt+0x30214>
   32d44:	mov	r0, r5
   32d48:	add	r1, pc, r1
   32d4c:	bl	26dc <strcmp@plt>
   32d50:	cmp	r0, #0
   32d54:	bne	32cb4 <strspn@plt+0x2ff9c>
   32d58:	cmp	r4, #0
   32d5c:	beq	32d34 <strspn@plt+0x3001c>
   32d60:	mov	r0, r4
   32d64:	bl	32c18 <strspn@plt+0x2ff00>
   32d68:	cmp	r0, #0
   32d6c:	bge	32d34 <strspn@plt+0x3001c>
   32d70:	ldr	r3, [pc, #440]	; 32f30 <strspn@plt+0x30218>
   32d74:	add	r3, pc, r3
   32d78:	ldr	r3, [r3]
   32d7c:	cmp	r3, #3
   32d80:	ble	32d34 <strspn@plt+0x3001c>
   32d84:	ldr	r2, [pc, #424]	; 32f34 <strspn@plt+0x3021c>
   32d88:	mov	r1, #0
   32d8c:	ldr	ip, [pc, #420]	; 32f38 <strspn@plt+0x30220>
   32d90:	movw	r3, #934	; 0x3a6
   32d94:	add	r2, pc, r2
   32d98:	str	r2, [sp, #4]
   32d9c:	ldr	r2, [pc, #408]	; 32f3c <strspn@plt+0x30224>
   32da0:	add	ip, pc, ip
   32da4:	str	r4, [sp, #8]
   32da8:	mov	r0, #4
   32dac:	str	ip, [sp]
   32db0:	add	r2, pc, r2
   32db4:	bl	32aa8 <strspn@plt+0x2fd90>
   32db8:	b	32d34 <strspn@plt+0x3001c>
   32dbc:	ldr	r1, [pc, #380]	; 32f40 <strspn@plt+0x30228>
   32dc0:	mov	r0, r5
   32dc4:	add	r1, pc, r1
   32dc8:	bl	26dc <strcmp@plt>
   32dcc:	cmp	r0, #0
   32dd0:	beq	32d34 <strspn@plt+0x3001c>
   32dd4:	ldr	r1, [pc, #360]	; 32f44 <strspn@plt+0x3022c>
   32dd8:	mov	r0, r5
   32ddc:	add	r1, pc, r1
   32de0:	bl	26dc <strcmp@plt>
   32de4:	subs	r5, r0, #0
   32de8:	bne	32d34 <strspn@plt+0x3001c>
   32dec:	cmp	r4, #0
   32df0:	beq	32d34 <strspn@plt+0x3001c>
   32df4:	mov	r0, r4
   32df8:	bl	2b08c <strspn@plt+0x28374>
   32dfc:	cmp	r0, #0
   32e00:	blt	32ec8 <strspn@plt+0x301b0>
   32e04:	ldr	r3, [pc, #316]	; 32f48 <strspn@plt+0x30230>
   32e08:	moveq	r2, #0
   32e0c:	movne	r2, #1
   32e10:	add	r3, pc, r3
   32e14:	strb	r2, [r3]
   32e18:	b	32d34 <strspn@plt+0x3001c>
   32e1c:	ldr	r3, [pc, #296]	; 32f4c <strspn@plt+0x30234>
   32e20:	mov	r2, #7
   32e24:	add	r3, pc, r3
   32e28:	str	r2, [r3]
   32e2c:	b	32d34 <strspn@plt+0x3001c>
   32e30:	ldr	r3, [pc, #280]	; 32f50 <strspn@plt+0x30238>
   32e34:	add	r3, pc, r3
   32e38:	ldr	r3, [r3]
   32e3c:	cmp	r3, #3
   32e40:	ble	32d34 <strspn@plt+0x3001c>
   32e44:	ldr	r2, [pc, #264]	; 32f54 <strspn@plt+0x3023c>
   32e48:	mov	r1, #0
   32e4c:	ldr	ip, [pc, #260]	; 32f58 <strspn@plt+0x30240>
   32e50:	movw	r3, #929	; 0x3a1
   32e54:	add	r2, pc, r2
   32e58:	str	r2, [sp, #4]
   32e5c:	ldr	r2, [pc, #248]	; 32f5c <strspn@plt+0x30244>
   32e60:	add	ip, pc, ip
   32e64:	str	r4, [sp, #8]
   32e68:	mov	r0, #4
   32e6c:	str	ip, [sp]
   32e70:	add	r2, pc, r2
   32e74:	bl	32aa8 <strspn@plt+0x2fd90>
   32e78:	b	32d34 <strspn@plt+0x3001c>
   32e7c:	ldr	r3, [pc, #220]	; 32f60 <strspn@plt+0x30248>
   32e80:	add	r3, pc, r3
   32e84:	ldr	r3, [r3]
   32e88:	cmp	r3, #3
   32e8c:	ble	32d34 <strspn@plt+0x3001c>
   32e90:	ldr	r2, [pc, #204]	; 32f64 <strspn@plt+0x3024c>
   32e94:	mov	r1, r6
   32e98:	ldr	ip, [pc, #200]	; 32f68 <strspn@plt+0x30250>
   32e9c:	movw	r3, #939	; 0x3ab
   32ea0:	add	r2, pc, r2
   32ea4:	str	r2, [sp, #4]
   32ea8:	ldr	r2, [pc, #188]	; 32f6c <strspn@plt+0x30254>
   32eac:	add	ip, pc, ip
   32eb0:	str	r4, [sp, #8]
   32eb4:	mov	r0, #4
   32eb8:	str	ip, [sp]
   32ebc:	add	r2, pc, r2
   32ec0:	bl	32aa8 <strspn@plt+0x2fd90>
   32ec4:	b	32d34 <strspn@plt+0x3001c>
   32ec8:	ldr	r3, [pc, #160]	; 32f70 <strspn@plt+0x30258>
   32ecc:	add	r3, pc, r3
   32ed0:	ldr	r3, [r3]
   32ed4:	cmp	r3, #3
   32ed8:	ble	32d34 <strspn@plt+0x3001c>
   32edc:	ldr	r2, [pc, #144]	; 32f74 <strspn@plt+0x3025c>
   32ee0:	mov	r1, r5
   32ee4:	ldr	ip, [pc, #140]	; 32f78 <strspn@plt+0x30260>
   32ee8:	mov	r3, #944	; 0x3b0
   32eec:	add	r2, pc, r2
   32ef0:	str	r2, [sp, #4]
   32ef4:	ldr	r2, [pc, #128]	; 32f7c <strspn@plt+0x30264>
   32ef8:	add	ip, pc, ip
   32efc:	str	r4, [sp, #8]
   32f00:	mov	r0, #4
   32f04:	str	ip, [sp]
   32f08:	add	r2, pc, r2
   32f0c:	bl	32aa8 <strspn@plt+0x2fd90>
   32f10:	b	32d34 <strspn@plt+0x3001c>
   32f14:	ldrdeq	ip, [r0], -r4
   32f18:	andeq	sp, r0, r0, ror #24
   32f1c:	andeq	sp, r0, r8, lsl #25
   32f20:			; <UNDEFINED> instruction: 0x0000dcb0
   32f24:	andeq	r2, r2, r4, lsr #10
   32f28:	andeq	sp, r0, r0, ror #23
   32f2c:	andeq	sp, r0, r4, ror #23
   32f30:	andeq	r2, r2, r8, asr #6
   32f34:	andeq	sp, r0, ip, lsr #23
   32f38:	andeq	sp, r0, r4, ror #15
   32f3c:	andeq	sp, r0, r8, lsl #18
   32f40:	andeq	sp, r0, r8, lsr #23
   32f44:	ldrdeq	sp, [r0], -r8
   32f48:	andeq	r2, r2, r4, lsl #8
   32f4c:	muleq	r2, r8, r2
   32f50:	andeq	r2, r2, r8, lsl #5
   32f54:	andeq	sp, r0, ip, lsr #21
   32f58:	andeq	sp, r0, r4, lsr #14
   32f5c:	andeq	sp, r0, r8, asr #16
   32f60:	andeq	r2, r2, ip, lsr r2
   32f64:	andeq	sp, r0, r0, ror #21
   32f68:	ldrdeq	sp, [r0], -r8
   32f6c:	strdeq	sp, [r0], -ip
   32f70:	strdeq	r2, [r2], -r0
   32f74:	andeq	sp, r0, r0, ror #21
   32f78:	andeq	sp, r0, ip, lsl #13
   32f7c:			; <UNDEFINED> instruction: 0x0000d7b0
   32f80:	mov	r0, #0
   32f84:	push	{r4, lr}
   32f88:	mov	r1, r0
   32f8c:	sub	sp, sp, #16
   32f90:	bl	2c5a4 <strspn@plt+0x2988c>
   32f94:	cmp	r0, #0
   32f98:	blt	33180 <strspn@plt+0x30468>
   32f9c:	ldr	r0, [pc, #492]	; 33190 <strspn@plt+0x30478>
   32fa0:	add	r0, pc, r0
   32fa4:	bl	2730 <secure_getenv@plt>
   32fa8:	subs	r4, r0, #0
   32fac:	beq	32fbc <strspn@plt+0x302a4>
   32fb0:	bl	32be0 <strspn@plt+0x2fec8>
   32fb4:	cmp	r0, #0
   32fb8:	blt	33134 <strspn@plt+0x3041c>
   32fbc:	ldr	r0, [pc, #464]	; 33194 <strspn@plt+0x3047c>
   32fc0:	add	r0, pc, r0
   32fc4:	bl	2730 <secure_getenv@plt>
   32fc8:	subs	r4, r0, #0
   32fcc:	beq	32fdc <strspn@plt+0x302c4>
   32fd0:	bl	32c18 <strspn@plt+0x2ff00>
   32fd4:	cmp	r0, #0
   32fd8:	blt	330e8 <strspn@plt+0x303d0>
   32fdc:	ldr	r0, [pc, #436]	; 33198 <strspn@plt+0x30480>
   32fe0:	add	r0, pc, r0
   32fe4:	bl	2730 <secure_getenv@plt>
   32fe8:	subs	r4, r0, #0
   32fec:	beq	33010 <strspn@plt+0x302f8>
   32ff0:	bl	2b08c <strspn@plt+0x28374>
   32ff4:	cmp	r0, #0
   32ff8:	blt	3309c <strspn@plt+0x30384>
   32ffc:	ldr	r3, [pc, #408]	; 3319c <strspn@plt+0x30484>
   33000:	moveq	r2, #0
   33004:	movne	r2, #1
   33008:	add	r3, pc, r3
   3300c:	strb	r2, [r3]
   33010:	ldr	r0, [pc, #392]	; 331a0 <strspn@plt+0x30488>
   33014:	add	r0, pc, r0
   33018:	bl	2730 <secure_getenv@plt>
   3301c:	subs	r4, r0, #0
   33020:	beq	33044 <strspn@plt+0x3032c>
   33024:	bl	2b08c <strspn@plt+0x28374>
   33028:	cmp	r0, #0
   3302c:	blt	3304c <strspn@plt+0x30334>
   33030:	ldr	r3, [pc, #364]	; 331a4 <strspn@plt+0x3048c>
   33034:	moveq	r2, #0
   33038:	movne	r2, #1
   3303c:	add	r3, pc, r3
   33040:	strb	r2, [r3]
   33044:	add	sp, sp, #16
   33048:	pop	{r4, pc}
   3304c:	ldr	r3, [pc, #340]	; 331a8 <strspn@plt+0x30490>
   33050:	add	r3, pc, r3
   33054:	ldr	r3, [r3]
   33058:	cmp	r3, #3
   3305c:	ble	33044 <strspn@plt+0x3032c>
   33060:	ldr	r2, [pc, #324]	; 331ac <strspn@plt+0x30494>
   33064:	mov	r1, #0
   33068:	ldr	ip, [pc, #320]	; 331b0 <strspn@plt+0x30498>
   3306c:	movw	r3, #973	; 0x3cd
   33070:	add	r2, pc, r2
   33074:	str	r2, [sp, #4]
   33078:	ldr	r2, [pc, #308]	; 331b4 <strspn@plt+0x3049c>
   3307c:	add	ip, pc, ip
   33080:	str	r4, [sp, #8]
   33084:	mov	r0, #4
   33088:	str	ip, [sp]
   3308c:	add	r2, pc, r2
   33090:	bl	32aa8 <strspn@plt+0x2fd90>
   33094:	add	sp, sp, #16
   33098:	pop	{r4, pc}
   3309c:	ldr	r3, [pc, #276]	; 331b8 <strspn@plt+0x304a0>
   330a0:	add	r3, pc, r3
   330a4:	ldr	r3, [r3]
   330a8:	cmp	r3, #3
   330ac:	ble	33010 <strspn@plt+0x302f8>
   330b0:	ldr	r2, [pc, #260]	; 331bc <strspn@plt+0x304a4>
   330b4:	mov	r1, #0
   330b8:	ldr	ip, [pc, #256]	; 331c0 <strspn@plt+0x304a8>
   330bc:	movw	r3, #969	; 0x3c9
   330c0:	add	r2, pc, r2
   330c4:	str	r2, [sp, #4]
   330c8:	ldr	r2, [pc, #244]	; 331c4 <strspn@plt+0x304ac>
   330cc:	add	ip, pc, ip
   330d0:	str	r4, [sp, #8]
   330d4:	mov	r0, #4
   330d8:	str	ip, [sp]
   330dc:	add	r2, pc, r2
   330e0:	bl	32aa8 <strspn@plt+0x2fd90>
   330e4:	b	33010 <strspn@plt+0x302f8>
   330e8:	ldr	r3, [pc, #216]	; 331c8 <strspn@plt+0x304b0>
   330ec:	add	r3, pc, r3
   330f0:	ldr	r3, [r3]
   330f4:	cmp	r3, #3
   330f8:	ble	32fdc <strspn@plt+0x302c4>
   330fc:	ldr	r2, [pc, #200]	; 331cc <strspn@plt+0x304b4>
   33100:	mov	r1, #0
   33104:	ldr	ip, [pc, #196]	; 331d0 <strspn@plt+0x304b8>
   33108:	movw	r3, #965	; 0x3c5
   3310c:	add	r2, pc, r2
   33110:	str	r2, [sp, #4]
   33114:	ldr	r2, [pc, #184]	; 331d4 <strspn@plt+0x304bc>
   33118:	add	ip, pc, ip
   3311c:	str	r4, [sp, #8]
   33120:	mov	r0, #4
   33124:	str	ip, [sp]
   33128:	add	r2, pc, r2
   3312c:	bl	32aa8 <strspn@plt+0x2fd90>
   33130:	b	32fdc <strspn@plt+0x302c4>
   33134:	ldr	r3, [pc, #156]	; 331d8 <strspn@plt+0x304c0>
   33138:	add	r3, pc, r3
   3313c:	ldr	r3, [r3]
   33140:	cmp	r3, #3
   33144:	ble	32fbc <strspn@plt+0x302a4>
   33148:	ldr	r2, [pc, #140]	; 331dc <strspn@plt+0x304c4>
   3314c:	mov	r1, #0
   33150:	ldr	ip, [pc, #136]	; 331e0 <strspn@plt+0x304c8>
   33154:	movw	r3, #961	; 0x3c1
   33158:	add	r2, pc, r2
   3315c:	str	r2, [sp, #4]
   33160:	ldr	r2, [pc, #124]	; 331e4 <strspn@plt+0x304cc>
   33164:	add	ip, pc, ip
   33168:	str	r4, [sp, #8]
   3316c:	mov	r0, #4
   33170:	str	ip, [sp]
   33174:	add	r2, pc, r2
   33178:	bl	32aa8 <strspn@plt+0x2fd90>
   3317c:	b	32fbc <strspn@plt+0x302a4>
   33180:	ldr	r0, [pc, #96]	; 331e8 <strspn@plt+0x304d0>
   33184:	add	r0, pc, r0
   33188:	bl	2e630 <strspn@plt+0x2b918>
   3318c:	b	32f9c <strspn@plt+0x30284>
   33190:	andeq	sp, r0, r4, ror #20
   33194:	andeq	sp, r0, r8, asr sl
   33198:	andeq	sp, r0, ip, asr #20
   3319c:	andeq	r2, r2, r0, lsl r2
   331a0:	andeq	sp, r0, r4, asr sl
   331a4:	ldrdeq	r2, [r2], -r8
   331a8:	andeq	r2, r2, ip, rrx
   331ac:	ldrdeq	sp, [r0], -r0
   331b0:	muleq	r0, r4, sl
   331b4:	andeq	sp, r0, ip, lsr #12
   331b8:	andeq	r2, r2, ip, lsl r0
   331bc:	andeq	sp, r0, r0, lsl #19
   331c0:	andeq	sp, r0, r4, asr #20
   331c4:	ldrdeq	sp, [r0], -ip
   331c8:	ldrdeq	r1, [r2], -r0
   331cc:	andeq	sp, r0, r4, lsr r8
   331d0:	strdeq	sp, [r0], -r8
   331d4:	muleq	r0, r0, r5
   331d8:	andeq	r1, r2, r4, lsl #31
   331dc:	andeq	sp, r0, r8, lsr #15
   331e0:	andeq	sp, r0, ip, lsr #19
   331e4:	andeq	sp, r0, r4, asr #10
   331e8:			; <UNDEFINED> instruction: 0xfffffacc
   331ec:	ldr	r3, [pc, #4]	; 331f8 <strspn@plt+0x304e0>
   331f0:	ldr	r0, [pc, r3]
   331f4:	bx	lr
   331f8:	andeq	r1, r2, ip, asr #29
   331fc:	cmp	r0, #0
   33200:	push	{r3, lr}
   33204:	beq	33280 <strspn@plt+0x30568>
   33208:	ldrb	r3, [r0]
   3320c:	tst	r3, #128	; 0x80
   33210:	bne	3321c <strspn@plt+0x30504>
   33214:	mov	r0, #1
   33218:	pop	{r3, pc}
   3321c:	and	r2, r3, #224	; 0xe0
   33220:	cmp	r2, #192	; 0xc0
   33224:	beq	33268 <strspn@plt+0x30550>
   33228:	and	r2, r3, #240	; 0xf0
   3322c:	cmp	r2, #224	; 0xe0
   33230:	beq	33260 <strspn@plt+0x30548>
   33234:	and	r2, r3, #248	; 0xf8
   33238:	cmp	r2, #240	; 0xf0
   3323c:	beq	33270 <strspn@plt+0x30558>
   33240:	and	r2, r3, #252	; 0xfc
   33244:	cmp	r2, #248	; 0xf8
   33248:	beq	33278 <strspn@plt+0x30560>
   3324c:	and	r3, r3, #254	; 0xfe
   33250:	cmp	r3, #252	; 0xfc
   33254:	moveq	r0, #6
   33258:	movne	r0, #0
   3325c:	pop	{r3, pc}
   33260:	mov	r0, #3
   33264:	pop	{r3, pc}
   33268:	mov	r0, #2
   3326c:	pop	{r3, pc}
   33270:	mov	r0, #4
   33274:	pop	{r3, pc}
   33278:	mov	r0, #5
   3327c:	pop	{r3, pc}
   33280:	ldr	r0, [pc, #24]	; 332a0 <strspn@plt+0x30588>
   33284:	mov	r2, #85	; 0x55
   33288:	ldr	r1, [pc, #20]	; 332a4 <strspn@plt+0x3058c>
   3328c:	ldr	r3, [pc, #20]	; 332a8 <strspn@plt+0x30590>
   33290:	add	r0, pc, r0
   33294:	add	r1, pc, r1
   33298:	add	r3, pc, r3
   3329c:	bl	32874 <strspn@plt+0x2fb5c>
   332a0:	andeq	r6, r0, r8, ror #24
   332a4:	ldrdeq	sp, [r0], -r8
   332a8:	andeq	sp, r0, r0, lsr #19
   332ac:	push	{r4, lr}
   332b0:	subs	r4, r0, #0
   332b4:	beq	33370 <strspn@plt+0x30658>
   332b8:	bl	331fc <strspn@plt+0x304e4>
   332bc:	sub	r3, r0, #1
   332c0:	cmp	r3, #5
   332c4:	addls	pc, pc, r3, lsl #2
   332c8:	b	332e4 <strspn@plt+0x305cc>
   332cc:	b	33338 <strspn@plt+0x30620>
   332d0:	b	33340 <strspn@plt+0x30628>
   332d4:	b	3334c <strspn@plt+0x30634>
   332d8:	b	33358 <strspn@plt+0x30640>
   332dc:	b	33364 <strspn@plt+0x3064c>
   332e0:	b	332ec <strspn@plt+0x305d4>
   332e4:	mvn	r0, #21
   332e8:	pop	{r4, pc}
   332ec:	ldrb	r1, [r4]
   332f0:	and	r1, r1, #1
   332f4:	ldrb	r2, [r4, #1]
   332f8:	and	r3, r2, #192	; 0xc0
   332fc:	cmp	r3, #128	; 0x80
   33300:	bne	332e4 <strspn@plt+0x305cc>
   33304:	mov	r3, #1
   33308:	b	3331c <strspn@plt+0x30604>
   3330c:	ldrb	r2, [r4, r3]
   33310:	and	ip, r2, #192	; 0xc0
   33314:	cmp	ip, #128	; 0x80
   33318:	bne	332e4 <strspn@plt+0x305cc>
   3331c:	add	r3, r3, #1
   33320:	and	r2, r2, #63	; 0x3f
   33324:	cmp	r0, r3
   33328:	orr	r1, r2, r1, lsl #6
   3332c:	bgt	3330c <strspn@plt+0x305f4>
   33330:	mov	r0, r1
   33334:	pop	{r4, pc}
   33338:	ldrb	r0, [r4]
   3333c:	pop	{r4, pc}
   33340:	ldrb	r1, [r4]
   33344:	and	r1, r1, #31
   33348:	b	332f4 <strspn@plt+0x305dc>
   3334c:	ldrb	r1, [r4]
   33350:	and	r1, r1, #15
   33354:	b	332f4 <strspn@plt+0x305dc>
   33358:	ldrb	r1, [r4]
   3335c:	and	r1, r1, #7
   33360:	b	332f4 <strspn@plt+0x305dc>
   33364:	ldrb	r1, [r4]
   33368:	and	r1, r1, #3
   3336c:	b	332f4 <strspn@plt+0x305dc>
   33370:	ldr	r0, [pc, #24]	; 33390 <strspn@plt+0x30678>
   33374:	mov	r2, #108	; 0x6c
   33378:	ldr	r1, [pc, #20]	; 33394 <strspn@plt+0x3067c>
   3337c:	ldr	r3, [pc, #20]	; 33398 <strspn@plt+0x30680>
   33380:	add	r0, pc, r0
   33384:	add	r1, pc, r1
   33388:	add	r3, pc, r3
   3338c:	bl	32874 <strspn@plt+0x2fb5c>
   33390:	andeq	r6, r0, r8, ror fp
   33394:	andeq	sp, r0, r8, ror #17
   33398:	andeq	sp, r0, ip, asr #17
   3339c:	push	{r3, r4, r5, lr}
   333a0:	subs	r5, r0, #0
   333a4:	beq	33494 <strspn@plt+0x3077c>
   333a8:	bl	331fc <strspn@plt+0x304e4>
   333ac:	subs	r4, r0, #0
   333b0:	beq	33468 <strspn@plt+0x30750>
   333b4:	cmp	r4, #1
   333b8:	beq	33470 <strspn@plt+0x30758>
   333bc:	cmp	r4, #0
   333c0:	ble	333f4 <strspn@plt+0x306dc>
   333c4:	ldrsb	r3, [r5]
   333c8:	cmp	r3, #0
   333cc:	bge	33468 <strspn@plt+0x30750>
   333d0:	sub	r1, r5, #1
   333d4:	mov	r3, r5
   333d8:	add	r1, r1, r4
   333dc:	b	333ec <strspn@plt+0x306d4>
   333e0:	ldrsb	r2, [r3, #1]!
   333e4:	cmp	r2, #0
   333e8:	bge	33468 <strspn@plt+0x30750>
   333ec:	cmp	r3, r1
   333f0:	bne	333e0 <strspn@plt+0x306c8>
   333f4:	mov	r0, r5
   333f8:	bl	332ac <strspn@plt+0x30594>
   333fc:	cmp	r0, #127	; 0x7f
   33400:	ble	33468 <strspn@plt+0x30750>
   33404:	cmp	r0, #2048	; 0x800
   33408:	movlt	r3, #2
   3340c:	blt	3341c <strspn@plt+0x30704>
   33410:	cmp	r0, #65536	; 0x10000
   33414:	movlt	r3, #3
   33418:	bge	33478 <strspn@plt+0x30760>
   3341c:	cmp	r4, r3
   33420:	bne	33468 <strspn@plt+0x30750>
   33424:	cmp	r0, #1114112	; 0x110000
   33428:	bcs	33468 <strspn@plt+0x30750>
   3342c:	bic	r3, r0, #2032	; 0x7f0
   33430:	bic	r3, r3, #15
   33434:	cmp	r3, #55296	; 0xd800
   33438:	beq	33468 <strspn@plt+0x30750>
   3343c:	sub	r3, r0, #64768	; 0xfd00
   33440:	sub	r3, r3, #208	; 0xd0
   33444:	cmp	r3, #31
   33448:	bls	33468 <strspn@plt+0x30750>
   3344c:	movw	r3, #65534	; 0xfffe
   33450:	and	r3, r0, r3
   33454:	movw	r2, #65534	; 0xfffe
   33458:	cmp	r3, r2
   3345c:	movne	r0, r4
   33460:	mvneq	r0, #21
   33464:	pop	{r3, r4, r5, pc}
   33468:	mvn	r0, #21
   3346c:	pop	{r3, r4, r5, pc}
   33470:	mov	r0, r4
   33474:	pop	{r3, r4, r5, pc}
   33478:	cmp	r0, #2097152	; 0x200000
   3347c:	movlt	r3, #4
   33480:	blt	3341c <strspn@plt+0x30704>
   33484:	cmn	r0, #-67108863	; 0xfc000001
   33488:	movgt	r3, #6
   3348c:	movle	r3, #5
   33490:	b	3341c <strspn@plt+0x30704>
   33494:	ldr	r0, [pc, #24]	; 334b4 <strspn@plt+0x3079c>
   33498:	movw	r2, #375	; 0x177
   3349c:	ldr	r1, [pc, #20]	; 334b8 <strspn@plt+0x307a0>
   334a0:	ldr	r3, [pc, #20]	; 334bc <strspn@plt+0x307a4>
   334a4:	add	r0, pc, r0
   334a8:	add	r1, pc, r1
   334ac:	add	r3, pc, r3
   334b0:	bl	32874 <strspn@plt+0x2fb5c>
   334b4:	andeq	r6, r0, r4, asr sl
   334b8:	andeq	sp, r0, r4, asr #15
   334bc:	andeq	sp, r0, r8, ror #15
   334c0:	push	{r3, r4, r5, lr}
   334c4:	subs	r5, r0, #0
   334c8:	beq	3350c <strspn@plt+0x307f4>
   334cc:	ldrb	r3, [r5]
   334d0:	cmp	r3, #0
   334d4:	movne	r4, r5
   334d8:	bne	334ec <strspn@plt+0x307d4>
   334dc:	b	33504 <strspn@plt+0x307ec>
   334e0:	ldrb	r3, [r4, r0]!
   334e4:	cmp	r3, #0
   334e8:	beq	33504 <strspn@plt+0x307ec>
   334ec:	mov	r0, r4
   334f0:	bl	3339c <strspn@plt+0x30684>
   334f4:	cmp	r0, #0
   334f8:	bge	334e0 <strspn@plt+0x307c8>
   334fc:	mov	r0, #0
   33500:	pop	{r3, r4, r5, pc}
   33504:	mov	r0, r5
   33508:	pop	{r3, r4, r5, pc}
   3350c:	ldr	r0, [pc, #24]	; 3352c <strspn@plt+0x30814>
   33510:	mov	r2, #173	; 0xad
   33514:	ldr	r1, [pc, #20]	; 33530 <strspn@plt+0x30818>
   33518:	ldr	r3, [pc, #20]	; 33534 <strspn@plt+0x3081c>
   3351c:	add	r0, pc, r0
   33520:	add	r1, pc, r1
   33524:	add	r3, pc, r3
   33528:	bl	32874 <strspn@plt+0x2fb5c>
   3352c:	ldrdeq	r6, [r0], -ip
   33530:	andeq	sp, r0, ip, asr #14
   33534:	andeq	sp, r0, r0, ror #14
   33538:	push	{r3, r4, r5, r6, r7, lr}
   3353c:	subs	r4, r0, #0
   33540:	beq	335c4 <strspn@plt+0x308ac>
   33544:	bl	2a54 <strlen@plt>
   33548:	lsl	r0, r0, #2
   3354c:	add	r0, r0, #1
   33550:	bl	2994 <malloc@plt>
   33554:	subs	r7, r0, #0
   33558:	beq	335ac <strspn@plt+0x30894>
   3355c:	ldr	r6, [pc, #128]	; 335e4 <strspn@plt+0x308cc>
   33560:	mov	r5, r7
   33564:	add	r6, pc, r6
   33568:	ldrb	r3, [r4]
   3356c:	cmp	r3, #0
   33570:	beq	335a8 <strspn@plt+0x30890>
   33574:	mov	r0, r4
   33578:	bl	3339c <strspn@plt+0x30684>
   3357c:	subs	r3, r0, #0
   33580:	ble	335b4 <strspn@plt+0x3089c>
   33584:	mov	r0, r5
   33588:	mov	r1, r4
   3358c:	mov	r2, r3
   33590:	add	r4, r4, r3
   33594:	bl	2a00 <mempcpy@plt>
   33598:	ldrb	r3, [r4]
   3359c:	cmp	r3, #0
   335a0:	mov	r5, r0
   335a4:	bne	33574 <strspn@plt+0x3085c>
   335a8:	strb	r3, [r5]
   335ac:	mov	r0, r7
   335b0:	pop	{r3, r4, r5, r6, r7, pc}
   335b4:	ldr	r0, [r6]
   335b8:	add	r4, r4, #1
   335bc:	str	r0, [r5], #3
   335c0:	b	33568 <strspn@plt+0x30850>
   335c4:	ldr	r0, [pc, #28]	; 335e8 <strspn@plt+0x308d0>
   335c8:	mov	r2, #191	; 0xbf
   335cc:	ldr	r1, [pc, #24]	; 335ec <strspn@plt+0x308d4>
   335d0:	ldr	r3, [pc, #24]	; 335f0 <strspn@plt+0x308d8>
   335d4:	add	r0, pc, r0
   335d8:	add	r1, pc, r1
   335dc:	add	r3, pc, r3
   335e0:	bl	32874 <strspn@plt+0x2fb5c>
   335e4:	andeq	sp, r0, ip, lsl r7
   335e8:	andeq	r6, r0, r4, lsr #18
   335ec:	muleq	r0, r4, r6
   335f0:	ldrdeq	sp, [r0], -r4
   335f4:	push	{r4, lr}
   335f8:	subs	r4, r0, #0
   335fc:	beq	33650 <strspn@plt+0x30938>
   33600:	ldr	r1, [pc, #104]	; 33670 <strspn@plt+0x30958>
   33604:	add	r1, pc, r1
   33608:	bl	26dc <strcmp@plt>
   3360c:	cmp	r0, #0
   33610:	beq	3363c <strspn@plt+0x30924>
   33614:	ldr	r1, [pc, #88]	; 33674 <strspn@plt+0x3095c>
   33618:	mov	r0, r4
   3361c:	mov	r2, #5
   33620:	add	r1, pc, r1
   33624:	bl	2cc4 <strncmp@plt>
   33628:	cmp	r0, #0
   3362c:	bne	33648 <strspn@plt+0x30930>
   33630:	adds	r0, r4, #5
   33634:	moveq	r0, r4
   33638:	pop	{r4, pc}
   3363c:	ldr	r0, [pc, #52]	; 33678 <strspn@plt+0x30960>
   33640:	add	r0, pc, r0
   33644:	pop	{r4, pc}
   33648:	mov	r0, r4
   3364c:	pop	{r4, pc}
   33650:	ldr	r0, [pc, #36]	; 3367c <strspn@plt+0x30964>
   33654:	movw	r2, #441	; 0x1b9
   33658:	ldr	r1, [pc, #32]	; 33680 <strspn@plt+0x30968>
   3365c:	ldr	r3, [pc, #32]	; 33684 <strspn@plt+0x3096c>
   33660:	add	r0, pc, r0
   33664:	add	r1, pc, r1
   33668:	add	r3, pc, r3
   3366c:	bl	32874 <strspn@plt+0x2fb5c>
   33670:	andeq	sp, r0, r0, asr r7
   33674:	andeq	sp, r0, r4, asr #14
   33678:	andeq	sp, r0, r0, lsl #14
   3367c:	andeq	sp, r0, r8, ror #13
   33680:	andeq	sp, r0, ip, lsr #13
   33684:	andeq	sp, r0, ip, asr r6
   33688:	push	{r3, r4, r5, r6, r7, lr}
   3368c:	subs	r6, r0, #0
   33690:	beq	3372c <strspn@plt+0x30a14>
   33694:	cmp	r1, #0
   33698:	bne	336f0 <strspn@plt+0x309d8>
   3369c:	ldrb	r1, [r6]
   336a0:	cmp	r1, #0
   336a4:	cmpne	r1, #95	; 0x5f
   336a8:	movne	r7, #0
   336ac:	moveq	r7, #1
   336b0:	moveq	r7, #0
   336b4:	beq	336e8 <strspn@plt+0x309d0>
   336b8:	ldr	r5, [pc, #120]	; 33738 <strspn@plt+0x30a20>
   336bc:	add	r4, r6, #1
   336c0:	add	r5, pc, r5
   336c4:	b	336d4 <strspn@plt+0x309bc>
   336c8:	ldrb	r1, [r4], #1
   336cc:	cmp	r1, #0
   336d0:	beq	33714 <strspn@plt+0x309fc>
   336d4:	mov	r0, r5
   336d8:	bl	2a60 <strchr@plt>
   336dc:	mov	r3, r4
   336e0:	cmp	r0, #0
   336e4:	bne	336c8 <strspn@plt+0x309b0>
   336e8:	mov	r0, r7
   336ec:	pop	{r3, r4, r5, r6, r7, pc}
   336f0:	ldr	r1, [pc, #68]	; 3373c <strspn@plt+0x30a24>
   336f4:	mov	r2, #5
   336f8:	add	r1, pc, r1
   336fc:	bl	2cc4 <strncmp@plt>
   33700:	cmp	r0, #0
   33704:	bne	3369c <strspn@plt+0x30984>
   33708:	adds	r3, r6, #5
   3370c:	movne	r6, r3
   33710:	b	3369c <strspn@plt+0x30984>
   33714:	rsb	r3, r6, r3
   33718:	cmp	r3, #4096	; 0x1000
   3371c:	movgt	r7, #0
   33720:	movle	r7, #1
   33724:	mov	r0, r7
   33728:	pop	{r3, r4, r5, r6, r7, pc}
   3372c:	mov	r7, r6
   33730:	mov	r0, r7
   33734:	pop	{r3, r4, r5, r6, r7, pc}
   33738:	andeq	sp, r0, r8, lsr r7
   3373c:	andeq	sp, r0, ip, ror #12
   33740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33744:	add	fp, sp, #32
   33748:	sub	sp, sp, #2112	; 0x840
   3374c:	ldr	r3, [pc, #784]	; 33a64 <strspn@plt+0x30d4c>
   33750:	sub	sp, sp, #4
   33754:	cmp	r2, #0
   33758:	str	r2, [fp, #-2136]	; 0xfffff7a8
   3375c:	ldr	r2, [pc, #772]	; 33a68 <strspn@plt+0x30d50>
   33760:	add	r3, pc, r3
   33764:	mov	r4, r1
   33768:	mov	r5, r0
   3376c:	ldr	r2, [r3, r2]
   33770:	ldr	r3, [r2]
   33774:	str	r2, [fp, #-2132]	; 0xfffff7ac
   33778:	str	r3, [fp, #-40]	; 0xffffffd8
   3377c:	beq	33a30 <strspn@plt+0x30d18>
   33780:	cmp	r1, #0
   33784:	blt	33a10 <strspn@plt+0x30cf8>
   33788:	cmp	r0, #0
   3378c:	beq	33978 <strspn@plt+0x30c60>
   33790:	mov	r1, #1
   33794:	bl	33688 <strspn@plt+0x30970>
   33798:	cmp	r0, #0
   3379c:	beq	339f0 <strspn@plt+0x30cd8>
   337a0:	mov	r0, r5
   337a4:	bl	335f4 <strspn@plt+0x308dc>
   337a8:	str	r0, [fp, #-2104]	; 0xfffff7c8
   337ac:	ldr	r5, [pc, #696]	; 33a6c <strspn@plt+0x30d54>
   337b0:	cmp	r4, #0
   337b4:	add	r5, pc, r5
   337b8:	bne	33988 <strspn@plt+0x30c70>
   337bc:	ldr	r1, [pc, #684]	; 33a70 <strspn@plt+0x30d58>
   337c0:	mov	r0, r5
   337c4:	add	r1, pc, r1
   337c8:	bl	2c40 <fopen64@plt>
   337cc:	cmp	r0, #0
   337d0:	str	r0, [fp, #-2120]	; 0xfffff7b8
   337d4:	beq	339b0 <strspn@plt+0x30c98>
   337d8:	ldr	r2, [pc, #660]	; 33a74 <strspn@plt+0x30d5c>
   337dc:	sub	r1, fp, #2080	; 0x820
   337e0:	ldr	r3, [pc, #656]	; 33a78 <strspn@plt+0x30d60>
   337e4:	sub	r1, r1, #4
   337e8:	add	r2, pc, r2
   337ec:	ldr	r0, [fp, #-2104]	; 0xfffff7c8
   337f0:	str	r2, [fp, #-2128]	; 0xfffff7b0
   337f4:	sub	r2, fp, #2080	; 0x820
   337f8:	add	r3, pc, r3
   337fc:	sub	r2, r2, #8
   33800:	str	r3, [fp, #-2108]	; 0xfffff7c4
   33804:	str	r1, [fp, #-2124]	; 0xfffff7b4
   33808:	str	r2, [fp, #-2112]	; 0xfffff7c0
   3380c:	bl	2a54 <strlen@plt>
   33810:	ldr	r8, [pc, #612]	; 33a7c <strspn@plt+0x30d64>
   33814:	add	r8, pc, r8
   33818:	mov	r4, r0
   3381c:	sub	r0, fp, #2080	; 0x820
   33820:	mov	r1, #2048	; 0x800
   33824:	sub	r0, r0, #8
   33828:	ldr	r2, [fp, #-2120]	; 0xfffff7b8
   3382c:	bl	2784 <fgets@plt>
   33830:	cmp	r0, #0
   33834:	beq	339d0 <strspn@plt+0x30cb8>
   33838:	sub	r0, fp, #2080	; 0x820
   3383c:	sub	r0, r0, #8
   33840:	bl	2b8c4 <strspn@plt+0x28bac>
   33844:	sub	r0, fp, #2080	; 0x820
   33848:	mov	r1, #58	; 0x3a
   3384c:	sub	r0, r0, #8
   33850:	bl	2a60 <strchr@plt>
   33854:	cmp	r0, #0
   33858:	beq	3381c <strspn@plt+0x30b04>
   3385c:	add	r7, r0, #1
   33860:	mov	r1, #58	; 0x3a
   33864:	mov	r0, r7
   33868:	bl	2a60 <strchr@plt>
   3386c:	cmp	r0, #0
   33870:	str	r0, [fp, #-2116]	; 0xfffff7bc
   33874:	beq	3381c <strspn@plt+0x30b04>
   33878:	sub	r3, fp, #2080	; 0x820
   3387c:	mov	r2, #0
   33880:	sub	r3, r3, #4
   33884:	strb	r2, [r0]
   33888:	sub	r6, r3, #8
   3388c:	sub	r5, r3, #12
   33890:	ldr	r2, [fp, #-2128]	; 0xfffff7b0
   33894:	mov	r3, #0
   33898:	mov	r0, r6
   3389c:	mov	r1, r5
   338a0:	str	r7, [fp, #-2092]	; 0xfffff7d4
   338a4:	bl	2b74c <strspn@plt+0x28a34>
   338a8:	subs	sl, r0, #0
   338ac:	beq	3381c <strspn@plt+0x30b04>
   338b0:	add	r7, r4, #5
   338b4:	b	3390c <strspn@plt+0x30bf4>
   338b8:	cmp	r9, r7
   338bc:	bne	338f0 <strspn@plt+0x30bd8>
   338c0:	mov	r0, sl
   338c4:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   338c8:	mov	r2, #5
   338cc:	bl	2820 <memcmp@plt>
   338d0:	cmp	r0, #0
   338d4:	bne	338f0 <strspn@plt+0x30bd8>
   338d8:	add	r0, sl, #5
   338dc:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   338e0:	mov	r2, r4
   338e4:	bl	2820 <memcmp@plt>
   338e8:	cmp	r0, #0
   338ec:	beq	33930 <strspn@plt+0x30c18>
   338f0:	mov	r0, r6
   338f4:	mov	r1, r5
   338f8:	mov	r2, r8
   338fc:	mov	r3, #0
   33900:	bl	2b74c <strspn@plt+0x28a34>
   33904:	subs	sl, r0, #0
   33908:	beq	3381c <strspn@plt+0x30b04>
   3390c:	ldr	r9, [fp, #-2096]	; 0xfffff7d0
   33910:	cmp	r9, r4
   33914:	bne	338b8 <strspn@plt+0x30ba0>
   33918:	mov	r0, sl
   3391c:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   33920:	mov	r2, r4
   33924:	bl	2820 <memcmp@plt>
   33928:	cmp	r0, #0
   3392c:	bne	338b8 <strspn@plt+0x30ba0>
   33930:	ldr	r2, [fp, #-2116]	; 0xfffff7bc
   33934:	add	r0, r2, #1
   33938:	bl	2ac0 <__strdup@plt>
   3393c:	cmp	r0, #0
   33940:	beq	339c8 <strspn@plt+0x30cb0>
   33944:	ldr	r3, [fp, #-2136]	; 0xfffff7a8
   33948:	mov	r4, #0
   3394c:	str	r0, [r3]
   33950:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   33954:	bl	2b68 <fclose@plt>
   33958:	ldr	r1, [fp, #-2132]	; 0xfffff7ac
   3395c:	mov	r0, r4
   33960:	ldr	r2, [fp, #-40]	; 0xffffffd8
   33964:	ldr	r3, [r1]
   33968:	cmp	r2, r3
   3396c:	bne	339f8 <strspn@plt+0x30ce0>
   33970:	sub	sp, fp, #32
   33974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33978:	ldr	r1, [pc, #256]	; 33a80 <strspn@plt+0x30d68>
   3397c:	add	r1, pc, r1
   33980:	str	r1, [fp, #-2104]	; 0xfffff7c8
   33984:	b	337ac <strspn@plt+0x30a94>
   33988:	sub	sp, sp, #40	; 0x28
   3398c:	ldr	r3, [pc, #240]	; 33a84 <strspn@plt+0x30d6c>
   33990:	add	r5, sp, #8
   33994:	mov	r1, #1
   33998:	mov	r2, #26
   3399c:	str	r4, [sp]
   339a0:	mov	r0, r5
   339a4:	add	r3, pc, r3
   339a8:	bl	2aa8 <__sprintf_chk@plt>
   339ac:	b	337bc <strspn@plt+0x30aa4>
   339b0:	bl	2a9c <__errno_location@plt>
   339b4:	ldr	r4, [r0]
   339b8:	cmp	r4, #2
   339bc:	rsbne	r4, r4, #0
   339c0:	mvneq	r4, #2
   339c4:	b	33958 <strspn@plt+0x30c40>
   339c8:	mvn	r4, #11
   339cc:	b	33950 <strspn@plt+0x30c38>
   339d0:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   339d4:	bl	279c <ferror@plt>
   339d8:	cmp	r0, #0
   339dc:	beq	33a5c <strspn@plt+0x30d44>
   339e0:	bl	2a9c <__errno_location@plt>
   339e4:	ldr	r4, [r0]
   339e8:	rsb	r4, r4, #0
   339ec:	b	33950 <strspn@plt+0x30c38>
   339f0:	mvn	r4, #21
   339f4:	b	33958 <strspn@plt+0x30c40>
   339f8:	bl	2838 <__stack_chk_fail@plt>
   339fc:	mov	r4, r0
   33a00:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   33a04:	bl	2b68 <fclose@plt>
   33a08:	mov	r0, r4
   33a0c:	bl	2cb8 <_Unwind_Resume@plt>
   33a10:	ldr	r0, [pc, #112]	; 33a88 <strspn@plt+0x30d70>
   33a14:	movw	r2, #741	; 0x2e5
   33a18:	ldr	r1, [pc, #108]	; 33a8c <strspn@plt+0x30d74>
   33a1c:	ldr	r3, [pc, #108]	; 33a90 <strspn@plt+0x30d78>
   33a20:	add	r0, pc, r0
   33a24:	add	r1, pc, r1
   33a28:	add	r3, pc, r3
   33a2c:	bl	32874 <strspn@plt+0x2fb5c>
   33a30:	ldr	r0, [pc, #92]	; 33a94 <strspn@plt+0x30d7c>
   33a34:	mov	r2, #740	; 0x2e4
   33a38:	ldr	r1, [pc, #88]	; 33a98 <strspn@plt+0x30d80>
   33a3c:	ldr	r3, [pc, #88]	; 33a9c <strspn@plt+0x30d84>
   33a40:	add	r0, pc, r0
   33a44:	add	r1, pc, r1
   33a48:	add	r3, pc, r3
   33a4c:	bl	32874 <strspn@plt+0x2fb5c>
   33a50:	mov	r4, r0
   33a54:	b	33a08 <strspn@plt+0x30cf0>
   33a58:	b	33a50 <strspn@plt+0x30d38>
   33a5c:	mvn	r4, #1
   33a60:	b	33950 <strspn@plt+0x30c38>
   33a64:	andeq	r1, r2, r4, lsl r6
   33a68:	andeq	r0, r0, r8, asr #4
   33a6c:	ldrdeq	sp, [r0], -r0
   33a70:	andeq	r9, r0, ip, asr #19
   33a74:	ldrdeq	fp, [r0], -r0
   33a78:	andeq	sp, r0, ip, ror #10
   33a7c:	andeq	fp, r0, r4, lsr #19
   33a80:	ldrdeq	sp, [r0], -r8
   33a84:	strdeq	sp, [r0], -r4
   33a88:	andeq	r6, r0, r4, lsl fp
   33a8c:	andeq	sp, r0, ip, ror #5
   33a90:	andeq	sp, r0, r8, asr #5
   33a94:			; <UNDEFINED> instruction: 0x00002cb8
   33a98:	andeq	sp, r0, ip, asr #5
   33a9c:	andeq	sp, r0, r8, lsr #5
   33aa0:	ldr	r3, [pc, #164]	; 33b4c <strspn@plt+0x30e34>
   33aa4:	ldr	r2, [pc, #164]	; 33b50 <strspn@plt+0x30e38>
   33aa8:	add	r3, pc, r3
   33aac:	push	{r4, r5, r6, lr}
   33ab0:	subs	r5, r0, #0
   33ab4:	ldr	r4, [r3, r2]
   33ab8:	sub	sp, sp, #8
   33abc:	ldr	r3, [r4]
   33ac0:	str	r3, [sp, #4]
   33ac4:	beq	33b2c <strspn@plt+0x30e14>
   33ac8:	ldr	r0, [pc, #132]	; 33b54 <strspn@plt+0x30e3c>
   33acc:	mov	r1, #1
   33ad0:	mov	r2, sp
   33ad4:	add	r0, pc, r0
   33ad8:	bl	33740 <strspn@plt+0x30a28>
   33adc:	cmp	r0, #0
   33ae0:	blt	33b10 <strspn@plt+0x30df8>
   33ae4:	ldr	r6, [sp]
   33ae8:	ldr	r1, [pc, #104]	; 33b58 <strspn@plt+0x30e40>
   33aec:	mov	r0, r6
   33af0:	add	r1, pc, r1
   33af4:	bl	2acb4 <strspn@plt+0x27f9c>
   33af8:	cmp	r0, #0
   33afc:	movne	r3, #0
   33b00:	strbne	r3, [r0]
   33b04:	ldrne	r6, [sp]
   33b08:	mov	r0, #0
   33b0c:	str	r6, [r5]
   33b10:	ldr	r2, [sp, #4]
   33b14:	ldr	r3, [r4]
   33b18:	cmp	r2, r3
   33b1c:	bne	33b28 <strspn@plt+0x30e10>
   33b20:	add	sp, sp, #8
   33b24:	pop	{r4, r5, r6, pc}
   33b28:	bl	2838 <__stack_chk_fail@plt>
   33b2c:	ldr	r0, [pc, #40]	; 33b5c <strspn@plt+0x30e44>
   33b30:	movw	r2, #1068	; 0x42c
   33b34:	ldr	r1, [pc, #36]	; 33b60 <strspn@plt+0x30e48>
   33b38:	ldr	r3, [pc, #36]	; 33b64 <strspn@plt+0x30e4c>
   33b3c:	add	r0, pc, r0
   33b40:	add	r1, pc, r1
   33b44:	add	r3, pc, r3
   33b48:	bl	32874 <strspn@plt+0x2fb5c>
   33b4c:	andeq	r1, r2, ip, asr #5
   33b50:	andeq	r0, r0, r8, asr #4
   33b54:	andeq	sp, r0, r0, lsl #5
   33b58:			; <UNDEFINED> instruction: 0x0000d3b8
   33b5c:			; <UNDEFINED> instruction: 0x00002bbc
   33b60:	ldrdeq	sp, [r0], -r0
   33b64:	muleq	r0, r8, r1
   33b68:	ldr	ip, [pc, #552]	; 33d98 <strspn@plt+0x31080>
   33b6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   33b70:	mov	r6, r2
   33b74:	ldr	r2, [pc, #544]	; 33d9c <strspn@plt+0x31084>
   33b78:	add	ip, pc, ip
   33b7c:	mov	r7, r3
   33b80:	sub	sp, sp, #40	; 0x28
   33b84:	mov	r3, ip
   33b88:	mov	r4, r0
   33b8c:	ldr	r8, [ip, r2]
   33b90:	mov	r0, r6
   33b94:	mov	r5, r1
   33b98:	ldr	sl, [sp, #72]	; 0x48
   33b9c:	ldr	r9, [sp, #76]	; 0x4c
   33ba0:	ldr	r3, [r8]
   33ba4:	str	r3, [sp, #36]	; 0x24
   33ba8:	bl	334c0 <strspn@plt+0x307a8>
   33bac:	cmp	r0, #0
   33bb0:	beq	33c60 <strspn@plt+0x30f48>
   33bb4:	cmp	r7, #0
   33bb8:	beq	33bcc <strspn@plt+0x30eb4>
   33bbc:	mov	r0, r7
   33bc0:	bl	334c0 <strspn@plt+0x307a8>
   33bc4:	cmp	r0, #0
   33bc8:	beq	33ccc <strspn@plt+0x30fb4>
   33bcc:	ldr	r5, [sl]
   33bd0:	add	r4, r5, #8
   33bd4:	b	33bf8 <strspn@plt+0x30ee0>
   33bd8:	mov	r0, r6
   33bdc:	str	r4, [sp, #32]
   33be0:	bl	26dc <strcmp@plt>
   33be4:	add	r4, r4, #8
   33be8:	ldr	sl, [r5, #4]
   33bec:	add	r5, r5, #8
   33bf0:	cmp	r0, #0
   33bf4:	beq	33c38 <strspn@plt+0x30f20>
   33bf8:	sub	r1, r4, #4
   33bfc:	str	r1, [sp, #32]
   33c00:	ldr	r1, [r4, #-8]
   33c04:	cmp	r1, #0
   33c08:	bne	33bd8 <strspn@plt+0x30ec0>
   33c0c:	mov	r0, r7
   33c10:	str	r1, [sp, #28]
   33c14:	bl	2778 <free@plt>
   33c18:	ldr	r1, [sp, #28]
   33c1c:	mov	r0, r1
   33c20:	ldr	r2, [sp, #36]	; 0x24
   33c24:	ldr	r3, [r8]
   33c28:	cmp	r2, r3
   33c2c:	bne	33d54 <strspn@plt+0x3103c>
   33c30:	add	sp, sp, #40	; 0x28
   33c34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   33c38:	ldr	r0, [sl]
   33c3c:	bl	2778 <free@plt>
   33c40:	cmp	r9, #0
   33c44:	str	r7, [sl]
   33c48:	moveq	r0, #1
   33c4c:	ldrne	r3, [r9]
   33c50:	movne	r0, #1
   33c54:	addne	r3, r3, r0
   33c58:	strne	r3, [r9]
   33c5c:	b	33c20 <strspn@plt+0x30f08>
   33c60:	mov	r0, r6
   33c64:	bl	33538 <strspn@plt+0x30820>
   33c68:	mov	r6, r0
   33c6c:	bl	331ec <strspn@plt+0x304d4>
   33c70:	cmp	r0, #2
   33c74:	ble	33cbc <strspn@plt+0x30fa4>
   33c78:	cmp	r4, #0
   33c7c:	beq	33d3c <strspn@plt+0x31024>
   33c80:	ldr	r2, [pc, #280]	; 33da0 <strspn@plt+0x31088>
   33c84:	mov	r0, #3
   33c88:	ldr	ip, [pc, #276]	; 33da4 <strspn@plt+0x3108c>
   33c8c:	mov	r1, #0
   33c90:	add	r2, pc, r2
   33c94:	str	r2, [sp, #4]
   33c98:	ldr	r2, [pc, #264]	; 33da8 <strspn@plt+0x31090>
   33c9c:	add	ip, pc, ip
   33ca0:	str	r4, [sp, #8]
   33ca4:	movw	r3, #502	; 0x1f6
   33ca8:	str	r5, [sp, #12]
   33cac:	add	r2, pc, r2
   33cb0:	str	r6, [sp, #16]
   33cb4:	str	ip, [sp]
   33cb8:	bl	32aa8 <strspn@plt+0x2fd90>
   33cbc:	mov	r0, r6
   33cc0:	bl	2778 <free@plt>
   33cc4:	mvn	r0, #21
   33cc8:	b	33c20 <strspn@plt+0x30f08>
   33ccc:	mov	r0, r7
   33cd0:	bl	33538 <strspn@plt+0x30820>
   33cd4:	mov	r7, r0
   33cd8:	bl	331ec <strspn@plt+0x304d4>
   33cdc:	cmp	r0, #2
   33ce0:	ble	33d2c <strspn@plt+0x31014>
   33ce4:	cmp	r4, #0
   33ce8:	beq	33d48 <strspn@plt+0x31030>
   33cec:	ldr	r2, [pc, #184]	; 33dac <strspn@plt+0x31094>
   33cf0:	mov	r0, #3
   33cf4:	ldr	ip, [pc, #180]	; 33db0 <strspn@plt+0x31098>
   33cf8:	mov	r1, #0
   33cfc:	add	r2, pc, r2
   33d00:	str	r2, [sp, #4]
   33d04:	ldr	r2, [pc, #168]	; 33db4 <strspn@plt+0x3109c>
   33d08:	add	ip, pc, ip
   33d0c:	str	r4, [sp, #8]
   33d10:	movw	r3, #510	; 0x1fe
   33d14:	str	r5, [sp, #12]
   33d18:	add	r2, pc, r2
   33d1c:	str	r6, [sp, #16]
   33d20:	str	r7, [sp, #20]
   33d24:	str	ip, [sp]
   33d28:	bl	32aa8 <strspn@plt+0x2fd90>
   33d2c:	mov	r0, r7
   33d30:	bl	2778 <free@plt>
   33d34:	mvn	r0, #21
   33d38:	b	33c20 <strspn@plt+0x30f08>
   33d3c:	ldr	r4, [pc, #116]	; 33db8 <strspn@plt+0x310a0>
   33d40:	add	r4, pc, r4
   33d44:	b	33c80 <strspn@plt+0x30f68>
   33d48:	ldr	r4, [pc, #108]	; 33dbc <strspn@plt+0x310a4>
   33d4c:	add	r4, pc, r4
   33d50:	b	33cec <strspn@plt+0x30fd4>
   33d54:	bl	2838 <__stack_chk_fail@plt>
   33d58:	mov	r4, r0
   33d5c:	mov	r0, r6
   33d60:	bl	2778 <free@plt>
   33d64:	mov	r0, r4
   33d68:	bl	2cb8 <_Unwind_Resume@plt>
   33d6c:	mov	r4, r0
   33d70:	mov	r6, #0
   33d74:	b	33d5c <strspn@plt+0x31044>
   33d78:	mov	r4, r0
   33d7c:	mov	r0, r7
   33d80:	bl	2778 <free@plt>
   33d84:	mov	r0, r4
   33d88:	bl	2cb8 <_Unwind_Resume@plt>
   33d8c:	mov	r4, r0
   33d90:	mov	r7, #0
   33d94:	b	33d7c <strspn@plt+0x31064>
   33d98:	strdeq	r1, [r2], -ip
   33d9c:	andeq	r0, r0, r8, asr #4
   33da0:	andeq	sp, r0, r8, lsr #5
   33da4:	andeq	sp, r0, r4, ror r2
   33da8:	andeq	sp, r0, r8, ror r2
   33dac:	andeq	sp, r0, r8, ror #4
   33db0:	andeq	sp, r0, r8, lsl #4
   33db4:	andeq	sp, r0, ip, lsl #4
   33db8:	ldrdeq	r2, [r0], -r8
   33dbc:	andeq	r2, r0, ip, asr #21
   33dc0:	ldr	r3, [pc, #484]	; 33fac <strspn@plt+0x31294>
   33dc4:	ldr	ip, [pc, #484]	; 33fb0 <strspn@plt+0x31298>
   33dc8:	add	r3, pc, r3
   33dcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33dd0:	subs	r8, r0, #0
   33dd4:	ldr	r9, [r3, ip]
   33dd8:	sub	sp, sp, #116	; 0x74
   33ddc:	mov	sl, r1
   33de0:	mov	fp, r2
   33de4:	ldr	r3, [r9]
   33de8:	str	r3, [sp, #108]	; 0x6c
   33dec:	beq	33f60 <strspn@plt+0x31248>
   33df0:	cmp	r1, #0
   33df4:	beq	33f40 <strspn@plt+0x31228>
   33df8:	bl	2b20 <fileno@plt>
   33dfc:	mov	r2, sp
   33e00:	mov	r1, r0
   33e04:	mov	r0, #3
   33e08:	bl	28c8 <__fxstat64@plt>
   33e0c:	cmp	r0, #0
   33e10:	blt	33f14 <strspn@plt+0x311fc>
   33e14:	ldr	r3, [sp, #16]
   33e18:	and	r3, r3, #61440	; 0xf000
   33e1c:	cmp	r3, #32768	; 0x8000
   33e20:	movne	r4, #2048	; 0x800
   33e24:	beq	33edc <strspn@plt+0x311c4>
   33e28:	mov	r7, #0
   33e2c:	mov	r5, r7
   33e30:	b	33e68 <strspn@plt+0x31150>
   33e34:	add	r7, r6, r5
   33e38:	mov	r1, #1
   33e3c:	rsb	r2, r5, r4
   33e40:	mov	r3, r8
   33e44:	mov	r0, r7
   33e48:	bl	2940 <fread@plt>
   33e4c:	cmp	r0, #0
   33e50:	beq	33ea8 <strspn@plt+0x31190>
   33e54:	lsl	r4, r4, #1
   33e58:	add	r5, r5, r0
   33e5c:	cmp	r4, #4194304	; 0x400000
   33e60:	bhi	33ed4 <strspn@plt+0x311bc>
   33e64:	mov	r7, r6
   33e68:	mov	r0, r7
   33e6c:	add	r1, r4, #1
   33e70:	bl	285c <realloc@plt>
   33e74:	subs	r6, r0, #0
   33e78:	bne	33e34 <strspn@plt+0x3111c>
   33e7c:	mov	r6, r7
   33e80:	mvn	r4, #11
   33e84:	mov	r0, r6
   33e88:	bl	2778 <free@plt>
   33e8c:	ldr	r2, [sp, #108]	; 0x6c
   33e90:	ldr	r3, [r9]
   33e94:	mov	r0, r4
   33e98:	cmp	r2, r3
   33e9c:	bne	33f3c <strspn@plt+0x31224>
   33ea0:	add	sp, sp, #116	; 0x74
   33ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33ea8:	mov	r0, r8
   33eac:	bl	279c <ferror@plt>
   33eb0:	subs	r4, r0, #0
   33eb4:	bne	33f04 <strspn@plt+0x311ec>
   33eb8:	cmp	fp, #0
   33ebc:	strb	r4, [r7]
   33ec0:	str	r6, [sl]
   33ec4:	beq	33f28 <strspn@plt+0x31210>
   33ec8:	str	r5, [fp]
   33ecc:	mov	r6, r4
   33ed0:	b	33e84 <strspn@plt+0x3116c>
   33ed4:	mvn	r4, #6
   33ed8:	b	33e84 <strspn@plt+0x3116c>
   33edc:	ldrd	r4, [sp, #48]	; 0x30
   33ee0:	mov	r6, #4194304	; 0x400000
   33ee4:	mov	r7, #0
   33ee8:	cmp	r6, r4
   33eec:	sbcs	r3, r7, r5
   33ef0:	blt	33f30 <strspn@plt+0x31218>
   33ef4:	cmp	r4, #1
   33ef8:	sbcs	r3, r5, #0
   33efc:	movlt	r4, #2048	; 0x800
   33f00:	b	33e28 <strspn@plt+0x31110>
   33f04:	bl	2a9c <__errno_location@plt>
   33f08:	ldr	r4, [r0]
   33f0c:	rsb	r4, r4, #0
   33f10:	b	33e84 <strspn@plt+0x3116c>
   33f14:	bl	2a9c <__errno_location@plt>
   33f18:	mov	r6, #0
   33f1c:	ldr	r4, [r0]
   33f20:	rsb	r4, r4, #0
   33f24:	b	33e84 <strspn@plt+0x3116c>
   33f28:	mov	r6, r4
   33f2c:	b	33e84 <strspn@plt+0x3116c>
   33f30:	mov	r6, #0
   33f34:	mvn	r4, #6
   33f38:	b	33e84 <strspn@plt+0x3116c>
   33f3c:	bl	2838 <__stack_chk_fail@plt>
   33f40:	ldr	r0, [pc, #108]	; 33fb4 <strspn@plt+0x3129c>
   33f44:	mov	r2, #131	; 0x83
   33f48:	ldr	r1, [pc, #104]	; 33fb8 <strspn@plt+0x312a0>
   33f4c:	ldr	r3, [pc, #104]	; 33fbc <strspn@plt+0x312a4>
   33f50:	add	r0, pc, r0
   33f54:	add	r1, pc, r1
   33f58:	add	r3, pc, r3
   33f5c:	bl	32874 <strspn@plt+0x2fb5c>
   33f60:	ldr	r0, [pc, #88]	; 33fc0 <strspn@plt+0x312a8>
   33f64:	mov	r2, #130	; 0x82
   33f68:	ldr	r1, [pc, #84]	; 33fc4 <strspn@plt+0x312ac>
   33f6c:	ldr	r3, [pc, #84]	; 33fc8 <strspn@plt+0x312b0>
   33f70:	add	r0, pc, r0
   33f74:	add	r1, pc, r1
   33f78:	add	r3, pc, r3
   33f7c:	bl	32874 <strspn@plt+0x2fb5c>
   33f80:	mov	r4, r0
   33f84:	mov	r0, r6
   33f88:	bl	2778 <free@plt>
   33f8c:	mov	r0, r4
   33f90:	bl	2cb8 <_Unwind_Resume@plt>
   33f94:	mov	r4, r0
   33f98:	mov	r6, sl
   33f9c:	b	33f84 <strspn@plt+0x3126c>
   33fa0:	mov	r4, r0
   33fa4:	mov	r6, r8
   33fa8:	b	33f84 <strspn@plt+0x3126c>
   33fac:	andeq	r0, r2, ip, lsr #31
   33fb0:	andeq	r0, r0, r8, asr #4
   33fb4:	andeq	r6, r0, r0, lsr r0
   33fb8:	ldrdeq	ip, [r0], -r0
   33fbc:	andeq	sp, r0, r0, lsr #1
   33fc0:	andeq	sl, r0, r4, asr #26
   33fc4:			; <UNDEFINED> instruction: 0x0000cfb0
   33fc8:	andeq	sp, r0, r0, lsl #1
   33fcc:	cmp	r0, #0
   33fd0:	push	{r4, r5, r6, lr}
   33fd4:	mov	r4, r1
   33fd8:	mov	r6, r2
   33fdc:	beq	34050 <strspn@plt+0x31338>
   33fe0:	cmp	r1, #0
   33fe4:	beq	34030 <strspn@plt+0x31318>
   33fe8:	ldr	r1, [pc, #148]	; 34084 <strspn@plt+0x3136c>
   33fec:	add	r1, pc, r1
   33ff0:	bl	2c40 <fopen64@plt>
   33ff4:	subs	r5, r0, #0
   33ff8:	beq	3401c <strspn@plt+0x31304>
   33ffc:	mov	r1, r4
   34000:	mov	r2, r6
   34004:	bl	33dc0 <strspn@plt+0x310a8>
   34008:	mov	r4, r0
   3400c:	mov	r0, r5
   34010:	bl	2b68 <fclose@plt>
   34014:	mov	r0, r4
   34018:	pop	{r4, r5, r6, pc}
   3401c:	bl	2a9c <__errno_location@plt>
   34020:	ldr	r4, [r0]
   34024:	rsb	r4, r4, #0
   34028:	mov	r0, r4
   3402c:	pop	{r4, r5, r6, pc}
   34030:	ldr	r0, [pc, #80]	; 34088 <strspn@plt+0x31370>
   34034:	mov	r2, #192	; 0xc0
   34038:	ldr	r1, [pc, #76]	; 3408c <strspn@plt+0x31374>
   3403c:	ldr	r3, [pc, #76]	; 34090 <strspn@plt+0x31378>
   34040:	add	r0, pc, r0
   34044:	add	r1, pc, r1
   34048:	add	r3, pc, r3
   3404c:	bl	32874 <strspn@plt+0x2fb5c>
   34050:	ldr	r0, [pc, #60]	; 34094 <strspn@plt+0x3137c>
   34054:	mov	r2, #191	; 0xbf
   34058:	ldr	r1, [pc, #56]	; 34098 <strspn@plt+0x31380>
   3405c:	ldr	r3, [pc, #56]	; 3409c <strspn@plt+0x31384>
   34060:	add	r0, pc, r0
   34064:	add	r1, pc, r1
   34068:	add	r3, pc, r3
   3406c:	bl	32874 <strspn@plt+0x2fb5c>
   34070:	mov	r4, r0
   34074:	mov	r0, r5
   34078:	bl	2b68 <fclose@plt>
   3407c:	mov	r0, r4
   34080:	bl	2cb8 <_Unwind_Resume@plt>
   34084:	andeq	r9, r0, r4, lsr #3
   34088:	andeq	r5, r0, r0, asr #30
   3408c:	andeq	ip, r0, r0, ror #29
   34090:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   34094:	andeq	sl, r0, r0, lsl r6
   34098:	andeq	ip, r0, r0, asr #29
   3409c:			; <UNDEFINED> instruction: 0x0000cfbc
   340a0:	ldr	ip, [pc, #1512]	; 34690 <strspn@plt+0x31978>
   340a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   340a8:	add	ip, pc, ip
   340ac:	sub	sp, sp, #84	; 0x54
   340b0:	ldr	lr, [pc, #1500]	; 34694 <strspn@plt+0x3197c>
   340b4:	subs	r8, r2, #0
   340b8:	mov	r2, #0
   340bc:	str	r3, [sp, #20]
   340c0:	mov	r3, ip
   340c4:	ldr	ip, [sp, #120]	; 0x78
   340c8:	str	r1, [sp, #16]
   340cc:	str	ip, [sp, #24]
   340d0:	ldr	lr, [r3, lr]
   340d4:	ldr	r3, [sp, #124]	; 0x7c
   340d8:	str	r2, [sp, #56]	; 0x38
   340dc:	str	lr, [sp, #36]	; 0x24
   340e0:	str	r3, [sp, #28]
   340e4:	ldr	r3, [lr]
   340e8:	str	r2, [sp, #60]	; 0x3c
   340ec:	str	r2, [sp, #64]	; 0x40
   340f0:	str	r3, [sp, #76]	; 0x4c
   340f4:	str	r2, [sp, #68]	; 0x44
   340f8:	str	r2, [sp, #72]	; 0x48
   340fc:	beq	3466c <strspn@plt+0x31954>
   34100:	cmp	r0, #0
   34104:	beq	34618 <strspn@plt+0x31900>
   34108:	add	r1, sp, #56	; 0x38
   3410c:	bl	33dc0 <strspn@plt+0x310a8>
   34110:	cmp	r0, #0
   34114:	blt	34648 <strspn@plt+0x31930>
   34118:	ldr	r6, [sp, #56]	; 0x38
   3411c:	ldrb	r4, [r6]
   34120:	cmp	r4, #0
   34124:	beq	34240 <strspn@plt+0x31528>
   34128:	ldr	r1, [pc, #1384]	; 34698 <strspn@plt+0x31980>
   3412c:	mov	r5, #0
   34130:	ldr	r2, [pc, #1380]	; 3469c <strspn@plt+0x31984>
   34134:	mov	r7, r5
   34138:	add	r1, pc, r1
   3413c:	ldr	r3, [pc, #1372]	; 346a0 <strspn@plt+0x31988>
   34140:	str	r1, [sp, #40]	; 0x28
   34144:	mov	sl, r5
   34148:	ldr	ip, [pc, #1364]	; 346a4 <strspn@plt+0x3198c>
   3414c:	mov	r9, #1
   34150:	ldr	r1, [pc, #1360]	; 346a8 <strspn@plt+0x31990>
   34154:	add	r2, pc, r2
   34158:	mvn	fp, #0
   3415c:	add	r3, pc, r3
   34160:	add	ip, pc, ip
   34164:	add	r1, pc, r1
   34168:	str	r2, [sp, #48]	; 0x30
   3416c:	str	r3, [sp, #44]	; 0x2c
   34170:	str	ip, [sp, #32]
   34174:	str	r1, [sp, #52]	; 0x34
   34178:	str	fp, [sp, #12]
   3417c:	cmp	r5, #10
   34180:	addls	pc, pc, r5, lsl #2
   34184:	b	341cc <strspn@plt+0x314b4>
   34188:	b	341b4 <strspn@plt+0x3149c>
   3418c:	b	34304 <strspn@plt+0x315ec>
   34190:	b	343c8 <strspn@plt+0x316b0>
   34194:	b	34328 <strspn@plt+0x31610>
   34198:	b	343fc <strspn@plt+0x316e4>
   3419c:	b	342ec <strspn@plt+0x315d4>
   341a0:	b	342b4 <strspn@plt+0x3159c>
   341a4:	b	3429c <strspn@plt+0x31584>
   341a8:	b	342d0 <strspn@plt+0x315b8>
   341ac:	b	34274 <strspn@plt+0x3155c>
   341b0:	b	341c8 <strspn@plt+0x314b0>
   341b4:	ldr	r0, [sp, #32]
   341b8:	mov	r1, r4
   341bc:	bl	2a60 <strchr@plt>
   341c0:	cmp	r0, #0
   341c4:	beq	34588 <strspn@plt+0x31870>
   341c8:	mov	r5, #9
   341cc:	ldrb	r4, [r6, #1]!
   341d0:	cmp	r4, #0
   341d4:	bne	3417c <strspn@plt+0x31464>
   341d8:	sub	r3, r5, #2
   341dc:	cmp	r3, #6
   341e0:	bhi	34240 <strspn@plt+0x31528>
   341e4:	ldr	r3, [sp, #60]	; 0x3c
   341e8:	strb	r4, [r3, sl]
   341ec:	ldr	r3, [sp, #72]	; 0x48
   341f0:	cmp	r3, #0
   341f4:	strbne	r4, [r3, r7]
   341f8:	cmp	r5, #3
   341fc:	beq	3462c <strspn@plt+0x31914>
   34200:	cmn	fp, #1
   34204:	ldr	ip, [sp, #24]
   34208:	ldr	r0, [sp, #16]
   3420c:	mov	r1, r9
   34210:	ldrne	r3, [sp, #60]	; 0x3c
   34214:	movne	r2, #0
   34218:	strbne	r2, [r3, fp]
   3421c:	str	ip, [sp]
   34220:	ldr	ip, [sp, #28]
   34224:	ldr	r2, [sp, #60]	; 0x3c
   34228:	ldr	r3, [sp, #72]	; 0x48
   3422c:	str	ip, [sp, #4]
   34230:	ldr	ip, [sp, #20]
   34234:	blx	ip
   34238:	subs	r3, r0, #0
   3423c:	blt	345d4 <strspn@plt+0x318bc>
   34240:	mov	r4, #0
   34244:	ldr	r0, [sp, #60]	; 0x3c
   34248:	bl	2778 <free@plt>
   3424c:	ldr	r0, [sp, #56]	; 0x38
   34250:	bl	2778 <free@plt>
   34254:	ldr	r1, [sp, #36]	; 0x24
   34258:	ldr	r2, [sp, #76]	; 0x4c
   3425c:	mov	r0, r4
   34260:	ldr	r3, [r1]
   34264:	cmp	r2, r3
   34268:	bne	3468c <strspn@plt+0x31974>
   3426c:	add	sp, sp, #84	; 0x54
   34270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34274:	cmp	r4, #92	; 0x5c
   34278:	moveq	r5, #10
   3427c:	beq	341cc <strspn@plt+0x314b4>
   34280:	mov	r1, r4
   34284:	mov	r0, r8
   34288:	bl	2a60 <strchr@plt>
   3428c:	cmp	r0, #0
   34290:	addne	r9, r9, #1
   34294:	movne	r5, #0
   34298:	b	341cc <strspn@plt+0x314b4>
   3429c:	cmp	r4, #34	; 0x22
   342a0:	beq	3449c <strspn@plt+0x31784>
   342a4:	cmp	r4, #92	; 0x5c
   342a8:	bne	34470 <strspn@plt+0x31758>
   342ac:	mov	r5, #8
   342b0:	b	341cc <strspn@plt+0x314b4>
   342b4:	mov	r0, r8
   342b8:	mov	r1, r4
   342bc:	bl	2a60 <strchr@plt>
   342c0:	cmp	r0, #0
   342c4:	beq	34528 <strspn@plt+0x31810>
   342c8:	mov	r5, #5
   342cc:	b	341cc <strspn@plt+0x314b4>
   342d0:	mov	r0, r8
   342d4:	mov	r1, r4
   342d8:	bl	2a60 <strchr@plt>
   342dc:	cmp	r0, #0
   342e0:	beq	34558 <strspn@plt+0x31840>
   342e4:	mov	r5, #7
   342e8:	b	341cc <strspn@plt+0x314b4>
   342ec:	cmp	r4, #39	; 0x27
   342f0:	beq	3449c <strspn@plt+0x31784>
   342f4:	cmp	r4, #92	; 0x5c
   342f8:	bne	34470 <strspn@plt+0x31758>
   342fc:	mov	r5, #6
   34300:	b	341cc <strspn@plt+0x314b4>
   34304:	mov	r0, r8
   34308:	mov	r1, r4
   3430c:	bl	2a60 <strchr@plt>
   34310:	cmp	r0, #0
   34314:	beq	344a4 <strspn@plt+0x3178c>
   34318:	mov	r5, #0
   3431c:	add	r9, r9, #1
   34320:	mov	sl, r5
   34324:	b	341cc <strspn@plt+0x314b4>
   34328:	mov	r0, r8
   3432c:	mov	r1, r4
   34330:	bl	2a60 <strchr@plt>
   34334:	cmp	r0, #0
   34338:	beq	34444 <strspn@plt+0x3172c>
   3433c:	ldr	r3, [sp, #60]	; 0x3c
   34340:	mov	r2, #0
   34344:	ldr	r1, [sp, #12]
   34348:	add	r9, r9, #1
   3434c:	strb	r2, [r3, sl]
   34350:	ldr	r3, [sp, #72]	; 0x48
   34354:	cmp	r3, r2
   34358:	strbne	r2, [r3, r7]
   3435c:	cmn	r1, #1
   34360:	ldrne	r3, [sp, #72]	; 0x48
   34364:	movne	r2, #0
   34368:	strbne	r2, [r3, r1]
   3436c:	cmn	fp, #1
   34370:	mov	r1, r9
   34374:	ldrne	r3, [sp, #60]	; 0x3c
   34378:	movne	r2, #0
   3437c:	strbne	r2, [r3, fp]
   34380:	ldr	ip, [sp, #24]
   34384:	ldr	r2, [sp, #60]	; 0x3c
   34388:	ldr	r0, [sp, #16]
   3438c:	str	ip, [sp]
   34390:	ldr	ip, [sp, #28]
   34394:	ldr	r3, [sp, #72]	; 0x48
   34398:	str	ip, [sp, #4]
   3439c:	ldr	ip, [sp, #20]
   343a0:	blx	ip
   343a4:	subs	r3, r0, #0
   343a8:	blt	345d4 <strspn@plt+0x318bc>
   343ac:	mov	r3, #0
   343b0:	str	r3, [sp, #72]	; 0x48
   343b4:	mov	r5, r3
   343b8:	str	r3, [sp, #68]	; 0x44
   343bc:	mov	r7, r3
   343c0:	mov	sl, r3
   343c4:	b	341cc <strspn@plt+0x314b4>
   343c8:	mov	r0, r8
   343cc:	mov	r1, r4
   343d0:	bl	2a60 <strchr@plt>
   343d4:	cmp	r0, #0
   343d8:	beq	344f8 <strspn@plt+0x317e0>
   343dc:	ldr	r3, [sp, #60]	; 0x3c
   343e0:	mov	r2, #0
   343e4:	add	r9, r9, #1
   343e8:	strb	r2, [r3, sl]
   343ec:	ldr	r3, [sp, #72]	; 0x48
   343f0:	cmp	r3, r2
   343f4:	strbne	r2, [r3, r7]
   343f8:	b	3436c <strspn@plt+0x31654>
   343fc:	mov	r0, r8
   34400:	mov	r1, r4
   34404:	bl	2a60 <strchr@plt>
   34408:	cmp	r0, #0
   3440c:	movne	r5, #3
   34410:	bne	341cc <strspn@plt+0x314b4>
   34414:	add	r0, sp, #72	; 0x48
   34418:	add	r1, sp, #68	; 0x44
   3441c:	add	r2, r7, #2
   34420:	mov	r3, #1
   34424:	bl	2d3dc <strspn@plt+0x2a6c4>
   34428:	cmp	r0, #0
   3442c:	beq	345d0 <strspn@plt+0x318b8>
   34430:	ldr	r3, [sp, #72]	; 0x48
   34434:	mov	r5, #3
   34438:	strb	r4, [r3, r7]
   3443c:	add	r7, r7, #1
   34440:	b	341cc <strspn@plt+0x314b4>
   34444:	cmp	r4, #92	; 0x5c
   34448:	beq	345e4 <strspn@plt+0x318cc>
   3444c:	ldr	r0, [sp, #40]	; 0x28
   34450:	mov	r1, r4
   34454:	bl	2a60 <strchr@plt>
   34458:	cmp	r0, #0
   3445c:	beq	3460c <strspn@plt+0x318f4>
   34460:	ldr	r1, [sp, #12]
   34464:	cmn	r1, #1
   34468:	moveq	r1, r7
   3446c:	str	r1, [sp, #12]
   34470:	add	r0, sp, #72	; 0x48
   34474:	add	r1, sp, #68	; 0x44
   34478:	add	r2, r7, #2
   3447c:	mov	r3, #1
   34480:	bl	2d3dc <strspn@plt+0x2a6c4>
   34484:	cmp	r0, #0
   34488:	beq	345d0 <strspn@plt+0x318b8>
   3448c:	ldr	r3, [sp, #72]	; 0x48
   34490:	strb	r4, [r3, r7]
   34494:	add	r7, r7, #1
   34498:	b	341cc <strspn@plt+0x314b4>
   3449c:	mov	r5, #2
   344a0:	b	341cc <strspn@plt+0x314b4>
   344a4:	cmp	r4, #61	; 0x3d
   344a8:	beq	345f4 <strspn@plt+0x318dc>
   344ac:	ldr	r0, [sp, #44]	; 0x2c
   344b0:	mov	r1, r4
   344b4:	bl	2a60 <strchr@plt>
   344b8:	cmp	r0, #0
   344bc:	mvneq	fp, #0
   344c0:	beq	344cc <strspn@plt+0x317b4>
   344c4:	cmn	fp, #1
   344c8:	moveq	fp, sl
   344cc:	add	r0, sp, #60	; 0x3c
   344d0:	add	r1, sp, #64	; 0x40
   344d4:	add	r2, sl, #2
   344d8:	mov	r3, #1
   344dc:	bl	2d3dc <strspn@plt+0x2a6c4>
   344e0:	cmp	r0, #0
   344e4:	beq	345d0 <strspn@plt+0x318b8>
   344e8:	ldr	r3, [sp, #60]	; 0x3c
   344ec:	strb	r4, [r3, sl]
   344f0:	add	sl, sl, #1
   344f4:	b	341cc <strspn@plt+0x314b4>
   344f8:	cmp	r4, #39	; 0x27
   344fc:	beq	342c8 <strspn@plt+0x315b0>
   34500:	cmp	r4, #34	; 0x22
   34504:	beq	342e4 <strspn@plt+0x315cc>
   34508:	cmp	r4, #92	; 0x5c
   3450c:	beq	34604 <strspn@plt+0x318ec>
   34510:	ldr	r0, [sp, #48]	; 0x30
   34514:	mov	r1, r4
   34518:	bl	2a60 <strchr@plt>
   3451c:	cmp	r0, #0
   34520:	bne	341cc <strspn@plt+0x314b4>
   34524:	b	34414 <strspn@plt+0x316fc>
   34528:	add	r0, sp, #72	; 0x48
   3452c:	add	r1, sp, #68	; 0x44
   34530:	add	r2, r7, #2
   34534:	mov	r3, #1
   34538:	bl	2d3dc <strspn@plt+0x2a6c4>
   3453c:	cmp	r0, #0
   34540:	beq	345d0 <strspn@plt+0x318b8>
   34544:	ldr	r3, [sp, #72]	; 0x48
   34548:	mov	r5, #5
   3454c:	strb	r4, [r3, r7]
   34550:	add	r7, r7, #1
   34554:	b	341cc <strspn@plt+0x314b4>
   34558:	add	r0, sp, #72	; 0x48
   3455c:	add	r1, sp, #68	; 0x44
   34560:	add	r2, r7, #2
   34564:	mov	r3, #1
   34568:	bl	2d3dc <strspn@plt+0x2a6c4>
   3456c:	cmp	r0, #0
   34570:	beq	345d0 <strspn@plt+0x318b8>
   34574:	ldr	r3, [sp, #72]	; 0x48
   34578:	mov	r5, #7
   3457c:	strb	r4, [r3, r7]
   34580:	add	r7, r7, #1
   34584:	b	341cc <strspn@plt+0x314b4>
   34588:	ldr	r0, [sp, #52]	; 0x34
   3458c:	mov	r1, r4
   34590:	bl	2a60 <strchr@plt>
   34594:	cmp	r0, #0
   34598:	bne	341cc <strspn@plt+0x314b4>
   3459c:	add	r0, sp, #60	; 0x3c
   345a0:	add	r1, sp, #64	; 0x40
   345a4:	add	r2, sl, #2
   345a8:	mov	r3, #1
   345ac:	bl	2d3dc <strspn@plt+0x2a6c4>
   345b0:	cmp	r0, #0
   345b4:	beq	345d0 <strspn@plt+0x318b8>
   345b8:	ldr	r3, [sp, #60]	; 0x3c
   345bc:	mov	r5, #1
   345c0:	mvn	fp, #0
   345c4:	strb	r4, [r3, sl]
   345c8:	add	sl, sl, r5
   345cc:	b	341cc <strspn@plt+0x314b4>
   345d0:	mvn	r3, #11
   345d4:	ldr	r0, [sp, #72]	; 0x48
   345d8:	mov	r4, r3
   345dc:	bl	2778 <free@plt>
   345e0:	b	34244 <strspn@plt+0x3152c>
   345e4:	mvn	r1, #0
   345e8:	mov	r5, #4
   345ec:	str	r1, [sp, #12]
   345f0:	b	341cc <strspn@plt+0x314b4>
   345f4:	mvn	ip, #0
   345f8:	mov	r5, #2
   345fc:	str	ip, [sp, #12]
   34600:	b	341cc <strspn@plt+0x314b4>
   34604:	mov	r5, #4
   34608:	b	341cc <strspn@plt+0x314b4>
   3460c:	mvn	r3, #0
   34610:	str	r3, [sp, #12]
   34614:	b	34470 <strspn@plt+0x31758>
   34618:	mov	r2, r0
   3461c:	add	r1, sp, #56	; 0x38
   34620:	ldr	r0, [sp, #16]
   34624:	bl	33fcc <strspn@plt+0x312b4>
   34628:	b	34110 <strspn@plt+0x313f8>
   3462c:	ldr	r2, [sp, #12]
   34630:	cmn	r2, #1
   34634:	ldrne	r3, [sp, #72]	; 0x48
   34638:	movne	r2, #0
   3463c:	ldrne	ip, [sp, #12]
   34640:	strbne	r2, [r3, ip]
   34644:	b	34200 <strspn@plt+0x314e8>
   34648:	mov	r4, r0
   3464c:	b	34244 <strspn@plt+0x3152c>
   34650:	mov	r4, r0
   34654:	ldr	r0, [sp, #60]	; 0x3c
   34658:	bl	2778 <free@plt>
   3465c:	ldr	r0, [sp, #56]	; 0x38
   34660:	bl	2778 <free@plt>
   34664:	mov	r0, r4
   34668:	bl	2cb8 <_Unwind_Resume@plt>
   3466c:	ldr	r0, [pc, #56]	; 346ac <strspn@plt+0x31994>
   34670:	mov	r2, #230	; 0xe6
   34674:	ldr	r1, [pc, #52]	; 346b0 <strspn@plt+0x31998>
   34678:	ldr	r3, [pc, #52]	; 346b4 <strspn@plt+0x3199c>
   3467c:	add	r0, pc, r0
   34680:	add	r1, pc, r1
   34684:	add	r3, pc, r3
   34688:	bl	32874 <strspn@plt+0x2fb5c>
   3468c:	bl	2838 <__stack_chk_fail@plt>
   34690:	andeq	r0, r2, ip, asr #25
   34694:	andeq	r0, r0, r8, asr #4
   34698:	andeq	r6, r0, r0, lsr #4
   3469c:	andeq	r6, r0, r4, lsl #4
   346a0:	strdeq	r6, [r0], -ip
   346a4:	andeq	ip, r0, r4, ror lr
   346a8:	strdeq	r6, [r0], -r4
   346ac:	andeq	ip, r0, r0, asr r9
   346b0:	andeq	ip, r0, r4, lsr #17
   346b4:	andeq	ip, r0, r8, lsl #19
   346b8:	push	{r1, r2, r3}
   346bc:	mov	r1, r0
   346c0:	ldr	r3, [pc, #140]	; 34754 <strspn@plt+0x31a3c>
   346c4:	mov	r0, #0
   346c8:	ldr	ip, [pc, #136]	; 34758 <strspn@plt+0x31a40>
   346cc:	add	r3, pc, r3
   346d0:	push	{r4, lr}
   346d4:	sub	sp, sp, #28
   346d8:	ldr	r4, [r3, ip]
   346dc:	ldr	r2, [sp, #36]	; 0x24
   346e0:	str	r0, [sp, #16]
   346e4:	ldr	r3, [r4]
   346e8:	cmp	r2, r0
   346ec:	str	r3, [sp, #20]
   346f0:	beq	34744 <strspn@plt+0x31a2c>
   346f4:	add	r3, sp, #24
   346f8:	add	r0, sp, #40	; 0x28
   346fc:	str	r0, [r3, #-12]!
   34700:	add	r0, sp, #16
   34704:	str	r3, [sp]
   34708:	ldr	r3, [pc, #76]	; 3475c <strspn@plt+0x31a44>
   3470c:	str	r0, [sp, #4]
   34710:	mov	r0, #0
   34714:	add	r3, pc, r3
   34718:	bl	340a0 <strspn@plt+0x31388>
   3471c:	ldr	r2, [sp, #20]
   34720:	ldr	r3, [r4]
   34724:	cmp	r0, #0
   34728:	ldrge	r0, [sp, #16]
   3472c:	cmp	r2, r3
   34730:	bne	34750 <strspn@plt+0x31a38>
   34734:	add	sp, sp, #28
   34738:	pop	{r4, lr}
   3473c:	add	sp, sp, #12
   34740:	bx	lr
   34744:	ldr	r2, [pc, #20]	; 34760 <strspn@plt+0x31a48>
   34748:	add	r2, pc, r2
   3474c:	b	346f4 <strspn@plt+0x319dc>
   34750:	bl	2838 <__stack_chk_fail@plt>
   34754:	andeq	r0, r2, r8, lsr #13
   34758:	andeq	r0, r0, r8, asr #4
   3475c:			; <UNDEFINED> instruction: 0xfffff44c
   34760:	ldrdeq	sl, [r0], -ip
   34764:	ldr	r3, [pc, #512]	; 3496c <strspn@plt+0x31c54>
   34768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3476c:	add	r3, pc, r3
   34770:	subs	r6, r0, #0
   34774:	ldr	r0, [pc, #500]	; 34970 <strspn@plt+0x31c58>
   34778:	mov	r8, r2
   3477c:	mov	r2, r3
   34780:	sub	sp, sp, #36	; 0x24
   34784:	mov	r3, #0
   34788:	ldr	r0, [r2, r0]
   3478c:	mov	r9, r1
   34790:	str	r3, [sp, #20]
   34794:	str	r3, [sp, #24]
   34798:	ldr	r3, [r0]
   3479c:	str	r0, [sp, #12]
   347a0:	str	r3, [sp, #28]
   347a4:	beq	34938 <strspn@plt+0x31c20>
   347a8:	cmp	r8, #0
   347ac:	beq	347d4 <strspn@plt+0x31abc>
   347b0:	mov	r2, #1
   347b4:	add	r0, sp, #20
   347b8:	mov	r3, r2
   347bc:	add	r1, sp, #24
   347c0:	bl	2d3dc <strspn@plt+0x2a6c4>
   347c4:	cmp	r0, #0
   347c8:	ldreq	r0, [sp, #20]
   347cc:	mvneq	r7, #11
   347d0:	beq	3489c <strspn@plt+0x31b84>
   347d4:	mov	r0, r6
   347d8:	bl	2c1c <flockfile@plt>
   347dc:	cmp	r9, #0
   347e0:	beq	348c0 <strspn@plt+0x31ba8>
   347e4:	add	r2, sp, #20
   347e8:	add	r3, sp, #24
   347ec:	str	r2, [sp, #4]
   347f0:	mov	r5, #0
   347f4:	str	r3, [sp, #8]
   347f8:	bl	2a9c <__errno_location@plt>
   347fc:	mov	fp, r5
   34800:	mov	sl, r0
   34804:	b	34848 <strspn@plt+0x31b30>
   34808:	cmp	r4, #0
   3480c:	beq	34874 <strspn@plt+0x31b5c>
   34810:	cmp	r8, #0
   34814:	beq	3483c <strspn@plt+0x31b24>
   34818:	add	r0, sp, #20
   3481c:	add	r1, sp, #24
   34820:	add	r2, r5, #2
   34824:	mov	r3, #1
   34828:	bl	2d3dc <strspn@plt+0x2a6c4>
   3482c:	cmp	r0, #0
   34830:	beq	348d4 <strspn@plt+0x31bbc>
   34834:	ldr	r3, [sp, #20]
   34838:	strb	r4, [r3, r5]
   3483c:	cmp	r7, r9
   34840:	beq	348c0 <strspn@plt+0x31ba8>
   34844:	mov	r5, r7
   34848:	str	fp, [sl]
   3484c:	ldr	r3, [r6, #4]
   34850:	ldr	r2, [r6, #8]
   34854:	cmp	r3, r2
   34858:	bcs	348dc <strspn@plt+0x31bc4>
   3485c:	add	r2, r3, #1
   34860:	str	r2, [r6, #4]
   34864:	ldrb	r4, [r3]
   34868:	cmp	r4, #10
   3486c:	add	r7, r5, #1
   34870:	bne	34808 <strspn@plt+0x31af0>
   34874:	mov	r0, r6
   34878:	bl	2898 <funlockfile@plt>
   3487c:	cmp	r8, #0
   34880:	beq	348cc <strspn@plt+0x31bb4>
   34884:	ldr	r2, [sp, #20]
   34888:	mov	r3, #0
   3488c:	mov	r0, r3
   34890:	strb	r3, [r2, r5]
   34894:	ldr	r3, [sp, #20]
   34898:	str	r3, [r8]
   3489c:	bl	2778 <free@plt>
   348a0:	ldr	r1, [sp, #12]
   348a4:	ldr	r2, [sp, #28]
   348a8:	mov	r0, r7
   348ac:	ldr	r3, [r1]
   348b0:	cmp	r2, r3
   348b4:	bne	34968 <strspn@plt+0x31c50>
   348b8:	add	sp, sp, #36	; 0x24
   348bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   348c0:	mvn	r7, #104	; 0x68
   348c4:	mov	r0, r6
   348c8:	bl	2898 <funlockfile@plt>
   348cc:	ldr	r0, [sp, #20]
   348d0:	b	3489c <strspn@plt+0x31b84>
   348d4:	mvn	r7, #11
   348d8:	b	348c4 <strspn@plt+0x31bac>
   348dc:	mov	r0, r6
   348e0:	bl	2b98 <__uflow@plt>
   348e4:	cmn	r0, #1
   348e8:	bne	3491c <strspn@plt+0x31c04>
   348ec:	ldr	r3, [r6]
   348f0:	tst	r3, #32
   348f4:	beq	34914 <strspn@plt+0x31bfc>
   348f8:	cmp	r5, #0
   348fc:	bne	34914 <strspn@plt+0x31bfc>
   34900:	ldr	r7, [sl]
   34904:	cmp	r7, #0
   34908:	rsbgt	r7, r7, #0
   3490c:	mvnle	r7, #4
   34910:	b	348c4 <strspn@plt+0x31bac>
   34914:	mov	r7, r5
   34918:	b	34874 <strspn@plt+0x31b5c>
   3491c:	mov	r4, r0
   34920:	b	34868 <strspn@plt+0x31b50>
   34924:	mov	r4, r0
   34928:	ldr	r0, [sp, #20]
   3492c:	bl	2778 <free@plt>
   34930:	mov	r0, r4
   34934:	bl	2cb8 <_Unwind_Resume@plt>
   34938:	ldr	r0, [pc, #52]	; 34974 <strspn@plt+0x31c5c>
   3493c:	movw	r2, #815	; 0x32f
   34940:	ldr	r1, [pc, #48]	; 34978 <strspn@plt+0x31c60>
   34944:	ldr	r3, [pc, #48]	; 3497c <strspn@plt+0x31c64>
   34948:	add	r0, pc, r0
   3494c:	add	r1, pc, r1
   34950:	add	r3, pc, r3
   34954:	bl	32874 <strspn@plt+0x2fb5c>
   34958:	mov	r4, r0
   3495c:	mov	r0, r6
   34960:	bl	2898 <funlockfile@plt>
   34964:	b	34928 <strspn@plt+0x31c10>
   34968:	bl	2838 <__stack_chk_fail@plt>
   3496c:	andeq	r0, r2, r8, lsl #12
   34970:	andeq	r0, r0, r8, asr #4
   34974:	andeq	sl, r0, ip, ror #6
   34978:	ldrdeq	ip, [r0], -r8
   3497c:	andeq	ip, r0, r4, ror #13
   34980:	cmp	r0, #0
   34984:	push	{r3, r4, r5, lr}
   34988:	mov	r4, r1
   3498c:	beq	34a00 <strspn@plt+0x31ce8>
   34990:	cmp	r1, #0
   34994:	beq	349e0 <strspn@plt+0x31cc8>
   34998:	ldr	r1, [pc, #148]	; 34a34 <strspn@plt+0x31d1c>
   3499c:	add	r1, pc, r1
   349a0:	bl	2c40 <fopen64@plt>
   349a4:	subs	r5, r0, #0
   349a8:	beq	349cc <strspn@plt+0x31cb4>
   349ac:	mov	r2, r4
   349b0:	mov	r1, #1048576	; 0x100000
   349b4:	bl	34764 <strspn@plt+0x31a4c>
   349b8:	and	r4, r0, r0, asr #31
   349bc:	mov	r0, r5
   349c0:	bl	2b68 <fclose@plt>
   349c4:	mov	r0, r4
   349c8:	pop	{r3, r4, r5, pc}
   349cc:	bl	2a9c <__errno_location@plt>
   349d0:	ldr	r4, [r0]
   349d4:	rsb	r4, r4, #0
   349d8:	mov	r0, r4
   349dc:	pop	{r3, r4, r5, pc}
   349e0:	ldr	r0, [pc, #80]	; 34a38 <strspn@plt+0x31d20>
   349e4:	mov	r2, #115	; 0x73
   349e8:	ldr	r1, [pc, #76]	; 34a3c <strspn@plt+0x31d24>
   349ec:	ldr	r3, [pc, #76]	; 34a40 <strspn@plt+0x31d28>
   349f0:	add	r0, pc, r0
   349f4:	add	r1, pc, r1
   349f8:	add	r3, pc, r3
   349fc:	bl	32874 <strspn@plt+0x2fb5c>
   34a00:	ldr	r0, [pc, #60]	; 34a44 <strspn@plt+0x31d2c>
   34a04:	mov	r2, #114	; 0x72
   34a08:	ldr	r1, [pc, #56]	; 34a48 <strspn@plt+0x31d30>
   34a0c:	ldr	r3, [pc, #56]	; 34a4c <strspn@plt+0x31d34>
   34a10:	add	r0, pc, r0
   34a14:	add	r1, pc, r1
   34a18:	add	r3, pc, r3
   34a1c:	bl	32874 <strspn@plt+0x2fb5c>
   34a20:	mov	r4, r0
   34a24:	mov	r0, r5
   34a28:	bl	2b68 <fclose@plt>
   34a2c:	mov	r0, r4
   34a30:	bl	2cb8 <_Unwind_Resume@plt>
   34a34:	strdeq	r8, [r0], -r4
   34a38:	andeq	r5, r0, r4, lsl fp
   34a3c:	andeq	ip, r0, r0, lsr r5
   34a40:	andeq	ip, r0, r4, lsl #10
   34a44:	andeq	r9, r0, r0, ror #24
   34a48:	andeq	ip, r0, r0, lsl r5
   34a4c:	andeq	ip, r0, r4, ror #9
   34a50:	cmp	r0, #0
   34a54:	rsblt	r0, r0, #0
   34a58:	cmp	r0, #133	; 0x85
   34a5c:	bgt	34a70 <strspn@plt+0x31d58>
   34a60:	ldr	r3, [pc, #16]	; 34a78 <strspn@plt+0x31d60>
   34a64:	add	r3, pc, r3
   34a68:	ldr	r0, [r3, r0, lsl #2]
   34a6c:	bx	lr
   34a70:	mov	r0, #0
   34a74:	bx	lr
   34a78:	andeq	pc, r1, r4, asr r5	; <UNPREDICTABLE>
   34a7c:	push	{r4, r5, r6, lr}
   34a80:	subs	r4, r0, #0
   34a84:	beq	34ba8 <strspn@plt+0x31e90>
   34a88:	bl	2a54 <strlen@plt>
   34a8c:	sub	r3, r0, #3
   34a90:	cmp	r3, #12
   34a94:	bhi	34b7c <strspn@plt+0x31e64>
   34a98:	cmp	r0, #3
   34a9c:	mov	r3, r0
   34aa0:	blt	34b84 <strspn@plt+0x31e6c>
   34aa4:	cmp	r0, #4
   34aa8:	ble	34acc <strspn@plt+0x31db4>
   34aac:	cmp	r0, #5
   34ab0:	bne	34b84 <strspn@plt+0x31e6c>
   34ab4:	ldrb	r2, [r4, #4]
   34ab8:	ldr	r1, [pc, #264]	; 34bc8 <strspn@plt+0x31eb0>
   34abc:	lsl	r2, r2, #1
   34ac0:	add	r1, pc, r1
   34ac4:	ldrh	r2, [r1, r2]
   34ac8:	add	r3, r3, r2
   34acc:	ldrb	ip, [r4, #2]
   34ad0:	movw	r1, #326	; 0x146
   34ad4:	ldrb	r0, [r4, #1]
   34ad8:	ldr	r2, [pc, #236]	; 34bcc <strspn@plt+0x31eb4>
   34adc:	lsl	ip, ip, #1
   34ae0:	add	r2, pc, r2
   34ae4:	lsl	r0, r0, #1
   34ae8:	ldrh	r5, [r2, ip]
   34aec:	ldrh	r2, [r2, r0]
   34af0:	add	r5, r5, r3
   34af4:	add	r5, r5, r2
   34af8:	cmp	r5, r1
   34afc:	bhi	34b7c <strspn@plt+0x31e64>
   34b00:	ldr	r3, [pc, #200]	; 34bd0 <strspn@plt+0x31eb8>
   34b04:	add	r3, pc, r3
   34b08:	ldr	r3, [r3, r5, lsl #3]
   34b0c:	cmp	r3, #0
   34b10:	beq	34ba0 <strspn@plt+0x31e88>
   34b14:	ldrb	r2, [r4]
   34b18:	ldrb	ip, [r3]
   34b1c:	eor	r0, r2, ip
   34b20:	bics	r0, r0, #32
   34b24:	bne	34b7c <strspn@plt+0x31e64>
   34b28:	ldr	r1, [pc, #164]	; 34bd4 <strspn@plt+0x31ebc>
   34b2c:	mov	r6, r3
   34b30:	add	r1, pc, r1
   34b34:	ldrb	r3, [r1, r2]
   34b38:	ldrb	r2, [r1, ip]
   34b3c:	cmp	r3, r2
   34b40:	movne	ip, #0
   34b44:	moveq	ip, #1
   34b48:	cmp	r3, #0
   34b4c:	moveq	ip, #0
   34b50:	cmp	ip, #0
   34b54:	ldrbne	r2, [r4, #1]!
   34b58:	ldrbne	ip, [r6, #1]!
   34b5c:	bne	34b34 <strspn@plt+0x31e1c>
   34b60:	cmp	r3, r2
   34b64:	popne	{r4, r5, r6, pc}
   34b68:	ldr	r3, [pc, #104]	; 34bd8 <strspn@plt+0x31ec0>
   34b6c:	add	r3, pc, r3
   34b70:	add	r5, r3, r5, lsl #3
   34b74:	ldr	r0, [r5, #4]
   34b78:	pop	{r4, r5, r6, pc}
   34b7c:	mov	r0, #0
   34b80:	pop	{r4, r5, r6, pc}
   34b84:	ldrb	r3, [r4, #5]
   34b88:	ldr	r2, [pc, #76]	; 34bdc <strspn@plt+0x31ec4>
   34b8c:	lsl	r3, r3, #1
   34b90:	add	r2, pc, r2
   34b94:	ldrh	r3, [r2, r3]
   34b98:	add	r3, r0, r3
   34b9c:	b	34ab4 <strspn@plt+0x31d9c>
   34ba0:	mov	r0, r3
   34ba4:	pop	{r4, r5, r6, pc}
   34ba8:	ldr	r0, [pc, #48]	; 34be0 <strspn@plt+0x31ec8>
   34bac:	mov	r2, #48	; 0x30
   34bb0:	ldr	r1, [pc, #44]	; 34be4 <strspn@plt+0x31ecc>
   34bb4:	ldr	r3, [pc, #44]	; 34be8 <strspn@plt+0x31ed0>
   34bb8:	add	r0, pc, r0
   34bbc:	add	r1, pc, r1
   34bc0:	add	r3, pc, r3
   34bc4:	bl	32874 <strspn@plt+0x2fb5c>
   34bc8:	muleq	r0, r0, r5
   34bcc:	andeq	ip, r0, r0, ror r5
   34bd0:	andeq	pc, r1, ip, asr #13
   34bd4:	andeq	ip, r0, r4, asr ip
   34bd8:	andeq	pc, r1, r4, ror #12
   34bdc:	andeq	ip, r0, r0, asr #9
   34be0:	andeq	r9, r0, r0, ror #11
   34be4:	muleq	r0, r4, r6
   34be8:	andeq	ip, r0, r0, lsl #9
   34bec:	ldr	r3, [pc, #272]	; 34d04 <strspn@plt+0x31fec>
   34bf0:	push	{r4, r5, r6, fp, lr}
   34bf4:	add	fp, sp, #16
   34bf8:	ldr	r2, [pc, #264]	; 34d08 <strspn@plt+0x31ff0>
   34bfc:	sub	sp, sp, #28
   34c00:	add	r3, pc, r3
   34c04:	subs	r6, r1, #0
   34c08:	mov	r1, #0
   34c0c:	ldr	r4, [r3, r2]
   34c10:	str	r1, [fp, #-32]	; 0xffffffe0
   34c14:	ldr	r3, [r4]
   34c18:	str	r3, [fp, #-24]	; 0xffffffe8
   34c1c:	beq	34cd0 <strspn@plt+0x31fb8>
   34c20:	ldr	r5, [pc, #228]	; 34d0c <strspn@plt+0x31ff4>
   34c24:	cmp	r0, #0
   34c28:	add	r5, pc, r5
   34c2c:	bne	34c94 <strspn@plt+0x31f7c>
   34c30:	mov	r0, r5
   34c34:	sub	r1, fp, #32
   34c38:	bl	34980 <strspn@plt+0x31c68>
   34c3c:	cmp	r0, #0
   34c40:	blt	34cbc <strspn@plt+0x31fa4>
   34c44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34c48:	sub	r1, fp, #28
   34c4c:	bl	2b218 <strspn@plt+0x28500>
   34c50:	subs	r5, r0, #0
   34c54:	blt	34c70 <strspn@plt+0x31f58>
   34c58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34c5c:	sub	r2, r3, #1
   34c60:	cmn	r2, #3
   34c64:	bhi	34cc4 <strspn@plt+0x31fac>
   34c68:	mov	r5, #0
   34c6c:	str	r3, [r6]
   34c70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34c74:	bl	2778 <free@plt>
   34c78:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34c7c:	ldr	r3, [r4]
   34c80:	mov	r0, r5
   34c84:	cmp	r2, r3
   34c88:	bne	34ccc <strspn@plt+0x31fb4>
   34c8c:	sub	sp, fp, #16
   34c90:	pop	{r4, r5, r6, fp, pc}
   34c94:	sub	sp, sp, #40	; 0x28
   34c98:	ldr	r3, [pc, #112]	; 34d10 <strspn@plt+0x31ff8>
   34c9c:	add	r5, sp, #8
   34ca0:	mov	r1, #1
   34ca4:	str	r0, [sp]
   34ca8:	mov	r2, #29
   34cac:	mov	r0, r5
   34cb0:	add	r3, pc, r3
   34cb4:	bl	2aa8 <__sprintf_chk@plt>
   34cb8:	b	34c30 <strspn@plt+0x31f18>
   34cbc:	mov	r5, r0
   34cc0:	b	34c70 <strspn@plt+0x31f58>
   34cc4:	mvn	r5, #5
   34cc8:	b	34c70 <strspn@plt+0x31f58>
   34ccc:	bl	2838 <__stack_chk_fail@plt>
   34cd0:	ldr	r0, [pc, #60]	; 34d14 <strspn@plt+0x31ffc>
   34cd4:	mov	r2, #43	; 0x2b
   34cd8:	ldr	r1, [pc, #56]	; 34d18 <strspn@plt+0x32000>
   34cdc:	ldr	r3, [pc, #56]	; 34d1c <strspn@plt+0x32004>
   34ce0:	add	r0, pc, r0
   34ce4:	add	r1, pc, r1
   34ce8:	add	r3, pc, r3
   34cec:	bl	32874 <strspn@plt+0x2fb5c>
   34cf0:	mov	r4, r0
   34cf4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34cf8:	bl	2778 <free@plt>
   34cfc:	mov	r0, r4
   34d00:	bl	2cb8 <_Unwind_Resume@plt>
   34d04:	andeq	r0, r2, r4, ror r1
   34d08:	andeq	r0, r0, r8, asr #4
   34d0c:	andeq	ip, r0, ip, lsl #25
   34d10:	andeq	ip, r0, r0, lsr ip
   34d14:	andeq	ip, r0, r0, lsl ip
   34d18:	andeq	ip, r0, r8, ror #23
   34d1c:	muleq	r0, ip, fp
   34d20:	ldr	r3, [pc, #252]	; 34e24 <strspn@plt+0x3210c>
   34d24:	push	{r4, r5, r6, fp, lr}
   34d28:	add	fp, sp, #16
   34d2c:	ldr	r2, [pc, #244]	; 34e28 <strspn@plt+0x32110>
   34d30:	sub	sp, sp, #28
   34d34:	add	r3, pc, r3
   34d38:	subs	r6, r1, #0
   34d3c:	mov	r1, #0
   34d40:	ldr	r4, [r3, r2]
   34d44:	str	r1, [fp, #-32]	; 0xffffffe0
   34d48:	ldr	r3, [r4]
   34d4c:	str	r3, [fp, #-24]	; 0xffffffe8
   34d50:	beq	34df0 <strspn@plt+0x320d8>
   34d54:	ldr	r5, [pc, #208]	; 34e2c <strspn@plt+0x32114>
   34d58:	cmp	r0, #0
   34d5c:	add	r5, pc, r5
   34d60:	bne	34dc4 <strspn@plt+0x320ac>
   34d64:	mov	r0, r5
   34d68:	sub	r1, fp, #32
   34d6c:	bl	34980 <strspn@plt+0x31c68>
   34d70:	cmp	r0, #0
   34d74:	blt	34dbc <strspn@plt+0x320a4>
   34d78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34d7c:	sub	r1, fp, #28
   34d80:	bl	2b414 <strspn@plt+0x286fc>
   34d84:	cmp	r0, #0
   34d88:	blt	34dbc <strspn@plt+0x320a4>
   34d8c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34d90:	mov	r5, #0
   34d94:	str	r3, [r6]
   34d98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34d9c:	bl	2778 <free@plt>
   34da0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34da4:	ldr	r3, [r4]
   34da8:	mov	r0, r5
   34dac:	cmp	r2, r3
   34db0:	bne	34dec <strspn@plt+0x320d4>
   34db4:	sub	sp, fp, #16
   34db8:	pop	{r4, r5, r6, fp, pc}
   34dbc:	mov	r5, r0
   34dc0:	b	34d98 <strspn@plt+0x32080>
   34dc4:	sub	sp, sp, #40	; 0x28
   34dc8:	ldr	r3, [pc, #96]	; 34e30 <strspn@plt+0x32118>
   34dcc:	add	r5, sp, #8
   34dd0:	mov	r1, #1
   34dd4:	str	r0, [sp]
   34dd8:	mov	r2, #28
   34ddc:	mov	r0, r5
   34de0:	add	r3, pc, r3
   34de4:	bl	2aa8 <__sprintf_chk@plt>
   34de8:	b	34d64 <strspn@plt+0x3204c>
   34dec:	bl	2838 <__stack_chk_fail@plt>
   34df0:	ldr	r0, [pc, #60]	; 34e34 <strspn@plt+0x3211c>
   34df4:	mov	r2, #68	; 0x44
   34df8:	ldr	r1, [pc, #56]	; 34e38 <strspn@plt+0x32120>
   34dfc:	ldr	r3, [pc, #56]	; 34e3c <strspn@plt+0x32124>
   34e00:	add	r0, pc, r0
   34e04:	add	r1, pc, r1
   34e08:	add	r3, pc, r3
   34e0c:	bl	32874 <strspn@plt+0x2fb5c>
   34e10:	mov	r4, r0
   34e14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34e18:	bl	2778 <free@plt>
   34e1c:	mov	r0, r4
   34e20:	bl	2cb8 <_Unwind_Resume@plt>
   34e24:	andeq	r0, r2, r0, asr #32
   34e28:	andeq	r0, r0, r8, asr #4
   34e2c:	muleq	r0, r8, fp
   34e30:	andeq	ip, r0, r8, lsr #22
   34e34:	andeq	r9, r0, r4, lsr #9
   34e38:	andeq	ip, r0, r8, asr #21
   34e3c:	muleq	r0, r4, sl
   34e40:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34e44:	subs	sl, r0, #0
   34e48:	beq	34f2c <strspn@plt+0x32214>
   34e4c:	ldrb	r4, [sl]
   34e50:	cmp	r4, #0
   34e54:	bne	34e78 <strspn@plt+0x32160>
   34e58:	mov	r0, #2
   34e5c:	bl	2994 <malloc@plt>
   34e60:	subs	r3, r0, #0
   34e64:	beq	34f24 <strspn@plt+0x3220c>
   34e68:	mov	r2, #95	; 0x5f
   34e6c:	mov	r0, r3
   34e70:	strh	r2, [r3]
   34e74:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34e78:	bl	2a54 <strlen@plt>
   34e7c:	add	r0, r0, r0, lsl #1
   34e80:	add	r0, r0, #1
   34e84:	bl	2994 <malloc@plt>
   34e88:	subs	r9, r0, #0
   34e8c:	beq	34f24 <strspn@plt+0x3220c>
   34e90:	add	r6, sl, #1
   34e94:	mov	r7, sl
   34e98:	mov	r5, r9
   34e9c:	mov	r8, #95	; 0x5f
   34ea0:	b	34ef0 <strspn@plt+0x321d8>
   34ea4:	cmp	sl, r7
   34ea8:	add	fp, r5, #3
   34eac:	sub	r3, r4, #48	; 0x30
   34eb0:	bcs	34ebc <strspn@plt+0x321a4>
   34eb4:	cmp	r3, #9
   34eb8:	bls	34f00 <strspn@plt+0x321e8>
   34ebc:	strb	r8, [r5]
   34ec0:	add	r6, r6, #1
   34ec4:	ldrb	r0, [r6, #-2]
   34ec8:	lsr	r0, r0, #4
   34ecc:	bl	2be98 <strspn@plt+0x29180>
   34ed0:	strb	r0, [r5, #1]
   34ed4:	ldrb	r0, [r6, #-2]
   34ed8:	bl	2be98 <strspn@plt+0x29180>
   34edc:	strb	r0, [r5, #2]
   34ee0:	mov	r5, fp
   34ee4:	ldrb	r4, [r7, #1]!
   34ee8:	cmp	r4, #0
   34eec:	beq	34f18 <strspn@plt+0x32200>
   34ef0:	bic	r3, r4, #32
   34ef4:	sub	r3, r3, #65	; 0x41
   34ef8:	cmp	r3, #25
   34efc:	bhi	34ea4 <strspn@plt+0x3218c>
   34f00:	strb	r4, [r5]
   34f04:	add	r6, r6, #1
   34f08:	ldrb	r4, [r7, #1]!
   34f0c:	add	r5, r5, #1
   34f10:	cmp	r4, #0
   34f14:	bne	34ef0 <strspn@plt+0x321d8>
   34f18:	mov	r0, r9
   34f1c:	strb	r4, [r5]
   34f20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f24:	mov	r0, #0
   34f28:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f2c:	ldr	r0, [pc, #32]	; 34f54 <strspn@plt+0x3223c>
   34f30:	mov	r2, #36	; 0x24
   34f34:	ldr	r1, [pc, #28]	; 34f58 <strspn@plt+0x32240>
   34f38:	ldr	r3, [pc, #28]	; 34f5c <strspn@plt+0x32244>
   34f3c:	add	r0, pc, r0
   34f40:	add	r1, pc, r1
   34f44:	add	r3, pc, r3
   34f48:	bl	32b64 <strspn@plt+0x2fe4c>
   34f4c:	mov	r0, sl
   34f50:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f54:	andeq	r6, r0, r4, lsl #24
   34f58:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   34f5c:	strdeq	ip, [r0], -r0
   34f60:	push	{r4, r5, r6, r7, r8, lr}
   34f64:	subs	r5, r0, #0
   34f68:	beq	35058 <strspn@plt+0x32340>
   34f6c:	ldrb	r6, [r5]
   34f70:	cmp	r6, #95	; 0x5f
   34f74:	bne	34f94 <strspn@plt+0x3227c>
   34f78:	ldrb	r3, [r5, #1]
   34f7c:	cmp	r3, #0
   34f80:	bne	3503c <strspn@plt+0x32324>
   34f84:	mov	r0, #1
   34f88:	mov	r1, r0
   34f8c:	pop	{r4, r5, r6, r7, r8, lr}
   34f90:	b	26c4 <calloc@plt>
   34f94:	bl	2a54 <strlen@plt>
   34f98:	add	r0, r0, #1
   34f9c:	bl	2994 <malloc@plt>
   34fa0:	subs	r7, r0, #0
   34fa4:	beq	35050 <strspn@plt+0x32338>
   34fa8:	cmp	r6, #0
   34fac:	beq	35028 <strspn@plt+0x32310>
   34fb0:	add	r4, r7, #1
   34fb4:	mov	r3, r6
   34fb8:	mov	r8, #95	; 0x5f
   34fbc:	b	34fd4 <strspn@plt+0x322bc>
   34fc0:	ldrb	r3, [r2, #1]
   34fc4:	add	r4, r4, #1
   34fc8:	add	r5, r2, #1
   34fcc:	cmp	r3, #0
   34fd0:	beq	3502c <strspn@plt+0x32314>
   34fd4:	cmp	r3, #95	; 0x5f
   34fd8:	mov	r2, r5
   34fdc:	mov	r1, r4
   34fe0:	strbne	r3, [r4, #-1]
   34fe4:	bne	34fc0 <strspn@plt+0x322a8>
   34fe8:	ldrb	r0, [r5, #1]
   34fec:	bl	2beb0 <strspn@plt+0x29198>
   34ff0:	subs	r6, r0, #0
   34ff4:	blt	35018 <strspn@plt+0x32300>
   34ff8:	ldrb	r0, [r5, #2]
   34ffc:	bl	2beb0 <strspn@plt+0x29198>
   35000:	mov	r1, r4
   35004:	add	r2, r5, #2
   35008:	cmp	r0, #0
   3500c:	orr	r6, r0, r6, lsl #4
   35010:	strbge	r6, [r4, #-1]
   35014:	bge	34fc0 <strspn@plt+0x322a8>
   35018:	strb	r8, [r4, #-1]
   3501c:	mov	r2, r5
   35020:	mov	r1, r4
   35024:	b	34fc0 <strspn@plt+0x322a8>
   35028:	mov	r1, r7
   3502c:	mov	r3, #0
   35030:	mov	r0, r7
   35034:	strb	r3, [r1]
   35038:	pop	{r4, r5, r6, r7, r8, pc}
   3503c:	bl	2a54 <strlen@plt>
   35040:	add	r0, r0, #1
   35044:	bl	2994 <malloc@plt>
   35048:	subs	r7, r0, #0
   3504c:	bne	34fb0 <strspn@plt+0x32298>
   35050:	mov	r0, r7
   35054:	pop	{r4, r5, r6, r7, r8, pc}
   35058:	ldr	r0, [pc, #32]	; 35080 <strspn@plt+0x32368>
   3505c:	mov	r2, #72	; 0x48
   35060:	ldr	r1, [pc, #28]	; 35084 <strspn@plt+0x3236c>
   35064:	ldr	r3, [pc, #28]	; 35088 <strspn@plt+0x32370>
   35068:	add	r0, pc, r0
   3506c:	add	r1, pc, r1
   35070:	add	r3, pc, r3
   35074:	bl	32b64 <strspn@plt+0x2fe4c>
   35078:	mov	r0, r5
   3507c:	pop	{r4, r5, r6, r7, r8, pc}
   35080:	andeq	r9, r0, ip, asr #24
   35084:			; <UNDEFINED> instruction: 0x0000c8b0
   35088:	ldrdeq	ip, [r0], -r8
   3508c:	ldr	r3, [pc, #324]	; 351d8 <strspn@plt+0x324c0>
   35090:	ldr	r2, [pc, #324]	; 351dc <strspn@plt+0x324c4>
   35094:	add	r3, pc, r3
   35098:	push	{r4, r5, r6, r7, lr}
   3509c:	subs	r4, r0, #0
   350a0:	ldr	r5, [r3, r2]
   350a4:	sub	sp, sp, #28
   350a8:	movne	r6, #0
   350ac:	ldr	r3, [r5]
   350b0:	str	r3, [sp, #20]
   350b4:	beq	35100 <strspn@plt+0x323e8>
   350b8:	mov	r1, r4
   350bc:	movw	r0, #385	; 0x181
   350c0:	mov	r2, #3
   350c4:	bl	2a30 <syscall@plt>
   350c8:	subs	r4, r0, #0
   350cc:	bge	350dc <strspn@plt+0x323c4>
   350d0:	bl	2a9c <__errno_location@plt>
   350d4:	ldr	r4, [r0]
   350d8:	rsb	r4, r4, #0
   350dc:	mov	r0, r6
   350e0:	bl	2778 <free@plt>
   350e4:	ldr	r2, [sp, #20]
   350e8:	ldr	r3, [r5]
   350ec:	mov	r0, r4
   350f0:	cmp	r2, r3
   350f4:	bne	35194 <strspn@plt+0x3247c>
   350f8:	add	sp, sp, #28
   350fc:	pop	{r4, r5, r6, r7, pc}
   35100:	mov	r0, #16
   35104:	mov	r1, sp
   35108:	str	r4, [sp]
   3510c:	str	r4, [sp, #4]
   35110:	str	r4, [sp, #8]
   35114:	str	r4, [sp, #12]
   35118:	strb	r4, [sp, #16]
   3511c:	bl	2b08 <prctl@plt>
   35120:	cmp	r0, #0
   35124:	blt	35198 <strspn@plt+0x32480>
   35128:	ldrb	r3, [sp]
   3512c:	cmp	r3, #0
   35130:	bne	35148 <strspn@plt+0x32430>
   35134:	ldr	r7, [pc, #164]	; 351e0 <strspn@plt+0x324c8>
   35138:	add	r7, pc, r7
   3513c:	mov	r6, r4
   35140:	mov	r4, r7
   35144:	b	350b8 <strspn@plt+0x323a0>
   35148:	mov	r0, sp
   3514c:	bl	33538 <strspn@plt+0x30820>
   35150:	subs	r4, r0, #0
   35154:	beq	35180 <strspn@plt+0x32468>
   35158:	ldr	r0, [pc, #132]	; 351e4 <strspn@plt+0x324cc>
   3515c:	mov	r1, r4
   35160:	add	r0, pc, r0
   35164:	bl	2bb14 <strspn@plt+0x28dfc>
   35168:	subs	r7, r0, #0
   3516c:	beq	35180 <strspn@plt+0x32468>
   35170:	mov	r0, r4
   35174:	mov	r4, r7
   35178:	bl	2778 <free@plt>
   3517c:	b	3513c <strspn@plt+0x32424>
   35180:	mov	r0, r4
   35184:	mov	r6, #0
   35188:	bl	2778 <free@plt>
   3518c:	mvn	r4, #11
   35190:	b	350dc <strspn@plt+0x323c4>
   35194:	bl	2838 <__stack_chk_fail@plt>
   35198:	ldr	r0, [pc, #72]	; 351e8 <strspn@plt+0x324d0>
   3519c:	mov	r2, #49	; 0x31
   351a0:	ldr	r1, [pc, #68]	; 351ec <strspn@plt+0x324d4>
   351a4:	ldr	r3, [pc, #68]	; 351f0 <strspn@plt+0x324d8>
   351a8:	add	r0, pc, r0
   351ac:	add	r1, pc, r1
   351b0:	add	r3, pc, r3
   351b4:	bl	32874 <strspn@plt+0x2fb5c>
   351b8:	mov	r5, r0
   351bc:	mov	r0, r4
   351c0:	bl	2778 <free@plt>
   351c4:	mov	r0, r5
   351c8:	bl	2cb8 <_Unwind_Resume@plt>
   351cc:	mov	r5, r0
   351d0:	mov	r4, #0
   351d4:	b	351bc <strspn@plt+0x324a4>
   351d8:	andeq	pc, r1, r0, ror #25
   351dc:	andeq	r0, r0, r8, asr #4
   351e0:	andeq	r3, r0, r8, asr #23
   351e4:	muleq	r0, r0, fp
   351e8:	andeq	r3, r0, r0, ror fp
   351ec:	ldrdeq	ip, [r0], -r4
   351f0:	andeq	ip, r0, r8, ror #15
   351f4:	cmp	r0, #0
   351f8:	push	{r3, lr}
   351fc:	blt	3522c <strspn@plt+0x32514>
   35200:	movw	r1, #1033	; 0x409
   35204:	mov	r2, #15
   35208:	bl	2a84 <fcntl@plt>
   3520c:	cmp	r0, #0
   35210:	blt	3521c <strspn@plt+0x32504>
   35214:	mov	r0, #0
   35218:	pop	{r3, pc}
   3521c:	bl	2a9c <__errno_location@plt>
   35220:	ldr	r0, [r0]
   35224:	rsb	r0, r0, #0
   35228:	pop	{r3, pc}
   3522c:	ldr	r0, [pc, #24]	; 3524c <strspn@plt+0x32534>
   35230:	mov	r2, #102	; 0x66
   35234:	ldr	r1, [pc, #20]	; 35250 <strspn@plt+0x32538>
   35238:	ldr	r3, [pc, #20]	; 35254 <strspn@plt+0x3253c>
   3523c:	add	r0, pc, r0
   35240:	add	r1, pc, r1
   35244:	add	r3, pc, r3
   35248:	bl	32874 <strspn@plt+0x2fb5c>
   3524c:	andeq	r7, r0, r8, ror #20
   35250:	andeq	ip, r0, r0, asr #14
   35254:	andeq	ip, r0, r8, lsl r7
   35258:	cmp	r0, #0
   3525c:	push	{r3, lr}
   35260:	blt	35288 <strspn@plt+0x32570>
   35264:	bl	2808 <ftruncate64@plt>
   35268:	cmp	r0, #0
   3526c:	blt	35278 <strspn@plt+0x32560>
   35270:	mov	r0, #0
   35274:	pop	{r3, pc}
   35278:	bl	2a9c <__errno_location@plt>
   3527c:	ldr	r0, [r0]
   35280:	rsb	r0, r0, #0
   35284:	pop	{r3, pc}
   35288:	ldr	r0, [pc, #24]	; 352a8 <strspn@plt+0x32590>
   3528c:	mov	r2, #141	; 0x8d
   35290:	ldr	r1, [pc, #20]	; 352ac <strspn@plt+0x32594>
   35294:	ldr	r3, [pc, #20]	; 352b0 <strspn@plt+0x32598>
   35298:	add	r0, pc, r0
   3529c:	add	r1, pc, r1
   352a0:	add	r3, pc, r3
   352a4:	bl	32874 <strspn@plt+0x2fb5c>
   352a8:	andeq	r7, r0, ip, lsl #20
   352ac:	andeq	ip, r0, r4, ror #13
   352b0:	ldrdeq	ip, [r0], -r0
   352b4:	ldr	r3, [r0, #4]
   352b8:	str	r3, [r1]
   352bc:	str	r1, [r0, #4]
   352c0:	bx	lr
   352c4:	subs	r2, r1, #1
   352c8:	bxeq	lr
   352cc:	bcc	354a4 <strspn@plt+0x3278c>
   352d0:	cmp	r0, r1
   352d4:	bls	35488 <strspn@plt+0x32770>
   352d8:	tst	r1, r2
   352dc:	beq	35494 <strspn@plt+0x3277c>
   352e0:	clz	r3, r0
   352e4:	clz	r2, r1
   352e8:	sub	r3, r2, r3
   352ec:	rsbs	r3, r3, #31
   352f0:	addne	r3, r3, r3, lsl #1
   352f4:	mov	r2, #0
   352f8:	addne	pc, pc, r3, lsl #2
   352fc:	nop	{0}
   35300:	cmp	r0, r1, lsl #31
   35304:	adc	r2, r2, r2
   35308:	subcs	r0, r0, r1, lsl #31
   3530c:	cmp	r0, r1, lsl #30
   35310:	adc	r2, r2, r2
   35314:	subcs	r0, r0, r1, lsl #30
   35318:	cmp	r0, r1, lsl #29
   3531c:	adc	r2, r2, r2
   35320:	subcs	r0, r0, r1, lsl #29
   35324:	cmp	r0, r1, lsl #28
   35328:	adc	r2, r2, r2
   3532c:	subcs	r0, r0, r1, lsl #28
   35330:	cmp	r0, r1, lsl #27
   35334:	adc	r2, r2, r2
   35338:	subcs	r0, r0, r1, lsl #27
   3533c:	cmp	r0, r1, lsl #26
   35340:	adc	r2, r2, r2
   35344:	subcs	r0, r0, r1, lsl #26
   35348:	cmp	r0, r1, lsl #25
   3534c:	adc	r2, r2, r2
   35350:	subcs	r0, r0, r1, lsl #25
   35354:	cmp	r0, r1, lsl #24
   35358:	adc	r2, r2, r2
   3535c:	subcs	r0, r0, r1, lsl #24
   35360:	cmp	r0, r1, lsl #23
   35364:	adc	r2, r2, r2
   35368:	subcs	r0, r0, r1, lsl #23
   3536c:	cmp	r0, r1, lsl #22
   35370:	adc	r2, r2, r2
   35374:	subcs	r0, r0, r1, lsl #22
   35378:	cmp	r0, r1, lsl #21
   3537c:	adc	r2, r2, r2
   35380:	subcs	r0, r0, r1, lsl #21
   35384:	cmp	r0, r1, lsl #20
   35388:	adc	r2, r2, r2
   3538c:	subcs	r0, r0, r1, lsl #20
   35390:	cmp	r0, r1, lsl #19
   35394:	adc	r2, r2, r2
   35398:	subcs	r0, r0, r1, lsl #19
   3539c:	cmp	r0, r1, lsl #18
   353a0:	adc	r2, r2, r2
   353a4:	subcs	r0, r0, r1, lsl #18
   353a8:	cmp	r0, r1, lsl #17
   353ac:	adc	r2, r2, r2
   353b0:	subcs	r0, r0, r1, lsl #17
   353b4:	cmp	r0, r1, lsl #16
   353b8:	adc	r2, r2, r2
   353bc:	subcs	r0, r0, r1, lsl #16
   353c0:	cmp	r0, r1, lsl #15
   353c4:	adc	r2, r2, r2
   353c8:	subcs	r0, r0, r1, lsl #15
   353cc:	cmp	r0, r1, lsl #14
   353d0:	adc	r2, r2, r2
   353d4:	subcs	r0, r0, r1, lsl #14
   353d8:	cmp	r0, r1, lsl #13
   353dc:	adc	r2, r2, r2
   353e0:	subcs	r0, r0, r1, lsl #13
   353e4:	cmp	r0, r1, lsl #12
   353e8:	adc	r2, r2, r2
   353ec:	subcs	r0, r0, r1, lsl #12
   353f0:	cmp	r0, r1, lsl #11
   353f4:	adc	r2, r2, r2
   353f8:	subcs	r0, r0, r1, lsl #11
   353fc:	cmp	r0, r1, lsl #10
   35400:	adc	r2, r2, r2
   35404:	subcs	r0, r0, r1, lsl #10
   35408:	cmp	r0, r1, lsl #9
   3540c:	adc	r2, r2, r2
   35410:	subcs	r0, r0, r1, lsl #9
   35414:	cmp	r0, r1, lsl #8
   35418:	adc	r2, r2, r2
   3541c:	subcs	r0, r0, r1, lsl #8
   35420:	cmp	r0, r1, lsl #7
   35424:	adc	r2, r2, r2
   35428:	subcs	r0, r0, r1, lsl #7
   3542c:	cmp	r0, r1, lsl #6
   35430:	adc	r2, r2, r2
   35434:	subcs	r0, r0, r1, lsl #6
   35438:	cmp	r0, r1, lsl #5
   3543c:	adc	r2, r2, r2
   35440:	subcs	r0, r0, r1, lsl #5
   35444:	cmp	r0, r1, lsl #4
   35448:	adc	r2, r2, r2
   3544c:	subcs	r0, r0, r1, lsl #4
   35450:	cmp	r0, r1, lsl #3
   35454:	adc	r2, r2, r2
   35458:	subcs	r0, r0, r1, lsl #3
   3545c:	cmp	r0, r1, lsl #2
   35460:	adc	r2, r2, r2
   35464:	subcs	r0, r0, r1, lsl #2
   35468:	cmp	r0, r1, lsl #1
   3546c:	adc	r2, r2, r2
   35470:	subcs	r0, r0, r1, lsl #1
   35474:	cmp	r0, r1
   35478:	adc	r2, r2, r2
   3547c:	subcs	r0, r0, r1
   35480:	mov	r0, r2
   35484:	bx	lr
   35488:	moveq	r0, #1
   3548c:	movne	r0, #0
   35490:	bx	lr
   35494:	clz	r2, r1
   35498:	rsb	r2, r2, #31
   3549c:	lsr	r0, r0, r2
   354a0:	bx	lr
   354a4:	cmp	r0, #0
   354a8:	mvnne	r0, #0
   354ac:	b	3590c <strspn@plt+0x32bf4>
   354b0:	cmp	r1, #0
   354b4:	beq	354a4 <strspn@plt+0x3278c>
   354b8:	push	{r0, r1, lr}
   354bc:	bl	352c4 <strspn@plt+0x325ac>
   354c0:	pop	{r1, r2, lr}
   354c4:	mul	r3, r2, r0
   354c8:	sub	r1, r1, r3
   354cc:	bx	lr
   354d0:	eor	r1, r1, #-2147483648	; 0x80000000
   354d4:	b	354dc <strspn@plt+0x327c4>
   354d8:	eor	r3, r3, #-2147483648	; 0x80000000
   354dc:	push	{r4, r5, lr}
   354e0:	lsl	r4, r1, #1
   354e4:	lsl	r5, r3, #1
   354e8:	teq	r4, r5
   354ec:	teqeq	r0, r2
   354f0:	orrsne	ip, r4, r0
   354f4:	orrsne	ip, r5, r2
   354f8:	mvnsne	ip, r4, asr #21
   354fc:	mvnsne	ip, r5, asr #21
   35500:	beq	356ec <strspn@plt+0x329d4>
   35504:	lsr	r4, r4, #21
   35508:	rsbs	r5, r4, r5, lsr #21
   3550c:	rsblt	r5, r5, #0
   35510:	ble	35530 <strspn@plt+0x32818>
   35514:	add	r4, r4, r5
   35518:	eor	r2, r0, r2
   3551c:	eor	r3, r1, r3
   35520:	eor	r0, r2, r0
   35524:	eor	r1, r3, r1
   35528:	eor	r2, r0, r2
   3552c:	eor	r3, r1, r3
   35530:	cmp	r5, #54	; 0x36
   35534:	pophi	{r4, r5, pc}
   35538:	tst	r1, #-2147483648	; 0x80000000
   3553c:	lsl	r1, r1, #12
   35540:	mov	ip, #1048576	; 0x100000
   35544:	orr	r1, ip, r1, lsr #12
   35548:	beq	35554 <strspn@plt+0x3283c>
   3554c:	rsbs	r0, r0, #0
   35550:	rsc	r1, r1, #0
   35554:	tst	r3, #-2147483648	; 0x80000000
   35558:	lsl	r3, r3, #12
   3555c:	orr	r3, ip, r3, lsr #12
   35560:	beq	3556c <strspn@plt+0x32854>
   35564:	rsbs	r2, r2, #0
   35568:	rsc	r3, r3, #0
   3556c:	teq	r4, r5
   35570:	beq	356d4 <strspn@plt+0x329bc>
   35574:	sub	r4, r4, #1
   35578:	rsbs	lr, r5, #32
   3557c:	blt	35598 <strspn@plt+0x32880>
   35580:	lsl	ip, r2, lr
   35584:	adds	r0, r0, r2, lsr r5
   35588:	adc	r1, r1, #0
   3558c:	adds	r0, r0, r3, lsl lr
   35590:	adcs	r1, r1, r3, asr r5
   35594:	b	355b4 <strspn@plt+0x3289c>
   35598:	sub	r5, r5, #32
   3559c:	add	lr, lr, #32
   355a0:	cmp	r2, #1
   355a4:	lsl	ip, r3, lr
   355a8:	orrcs	ip, ip, #2
   355ac:	adds	r0, r0, r3, asr r5
   355b0:	adcs	r1, r1, r3, asr #31
   355b4:	and	r5, r1, #-2147483648	; 0x80000000
   355b8:	bpl	355c8 <strspn@plt+0x328b0>
   355bc:	rsbs	ip, ip, #0
   355c0:	rscs	r0, r0, #0
   355c4:	rsc	r1, r1, #0
   355c8:	cmp	r1, #1048576	; 0x100000
   355cc:	bcc	3560c <strspn@plt+0x328f4>
   355d0:	cmp	r1, #2097152	; 0x200000
   355d4:	bcc	355f4 <strspn@plt+0x328dc>
   355d8:	lsrs	r1, r1, #1
   355dc:	rrxs	r0, r0
   355e0:	rrx	ip, ip
   355e4:	add	r4, r4, #1
   355e8:	lsl	r2, r4, #21
   355ec:	cmn	r2, #4194304	; 0x400000
   355f0:	bcs	3574c <strspn@plt+0x32a34>
   355f4:	cmp	ip, #-2147483648	; 0x80000000
   355f8:	lsrseq	ip, r0, #1
   355fc:	adcs	r0, r0, #0
   35600:	adc	r1, r1, r4, lsl #20
   35604:	orr	r1, r1, r5
   35608:	pop	{r4, r5, pc}
   3560c:	lsls	ip, ip, #1
   35610:	adcs	r0, r0, r0
   35614:	adc	r1, r1, r1
   35618:	tst	r1, #1048576	; 0x100000
   3561c:	sub	r4, r4, #1
   35620:	bne	355f4 <strspn@plt+0x328dc>
   35624:	teq	r1, #0
   35628:	moveq	r1, r0
   3562c:	moveq	r0, #0
   35630:	clz	r3, r1
   35634:	addeq	r3, r3, #32
   35638:	sub	r3, r3, #11
   3563c:	subs	r2, r3, #32
   35640:	bge	35664 <strspn@plt+0x3294c>
   35644:	adds	r2, r2, #12
   35648:	ble	35660 <strspn@plt+0x32948>
   3564c:	add	ip, r2, #20
   35650:	rsb	r2, r2, #12
   35654:	lsl	r0, r1, ip
   35658:	lsr	r1, r1, r2
   3565c:	b	35674 <strspn@plt+0x3295c>
   35660:	add	r2, r2, #20
   35664:	rsble	ip, r2, #32
   35668:	lsl	r1, r1, r2
   3566c:	orrle	r1, r1, r0, lsr ip
   35670:	lslle	r0, r0, r2
   35674:	subs	r4, r4, r3
   35678:	addge	r1, r1, r4, lsl #20
   3567c:	orrge	r1, r1, r5
   35680:	popge	{r4, r5, pc}
   35684:	mvn	r4, r4
   35688:	subs	r4, r4, #31
   3568c:	bge	356c8 <strspn@plt+0x329b0>
   35690:	adds	r4, r4, #12
   35694:	bgt	356b0 <strspn@plt+0x32998>
   35698:	add	r4, r4, #20
   3569c:	rsb	r2, r4, #32
   356a0:	lsr	r0, r0, r4
   356a4:	orr	r0, r0, r1, lsl r2
   356a8:	orr	r1, r5, r1, lsr r4
   356ac:	pop	{r4, r5, pc}
   356b0:	rsb	r4, r4, #12
   356b4:	rsb	r2, r4, #32
   356b8:	lsr	r0, r0, r2
   356bc:	orr	r0, r0, r1, lsl r4
   356c0:	mov	r1, r5
   356c4:	pop	{r4, r5, pc}
   356c8:	lsr	r0, r1, r4
   356cc:	mov	r1, r5
   356d0:	pop	{r4, r5, pc}
   356d4:	teq	r4, #0
   356d8:	eor	r3, r3, #1048576	; 0x100000
   356dc:	eoreq	r1, r1, #1048576	; 0x100000
   356e0:	addeq	r4, r4, #1
   356e4:	subne	r5, r5, #1
   356e8:	b	35574 <strspn@plt+0x3285c>
   356ec:	mvns	ip, r4, asr #21
   356f0:	mvnsne	ip, r5, asr #21
   356f4:	beq	3575c <strspn@plt+0x32a44>
   356f8:	teq	r4, r5
   356fc:	teqeq	r0, r2
   35700:	beq	35714 <strspn@plt+0x329fc>
   35704:	orrs	ip, r4, r0
   35708:	moveq	r1, r3
   3570c:	moveq	r0, r2
   35710:	pop	{r4, r5, pc}
   35714:	teq	r1, r3
   35718:	movne	r1, #0
   3571c:	movne	r0, #0
   35720:	popne	{r4, r5, pc}
   35724:	lsrs	ip, r4, #21
   35728:	bne	3573c <strspn@plt+0x32a24>
   3572c:	lsls	r0, r0, #1
   35730:	adcs	r1, r1, r1
   35734:	orrcs	r1, r1, #-2147483648	; 0x80000000
   35738:	pop	{r4, r5, pc}
   3573c:	adds	r4, r4, #4194304	; 0x400000
   35740:	addcc	r1, r1, #1048576	; 0x100000
   35744:	popcc	{r4, r5, pc}
   35748:	and	r5, r1, #-2147483648	; 0x80000000
   3574c:	orr	r1, r5, #2130706432	; 0x7f000000
   35750:	orr	r1, r1, #15728640	; 0xf00000
   35754:	mov	r0, #0
   35758:	pop	{r4, r5, pc}
   3575c:	mvns	ip, r4, asr #21
   35760:	movne	r1, r3
   35764:	movne	r0, r2
   35768:	mvnseq	ip, r5, asr #21
   3576c:	movne	r3, r1
   35770:	movne	r2, r0
   35774:	orrs	r4, r0, r1, lsl #12
   35778:	orrseq	r5, r2, r3, lsl #12
   3577c:	teqeq	r1, r3
   35780:	orrne	r1, r1, #524288	; 0x80000
   35784:	pop	{r4, r5, pc}
   35788:	teq	r0, #0
   3578c:	moveq	r1, #0
   35790:	bxeq	lr
   35794:	push	{r4, r5, lr}
   35798:	mov	r4, #1024	; 0x400
   3579c:	add	r4, r4, #50	; 0x32
   357a0:	mov	r5, #0
   357a4:	mov	r1, #0
   357a8:	b	35624 <strspn@plt+0x3290c>
   357ac:	teq	r0, #0
   357b0:	moveq	r1, #0
   357b4:	bxeq	lr
   357b8:	push	{r4, r5, lr}
   357bc:	mov	r4, #1024	; 0x400
   357c0:	add	r4, r4, #50	; 0x32
   357c4:	ands	r5, r0, #-2147483648	; 0x80000000
   357c8:	rsbmi	r0, r0, #0
   357cc:	mov	r1, #0
   357d0:	b	35624 <strspn@plt+0x3290c>
   357d4:	lsls	r2, r0, #1
   357d8:	asr	r1, r2, #3
   357dc:	rrx	r1, r1
   357e0:	lsl	r0, r2, #28
   357e4:	andsne	r3, r2, #-16777216	; 0xff000000
   357e8:	teqne	r3, #-16777216	; 0xff000000
   357ec:	eorne	r1, r1, #939524096	; 0x38000000
   357f0:	bxne	lr
   357f4:	teq	r2, #0
   357f8:	teqne	r3, #-16777216	; 0xff000000
   357fc:	bxeq	lr
   35800:	push	{r4, r5, lr}
   35804:	mov	r4, #896	; 0x380
   35808:	and	r5, r1, #-2147483648	; 0x80000000
   3580c:	bic	r1, r1, #-2147483648	; 0x80000000
   35810:	b	35624 <strspn@plt+0x3290c>
   35814:	orrs	r2, r0, r1
   35818:	bxeq	lr
   3581c:	push	{r4, r5, lr}
   35820:	mov	r5, #0
   35824:	b	35844 <strspn@plt+0x32b2c>
   35828:	orrs	r2, r0, r1
   3582c:	bxeq	lr
   35830:	push	{r4, r5, lr}
   35834:	ands	r5, r1, #-2147483648	; 0x80000000
   35838:	bpl	35844 <strspn@plt+0x32b2c>
   3583c:	rsbs	r0, r0, #0
   35840:	rsc	r1, r1, #0
   35844:	mov	r4, #1024	; 0x400
   35848:	add	r4, r4, #50	; 0x32
   3584c:	lsrs	ip, r1, #22
   35850:	beq	355c8 <strspn@plt+0x328b0>
   35854:	mov	r2, #3
   35858:	lsrs	ip, ip, #3
   3585c:	addne	r2, r2, #3
   35860:	lsrs	ip, ip, #3
   35864:	addne	r2, r2, #3
   35868:	add	r2, r2, ip, lsr #3
   3586c:	rsb	r3, r2, #32
   35870:	lsl	ip, r0, r3
   35874:	lsr	r0, r0, r2
   35878:	orr	r0, r0, r1, lsl r3
   3587c:	lsr	r1, r1, r2
   35880:	add	r4, r4, r2
   35884:	b	355c8 <strspn@plt+0x328b0>
   35888:	cmp	r3, #0
   3588c:	cmpeq	r2, #0
   35890:	bne	358b4 <strspn@plt+0x32b9c>
   35894:	cmp	r1, #0
   35898:	movlt	r1, #-2147483648	; 0x80000000
   3589c:	movlt	r0, #0
   358a0:	blt	358b0 <strspn@plt+0x32b98>
   358a4:	cmpeq	r0, #0
   358a8:	mvnne	r1, #-2147483648	; 0x80000000
   358ac:	mvnne	r0, #0
   358b0:	b	3590c <strspn@plt+0x32bf4>
   358b4:	sub	sp, sp, #8
   358b8:	push	{sp, lr}
   358bc:	bl	35968 <strspn@plt+0x32c50>
   358c0:	ldr	lr, [sp, #4]
   358c4:	add	sp, sp, #8
   358c8:	pop	{r2, r3}
   358cc:	bx	lr
   358d0:	cmp	r3, #0
   358d4:	cmpeq	r2, #0
   358d8:	bne	358f0 <strspn@plt+0x32bd8>
   358dc:	cmp	r1, #0
   358e0:	cmpeq	r0, #0
   358e4:	mvnne	r1, #0
   358e8:	mvnne	r0, #0
   358ec:	b	3590c <strspn@plt+0x32bf4>
   358f0:	sub	sp, sp, #8
   358f4:	push	{sp, lr}
   358f8:	bl	359a4 <strspn@plt+0x32c8c>
   358fc:	ldr	lr, [sp, #4]
   35900:	add	sp, sp, #8
   35904:	pop	{r2, r3}
   35908:	bx	lr
   3590c:	push	{r1, lr}
   35910:	mov	r0, #8
   35914:	bl	26d0 <raise@plt>
   35918:	pop	{r1, pc}
   3591c:	andeq	r0, r0, r0
   35920:	vmov	d7, r0, r1
   35924:	vldr	d5, [pc, #44]	; 35958 <strspn@plt+0x32c40>
   35928:	vldr	d6, [pc, #48]	; 35960 <strspn@plt+0x32c48>
   3592c:	mov	r0, #0
   35930:	vmul.f64	d5, d7, d5
   35934:	vcvt.u32.f64	s9, d5
   35938:	vcvt.f64.u32	d5, s9
   3593c:	vmov	r1, s9
   35940:	vmls.f64	d7, d5, d6
   35944:	vcvt.u32.f64	s14, d7
   35948:	vmov	r3, s14
   3594c:	orr	r0, r0, r3
   35950:	bx	lr
   35954:	nop	{0}
   35958:	andeq	r0, r0, r0
   3595c:	ldclcc	0, cr0, [r0]
   35960:	andeq	r0, r0, r0
   35964:	mvnsmi	r0, r0
   35968:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3596c:	mov	r8, r2
   35970:	mov	r6, r0
   35974:	mov	r7, r1
   35978:	mov	sl, r3
   3597c:	ldr	r9, [sp, #32]
   35980:	bl	359e0 <strspn@plt+0x32cc8>
   35984:	umull	r4, r5, r8, r0
   35988:	mul	r8, r8, r1
   3598c:	mla	r2, r0, sl, r8
   35990:	add	r5, r2, r5
   35994:	subs	r4, r6, r4
   35998:	sbc	r5, r7, r5
   3599c:	strd	r4, [r9]
   359a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   359a4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   359a8:	mov	r8, r2
   359ac:	mov	r6, r0
   359b0:	mov	r7, r1
   359b4:	mov	r5, r3
   359b8:	ldr	r9, [sp, #32]
   359bc:	bl	35e6c <strspn@plt+0x33154>
   359c0:	mul	r3, r0, r5
   359c4:	umull	r4, r5, r0, r8
   359c8:	mla	r8, r8, r1, r3
   359cc:	add	r5, r8, r5
   359d0:	subs	r4, r6, r4
   359d4:	sbc	r5, r7, r5
   359d8:	strd	r4, [r9]
   359dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   359e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   359e4:	rsbs	r4, r0, #0
   359e8:	rsc	r5, r1, #0
   359ec:	cmp	r1, #0
   359f0:	mvn	r6, #0
   359f4:	sub	sp, sp, #12
   359f8:	movge	r4, r0
   359fc:	movge	r5, r1
   35a00:	movge	r6, #0
   35a04:	cmp	r3, #0
   35a08:	blt	35c40 <strspn@plt+0x32f28>
   35a0c:	cmp	r3, #0
   35a10:	mov	sl, r4
   35a14:	mov	ip, r5
   35a18:	mov	r0, r2
   35a1c:	mov	r1, r3
   35a20:	mov	r8, r2
   35a24:	mov	r7, r4
   35a28:	mov	r9, r5
   35a2c:	bne	35b24 <strspn@plt+0x32e0c>
   35a30:	cmp	r2, r5
   35a34:	bls	35b60 <strspn@plt+0x32e48>
   35a38:	clz	r3, r2
   35a3c:	cmp	r3, #0
   35a40:	rsbne	r2, r3, #32
   35a44:	lslne	r8, r0, r3
   35a48:	lsrne	r2, r4, r2
   35a4c:	lslne	r7, r4, r3
   35a50:	orrne	r9, r2, r5, lsl r3
   35a54:	lsr	r4, r8, #16
   35a58:	uxth	sl, r8
   35a5c:	mov	r1, r4
   35a60:	mov	r0, r9
   35a64:	bl	352c4 <strspn@plt+0x325ac>
   35a68:	mov	r1, r4
   35a6c:	mov	fp, r0
   35a70:	mov	r0, r9
   35a74:	bl	354b0 <strspn@plt+0x32798>
   35a78:	mul	r0, sl, fp
   35a7c:	lsr	r2, r7, #16
   35a80:	orr	r1, r2, r1, lsl #16
   35a84:	cmp	r0, r1
   35a88:	bls	35aac <strspn@plt+0x32d94>
   35a8c:	adds	r1, r1, r8
   35a90:	sub	r3, fp, #1
   35a94:	bcs	35aa8 <strspn@plt+0x32d90>
   35a98:	cmp	r0, r1
   35a9c:	subhi	fp, fp, #2
   35aa0:	addhi	r1, r1, r8
   35aa4:	bhi	35aac <strspn@plt+0x32d94>
   35aa8:	mov	fp, r3
   35aac:	rsb	r9, r0, r1
   35ab0:	mov	r1, r4
   35ab4:	uxth	r7, r7
   35ab8:	mov	r0, r9
   35abc:	bl	352c4 <strspn@plt+0x325ac>
   35ac0:	mov	r1, r4
   35ac4:	mov	r5, r0
   35ac8:	mov	r0, r9
   35acc:	bl	354b0 <strspn@plt+0x32798>
   35ad0:	mul	sl, sl, r5
   35ad4:	orr	r1, r7, r1, lsl #16
   35ad8:	cmp	sl, r1
   35adc:	bls	35afc <strspn@plt+0x32de4>
   35ae0:	adds	r8, r1, r8
   35ae4:	sub	r3, r5, #1
   35ae8:	bcs	35af8 <strspn@plt+0x32de0>
   35aec:	cmp	sl, r8
   35af0:	subhi	r5, r5, #2
   35af4:	bhi	35afc <strspn@plt+0x32de4>
   35af8:	mov	r5, r3
   35afc:	orr	r3, r5, fp, lsl #16
   35b00:	mov	r4, #0
   35b04:	cmp	r6, #0
   35b08:	mov	r0, r3
   35b0c:	mov	r1, r4
   35b10:	beq	35b1c <strspn@plt+0x32e04>
   35b14:	rsbs	r0, r0, #0
   35b18:	rsc	r1, r1, #0
   35b1c:	add	sp, sp, #12
   35b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35b24:	cmp	r3, r5
   35b28:	movhi	r4, #0
   35b2c:	movhi	r3, r4
   35b30:	bhi	35b04 <strspn@plt+0x32dec>
   35b34:	clz	r5, r1
   35b38:	cmp	r5, #0
   35b3c:	bne	35d2c <strspn@plt+0x33014>
   35b40:	cmp	r1, ip
   35b44:	cmpcs	r2, sl
   35b48:	movhi	r4, #0
   35b4c:	movls	r4, #1
   35b50:	movls	r3, #1
   35b54:	movls	r4, r5
   35b58:	movhi	r3, r4
   35b5c:	b	35b04 <strspn@plt+0x32dec>
   35b60:	cmp	r2, #0
   35b64:	bne	35b78 <strspn@plt+0x32e60>
   35b68:	mov	r1, r2
   35b6c:	mov	r0, #1
   35b70:	bl	352c4 <strspn@plt+0x325ac>
   35b74:	mov	r8, r0
   35b78:	clz	r3, r8
   35b7c:	cmp	r3, #0
   35b80:	bne	35c50 <strspn@plt+0x32f38>
   35b84:	rsb	r9, r8, r9
   35b88:	lsr	r5, r8, #16
   35b8c:	uxth	sl, r8
   35b90:	mov	r4, #1
   35b94:	mov	r1, r5
   35b98:	mov	r0, r9
   35b9c:	bl	352c4 <strspn@plt+0x325ac>
   35ba0:	mov	r1, r5
   35ba4:	mov	fp, r0
   35ba8:	mov	r0, r9
   35bac:	bl	354b0 <strspn@plt+0x32798>
   35bb0:	mul	r0, sl, fp
   35bb4:	lsr	r2, r7, #16
   35bb8:	orr	r1, r2, r1, lsl #16
   35bbc:	cmp	r0, r1
   35bc0:	bls	35be0 <strspn@plt+0x32ec8>
   35bc4:	adds	r1, r1, r8
   35bc8:	sub	r3, fp, #1
   35bcc:	bcs	35e4c <strspn@plt+0x33134>
   35bd0:	cmp	r0, r1
   35bd4:	subhi	fp, fp, #2
   35bd8:	addhi	r1, r1, r8
   35bdc:	bls	35e4c <strspn@plt+0x33134>
   35be0:	rsb	r2, r0, r1
   35be4:	mov	r1, r5
   35be8:	str	r2, [sp]
   35bec:	uxth	r7, r7
   35bf0:	mov	r0, r2
   35bf4:	bl	352c4 <strspn@plt+0x325ac>
   35bf8:	ldr	r2, [sp]
   35bfc:	mov	r1, r5
   35c00:	mov	r9, r0
   35c04:	mov	r0, r2
   35c08:	bl	354b0 <strspn@plt+0x32798>
   35c0c:	mul	sl, sl, r9
   35c10:	orr	r1, r7, r1, lsl #16
   35c14:	cmp	sl, r1
   35c18:	bls	35c38 <strspn@plt+0x32f20>
   35c1c:	adds	r8, r1, r8
   35c20:	sub	r3, r9, #1
   35c24:	bcs	35c34 <strspn@plt+0x32f1c>
   35c28:	cmp	sl, r8
   35c2c:	subhi	r9, r9, #2
   35c30:	bhi	35c38 <strspn@plt+0x32f20>
   35c34:	mov	r9, r3
   35c38:	orr	r3, r9, fp, lsl #16
   35c3c:	b	35b04 <strspn@plt+0x32dec>
   35c40:	mvn	r6, r6
   35c44:	rsbs	r2, r2, #0
   35c48:	rsc	r3, r3, #0
   35c4c:	b	35a0c <strspn@plt+0x32cf4>
   35c50:	lsl	r8, r8, r3
   35c54:	rsb	fp, r3, #32
   35c58:	lsr	r4, r9, fp
   35c5c:	lsr	fp, r7, fp
   35c60:	lsr	r5, r8, #16
   35c64:	orr	fp, fp, r9, lsl r3
   35c68:	mov	r0, r4
   35c6c:	lsl	r7, r7, r3
   35c70:	mov	r1, r5
   35c74:	uxth	sl, r8
   35c78:	bl	352c4 <strspn@plt+0x325ac>
   35c7c:	mov	r1, r5
   35c80:	mov	r3, r0
   35c84:	mov	r0, r4
   35c88:	str	r3, [sp]
   35c8c:	bl	354b0 <strspn@plt+0x32798>
   35c90:	ldr	r3, [sp]
   35c94:	lsr	r2, fp, #16
   35c98:	mul	r0, sl, r3
   35c9c:	orr	r1, r2, r1, lsl #16
   35ca0:	cmp	r0, r1
   35ca4:	bls	35cc4 <strspn@plt+0x32fac>
   35ca8:	adds	r1, r1, r8
   35cac:	sub	r2, r3, #1
   35cb0:	bcs	35e64 <strspn@plt+0x3314c>
   35cb4:	cmp	r0, r1
   35cb8:	subhi	r3, r3, #2
   35cbc:	addhi	r1, r1, r8
   35cc0:	bls	35e64 <strspn@plt+0x3314c>
   35cc4:	rsb	r9, r0, r1
   35cc8:	mov	r1, r5
   35ccc:	str	r3, [sp]
   35cd0:	uxth	fp, fp
   35cd4:	mov	r0, r9
   35cd8:	bl	352c4 <strspn@plt+0x325ac>
   35cdc:	mov	r1, r5
   35ce0:	mov	r4, r0
   35ce4:	mov	r0, r9
   35ce8:	bl	354b0 <strspn@plt+0x32798>
   35cec:	mul	r9, sl, r4
   35cf0:	ldr	r3, [sp]
   35cf4:	orr	r1, fp, r1, lsl #16
   35cf8:	cmp	r9, r1
   35cfc:	bls	35d20 <strspn@plt+0x33008>
   35d00:	adds	r1, r1, r8
   35d04:	sub	r2, r4, #1
   35d08:	bcs	35d1c <strspn@plt+0x33004>
   35d0c:	cmp	r9, r1
   35d10:	subhi	r4, r4, #2
   35d14:	addhi	r1, r1, r8
   35d18:	bhi	35d20 <strspn@plt+0x33008>
   35d1c:	mov	r4, r2
   35d20:	rsb	r9, r9, r1
   35d24:	orr	r4, r4, r3, lsl #16
   35d28:	b	35b94 <strspn@plt+0x32e7c>
   35d2c:	rsb	sl, r5, #32
   35d30:	lsl	r3, r2, r5
   35d34:	lsr	r0, r2, sl
   35d38:	lsr	r2, ip, sl
   35d3c:	orr	r4, r0, r1, lsl r5
   35d40:	lsr	sl, r7, sl
   35d44:	mov	r0, r2
   35d48:	orr	sl, sl, ip, lsl r5
   35d4c:	lsr	r9, r4, #16
   35d50:	str	r3, [sp, #4]
   35d54:	str	r2, [sp]
   35d58:	uxth	fp, r4
   35d5c:	mov	r1, r9
   35d60:	bl	352c4 <strspn@plt+0x325ac>
   35d64:	ldr	r2, [sp]
   35d68:	mov	r1, r9
   35d6c:	mov	r8, r0
   35d70:	mov	r0, r2
   35d74:	bl	354b0 <strspn@plt+0x32798>
   35d78:	mul	r0, fp, r8
   35d7c:	lsr	r2, sl, #16
   35d80:	orr	r1, r2, r1, lsl #16
   35d84:	cmp	r0, r1
   35d88:	bls	35da8 <strspn@plt+0x33090>
   35d8c:	adds	r1, r1, r4
   35d90:	sub	r2, r8, #1
   35d94:	bcs	35e5c <strspn@plt+0x33144>
   35d98:	cmp	r0, r1
   35d9c:	subhi	r8, r8, #2
   35da0:	addhi	r1, r1, r4
   35da4:	bls	35e5c <strspn@plt+0x33144>
   35da8:	rsb	ip, r0, r1
   35dac:	mov	r1, r9
   35db0:	str	ip, [sp]
   35db4:	mov	r0, ip
   35db8:	bl	352c4 <strspn@plt+0x325ac>
   35dbc:	ldr	ip, [sp]
   35dc0:	mov	r1, r9
   35dc4:	mov	r2, r0
   35dc8:	mov	r0, ip
   35dcc:	str	r2, [sp]
   35dd0:	bl	354b0 <strspn@plt+0x32798>
   35dd4:	ldr	r2, [sp]
   35dd8:	uxth	ip, sl
   35ddc:	mul	fp, fp, r2
   35de0:	orr	ip, ip, r1, lsl #16
   35de4:	cmp	fp, ip
   35de8:	bls	35e08 <strspn@plt+0x330f0>
   35dec:	adds	ip, ip, r4
   35df0:	sub	r1, r2, #1
   35df4:	bcs	35e54 <strspn@plt+0x3313c>
   35df8:	cmp	fp, ip
   35dfc:	subhi	r2, r2, #2
   35e00:	addhi	ip, ip, r4
   35e04:	bls	35e54 <strspn@plt+0x3313c>
   35e08:	ldr	r0, [sp, #4]
   35e0c:	orr	r1, r2, r8, lsl #16
   35e10:	rsb	fp, fp, ip
   35e14:	umull	r2, r3, r1, r0
   35e18:	cmp	fp, r3
   35e1c:	bcc	35e40 <strspn@plt+0x33128>
   35e20:	movne	r4, #0
   35e24:	moveq	r4, #1
   35e28:	cmp	r2, r7, lsl r5
   35e2c:	movls	r4, #0
   35e30:	andhi	r4, r4, #1
   35e34:	cmp	r4, #0
   35e38:	moveq	r3, r1
   35e3c:	beq	35b04 <strspn@plt+0x32dec>
   35e40:	sub	r3, r1, #1
   35e44:	mov	r4, #0
   35e48:	b	35b04 <strspn@plt+0x32dec>
   35e4c:	mov	fp, r3
   35e50:	b	35be0 <strspn@plt+0x32ec8>
   35e54:	mov	r2, r1
   35e58:	b	35e08 <strspn@plt+0x330f0>
   35e5c:	mov	r8, r2
   35e60:	b	35da8 <strspn@plt+0x33090>
   35e64:	mov	r3, r2
   35e68:	b	35cc4 <strspn@plt+0x32fac>
   35e6c:	cmp	r3, #0
   35e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35e74:	mov	r6, r0
   35e78:	sub	sp, sp, #12
   35e7c:	mov	r5, r1
   35e80:	mov	r7, r0
   35e84:	mov	r4, r2
   35e88:	mov	r8, r1
   35e8c:	bne	35f6c <strspn@plt+0x33254>
   35e90:	cmp	r2, r1
   35e94:	bls	35fa8 <strspn@plt+0x33290>
   35e98:	clz	r3, r2
   35e9c:	cmp	r3, #0
   35ea0:	rsbne	r8, r3, #32
   35ea4:	lslne	r4, r2, r3
   35ea8:	lsrne	r8, r0, r8
   35eac:	lslne	r7, r0, r3
   35eb0:	orrne	r8, r8, r1, lsl r3
   35eb4:	lsr	r5, r4, #16
   35eb8:	uxth	sl, r4
   35ebc:	mov	r1, r5
   35ec0:	mov	r0, r8
   35ec4:	bl	352c4 <strspn@plt+0x325ac>
   35ec8:	mov	r1, r5
   35ecc:	mov	r9, r0
   35ed0:	mov	r0, r8
   35ed4:	bl	354b0 <strspn@plt+0x32798>
   35ed8:	mul	r0, sl, r9
   35edc:	lsr	r3, r7, #16
   35ee0:	orr	r1, r3, r1, lsl #16
   35ee4:	cmp	r0, r1
   35ee8:	bls	35f0c <strspn@plt+0x331f4>
   35eec:	adds	r1, r1, r4
   35ef0:	sub	r2, r9, #1
   35ef4:	bcs	35f08 <strspn@plt+0x331f0>
   35ef8:	cmp	r0, r1
   35efc:	subhi	r9, r9, #2
   35f00:	addhi	r1, r1, r4
   35f04:	bhi	35f0c <strspn@plt+0x331f4>
   35f08:	mov	r9, r2
   35f0c:	rsb	r8, r0, r1
   35f10:	mov	r1, r5
   35f14:	uxth	r7, r7
   35f18:	mov	r0, r8
   35f1c:	bl	352c4 <strspn@plt+0x325ac>
   35f20:	mov	r1, r5
   35f24:	mov	r6, r0
   35f28:	mov	r0, r8
   35f2c:	bl	354b0 <strspn@plt+0x32798>
   35f30:	mul	sl, sl, r6
   35f34:	orr	r1, r7, r1, lsl #16
   35f38:	cmp	sl, r1
   35f3c:	bls	35f58 <strspn@plt+0x33240>
   35f40:	adds	r4, r1, r4
   35f44:	sub	r3, r6, #1
   35f48:	bcs	36254 <strspn@plt+0x3353c>
   35f4c:	cmp	sl, r4
   35f50:	subhi	r6, r6, #2
   35f54:	bls	36254 <strspn@plt+0x3353c>
   35f58:	orr	r0, r6, r9, lsl #16
   35f5c:	mov	r6, #0
   35f60:	mov	r1, r6
   35f64:	add	sp, sp, #12
   35f68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35f6c:	cmp	r3, r1
   35f70:	movhi	r6, #0
   35f74:	movhi	r0, r6
   35f78:	bhi	35f60 <strspn@plt+0x33248>
   35f7c:	clz	r7, r3
   35f80:	cmp	r7, #0
   35f84:	bne	36084 <strspn@plt+0x3336c>
   35f88:	cmp	r3, r1
   35f8c:	cmpcs	r2, r6
   35f90:	movhi	r6, #0
   35f94:	movls	r6, #1
   35f98:	movls	r0, #1
   35f9c:	movls	r6, r7
   35fa0:	movhi	r0, r6
   35fa4:	b	35f60 <strspn@plt+0x33248>
   35fa8:	cmp	r2, #0
   35fac:	bne	35fc0 <strspn@plt+0x332a8>
   35fb0:	mov	r1, r2
   35fb4:	mov	r0, #1
   35fb8:	bl	352c4 <strspn@plt+0x325ac>
   35fbc:	mov	r4, r0
   35fc0:	clz	r3, r4
   35fc4:	cmp	r3, #0
   35fc8:	bne	36180 <strspn@plt+0x33468>
   35fcc:	rsb	r5, r4, r5
   35fd0:	lsr	r8, r4, #16
   35fd4:	uxth	sl, r4
   35fd8:	mov	r6, #1
   35fdc:	mov	r1, r8
   35fe0:	mov	r0, r5
   35fe4:	bl	352c4 <strspn@plt+0x325ac>
   35fe8:	mov	r1, r8
   35fec:	mov	r9, r0
   35ff0:	mov	r0, r5
   35ff4:	bl	354b0 <strspn@plt+0x32798>
   35ff8:	mul	r0, sl, r9
   35ffc:	lsr	r3, r7, #16
   36000:	orr	r1, r3, r1, lsl #16
   36004:	cmp	r0, r1
   36008:	bls	36028 <strspn@plt+0x33310>
   3600c:	adds	r1, r1, r4
   36010:	sub	r2, r9, #1
   36014:	bcs	3625c <strspn@plt+0x33544>
   36018:	cmp	r0, r1
   3601c:	subhi	r9, r9, #2
   36020:	addhi	r1, r1, r4
   36024:	bls	3625c <strspn@plt+0x33544>
   36028:	rsb	fp, r0, r1
   3602c:	mov	r1, r8
   36030:	uxth	r7, r7
   36034:	mov	r0, fp
   36038:	bl	352c4 <strspn@plt+0x325ac>
   3603c:	mov	r1, r8
   36040:	mov	r5, r0
   36044:	mov	r0, fp
   36048:	bl	354b0 <strspn@plt+0x32798>
   3604c:	mul	sl, sl, r5
   36050:	orr	r1, r7, r1, lsl #16
   36054:	cmp	sl, r1
   36058:	bls	36074 <strspn@plt+0x3335c>
   3605c:	adds	r4, r1, r4
   36060:	sub	r3, r5, #1
   36064:	bcs	36264 <strspn@plt+0x3354c>
   36068:	cmp	sl, r4
   3606c:	subhi	r5, r5, #2
   36070:	bls	36264 <strspn@plt+0x3354c>
   36074:	orr	r0, r5, r9, lsl #16
   36078:	mov	r1, r6
   3607c:	add	sp, sp, #12
   36080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36084:	rsb	r1, r7, #32
   36088:	lsl	r0, r2, r7
   3608c:	lsr	r2, r2, r1
   36090:	lsr	fp, r5, r1
   36094:	orr	r8, r2, r3, lsl r7
   36098:	lsr	r1, r6, r1
   3609c:	str	r0, [sp, #4]
   360a0:	orr	r5, r1, r5, lsl r7
   360a4:	lsr	r9, r8, #16
   360a8:	mov	r0, fp
   360ac:	uxth	sl, r8
   360b0:	mov	r1, r9
   360b4:	bl	352c4 <strspn@plt+0x325ac>
   360b8:	mov	r1, r9
   360bc:	mov	r4, r0
   360c0:	mov	r0, fp
   360c4:	bl	354b0 <strspn@plt+0x32798>
   360c8:	mul	r0, sl, r4
   360cc:	lsr	ip, r5, #16
   360d0:	orr	r1, ip, r1, lsl #16
   360d4:	cmp	r0, r1
   360d8:	bls	360ec <strspn@plt+0x333d4>
   360dc:	adds	r1, r1, r8
   360e0:	sub	r2, r4, #1
   360e4:	bcc	36280 <strspn@plt+0x33568>
   360e8:	mov	r4, r2
   360ec:	rsb	ip, r0, r1
   360f0:	mov	r1, r9
   360f4:	str	ip, [sp]
   360f8:	uxth	r5, r5
   360fc:	mov	r0, ip
   36100:	bl	352c4 <strspn@plt+0x325ac>
   36104:	ldr	ip, [sp]
   36108:	mov	r1, r9
   3610c:	mov	fp, r0
   36110:	mov	r0, ip
   36114:	bl	354b0 <strspn@plt+0x32798>
   36118:	mul	sl, sl, fp
   3611c:	orr	r1, r5, r1, lsl #16
   36120:	cmp	sl, r1
   36124:	bls	36138 <strspn@plt+0x33420>
   36128:	adds	r1, r1, r8
   3612c:	sub	r2, fp, #1
   36130:	bcc	3626c <strspn@plt+0x33554>
   36134:	mov	fp, r2
   36138:	ldr	r3, [sp, #4]
   3613c:	orr	r0, fp, r4, lsl #16
   36140:	rsb	sl, sl, r1
   36144:	umull	r4, r5, r0, r3
   36148:	cmp	sl, r5
   3614c:	bcc	3616c <strspn@plt+0x33454>
   36150:	movne	r3, #0
   36154:	moveq	r3, #1
   36158:	cmp	r4, r6, lsl r7
   3615c:	movls	r6, #0
   36160:	andhi	r6, r3, #1
   36164:	cmp	r6, #0
   36168:	beq	35f60 <strspn@plt+0x33248>
   3616c:	mov	r6, #0
   36170:	sub	r0, r0, #1
   36174:	mov	r1, r6
   36178:	add	sp, sp, #12
   3617c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36180:	lsl	r4, r4, r3
   36184:	rsb	r9, r3, #32
   36188:	lsr	r2, r5, r9
   3618c:	lsr	r9, r6, r9
   36190:	lsr	r8, r4, #16
   36194:	orr	r9, r9, r5, lsl r3
   36198:	mov	r0, r2
   3619c:	lsl	r7, r6, r3
   361a0:	mov	r1, r8
   361a4:	str	r2, [sp]
   361a8:	bl	352c4 <strspn@plt+0x325ac>
   361ac:	ldr	r2, [sp]
   361b0:	mov	r1, r8
   361b4:	uxth	sl, r4
   361b8:	mov	fp, r0
   361bc:	mov	r0, r2
   361c0:	bl	354b0 <strspn@plt+0x32798>
   361c4:	mul	r0, sl, fp
   361c8:	lsr	r3, r9, #16
   361cc:	orr	r1, r3, r1, lsl #16
   361d0:	cmp	r0, r1
   361d4:	bls	361f4 <strspn@plt+0x334dc>
   361d8:	adds	r1, r1, r4
   361dc:	sub	r3, fp, #1
   361e0:	bcs	36294 <strspn@plt+0x3357c>
   361e4:	cmp	r0, r1
   361e8:	subhi	fp, fp, #2
   361ec:	addhi	r1, r1, r4
   361f0:	bls	36294 <strspn@plt+0x3357c>
   361f4:	rsb	r5, r0, r1
   361f8:	mov	r1, r8
   361fc:	uxth	r9, r9
   36200:	mov	r0, r5
   36204:	bl	352c4 <strspn@plt+0x325ac>
   36208:	mov	r1, r8
   3620c:	mov	r6, r0
   36210:	mov	r0, r5
   36214:	bl	354b0 <strspn@plt+0x32798>
   36218:	mul	r5, sl, r6
   3621c:	orr	r1, r9, r1, lsl #16
   36220:	cmp	r5, r1
   36224:	bls	36248 <strspn@plt+0x33530>
   36228:	adds	r1, r1, r4
   3622c:	sub	r3, r6, #1
   36230:	bcs	36244 <strspn@plt+0x3352c>
   36234:	cmp	r5, r1
   36238:	subhi	r6, r6, #2
   3623c:	addhi	r1, r1, r4
   36240:	bhi	36248 <strspn@plt+0x33530>
   36244:	mov	r6, r3
   36248:	rsb	r5, r5, r1
   3624c:	orr	r6, r6, fp, lsl #16
   36250:	b	35fdc <strspn@plt+0x332c4>
   36254:	mov	r6, r3
   36258:	b	35f58 <strspn@plt+0x33240>
   3625c:	mov	r9, r2
   36260:	b	36028 <strspn@plt+0x33310>
   36264:	mov	r5, r3
   36268:	b	36074 <strspn@plt+0x3335c>
   3626c:	cmp	sl, r1
   36270:	subhi	fp, fp, #2
   36274:	addhi	r1, r1, r8
   36278:	bhi	36138 <strspn@plt+0x33420>
   3627c:	b	36134 <strspn@plt+0x3341c>
   36280:	cmp	r0, r1
   36284:	subhi	r4, r4, #2
   36288:	addhi	r1, r1, r8
   3628c:	bhi	360ec <strspn@plt+0x333d4>
   36290:	b	360e8 <strspn@plt+0x333d0>
   36294:	mov	fp, r3
   36298:	b	361f4 <strspn@plt+0x334dc>

0003629c <__libc_csu_init@@Base>:
   3629c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   362a0:	mov	r7, r0
   362a4:	ldr	r6, [pc, #76]	; 362f8 <__libc_csu_init@@Base+0x5c>
   362a8:	mov	r8, r1
   362ac:	ldr	r5, [pc, #72]	; 362fc <__libc_csu_init@@Base+0x60>
   362b0:	mov	r9, r2
   362b4:	add	r6, pc, r6
   362b8:	bl	2698 <_init@@Base>
   362bc:	add	r5, pc, r5
   362c0:	rsb	r6, r5, r6
   362c4:	asrs	r6, r6, #2
   362c8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   362cc:	sub	r5, r5, #4
   362d0:	mov	r4, #0
   362d4:	add	r4, r4, #1
   362d8:	ldr	r3, [r5, #4]!
   362dc:	mov	r0, r7
   362e0:	mov	r1, r8
   362e4:	mov	r2, r9
   362e8:	blx	r3
   362ec:	cmp	r4, r6
   362f0:	bne	362d4 <__libc_csu_init@@Base+0x38>
   362f4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   362f8:	andeq	sp, r1, r0, asr #23
   362fc:			; <UNDEFINED> instruction: 0x0001dbb4

00036300 <__libc_csu_fini@@Base>:
   36300:	bx	lr

Disassembly of section .fini:

00036304 <_fini@@Base>:
   36304:	push	{r3, lr}
   36308:	pop	{r3, pc}
