read -sv run_verilog_mid/adder_32b_9_73_5b917ed23496e400372d2ad875723ec0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_73_5b917ed23496e400372d2ad875723ec0_yosys.v
