# Synchronous-FIFO-Verification-using-SV
This repository contains the verification environment for a Synchronous FIFO design using SystemVerilog. The testbench includes constrained-random stimulus, functional coverage, and SystemVerilog Assertions (SVA) to ensure correctness and robustness of FIFO behavior under various scenarios.
