// Seed: 884314326
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wor id_1;
  logic id_3;
  assign id_3 = (id_2);
  wire [-1 : -1 'h0] id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    output tri0 id_10
    , id_16,
    output wand id_11,
    output tri0 id_12,
    input tri id_13,
    input wire id_14
);
  module_0 modCall_1 (
      id_16,
      id_16
  );
  assign id_11 = 1;
endmodule
