{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669687450896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669687450896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 23:04:10 2022 " "Processing started: Mon Nov 28 23:04:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669687450896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687450896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CicloUnicoCompleto -c CicloUnicoCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off CicloUnicoCompleto -c CicloUnicoCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687450896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669687451398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleULA-comportamento " "Found design unit 1: unidadeControleULA-comportamento" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460832 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleULA " "Found entity 1: unidadeControleULA" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460834 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_bit_inicial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_bit_inicial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_bit_inicial-comportamento " "Found design unit 1: ULA_bit_inicial-comportamento" {  } { { "ULA_bit_inicial.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_inicial.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_bit_inicial " "Found entity 1: ULA_bit_inicial" {  } { { "ULA_bit_inicial.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_inicial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_bit_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_bit_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_bit_final-comportamento " "Found design unit 1: ULA_bit_final-comportamento" {  } { { "ULA_bit_final.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_final.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460838 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_bit_final " "Found entity 1: ULA_bit_final" {  } { { "ULA_bit_final.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_1_bit-comportamento " "Found design unit 1: ULA_1_bit-comportamento" {  } { { "ULA_1_bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_1_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_1_bit " "Found entity 1: ULA_1_bit" {  } { { "ULA_1_bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquitetura " "Found design unit 1: ULA-arquitetura" {  } { { "ULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460842 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460844 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto-comportamento " "Found design unit 1: somadorCompleto-comportamento" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/somadorCompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460846 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto " "Found entity 1: somadorCompleto" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/somadorCompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460848 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-comportamento " "Found design unit 1: shifter-comportamento" {  } { { "shifter.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460850 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460854 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460856 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1bit-comportamento " "Found design unit 1: muxGenerico4x1_1bit-comportamento" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico4x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460858 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1bit " "Found entity 1: muxGenerico4x1_1bit" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico2x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460860 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460862 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDisplay-comportamento " "Found design unit 1: logicaDisplay-comportamento" {  } { { "logicaDisplay.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/logicaDisplay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460864 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDisplay " "Found entity 1: logicaDisplay" {  } { { "logicaDisplay.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/logicaDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/estendeSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460866 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460868 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460868 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7Seg-comportamento " "Found design unit 1: display7Seg-comportamento" {  } { { "display7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/display7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460870 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcodeula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcodeula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOpCodeULA-comportamento " "Found design unit 1: decoderOpCodeULA-comportamento" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderOpCodeULA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460872 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOpCodeULA " "Found entity 1: decoderOpCodeULA" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderOpCodeULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunctula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunctula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFunctULA-comportamento " "Found design unit 1: decoderFunctULA-comportamento" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460874 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFunctULA " "Found entity 1: decoderFunctULA" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460876 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460878 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ciclounicocompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ciclounicocompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CicloUnicoCompleto-arquitetura " "Found design unit 1: CicloUnicoCompleto-arquitetura" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460880 ""} { "Info" "ISGN_ENTITY_NAME" "1 CicloUnicoCompleto " "Found entity 1: CicloUnicoCompleto" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/LUI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460882 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460884 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669687460884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CicloUnicoCompleto " "Elaborating entity \"CicloUnicoCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669687460951 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] CicloUnicoCompleto.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at CicloUnicoCompleto.vhd(15)" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687460972 "|CicloUnicoCompleto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "CicloUnicoCompleto.vhd" "\\gravar:detectorSub0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "CicloUnicoCompleto.vhd" "PC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "CicloUnicoCompleto.vhd" "incrementaPC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "CicloUnicoCompleto.vhd" "ROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461032 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669687461034 "|CicloUnicoCompleto|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RT_RD\"" {  } { { "CicloUnicoCompleto.vhd" "MUX_RT_RD" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REGISTRADORES " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REGISTRADORES\"" {  } { { "CicloUnicoCompleto.vhd" "BANCO_REGISTRADORES" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RT_IMEDIATO " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RT_IMEDIATO\"" {  } { { "CicloUnicoCompleto.vhd" "MUX_RT_IMEDIATO" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "CicloUnicoCompleto.vhd" "ULA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_bit_final ULA:ULA\|ULA_bit_final:BIT0 " "Elaborating entity \"ULA_bit_final\" for hierarchy \"ULA:ULA\|ULA_bit_final:BIT0\"" {  } { { "ULA.vhd" "BIT0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico2x1_1bit:MUX2_1 " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico2x1_1bit:MUX2_1\"" {  } { { "ULA_bit_final.vhd" "MUX2_1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_final.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto ULA:ULA\|ULA_bit_final:BIT0\|somadorCompleto:SOMADOR " "Elaborating entity \"somadorCompleto\" for hierarchy \"ULA:ULA\|ULA_bit_final:BIT0\|somadorCompleto:SOMADOR\"" {  } { { "ULA_bit_final.vhd" "SOMADOR" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_final.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1bit ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico4x1_1bit:MUX4_1 " "Elaborating entity \"muxGenerico4x1_1bit\" for hierarchy \"ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico4x1_1bit:MUX4_1\"" {  } { { "ULA_bit_final.vhd" "MUX4_1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA_bit_final.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1_bit ULA:ULA\|ULA_1_bit:BIT1 " "Elaborating entity \"ULA_1_bit\" for hierarchy \"ULA:ULA\|ULA_1_bit:BIT1\"" {  } { { "ULA.vhd" "BIT1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_bit_inicial ULA:ULA\|ULA_bit_inicial:BIT31 " "Elaborating entity \"ULA_bit_inicial\" for hierarchy \"ULA:ULA\|ULA_bit_inicial:BIT31\"" {  } { { "ULA.vhd" "BIT31" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ULA.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULA_RAM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULA_RAM\"" {  } { { "CicloUnicoCompleto.vhd" "MUX_ULA_RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UNIDADE_CONTROLE " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UNIDADE_CONTROLE\"" {  } { { "CicloUnicoCompleto.vhd" "UNIDADE_CONTROLE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleULA unidadeControleULA:UNIDADE_CONTROLE_ULA " "Elaborating entity \"unidadeControleULA\" for hierarchy \"unidadeControleULA:UNIDADE_CONTROLE_ULA\"" {  } { { "CicloUnicoCompleto.vhd" "UNIDADE_CONTROLE_ULA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOpCodeULA unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderOpCodeULA:DECODER_OPCODE " "Elaborating entity \"decoderOpCodeULA\" for hierarchy \"unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderOpCodeULA:DECODER_OPCODE\"" {  } { { "unidadeControleULA.vhd" "DECODER_OPCODE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControleULA.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFunctULA unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderFunctULA:DECODER_FUNCT " "Elaborating entity \"decoderFunctULA\" for hierarchy \"unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderFunctULA:DECODER_FUNCT\"" {  } { { "unidadeControleULA.vhd" "DECODER_FUNCT" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControleULA.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 unidadeControleULA:UNIDADE_CONTROLE_ULA\|muxGenerico2x1:MUX2_1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"unidadeControleULA:UNIDADE_CONTROLE_ULA\|muxGenerico2x1:MUX2_1\"" {  } { { "unidadeControleULA.vhd" "MUX2_1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControleULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXTENSOR_SINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXTENSOR_SINAL\"" {  } { { "CicloUnicoCompleto.vhd" "EXTENSOR_SINAL" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI LUI:UNDIADE_LUI " "Elaborating entity \"LUI\" for hierarchy \"LUI:UNDIADE_LUI\"" {  } { { "CicloUnicoCompleto.vhd" "UNDIADE_LUI" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"shifter:SHIFTER\"" {  } { { "CicloUnicoCompleto.vhd" "SHIFTER" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "CicloUnicoCompleto.vhd" "SOMADOR" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "CicloUnicoCompleto.vhd" "RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDisplay logicaDisplay:DISPLAY " "Elaborating entity \"logicaDisplay\" for hierarchy \"logicaDisplay:DISPLAY\"" {  } { { "CicloUnicoCompleto.vhd" "DISPLAY" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Seg logicaDisplay:DISPLAY\|display7Seg:DISPLAY0 " "Elaborating entity \"display7Seg\" for hierarchy \"logicaDisplay:DISPLAY\|display7Seg:DISPLAY0\"" {  } { { "logicaDisplay.vhd" "DISPLAY0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/logicaDisplay.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logicaDisplay:DISPLAY\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logicaDisplay:DISPLAY\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG\"" {  } { { "display7Seg.vhd" "DECODER7SEG" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/display7Seg.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687461121 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669687461571 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REGISTRADORES\|registrador " "RAM logic \"bancoReg:BANCO_REGISTRADORES\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669687461571 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669687461571 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669687461571 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1669687461574 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669687461574 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669687461574 ""}  } { { "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1669687461574 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669687461581 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669687461581 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669687466491 "|CicloUnicoCompleto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669687466491 "|CicloUnicoCompleto|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669687466491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669687466703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669687470122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669687470549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669687470549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669687470903 "|CicloUnicoCompleto|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669687470903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4605 " "Implemented 4605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669687470916 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669687470916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4538 " "Implemented 4538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669687470916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669687470916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669687470939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 23:04:30 2022 " "Processing ended: Mon Nov 28 23:04:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669687470939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669687470939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669687470939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687470939 ""}
