
pd_ccb_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f9fc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ce8  0800fca0  0800fca0  0001fca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010988  08010988  00020988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010990  08010990  00020990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010994  08010994  00020994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f8  24000000  08010998  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  240001f8  08010b90  000301f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000258  08010bf0  00030258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009fc  240002b8  08010c50  000302b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  24000cb4  08010c50  00030cb4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000302b8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000302e6  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002815c  00000000  00000000  00030329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000050c0  00000000  00000000  00058485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f48  00000000  00000000  0005d548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017ab  00000000  00000000  0005f490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003fd4f  00000000  00000000  00060c3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002ffcb  00000000  00000000  000a098a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00187c80  00000000  00000000  000d0955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008ee0  00000000  00000000  002585d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  002614b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002b8 	.word	0x240002b8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800fc84 	.word	0x0800fc84

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002bc 	.word	0x240002bc
 80002dc:	0800fc84 	.word	0x0800fc84

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b970 	b.w	8000688 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	460d      	mov	r5, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	460f      	mov	r7, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4694      	mov	ip, r2
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0xe2>
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	b143      	cbz	r3, 80003ee <__udivmoddi4+0x2e>
 80003dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003e0:	f1c3 0220 	rsb	r2, r3, #32
 80003e4:	409f      	lsls	r7, r3
 80003e6:	fa20 f202 	lsr.w	r2, r0, r2
 80003ea:	4317      	orrs	r7, r2
 80003ec:	409c      	lsls	r4, r3
 80003ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003f2:	fa1f f58c 	uxth.w	r5, ip
 80003f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003fa:	0c22      	lsrs	r2, r4, #16
 80003fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000400:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000404:	fb01 f005 	mul.w	r0, r1, r5
 8000408:	4290      	cmp	r0, r2
 800040a:	d90a      	bls.n	8000422 <__udivmoddi4+0x62>
 800040c:	eb1c 0202 	adds.w	r2, ip, r2
 8000410:	f101 37ff 	add.w	r7, r1, #4294967295
 8000414:	f080 811c 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000418:	4290      	cmp	r0, r2
 800041a:	f240 8119 	bls.w	8000650 <__udivmoddi4+0x290>
 800041e:	3902      	subs	r1, #2
 8000420:	4462      	add	r2, ip
 8000422:	1a12      	subs	r2, r2, r0
 8000424:	b2a4      	uxth	r4, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000432:	fb00 f505 	mul.w	r5, r0, r5
 8000436:	42a5      	cmp	r5, r4
 8000438:	d90a      	bls.n	8000450 <__udivmoddi4+0x90>
 800043a:	eb1c 0404 	adds.w	r4, ip, r4
 800043e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000442:	f080 8107 	bcs.w	8000654 <__udivmoddi4+0x294>
 8000446:	42a5      	cmp	r5, r4
 8000448:	f240 8104 	bls.w	8000654 <__udivmoddi4+0x294>
 800044c:	4464      	add	r4, ip
 800044e:	3802      	subs	r0, #2
 8000450:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000454:	1b64      	subs	r4, r4, r5
 8000456:	2100      	movs	r1, #0
 8000458:	b11e      	cbz	r6, 8000462 <__udivmoddi4+0xa2>
 800045a:	40dc      	lsrs	r4, r3
 800045c:	2300      	movs	r3, #0
 800045e:	e9c6 4300 	strd	r4, r3, [r6]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0xbc>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80ed 	beq.w	800064a <__udivmoddi4+0x28a>
 8000470:	2100      	movs	r1, #0
 8000472:	e9c6 0500 	strd	r0, r5, [r6]
 8000476:	4608      	mov	r0, r1
 8000478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047c:	fab3 f183 	clz	r1, r3
 8000480:	2900      	cmp	r1, #0
 8000482:	d149      	bne.n	8000518 <__udivmoddi4+0x158>
 8000484:	42ab      	cmp	r3, r5
 8000486:	d302      	bcc.n	800048e <__udivmoddi4+0xce>
 8000488:	4282      	cmp	r2, r0
 800048a:	f200 80f8 	bhi.w	800067e <__udivmoddi4+0x2be>
 800048e:	1a84      	subs	r4, r0, r2
 8000490:	eb65 0203 	sbc.w	r2, r5, r3
 8000494:	2001      	movs	r0, #1
 8000496:	4617      	mov	r7, r2
 8000498:	2e00      	cmp	r6, #0
 800049a:	d0e2      	beq.n	8000462 <__udivmoddi4+0xa2>
 800049c:	e9c6 4700 	strd	r4, r7, [r6]
 80004a0:	e7df      	b.n	8000462 <__udivmoddi4+0xa2>
 80004a2:	b902      	cbnz	r2, 80004a6 <__udivmoddi4+0xe6>
 80004a4:	deff      	udf	#255	; 0xff
 80004a6:	fab2 f382 	clz	r3, r2
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	f040 8090 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b0:	1a8a      	subs	r2, r1, r2
 80004b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b6:	fa1f fe8c 	uxth.w	lr, ip
 80004ba:	2101      	movs	r1, #1
 80004bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004c0:	fb07 2015 	mls	r0, r7, r5, r2
 80004c4:	0c22      	lsrs	r2, r4, #16
 80004c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ca:	fb0e f005 	mul.w	r0, lr, r5
 80004ce:	4290      	cmp	r0, r2
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d2:	eb1c 0202 	adds.w	r2, ip, r2
 80004d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4290      	cmp	r0, r2
 80004de:	f200 80cb 	bhi.w	8000678 <__udivmoddi4+0x2b8>
 80004e2:	4645      	mov	r5, r8
 80004e4:	1a12      	subs	r2, r2, r0
 80004e6:	b2a4      	uxth	r4, r4
 80004e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004ec:	fb07 2210 	mls	r2, r7, r0, r2
 80004f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f4:	fb0e fe00 	mul.w	lr, lr, r0
 80004f8:	45a6      	cmp	lr, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x14e>
 80004fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000500:	f100 32ff 	add.w	r2, r0, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x14c>
 8000506:	45a6      	cmp	lr, r4
 8000508:	f200 80bb 	bhi.w	8000682 <__udivmoddi4+0x2c2>
 800050c:	4610      	mov	r0, r2
 800050e:	eba4 040e 	sub.w	r4, r4, lr
 8000512:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000516:	e79f      	b.n	8000458 <__udivmoddi4+0x98>
 8000518:	f1c1 0720 	rsb	r7, r1, #32
 800051c:	408b      	lsls	r3, r1
 800051e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000522:	ea4c 0c03 	orr.w	ip, ip, r3
 8000526:	fa05 f401 	lsl.w	r4, r5, r1
 800052a:	fa20 f307 	lsr.w	r3, r0, r7
 800052e:	40fd      	lsrs	r5, r7
 8000530:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000534:	4323      	orrs	r3, r4
 8000536:	fbb5 f8f9 	udiv	r8, r5, r9
 800053a:	fa1f fe8c 	uxth.w	lr, ip
 800053e:	fb09 5518 	mls	r5, r9, r8, r5
 8000542:	0c1c      	lsrs	r4, r3, #16
 8000544:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000548:	fb08 f50e 	mul.w	r5, r8, lr
 800054c:	42a5      	cmp	r5, r4
 800054e:	fa02 f201 	lsl.w	r2, r2, r1
 8000552:	fa00 f001 	lsl.w	r0, r0, r1
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1c 0404 	adds.w	r4, ip, r4
 800055c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000560:	f080 8088 	bcs.w	8000674 <__udivmoddi4+0x2b4>
 8000564:	42a5      	cmp	r5, r4
 8000566:	f240 8085 	bls.w	8000674 <__udivmoddi4+0x2b4>
 800056a:	f1a8 0802 	sub.w	r8, r8, #2
 800056e:	4464      	add	r4, ip
 8000570:	1b64      	subs	r4, r4, r5
 8000572:	b29d      	uxth	r5, r3
 8000574:	fbb4 f3f9 	udiv	r3, r4, r9
 8000578:	fb09 4413 	mls	r4, r9, r3, r4
 800057c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000580:	fb03 fe0e 	mul.w	lr, r3, lr
 8000584:	45a6      	cmp	lr, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000590:	d26c      	bcs.n	800066c <__udivmoddi4+0x2ac>
 8000592:	45a6      	cmp	lr, r4
 8000594:	d96a      	bls.n	800066c <__udivmoddi4+0x2ac>
 8000596:	3b02      	subs	r3, #2
 8000598:	4464      	add	r4, ip
 800059a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800059e:	fba3 9502 	umull	r9, r5, r3, r2
 80005a2:	eba4 040e 	sub.w	r4, r4, lr
 80005a6:	42ac      	cmp	r4, r5
 80005a8:	46c8      	mov	r8, r9
 80005aa:	46ae      	mov	lr, r5
 80005ac:	d356      	bcc.n	800065c <__udivmoddi4+0x29c>
 80005ae:	d053      	beq.n	8000658 <__udivmoddi4+0x298>
 80005b0:	b156      	cbz	r6, 80005c8 <__udivmoddi4+0x208>
 80005b2:	ebb0 0208 	subs.w	r2, r0, r8
 80005b6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ba:	fa04 f707 	lsl.w	r7, r4, r7
 80005be:	40ca      	lsrs	r2, r1
 80005c0:	40cc      	lsrs	r4, r1
 80005c2:	4317      	orrs	r7, r2
 80005c4:	e9c6 7400 	strd	r7, r4, [r6]
 80005c8:	4618      	mov	r0, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005d0:	f1c3 0120 	rsb	r1, r3, #32
 80005d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005d8:	fa20 f201 	lsr.w	r2, r0, r1
 80005dc:	fa25 f101 	lsr.w	r1, r5, r1
 80005e0:	409d      	lsls	r5, r3
 80005e2:	432a      	orrs	r2, r5
 80005e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e8:	fa1f fe8c 	uxth.w	lr, ip
 80005ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80005f0:	fb07 1510 	mls	r5, r7, r0, r1
 80005f4:	0c11      	lsrs	r1, r2, #16
 80005f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005fa:	fb00 f50e 	mul.w	r5, r0, lr
 80005fe:	428d      	cmp	r5, r1
 8000600:	fa04 f403 	lsl.w	r4, r4, r3
 8000604:	d908      	bls.n	8000618 <__udivmoddi4+0x258>
 8000606:	eb1c 0101 	adds.w	r1, ip, r1
 800060a:	f100 38ff 	add.w	r8, r0, #4294967295
 800060e:	d22f      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000610:	428d      	cmp	r5, r1
 8000612:	d92d      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000614:	3802      	subs	r0, #2
 8000616:	4461      	add	r1, ip
 8000618:	1b49      	subs	r1, r1, r5
 800061a:	b292      	uxth	r2, r2
 800061c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000620:	fb07 1115 	mls	r1, r7, r5, r1
 8000624:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000628:	fb05 f10e 	mul.w	r1, r5, lr
 800062c:	4291      	cmp	r1, r2
 800062e:	d908      	bls.n	8000642 <__udivmoddi4+0x282>
 8000630:	eb1c 0202 	adds.w	r2, ip, r2
 8000634:	f105 38ff 	add.w	r8, r5, #4294967295
 8000638:	d216      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 800063a:	4291      	cmp	r1, r2
 800063c:	d914      	bls.n	8000668 <__udivmoddi4+0x2a8>
 800063e:	3d02      	subs	r5, #2
 8000640:	4462      	add	r2, ip
 8000642:	1a52      	subs	r2, r2, r1
 8000644:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000648:	e738      	b.n	80004bc <__udivmoddi4+0xfc>
 800064a:	4631      	mov	r1, r6
 800064c:	4630      	mov	r0, r6
 800064e:	e708      	b.n	8000462 <__udivmoddi4+0xa2>
 8000650:	4639      	mov	r1, r7
 8000652:	e6e6      	b.n	8000422 <__udivmoddi4+0x62>
 8000654:	4610      	mov	r0, r2
 8000656:	e6fb      	b.n	8000450 <__udivmoddi4+0x90>
 8000658:	4548      	cmp	r0, r9
 800065a:	d2a9      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 800065c:	ebb9 0802 	subs.w	r8, r9, r2
 8000660:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000664:	3b01      	subs	r3, #1
 8000666:	e7a3      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000668:	4645      	mov	r5, r8
 800066a:	e7ea      	b.n	8000642 <__udivmoddi4+0x282>
 800066c:	462b      	mov	r3, r5
 800066e:	e794      	b.n	800059a <__udivmoddi4+0x1da>
 8000670:	4640      	mov	r0, r8
 8000672:	e7d1      	b.n	8000618 <__udivmoddi4+0x258>
 8000674:	46d0      	mov	r8, sl
 8000676:	e77b      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000678:	3d02      	subs	r5, #2
 800067a:	4462      	add	r2, ip
 800067c:	e732      	b.n	80004e4 <__udivmoddi4+0x124>
 800067e:	4608      	mov	r0, r1
 8000680:	e70a      	b.n	8000498 <__udivmoddi4+0xd8>
 8000682:	4464      	add	r4, ip
 8000684:	3802      	subs	r0, #2
 8000686:	e742      	b.n	800050e <__udivmoddi4+0x14e>

08000688 <__aeabi_idiv0>:
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop

0800068c <app_setup>:

//==================================================================================
//== PUBLIC FUNCTIONS                                                             ==
//==================================================================================
void app_setup( void )
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	// Init dac
	dac_init();
 8000690:	f001 fcaa 	bl	8001fe8 <dac_init>

	// Init adc - isr + conversion triggered by tmr1 @ 1 ms
	adc_init();
 8000694:	f001 fc12 	bl	8001ebc <adc_init>

	// Init timer
	timer_init();
 8000698:	f001 fd04 	bl	80020a4 <timer_init>

	// App init
	app_init();
 800069c:	f000 f98c 	bl	80009b8 <app_init>
}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	0000      	movs	r0, r0
	...

080006a8 <app_loop>:

void app_loop( void )
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
	volatile double cr2_i = 0;
 80006ae:	f04f 0200 	mov.w	r2, #0
 80006b2:	f04f 0300 	mov.w	r3, #0
 80006b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
	volatile double cr2_o = 0;
 80006ba:	f04f 0200 	mov.w	r2, #0
 80006be:	f04f 0300 	mov.w	r3, #0
 80006c2:	e9c7 2300 	strd	r2, r3, [r7]

	//! [Tasks with no time base - highest priority]

	//! [Adc readings]
	if ( adc_data_ready ) {
 80006c6:	4bb2      	ldr	r3, [pc, #712]	; (8000990 <app_loop+0x2e8>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <app_loop+0x32>
		adc_data_ready = 0;
 80006ce:	4bb0      	ldr	r3, [pc, #704]	; (8000990 <app_loop+0x2e8>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	701a      	strb	r2, [r3, #0]
		adc_get_values( adc_value );
 80006d4:	48af      	ldr	r0, [pc, #700]	; (8000994 <app_loop+0x2ec>)
 80006d6:	f001 fc47 	bl	8001f68 <adc_get_values>


	//! [Tasks with no time base - highest priority]

	//! [Tasks with 1 ms time base]
	if ( tmr_1ms ) {
 80006da:	4baf      	ldr	r3, [pc, #700]	; (8000998 <app_loop+0x2f0>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	f000 8131 	beq.w	8000946 <app_loop+0x29e>
		tmr_1ms = 0;
 80006e4:	4bac      	ldr	r3, [pc, #688]	; (8000998 <app_loop+0x2f0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]

		//!	[Ctr algorithm]
		// Inputs update
		data.i1 = adc_to_voltage( adc_value[ 0 ] );
 80006ea:	4baa      	ldr	r3, [pc, #680]	; (8000994 <app_loop+0x2ec>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fc56 	bl	8001fa0 <adc_to_voltage>
 80006f4:	eeb0 7b40 	vmov.f64	d7, d0
 80006f8:	4ba8      	ldr	r3, [pc, #672]	; (800099c <app_loop+0x2f4>)
 80006fa:	ed83 7b00 	vstr	d7, [r3]
		data.i2 = adc_to_voltage( adc_value[ 1 ] );
 80006fe:	4ba5      	ldr	r3, [pc, #660]	; (8000994 <app_loop+0x2ec>)
 8000700:	885b      	ldrh	r3, [r3, #2]
 8000702:	4618      	mov	r0, r3
 8000704:	f001 fc4c 	bl	8001fa0 <adc_to_voltage>
 8000708:	eeb0 7b40 	vmov.f64	d7, d0
 800070c:	4ba3      	ldr	r3, [pc, #652]	; (800099c <app_loop+0x2f4>)
 800070e:	ed83 7b04 	vstr	d7, [r3, #16]
		data.i3 = adc_to_voltage( adc_value[ 2 ] );
 8000712:	4ba0      	ldr	r3, [pc, #640]	; (8000994 <app_loop+0x2ec>)
 8000714:	889b      	ldrh	r3, [r3, #4]
 8000716:	4618      	mov	r0, r3
 8000718:	f001 fc42 	bl	8001fa0 <adc_to_voltage>
 800071c:	eeb0 7b40 	vmov.f64	d7, d0
 8000720:	4b9e      	ldr	r3, [pc, #632]	; (800099c <app_loop+0x2f4>)
 8000722:	ed83 7b08 	vstr	d7, [r3, #32]

		// Ctr alg selection
		switch ( sel_alg ) {
 8000726:	4b9e      	ldr	r3, [pc, #632]	; (80009a0 <app_loop+0x2f8>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b07      	cmp	r3, #7
 800072c:	f200 80fa 	bhi.w	8000924 <app_loop+0x27c>
 8000730:	a201      	add	r2, pc, #4	; (adr r2, 8000738 <app_loop+0x90>)
 8000732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000736:	bf00      	nop
 8000738:	08000759 	.word	0x08000759
 800073c:	08000769 	.word	0x08000769
 8000740:	0800078f 	.word	0x0800078f
 8000744:	080007b3 	.word	0x080007b3
 8000748:	080007e3 	.word	0x080007e3
 800074c:	08000845 	.word	0x08000845
 8000750:	080008af 	.word	0x080008af
 8000754:	08000925 	.word	0x08000925

		// None - keep output quiet (= 0)
		case 0:
			data.o1 = 0;
 8000758:	4990      	ldr	r1, [pc, #576]	; (800099c <app_loop+0x2f4>)
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			break;
 8000766:	e0de      	b.n	8000926 <app_loop+0x27e>

		// Bypass - transfer input i2 to output o1
		// i2 is the set-point from PI-Flow to pid and ismc
		case 1:
			if ( mode ) {
 8000768:	4b8e      	ldr	r3, [pc, #568]	; (80009a4 <app_loop+0x2fc>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d006      	beq.n	800077e <app_loop+0xd6>
				data.o1 = data.i2;
 8000770:	4b8a      	ldr	r3, [pc, #552]	; (800099c <app_loop+0x2f4>)
 8000772:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000776:	4989      	ldr	r1, [pc, #548]	; (800099c <app_loop+0x2f4>)
 8000778:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			}
			else {
				data.o1 = 0;
			}
			break;
 800077c:	e0d3      	b.n	8000926 <app_loop+0x27e>
				data.o1 = 0;
 800077e:	4987      	ldr	r1, [pc, #540]	; (800099c <app_loop+0x2f4>)
 8000780:	f04f 0200 	mov.w	r2, #0
 8000784:	f04f 0300 	mov.w	r3, #0
 8000788:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			break;
 800078c:	e0cb      	b.n	8000926 <app_loop+0x27e>
		case 2:
			// Pid execution time
#if ( DBG_PID_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_SET);
#endif
			data.o1 = sm_pid( data.i2, data.i1 );
 800078e:	4b83      	ldr	r3, [pc, #524]	; (800099c <app_loop+0x2f4>)
 8000790:	ed93 7b04 	vldr	d7, [r3, #16]
 8000794:	4b81      	ldr	r3, [pc, #516]	; (800099c <app_loop+0x2f4>)
 8000796:	ed93 6b00 	vldr	d6, [r3]
 800079a:	eeb0 1b46 	vmov.f64	d1, d6
 800079e:	eeb0 0b47 	vmov.f64	d0, d7
 80007a2:	f000 f9e3 	bl	8000b6c <sm_pid>
 80007a6:	eeb0 7b40 	vmov.f64	d7, d0
 80007aa:	4b7c      	ldr	r3, [pc, #496]	; (800099c <app_loop+0x2f4>)
 80007ac:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
			// Pid execution time
#if ( DBG_PID_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_RESET);
#endif
			break;
 80007b0:	e0b9      	b.n	8000926 <app_loop+0x27e>
#endif
			// Lpf - input i1
#if ( ISMC_LPF_INPUT_I1 == SIM )
			data.i1f = lpf_i1( data.i1 );
#else
			data.i1f = data.i1;
 80007b2:	4b7a      	ldr	r3, [pc, #488]	; (800099c <app_loop+0x2f4>)
 80007b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007b8:	4978      	ldr	r1, [pc, #480]	; (800099c <app_loop+0x2f4>)
 80007ba:	e9c1 2302 	strd	r2, r3, [r1, #8]
#elif ( DBG_VAR_ADC_ISMC_SP_CTE == SIM )
			data.o1 = sm_ismc( 4.0, data.i1f );
#elif ( DBG_VAR_ADC_ISMC_POS_CTE == SIM )
			data.o1 = sm_ismc( data.i2, 4.0 );
#else
			data.o1 = sm_ismc( data.i2, data.i1f );
 80007be:	4b77      	ldr	r3, [pc, #476]	; (800099c <app_loop+0x2f4>)
 80007c0:	ed93 7b04 	vldr	d7, [r3, #16]
 80007c4:	4b75      	ldr	r3, [pc, #468]	; (800099c <app_loop+0x2f4>)
 80007c6:	ed93 6b02 	vldr	d6, [r3, #8]
 80007ca:	eeb0 1b46 	vmov.f64	d1, d6
 80007ce:	eeb0 0b47 	vmov.f64	d0, d7
 80007d2:	f000 fa33 	bl	8000c3c <sm_ismc>
 80007d6:	eeb0 7b40 	vmov.f64	d7, d0
 80007da:	4b70      	ldr	r3, [pc, #448]	; (800099c <app_loop+0x2f4>)
 80007dc:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
#endif
			// Ismc execution time
#if ( DBG_ISMC_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_RESET);
#endif
			break;
 80007e0:	e0a1      	b.n	8000926 <app_loop+0x27e>
			// Cr2 execution time
#if ( DBG_CR2_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_SET);
#endif
			// Cr2 input conditioning (m3/h)
			cr2_i = ( data.i3 * 3.6 ) - 18;
 80007e2:	4b6e      	ldr	r3, [pc, #440]	; (800099c <app_loop+0x2f4>)
 80007e4:	ed93 7b08 	vldr	d7, [r3, #32]
 80007e8:	ed9f 6b65 	vldr	d6, [pc, #404]	; 8000980 <app_loop+0x2d8>
 80007ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007f0:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
 80007f4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80007f8:	ed87 7b02 	vstr	d7, [r7, #8]
			// Cr2 alg
			cr2_o = sm_cr2( cr2_i );
 80007fc:	ed97 7b02 	vldr	d7, [r7, #8]
 8000800:	eeb0 0b47 	vmov.f64	d0, d7
 8000804:	f000 fa82 	bl	8000d0c <sm_cr2>
 8000808:	eeb0 7b40 	vmov.f64	d7, d0
 800080c:	ed87 7b00 	vstr	d7, [r7]
			// Cr2 output conditioning --> % to voltage
			if ( mode ) {
 8000810:	4b64      	ldr	r3, [pc, #400]	; (80009a4 <app_loop+0x2fc>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d00d      	beq.n	8000834 <app_loop+0x18c>
				data.o1 = ( cr2_o + ( CR2_S / 2 ) ) * DAC_MAX_VOLTAGE;
 8000818:	ed97 7b00 	vldr	d7, [r7]
 800081c:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 8000988 <app_loop+0x2e0>
 8000820:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000824:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000828:	ee27 7b06 	vmul.f64	d7, d7, d6
 800082c:	4b5b      	ldr	r3, [pc, #364]	; (800099c <app_loop+0x2f4>)
 800082e:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
			}
			// Cr2 execution time
#if ( DBG_CR2_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_RESET);
#endif
			break;
 8000832:	e078      	b.n	8000926 <app_loop+0x27e>
				data.o1 = 0;
 8000834:	4959      	ldr	r1, [pc, #356]	; (800099c <app_loop+0x2f4>)
 8000836:	f04f 0200 	mov.w	r2, #0
 800083a:	f04f 0300 	mov.w	r3, #0
 800083e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			break;
 8000842:	e070      	b.n	8000926 <app_loop+0x27e>
			// Pid + cr2 execution time
#if ( DBG_PID_CR2_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_SET);
#endif
			// Input conditioning (m3/h)
			cr2_i = ( data.i3 * 3.6 ) - 18;
 8000844:	4b55      	ldr	r3, [pc, #340]	; (800099c <app_loop+0x2f4>)
 8000846:	ed93 7b08 	vldr	d7, [r3, #32]
 800084a:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8000980 <app_loop+0x2d8>
 800084e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000852:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
 8000856:	ee37 7b46 	vsub.f64	d7, d7, d6
 800085a:	ed87 7b02 	vstr	d7, [r7, #8]
			// Cr2 alg
			cr2_o = sm_cr2( cr2_i );
 800085e:	ed97 7b02 	vldr	d7, [r7, #8]
 8000862:	eeb0 0b47 	vmov.f64	d0, d7
 8000866:	f000 fa51 	bl	8000d0c <sm_cr2>
 800086a:	eeb0 7b40 	vmov.f64	d7, d0
 800086e:	ed87 7b00 	vstr	d7, [r7]
			// Cr2 output conditioning --> % to voltage
			cr2_o = cr2_o * DAC_MAX_VOLTAGE;
 8000872:	ed97 7b00 	vldr	d7, [r7]
 8000876:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800087a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800087e:	ed87 7b00 	vstr	d7, [r7]
			// Pid alg
			data.o1 = sm_pid( ( data.i2 + cr2_o ), data.i1 );
 8000882:	4b46      	ldr	r3, [pc, #280]	; (800099c <app_loop+0x2f4>)
 8000884:	ed93 6b04 	vldr	d6, [r3, #16]
 8000888:	ed97 7b00 	vldr	d7, [r7]
 800088c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000890:	4b42      	ldr	r3, [pc, #264]	; (800099c <app_loop+0x2f4>)
 8000892:	ed93 6b00 	vldr	d6, [r3]
 8000896:	eeb0 1b46 	vmov.f64	d1, d6
 800089a:	eeb0 0b47 	vmov.f64	d0, d7
 800089e:	f000 f965 	bl	8000b6c <sm_pid>
 80008a2:	eeb0 7b40 	vmov.f64	d7, d0
 80008a6:	4b3d      	ldr	r3, [pc, #244]	; (800099c <app_loop+0x2f4>)
 80008a8:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
			// Pid + cr2 execution time
#if ( DBG_PID_CR2_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_RESET);
#endif
			break;
 80008ac:	e03b      	b.n	8000926 <app_loop+0x27e>
			// Ismc + cr2 execution time
#if ( DBG_ISMC_CR2_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_SET);
#endif
			// Input conditioning (m3/h)
			cr2_i = ( data.i3 * 3.6 ) - 18;
 80008ae:	4b3b      	ldr	r3, [pc, #236]	; (800099c <app_loop+0x2f4>)
 80008b0:	ed93 7b08 	vldr	d7, [r3, #32]
 80008b4:	ed9f 6b32 	vldr	d6, [pc, #200]	; 8000980 <app_loop+0x2d8>
 80008b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008bc:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
 80008c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80008c4:	ed87 7b02 	vstr	d7, [r7, #8]
			// Cr2 alg
			cr2_o = sm_cr2( cr2_i );
 80008c8:	ed97 7b02 	vldr	d7, [r7, #8]
 80008cc:	eeb0 0b47 	vmov.f64	d0, d7
 80008d0:	f000 fa1c 	bl	8000d0c <sm_cr2>
 80008d4:	eeb0 7b40 	vmov.f64	d7, d0
 80008d8:	ed87 7b00 	vstr	d7, [r7]
			// Cr2 output conditioning --> % to voltage
			cr2_o = cr2_o * DAC_MAX_VOLTAGE;
 80008dc:	ed97 7b00 	vldr	d7, [r7]
 80008e0:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80008e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008e8:	ed87 7b00 	vstr	d7, [r7]
			// Ismc alg
			// Lpf - inputs
#if ( ISMC_LPF_INPUT_I1 == SIM )
			data.i1f = lpf_i1( data.i1 );
#else
			data.i1f = data.i1;
 80008ec:	4b2b      	ldr	r3, [pc, #172]	; (800099c <app_loop+0x2f4>)
 80008ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008f2:	492a      	ldr	r1, [pc, #168]	; (800099c <app_loop+0x2f4>)
 80008f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
#endif
			data.o1 = sm_ismc( ( data.i2 + cr2_o ), data.i1f );
 80008f8:	4b28      	ldr	r3, [pc, #160]	; (800099c <app_loop+0x2f4>)
 80008fa:	ed93 6b04 	vldr	d6, [r3, #16]
 80008fe:	ed97 7b00 	vldr	d7, [r7]
 8000902:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000906:	4b25      	ldr	r3, [pc, #148]	; (800099c <app_loop+0x2f4>)
 8000908:	ed93 6b02 	vldr	d6, [r3, #8]
 800090c:	eeb0 1b46 	vmov.f64	d1, d6
 8000910:	eeb0 0b47 	vmov.f64	d0, d7
 8000914:	f000 f992 	bl	8000c3c <sm_ismc>
 8000918:	eeb0 7b40 	vmov.f64	d7, d0
 800091c:	4b1f      	ldr	r3, [pc, #124]	; (800099c <app_loop+0x2f4>)
 800091e:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
#endif
			// Ismc + cr2 execution time
#if ( DBG_ISMC_CR2_EXEC_TIME == SIM )
			HAL_GPIO_WritePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin, GPIO_PIN_RESET);
#endif
			break;
 8000922:	e000      	b.n	8000926 <app_loop+0x27e>
		// (Fractional Pid?)
		case 7:
			break;

		default:
			break;
 8000924:	bf00      	nop
		}

		// Output update
		dac_value = dac_voltage_to_unities( data.o1 );
 8000926:	4b1d      	ldr	r3, [pc, #116]	; (800099c <app_loop+0x2f4>)
 8000928:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 800092c:	eeb0 0b47 	vmov.f64	d0, d7
 8000930:	f001 fb86 	bl	8002040 <dac_voltage_to_unities>
 8000934:	4603      	mov	r3, r0
 8000936:	461a      	mov	r2, r3
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <app_loop+0x300>)
 800093a:	801a      	strh	r2, [r3, #0]
		dac_set_value( dac_value );
 800093c:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <app_loop+0x300>)
 800093e:	881b      	ldrh	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fb61 	bl	8002008 <dac_set_value>
		//!	[Ctr algorithm]
	}
	//! [Tasks with 1 ms time base]

	//! [Tasks with 10 ms time base]
	if ( tmr_10ms ) {
 8000946:	4b19      	ldr	r3, [pc, #100]	; (80009ac <app_loop+0x304>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d002      	beq.n	8000954 <app_loop+0x2ac>
		tmr_10ms = 0;
 800094e:	4b17      	ldr	r3, [pc, #92]	; (80009ac <app_loop+0x304>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
	}
	//! [Tasks with 10 ms time base]

	//! [Tasks with 100 ms time base]
	if ( tmr_100ms ) {
 8000954:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <app_loop+0x308>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d006      	beq.n	800096a <app_loop+0x2c2>
		tmr_100ms = 0;
 800095c:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <app_loop+0x308>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]

		//! [Mode stop/run reading]
		mode_read();
 8000962:	f000 f8df 	bl	8000b24 <mode_read>
		//! [Mode stop/run reading]

		//! [Ctr alg button select]
		app_bt_alg_selection();
 8000966:	f000 f87d 	bl	8000a64 <app_bt_alg_selection>
		//! [Ctr alg button select]
	}
	//! [Tasks with 100 ms time base]

	//! [Tasks with 1000 ms time base - lowest priority]
	if ( tmr_1000ms ) {
 800096a:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <app_loop+0x30c>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d002      	beq.n	8000978 <app_loop+0x2d0>
		tmr_1000ms = 0;
 8000972:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <app_loop+0x30c>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit( &huart3, (uint8_t *)buf_tx, 64, 100 );
		//! [Serial analog inputs print]
#endif
	}
	//! [Tasks with 1000 ms time base - lowest priority]
}
 8000978:	bf00      	nop
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	cccccccd 	.word	0xcccccccd
 8000984:	400ccccc 	.word	0x400ccccc
 8000988:	96bb98c8 	.word	0x96bb98c8
 800098c:	3fc20f90 	.word	0x3fc20f90
 8000990:	24000aa4 	.word	0x24000aa4
 8000994:	24000318 	.word	0x24000318
 8000998:	24000aae 	.word	0x24000aae
 800099c:	240002d8 	.word	0x240002d8
 80009a0:	24000321 	.word	0x24000321
 80009a4:	24000322 	.word	0x24000322
 80009a8:	2400031e 	.word	0x2400031e
 80009ac:	24000aaf 	.word	0x24000aaf
 80009b0:	24000ab0 	.word	0x24000ab0
 80009b4:	24000ab1 	.word	0x24000ab1

080009b8 <app_init>:
//==================================================================================
/**
 * @brief App init function
 */
static void app_init( void )
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
	data.i1  = 0;
 80009bc:	4925      	ldr	r1, [pc, #148]	; (8000a54 <app_init+0x9c>)
 80009be:	f04f 0200 	mov.w	r2, #0
 80009c2:	f04f 0300 	mov.w	r3, #0
 80009c6:	e9c1 2300 	strd	r2, r3, [r1]
	data.i1f = 0;
 80009ca:	4922      	ldr	r1, [pc, #136]	; (8000a54 <app_init+0x9c>)
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	e9c1 2302 	strd	r2, r3, [r1, #8]
	data.i2  = 0;
 80009d8:	491e      	ldr	r1, [pc, #120]	; (8000a54 <app_init+0x9c>)
 80009da:	f04f 0200 	mov.w	r2, #0
 80009de:	f04f 0300 	mov.w	r3, #0
 80009e2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	data.i2f = 0;
 80009e6:	491b      	ldr	r1, [pc, #108]	; (8000a54 <app_init+0x9c>)
 80009e8:	f04f 0200 	mov.w	r2, #0
 80009ec:	f04f 0300 	mov.w	r3, #0
 80009f0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	data.i3  = 0;
 80009f4:	4917      	ldr	r1, [pc, #92]	; (8000a54 <app_init+0x9c>)
 80009f6:	f04f 0200 	mov.w	r2, #0
 80009fa:	f04f 0300 	mov.w	r3, #0
 80009fe:	e9c1 2308 	strd	r2, r3, [r1, #32]
	data.i3f = 0;
 8000a02:	4914      	ldr	r1, [pc, #80]	; (8000a54 <app_init+0x9c>)
 8000a04:	f04f 0200 	mov.w	r2, #0
 8000a08:	f04f 0300 	mov.w	r3, #0
 8000a0c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	data.o1  = 0;
 8000a10:	4910      	ldr	r1, [pc, #64]	; (8000a54 <app_init+0x9c>)
 8000a12:	f04f 0200 	mov.w	r2, #0
 8000a16:	f04f 0300 	mov.w	r3, #0
 8000a1a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	data.o1f = 0;
 8000a1e:	490d      	ldr	r1, [pc, #52]	; (8000a54 <app_init+0x9c>)
 8000a20:	f04f 0200 	mov.w	r2, #0
 8000a24:	f04f 0300 	mov.w	r3, #0
 8000a28:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	bt_pressed	= false;
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <app_init+0xa0>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
	sel_alg		= 0;
 8000a32:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <app_init+0xa4>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	701a      	strb	r2, [r3, #0]
	mode 		= false;
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <app_init+0xa8>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	701a      	strb	r2, [r3, #0]

	lpf_i1_initialize();
 8000a3e:	f001 ffc5 	bl	80029cc <lpf_i1_initialize>
	lpf_i2_initialize();
 8000a42:	f001 ffd9 	bl	80029f8 <lpf_i2_initialize>
	lpf_i3_initialize();
 8000a46:	f001 ffed 	bl	8002a24 <lpf_i3_initialize>
	lpf_o1_initialize();
 8000a4a:	f002 f801 	bl	8002a50 <lpf_o1_initialize>
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	240002d8 	.word	0x240002d8
 8000a58:	24000320 	.word	0x24000320
 8000a5c:	24000321 	.word	0x24000321
 8000a60:	24000322 	.word	0x24000322

08000a64 <app_bt_alg_selection>:

/**
 * @brief App button algorithm selection, with leds indication
 */
static void app_bt_alg_selection( void )
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	if ( !mode ) {
 8000a68:	4b28      	ldr	r3, [pc, #160]	; (8000b0c <app_bt_alg_selection+0xa8>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	f083 0301 	eor.w	r3, r3, #1
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d048      	beq.n	8000b08 <app_bt_alg_selection+0xa4>
		if ( !bt_pressed ) {
 8000a76:	4b26      	ldr	r3, [pc, #152]	; (8000b10 <app_bt_alg_selection+0xac>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	f083 0301 	eor.w	r3, r3, #1
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d017      	beq.n	8000ab4 <app_bt_alg_selection+0x50>
			// Button pressed
			if ( HAL_GPIO_ReadPin( B1_GPIO_Port, B1_Pin ) ) {
 8000a84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a88:	4822      	ldr	r0, [pc, #136]	; (8000b14 <app_bt_alg_selection+0xb0>)
 8000a8a:	f006 f9a5 	bl	8006dd8 <HAL_GPIO_ReadPin>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d00f      	beq.n	8000ab4 <app_bt_alg_selection+0x50>
				bt_pressed = true;
 8000a94:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <app_bt_alg_selection+0xac>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
				// Increase alg number
				sel_alg++;
 8000a9a:	4b1f      	ldr	r3, [pc, #124]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	4b1d      	ldr	r3, [pc, #116]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000aa4:	701a      	strb	r2, [r3, #0]
				if ( sel_alg > 7 ) {
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	2b07      	cmp	r3, #7
 8000aac:	d902      	bls.n	8000ab4 <app_bt_alg_selection+0x50>
					sel_alg = 0;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		// Button released
		if ( !HAL_GPIO_ReadPin( B1_GPIO_Port, B1_Pin ) ) {
 8000ab4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab8:	4816      	ldr	r0, [pc, #88]	; (8000b14 <app_bt_alg_selection+0xb0>)
 8000aba:	f006 f98d 	bl	8006dd8 <HAL_GPIO_ReadPin>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d102      	bne.n	8000aca <app_bt_alg_selection+0x66>
			bt_pressed = false;
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <app_bt_alg_selection+0xac>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
		}

		// Leds indication
		HAL_GPIO_WritePin( LD1_GPIO_Port, LD1_Pin, (sel_alg & 0x01) );
 8000aca:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	4810      	ldr	r0, [pc, #64]	; (8000b1c <app_bt_alg_selection+0xb8>)
 8000ada:	f006 f995 	bl	8006e08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( LD2_GPIO_Port, LD2_Pin, (sel_alg & 0x02) );
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	f003 0302 	and.w	r3, r3, #2
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	461a      	mov	r2, r3
 8000aea:	2102      	movs	r1, #2
 8000aec:	480c      	ldr	r0, [pc, #48]	; (8000b20 <app_bt_alg_selection+0xbc>)
 8000aee:	f006 f98b 	bl	8006e08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( LD3_GPIO_Port, LD3_Pin, (sel_alg & 0x04) );
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <app_bt_alg_selection+0xb4>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	f003 0304 	and.w	r3, r3, #4
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b02:	4806      	ldr	r0, [pc, #24]	; (8000b1c <app_bt_alg_selection+0xb8>)
 8000b04:	f006 f980 	bl	8006e08 <HAL_GPIO_WritePin>
	}
}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	24000322 	.word	0x24000322
 8000b10:	24000320 	.word	0x24000320
 8000b14:	58020800 	.word	0x58020800
 8000b18:	24000321 	.word	0x24000321
 8000b1c:	58020400 	.word	0x58020400
 8000b20:	58021000 	.word	0x58021000

08000b24 <mode_read>:

/**
 * @brief Mode (stop/run) read
 */
static void mode_read( void )
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
	// Input open ('1') = stop mode
	if ( HAL_GPIO_ReadPin( BT_RUN_GPIO_Port, BT_RUN_Pin ) ) {
 8000b28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b2c:	480d      	ldr	r0, [pc, #52]	; (8000b64 <mode_read+0x40>)
 8000b2e:	f006 f953 	bl	8006dd8 <HAL_GPIO_ReadPin>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d009      	beq.n	8000b4c <mode_read+0x28>
		HAL_GPIO_WritePin( LD_RUN_GPIO_Port, LD_RUN_Pin, 0 );
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b3e:	4809      	ldr	r0, [pc, #36]	; (8000b64 <mode_read+0x40>)
 8000b40:	f006 f962 	bl	8006e08 <HAL_GPIO_WritePin>
		mode = false;
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <mode_read+0x44>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
	// Input open ('0') = run mode
	else {
		HAL_GPIO_WritePin( LD_RUN_GPIO_Port, LD_RUN_Pin, 1 );
		mode = true;
	}
}
 8000b4a:	e008      	b.n	8000b5e <mode_read+0x3a>
		HAL_GPIO_WritePin( LD_RUN_GPIO_Port, LD_RUN_Pin, 1 );
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b52:	4804      	ldr	r0, [pc, #16]	; (8000b64 <mode_read+0x40>)
 8000b54:	f006 f958 	bl	8006e08 <HAL_GPIO_WritePin>
		mode = true;
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <mode_read+0x44>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	701a      	strb	r2, [r3, #0]
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	58021800 	.word	0x58021800
 8000b68:	24000322 	.word	0x24000322

08000b6c <sm_pid>:

/**
 * @brief Pid ctr alg state machine
 */
static double sm_pid( double sp, double x )
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	ed87 0b02 	vstr	d0, [r7, #8]
 8000b76:	ed87 1b00 	vstr	d1, [r7]
        SM_PID_START,
        SM_PID_RUN,
        SM_PID_STOP
    } sm = SM_PID_RST;

    switch( sm ) {
 8000b7a:	4b2c      	ldr	r3, [pc, #176]	; (8000c2c <sm_pid+0xc0>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	d844      	bhi.n	8000c0e <sm_pid+0xa2>
 8000b84:	a201      	add	r2, pc, #4	; (adr r2, 8000b8c <sm_pid+0x20>)
 8000b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8a:	bf00      	nop
 8000b8c:	08000b9d 	.word	0x08000b9d
 8000b90:	08000bb3 	.word	0x08000bb3
 8000b94:	08000bc7 	.word	0x08000bc7
 8000b98:	08000bf5 	.word	0x08000bf5

    case SM_PID_RST:
    	u = 0;
 8000b9c:	4924      	ldr	r1, [pc, #144]	; (8000c30 <sm_pid+0xc4>)
 8000b9e:	f04f 0200 	mov.w	r2, #0
 8000ba2:	f04f 0300 	mov.w	r3, #0
 8000ba6:	e9c1 2300 	strd	r2, r3, [r1]
    	sm = SM_PID_START;
 8000baa:	4b20      	ldr	r3, [pc, #128]	; (8000c2c <sm_pid+0xc0>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	701a      	strb	r2, [r3, #0]
    	break;
 8000bb0:	e032      	b.n	8000c18 <sm_pid+0xac>

    case SM_PID_START:
    	pid_code_initialize();
 8000bb2:	f002 f88d 	bl	8002cd0 <pid_code_initialize>
    	if ( mode ) {
 8000bb6:	4b1f      	ldr	r3, [pc, #124]	; (8000c34 <sm_pid+0xc8>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d029      	beq.n	8000c12 <sm_pid+0xa6>
    		sm = SM_PID_RUN;
 8000bbe:	4b1b      	ldr	r3, [pc, #108]	; (8000c2c <sm_pid+0xc0>)
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 8000bc4:	e025      	b.n	8000c12 <sm_pid+0xa6>

    case SM_PID_RUN:
    	 u = pid_code( sp, x, param );
 8000bc6:	481c      	ldr	r0, [pc, #112]	; (8000c38 <sm_pid+0xcc>)
 8000bc8:	ed97 1b00 	vldr	d1, [r7]
 8000bcc:	ed97 0b02 	vldr	d0, [r7, #8]
 8000bd0:	f001 ff48 	bl	8002a64 <pid_code>
 8000bd4:	eeb0 7b40 	vmov.f64	d7, d0
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <sm_pid+0xc4>)
 8000bda:	ed83 7b00 	vstr	d7, [r3]
    	 if ( !mode ) {
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <sm_pid+0xc8>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	f083 0301 	eor.w	r3, r3, #1
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d014      	beq.n	8000c16 <sm_pid+0xaa>
    		 sm = SM_PID_STOP;
 8000bec:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <sm_pid+0xc0>)
 8000bee:	2203      	movs	r2, #3
 8000bf0:	701a      	strb	r2, [r3, #0]
    	 }
    	break;
 8000bf2:	e010      	b.n	8000c16 <sm_pid+0xaa>

    case SM_PID_STOP:
    	u = 0;
 8000bf4:	490e      	ldr	r1, [pc, #56]	; (8000c30 <sm_pid+0xc4>)
 8000bf6:	f04f 0200 	mov.w	r2, #0
 8000bfa:	f04f 0300 	mov.w	r3, #0
 8000bfe:	e9c1 2300 	strd	r2, r3, [r1]
    	pid_code_terminate();
 8000c02:	f002 f891 	bl	8002d28 <pid_code_terminate>
    	sm = SM_PID_RST;
 8000c06:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <sm_pid+0xc0>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
    	break;
 8000c0c:	e004      	b.n	8000c18 <sm_pid+0xac>

    default:
		break;
 8000c0e:	bf00      	nop
 8000c10:	e002      	b.n	8000c18 <sm_pid+0xac>
    	break;
 8000c12:	bf00      	nop
 8000c14:	e000      	b.n	8000c18 <sm_pid+0xac>
    	break;
 8000c16:	bf00      	nop
	}

    return u;
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <sm_pid+0xc4>)
 8000c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c1e:	ec43 2b17 	vmov	d7, r2, r3
}
 8000c22:	eeb0 0b47 	vmov.f64	d0, d7
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	24000323 	.word	0x24000323
 8000c30:	24000328 	.word	0x24000328
 8000c34:	24000322 	.word	0x24000322
 8000c38:	0800fca0 	.word	0x0800fca0

08000c3c <sm_ismc>:

/**
 * @brief Ismc ctr alg state machine
 */
static double sm_ismc( double sp, double x )
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	ed87 0b02 	vstr	d0, [r7, #8]
 8000c46:	ed87 1b00 	vstr	d1, [r7]
        SM_ISMC_START,
        SM_ISMC_RUN,
        SM_ISMC_STOP
    } sm = SM_ISMC_RST;

    switch( sm ) {
 8000c4a:	4b2c      	ldr	r3, [pc, #176]	; (8000cfc <sm_ismc+0xc0>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b03      	cmp	r3, #3
 8000c52:	d844      	bhi.n	8000cde <sm_ismc+0xa2>
 8000c54:	a201      	add	r2, pc, #4	; (adr r2, 8000c5c <sm_ismc+0x20>)
 8000c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c5a:	bf00      	nop
 8000c5c:	08000c6d 	.word	0x08000c6d
 8000c60:	08000c83 	.word	0x08000c83
 8000c64:	08000c97 	.word	0x08000c97
 8000c68:	08000cc5 	.word	0x08000cc5

    case SM_ISMC_RST:
    	u = 0;
 8000c6c:	4924      	ldr	r1, [pc, #144]	; (8000d00 <sm_ismc+0xc4>)
 8000c6e:	f04f 0200 	mov.w	r2, #0
 8000c72:	f04f 0300 	mov.w	r3, #0
 8000c76:	e9c1 2300 	strd	r2, r3, [r1]
    	sm = SM_ISMC_START;
 8000c7a:	4b20      	ldr	r3, [pc, #128]	; (8000cfc <sm_ismc+0xc0>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	701a      	strb	r2, [r3, #0]
    	break;
 8000c80:	e032      	b.n	8000ce8 <sm_ismc+0xac>

    case SM_ISMC_START:
    	ismc_code_initialize();
 8000c82:	f001 fe3f 	bl	8002904 <ismc_code_initialize>
    	if ( mode ) {
 8000c86:	4b1f      	ldr	r3, [pc, #124]	; (8000d04 <sm_ismc+0xc8>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d029      	beq.n	8000ce2 <sm_ismc+0xa6>
    		sm = SM_ISMC_RUN;
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <sm_ismc+0xc0>)
 8000c90:	2202      	movs	r2, #2
 8000c92:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 8000c94:	e025      	b.n	8000ce2 <sm_ismc+0xa6>

    case SM_ISMC_RUN:
    	 u = ismc_code( sp, x, param );
 8000c96:	481c      	ldr	r0, [pc, #112]	; (8000d08 <sm_ismc+0xcc>)
 8000c98:	ed97 1b00 	vldr	d1, [r7]
 8000c9c:	ed97 0b02 	vldr	d0, [r7, #8]
 8000ca0:	f001 fbca 	bl	8002438 <ismc_code>
 8000ca4:	eeb0 7b40 	vmov.f64	d7, d0
 8000ca8:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <sm_ismc+0xc4>)
 8000caa:	ed83 7b00 	vstr	d7, [r3]
    	 if ( !mode ) {
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <sm_ismc+0xc8>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	f083 0301 	eor.w	r3, r3, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d014      	beq.n	8000ce6 <sm_ismc+0xaa>
    		 sm = SM_ISMC_STOP;
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <sm_ismc+0xc0>)
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	701a      	strb	r2, [r3, #0]
    	 }
    	break;
 8000cc2:	e010      	b.n	8000ce6 <sm_ismc+0xaa>

    case SM_ISMC_STOP:
    	u = 0;
 8000cc4:	490e      	ldr	r1, [pc, #56]	; (8000d00 <sm_ismc+0xc4>)
 8000cc6:	f04f 0200 	mov.w	r2, #0
 8000cca:	f04f 0300 	mov.w	r3, #0
 8000cce:	e9c1 2300 	strd	r2, r3, [r1]
    	ismc_code_terminate();
 8000cd2:	f001 fe67 	bl	80029a4 <ismc_code_terminate>
    	sm = SM_ISMC_RST;
 8000cd6:	4b09      	ldr	r3, [pc, #36]	; (8000cfc <sm_ismc+0xc0>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
    	break;
 8000cdc:	e004      	b.n	8000ce8 <sm_ismc+0xac>

    default:
		break;
 8000cde:	bf00      	nop
 8000ce0:	e002      	b.n	8000ce8 <sm_ismc+0xac>
    	break;
 8000ce2:	bf00      	nop
 8000ce4:	e000      	b.n	8000ce8 <sm_ismc+0xac>
    	break;
 8000ce6:	bf00      	nop
	}

    return u;
 8000ce8:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <sm_ismc+0xc4>)
 8000cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cee:	ec43 2b17 	vmov	d7, r2, r3
}
 8000cf2:	eeb0 0b47 	vmov.f64	d0, d7
 8000cf6:	3710      	adds	r7, #16
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	24000330 	.word	0x24000330
 8000d00:	24000338 	.word	0x24000338
 8000d04:	24000322 	.word	0x24000322
 8000d08:	0800fcd8 	.word	0x0800fcd8

08000d0c <sm_cr2>:

/**
 * @brief Cr2 ctr alg state machine
 */
static double sm_cr2( double e )
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	ed87 0b00 	vstr	d0, [r7]
        SM_CR2_START,
        SM_CR2_RUN,
        SM_CR2_STOP
    } sm = SM_CR2_RST;

    switch( sm ) {
 8000d16:	4b2b      	ldr	r3, [pc, #172]	; (8000dc4 <sm_cr2+0xb8>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b03      	cmp	r3, #3
 8000d1e:	d842      	bhi.n	8000da6 <sm_cr2+0x9a>
 8000d20:	a201      	add	r2, pc, #4	; (adr r2, 8000d28 <sm_cr2+0x1c>)
 8000d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d26:	bf00      	nop
 8000d28:	08000d39 	.word	0x08000d39
 8000d2c:	08000d4f 	.word	0x08000d4f
 8000d30:	08000d63 	.word	0x08000d63
 8000d34:	08000d8d 	.word	0x08000d8d

    case SM_CR2_RST:
    	u = 0;
 8000d38:	4923      	ldr	r1, [pc, #140]	; (8000dc8 <sm_cr2+0xbc>)
 8000d3a:	f04f 0200 	mov.w	r2, #0
 8000d3e:	f04f 0300 	mov.w	r3, #0
 8000d42:	e9c1 2300 	strd	r2, r3, [r1]
    	sm = SM_CR2_START;
 8000d46:	4b1f      	ldr	r3, [pc, #124]	; (8000dc4 <sm_cr2+0xb8>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	701a      	strb	r2, [r3, #0]
    	break;
 8000d4c:	e030      	b.n	8000db0 <sm_cr2+0xa4>

    case SM_CR2_START:
    	cr2_code_initialize();
 8000d4e:	f001 fb59 	bl	8002404 <cr2_code_initialize>
    	if ( mode ) {
 8000d52:	4b1e      	ldr	r3, [pc, #120]	; (8000dcc <sm_cr2+0xc0>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d027      	beq.n	8000daa <sm_cr2+0x9e>
    		sm = SM_CR2_RUN;
 8000d5a:	4b1a      	ldr	r3, [pc, #104]	; (8000dc4 <sm_cr2+0xb8>)
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 8000d60:	e023      	b.n	8000daa <sm_cr2+0x9e>

    case SM_CR2_RUN:
    	 u = cr2_code( e, param );
 8000d62:	481b      	ldr	r0, [pc, #108]	; (8000dd0 <sm_cr2+0xc4>)
 8000d64:	ed97 0b00 	vldr	d0, [r7]
 8000d68:	f001 fa06 	bl	8002178 <cr2_code>
 8000d6c:	eeb0 7b40 	vmov.f64	d7, d0
 8000d70:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <sm_cr2+0xbc>)
 8000d72:	ed83 7b00 	vstr	d7, [r3]
    	 if ( !mode ) {
 8000d76:	4b15      	ldr	r3, [pc, #84]	; (8000dcc <sm_cr2+0xc0>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	f083 0301 	eor.w	r3, r3, #1
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d014      	beq.n	8000dae <sm_cr2+0xa2>
    		 sm = SM_CR2_STOP;
 8000d84:	4b0f      	ldr	r3, [pc, #60]	; (8000dc4 <sm_cr2+0xb8>)
 8000d86:	2203      	movs	r2, #3
 8000d88:	701a      	strb	r2, [r3, #0]
    	 }
    	break;
 8000d8a:	e010      	b.n	8000dae <sm_cr2+0xa2>

    case SM_CR2_STOP:
    	u = 0;
 8000d8c:	490e      	ldr	r1, [pc, #56]	; (8000dc8 <sm_cr2+0xbc>)
 8000d8e:	f04f 0200 	mov.w	r2, #0
 8000d92:	f04f 0300 	mov.w	r3, #0
 8000d96:	e9c1 2300 	strd	r2, r3, [r1]
    	cr2_code_terminate();
 8000d9a:	f001 fb45 	bl	8002428 <cr2_code_terminate>
    	sm = SM_CR2_RST;
 8000d9e:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <sm_cr2+0xb8>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
    	break;
 8000da4:	e004      	b.n	8000db0 <sm_cr2+0xa4>

    default:
		break;
 8000da6:	bf00      	nop
 8000da8:	e002      	b.n	8000db0 <sm_cr2+0xa4>
    	break;
 8000daa:	bf00      	nop
 8000dac:	e000      	b.n	8000db0 <sm_cr2+0xa4>
    	break;
 8000dae:	bf00      	nop
	}

    return u;
 8000db0:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <sm_cr2+0xbc>)
 8000db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db6:	ec43 2b17 	vmov	d7, r2, r3
}
 8000dba:	eeb0 0b47 	vmov.f64	d0, d7
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	24000340 	.word	0x24000340
 8000dc8:	24000348 	.word	0x24000348
 8000dcc:	24000322 	.word	0x24000322
 8000dd0:	0800fd40 	.word	0x0800fd40

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd8:	f002 f936 	bl	8003048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ddc:	f000 f816 	bl	8000e0c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000de0:	f000 f898 	bl	8000f14 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de4:	f000 fab4 	bl	8001350 <MX_GPIO_Init>
  MX_ETH_Init();
 8000de8:	f000 f98c 	bl	8001104 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000dec:	f000 fa32 	bl	8001254 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000df0:	f000 fa7c 	bl	80012ec <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000df4:	f000 f8ac 	bl	8000f50 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000df8:	f000 f952 	bl	80010a0 <MX_DAC1_Init>
  MX_TIM1_Init();
 8000dfc:	f000 f9ce 	bl	800119c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // App setup
  app_setup();
 8000e00:	f7ff fc44 	bl	800068c <app_setup>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // App loop
	  app_loop();
 8000e04:	f7ff fc50 	bl	80006a8 <app_loop>
 8000e08:	e7fc      	b.n	8000e04 <main+0x30>
	...

08000e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b09c      	sub	sp, #112	; 0x70
 8000e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e16:	224c      	movs	r2, #76	; 0x4c
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f00c fd79 	bl	800d912 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	2220      	movs	r2, #32
 8000e24:	2100      	movs	r1, #0
 8000e26:	4618      	mov	r0, r3
 8000e28:	f00c fd73 	bl	800d912 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e2c:	2002      	movs	r0, #2
 8000e2e:	f006 f94d 	bl	80070cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000e32:	2300      	movs	r3, #0
 8000e34:	603b      	str	r3, [r7, #0]
 8000e36:	4b35      	ldr	r3, [pc, #212]	; (8000f0c <SystemClock_Config+0x100>)
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	4a34      	ldr	r2, [pc, #208]	; (8000f0c <SystemClock_Config+0x100>)
 8000e3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e40:	6193      	str	r3, [r2, #24]
 8000e42:	4b32      	ldr	r3, [pc, #200]	; (8000f0c <SystemClock_Config+0x100>)
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e4a:	603b      	str	r3, [r7, #0]
 8000e4c:	4b30      	ldr	r3, [pc, #192]	; (8000f10 <SystemClock_Config+0x104>)
 8000e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e50:	4a2f      	ldr	r2, [pc, #188]	; (8000f10 <SystemClock_Config+0x104>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000e58:	4b2d      	ldr	r3, [pc, #180]	; (8000f10 <SystemClock_Config+0x104>)
 8000e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	603b      	str	r3, [r7, #0]
 8000e62:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e64:	bf00      	nop
 8000e66:	4b29      	ldr	r3, [pc, #164]	; (8000f0c <SystemClock_Config+0x100>)
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e72:	d1f8      	bne.n	8000e66 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000e74:	2321      	movs	r3, #33	; 0x21
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e78:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e82:	2302      	movs	r3, #2
 8000e84:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e86:	2302      	movs	r3, #2
 8000e88:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 8000e8e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000e92:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e94:	2302      	movs	r3, #2
 8000e96:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000e98:	2308      	movs	r3, #8
 8000e9a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000ea0:	2304      	movs	r3, #4
 8000ea2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f006 f955 	bl	8007160 <HAL_RCC_OscConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000ebc:	f000 fb7a 	bl	80015b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec0:	233f      	movs	r3, #63	; 0x3f
 8000ec2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ed0:	2340      	movs	r3, #64	; 0x40
 8000ed2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ed4:	2340      	movs	r3, #64	; 0x40
 8000ed6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ed8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000edc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ede:	2340      	movs	r3, #64	; 0x40
 8000ee0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2104      	movs	r1, #4
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f006 fd68 	bl	80079bc <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000ef2:	f000 fb5f 	bl	80015b4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCODIV_1);
 8000ef6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000efa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000efe:	2001      	movs	r0, #1
 8000f00:	f006 ff12 	bl	8007d28 <HAL_RCC_MCOConfig>
}
 8000f04:	bf00      	nop
 8000f06:	3770      	adds	r7, #112	; 0x70
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	58024800 	.word	0x58024800
 8000f10:	58000400 	.word	0x58000400

08000f14 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b0b0      	sub	sp, #192	; 0xc0
 8000f18:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	22bc      	movs	r2, #188	; 0xbc
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f00c fcf6 	bl	800d912 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 8000f26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f2a:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8000f2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4618      	mov	r0, r3
 8000f38:	f007 f936 	bl	80081a8 <HAL_RCCEx_PeriphCLKConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000f42:	f000 fb37 	bl	80015b4 <Error_Handler>
  }
}
 8000f46:	bf00      	nop
 8000f48:	37c0      	adds	r7, #192	; 0xc0
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08a      	sub	sp, #40	; 0x28
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f56:	f107 031c 	add.w	r3, r7, #28
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f62:	463b      	mov	r3, r7
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
 8000f70:	615a      	str	r2, [r3, #20]
 8000f72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN ADC1_Init 1 */
  // Asynchronous clock mode, input ADC clock divided by 128
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV128;
 8000f74:	4b45      	ldr	r3, [pc, #276]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f76:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
 8000f7a:	605a      	str	r2, [r3, #4]
  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f7c:	4b43      	ldr	r3, [pc, #268]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f7e:	4a44      	ldr	r2, [pc, #272]	; (8001090 <MX_ADC1_Init+0x140>)
 8000f80:	601a      	str	r2, [r3, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f82:	4b42      	ldr	r3, [pc, #264]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f84:	2208      	movs	r2, #8
 8000f86:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f88:	4b40      	ldr	r3, [pc, #256]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f8e:	4b3f      	ldr	r3, [pc, #252]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f90:	2204      	movs	r2, #4
 8000f92:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f94:	4b3d      	ldr	r3, [pc, #244]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f9a:	4b3c      	ldr	r3, [pc, #240]	; (800108c <MX_ADC1_Init+0x13c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 3;
 8000fa0:	4b3a      	ldr	r3, [pc, #232]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fa6:	4b39      	ldr	r3, [pc, #228]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO2;
 8000fac:	4b37      	ldr	r3, [pc, #220]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fae:	f44f 62a8 	mov.w	r2, #1344	; 0x540
 8000fb2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fb4:	4b35      	ldr	r3, [pc, #212]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000fbc:	4b33      	ldr	r3, [pc, #204]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fc2:	4b32      	ldr	r3, [pc, #200]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000fce:	4b2f      	ldr	r3, [pc, #188]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = 8;
 8000fd6:	4b2d      	ldr	r3, [pc, #180]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fd8:	2208      	movs	r2, #8
 8000fda:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fde:	2260      	movs	r2, #96	; 0x60
 8000fe0:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000fe8:	4b28      	ldr	r3, [pc, #160]	; (800108c <MX_ADC1_Init+0x13c>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fee:	4827      	ldr	r0, [pc, #156]	; (800108c <MX_ADC1_Init+0x13c>)
 8000ff0:	f002 fb92 	bl	8003718 <HAL_ADC_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000ffa:	f000 fadb 	bl	80015b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	4619      	mov	r1, r3
 8001008:	4820      	ldr	r0, [pc, #128]	; (800108c <MX_ADC1_Init+0x13c>)
 800100a:	f003 fff7 	bl	8004ffc <HAL_ADCEx_MultiModeConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001014:	f000 face 	bl	80015b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001018:	4b1e      	ldr	r3, [pc, #120]	; (8001094 <MX_ADC1_Init+0x144>)
 800101a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800101c:	2306      	movs	r3, #6
 800101e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001020:	2301      	movs	r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001024:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001028:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800102a:	2304      	movs	r3, #4
 800102c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001032:	2300      	movs	r3, #0
 8001034:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001036:	463b      	mov	r3, r7
 8001038:	4619      	mov	r1, r3
 800103a:	4814      	ldr	r0, [pc, #80]	; (800108c <MX_ADC1_Init+0x13c>)
 800103c:	f003 f8ee 	bl	800421c <HAL_ADC_ConfigChannel>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001046:	f000 fab5 	bl	80015b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800104a:	4b13      	ldr	r3, [pc, #76]	; (8001098 <MX_ADC1_Init+0x148>)
 800104c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800104e:	230c      	movs	r3, #12
 8001050:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001052:	463b      	mov	r3, r7
 8001054:	4619      	mov	r1, r3
 8001056:	480d      	ldr	r0, [pc, #52]	; (800108c <MX_ADC1_Init+0x13c>)
 8001058:	f003 f8e0 	bl	800421c <HAL_ADC_ConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001062:	f000 faa7 	bl	80015b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001066:	4b0d      	ldr	r3, [pc, #52]	; (800109c <MX_ADC1_Init+0x14c>)
 8001068:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800106a:	2312      	movs	r3, #18
 800106c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106e:	463b      	mov	r3, r7
 8001070:	4619      	mov	r1, r3
 8001072:	4806      	ldr	r0, [pc, #24]	; (800108c <MX_ADC1_Init+0x13c>)
 8001074:	f003 f8d2 	bl	800421c <HAL_ADC_ConfigChannel>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800107e:	f000 fa99 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	; 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	24000388 	.word	0x24000388
 8001090:	40022000 	.word	0x40022000
 8001094:	08600004 	.word	0x08600004
 8001098:	0c900008 	.word	0x0c900008
 800109c:	14f00020 	.word	0x14f00020

080010a0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	; 0x28
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2224      	movs	r2, #36	; 0x24
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f00c fc30 	bl	800d912 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80010b2:	4b12      	ldr	r3, [pc, #72]	; (80010fc <MX_DAC1_Init+0x5c>)
 80010b4:	4a12      	ldr	r2, [pc, #72]	; (8001100 <MX_DAC1_Init+0x60>)
 80010b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80010b8:	4810      	ldr	r0, [pc, #64]	; (80010fc <MX_DAC1_Init+0x5c>)
 80010ba:	f004 f98c 	bl	80053d6 <HAL_DAC_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80010c4:	f000 fa76 	bl	80015b4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80010d0:	2302      	movs	r3, #2
 80010d2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80010d4:	2301      	movs	r3, #1
 80010d6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2200      	movs	r2, #0
 80010e0:	4619      	mov	r1, r3
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <MX_DAC1_Init+0x5c>)
 80010e4:	f004 fa10 	bl	8005508 <HAL_DAC_ConfigChannel>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80010ee:	f000 fa61 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80010f2:	bf00      	nop
 80010f4:	3728      	adds	r7, #40	; 0x28
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	240003ec 	.word	0x240003ec
 8001100:	40007400 	.word	0x40007400

08001104 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001108:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <MX_ETH_Init+0x80>)
 800110a:	4a1f      	ldr	r2, [pc, #124]	; (8001188 <MX_ETH_Init+0x84>)
 800110c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <MX_ETH_Init+0x88>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001114:	4b1d      	ldr	r3, [pc, #116]	; (800118c <MX_ETH_Init+0x88>)
 8001116:	2280      	movs	r2, #128	; 0x80
 8001118:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_ETH_Init+0x88>)
 800111c:	22e1      	movs	r2, #225	; 0xe1
 800111e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_ETH_Init+0x88>)
 8001122:	2200      	movs	r2, #0
 8001124:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_ETH_Init+0x88>)
 8001128:	2200      	movs	r2, #0
 800112a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800112c:	4b17      	ldr	r3, [pc, #92]	; (800118c <MX_ETH_Init+0x88>)
 800112e:	2200      	movs	r2, #0
 8001130:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001132:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_ETH_Init+0x80>)
 8001134:	4a15      	ldr	r2, [pc, #84]	; (800118c <MX_ETH_Init+0x88>)
 8001136:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_ETH_Init+0x80>)
 800113a:	2201      	movs	r2, #1
 800113c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_ETH_Init+0x80>)
 8001140:	4a13      	ldr	r2, [pc, #76]	; (8001190 <MX_ETH_Init+0x8c>)
 8001142:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_ETH_Init+0x80>)
 8001146:	4a13      	ldr	r2, [pc, #76]	; (8001194 <MX_ETH_Init+0x90>)
 8001148:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_ETH_Init+0x80>)
 800114c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001150:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001152:	480c      	ldr	r0, [pc, #48]	; (8001184 <MX_ETH_Init+0x80>)
 8001154:	f005 f86c 	bl	8006230 <HAL_ETH_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800115e:	f000 fa29 	bl	80015b4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001162:	2238      	movs	r2, #56	; 0x38
 8001164:	2100      	movs	r1, #0
 8001166:	480c      	ldr	r0, [pc, #48]	; (8001198 <MX_ETH_Init+0x94>)
 8001168:	f00c fbd3 	bl	800d912 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800116c:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <MX_ETH_Init+0x94>)
 800116e:	2221      	movs	r2, #33	; 0x21
 8001170:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001172:	4b09      	ldr	r3, [pc, #36]	; (8001198 <MX_ETH_Init+0x94>)
 8001174:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001178:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800117a:	4b07      	ldr	r3, [pc, #28]	; (8001198 <MX_ETH_Init+0x94>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	24000400 	.word	0x24000400
 8001188:	40028000 	.word	0x40028000
 800118c:	24000a98 	.word	0x24000a98
 8001190:	24000258 	.word	0x24000258
 8001194:	240001f8 	.word	0x240001f8
 8001198:	24000350 	.word	0x24000350

0800119c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b088      	sub	sp, #32
 80011a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011ba:	4b24      	ldr	r3, [pc, #144]	; (800124c <MX_TIM1_Init+0xb0>)
 80011bc:	4a24      	ldr	r2, [pc, #144]	; (8001250 <MX_TIM1_Init+0xb4>)
 80011be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240;
 80011c0:	4b22      	ldr	r3, [pc, #136]	; (800124c <MX_TIM1_Init+0xb0>)
 80011c2:	22f0      	movs	r2, #240	; 0xf0
 80011c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c6:	4b21      	ldr	r3, [pc, #132]	; (800124c <MX_TIM1_Init+0xb0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1008;
 80011cc:	4b1f      	ldr	r3, [pc, #124]	; (800124c <MX_TIM1_Init+0xb0>)
 80011ce:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 80011d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d4:	4b1d      	ldr	r3, [pc, #116]	; (800124c <MX_TIM1_Init+0xb0>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011da:	4b1c      	ldr	r3, [pc, #112]	; (800124c <MX_TIM1_Init+0xb0>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e0:	4b1a      	ldr	r3, [pc, #104]	; (800124c <MX_TIM1_Init+0xb0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011e6:	4819      	ldr	r0, [pc, #100]	; (800124c <MX_TIM1_Init+0xb0>)
 80011e8:	f009 f96a 	bl	800a4c0 <HAL_TIM_Base_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80011f2:	f000 f9df 	bl	80015b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011fc:	f107 0310 	add.w	r3, r7, #16
 8001200:	4619      	mov	r1, r3
 8001202:	4812      	ldr	r0, [pc, #72]	; (800124c <MX_TIM1_Init+0xb0>)
 8001204:	f009 fb4c 	bl	800a8a0 <HAL_TIM_ConfigClockSource>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800120e:	f000 f9d1 	bl	80015b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001212:	2300      	movs	r3, #0
 8001214:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8001216:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800121a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	4619      	mov	r1, r3
 8001224:	4809      	ldr	r0, [pc, #36]	; (800124c <MX_TIM1_Init+0xb0>)
 8001226:	f009 fd9d 	bl	800ad64 <HAL_TIMEx_MasterConfigSynchronization>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001230:	f000 f9c0 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8001234:	4805      	ldr	r0, [pc, #20]	; (800124c <MX_TIM1_Init+0xb0>)
 8001236:	f009 f99b 	bl	800a570 <HAL_TIM_Base_Start_IT>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM1_Init+0xa8>
  {
    /* Starting Error */
    Error_Handler();
 8001240:	f000 f9b8 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE END TIM1_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	3720      	adds	r7, #32
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	240004b0 	.word	0x240004b0
 8001250:	40010000 	.word	0x40010000

08001254 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001258:	4b22      	ldr	r3, [pc, #136]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 800125a:	4a23      	ldr	r2, [pc, #140]	; (80012e8 <MX_USART3_UART_Init+0x94>)
 800125c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800125e:	4b21      	ldr	r3, [pc, #132]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001260:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001264:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001266:	4b1f      	ldr	r3, [pc, #124]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800126c:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001272:	4b1c      	ldr	r3, [pc, #112]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001278:	4b1a      	ldr	r3, [pc, #104]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 800127a:	220c      	movs	r2, #12
 800127c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800127e:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001284:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128a:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 800128c:	2200      	movs	r2, #0
 800128e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001290:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001292:	2200      	movs	r2, #0
 8001294:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001296:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 8001298:	2200      	movs	r2, #0
 800129a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800129c:	4811      	ldr	r0, [pc, #68]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 800129e:	f009 fe0d 	bl	800aebc <HAL_UART_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80012a8:	f000 f984 	bl	80015b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ac:	2100      	movs	r1, #0
 80012ae:	480d      	ldr	r0, [pc, #52]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 80012b0:	f00b fa2e 	bl	800c710 <HAL_UARTEx_SetTxFifoThreshold>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80012ba:	f000 f97b 	bl	80015b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012be:	2100      	movs	r1, #0
 80012c0:	4808      	ldr	r0, [pc, #32]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 80012c2:	f00b fa63 	bl	800c78c <HAL_UARTEx_SetRxFifoThreshold>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80012cc:	f000 f972 	bl	80015b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80012d0:	4804      	ldr	r0, [pc, #16]	; (80012e4 <MX_USART3_UART_Init+0x90>)
 80012d2:	f00b f9e4 	bl	800c69e <HAL_UARTEx_DisableFifoMode>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80012dc:	f000 f96a 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	240004fc 	.word	0x240004fc
 80012e8:	40004800 	.word	0x40004800

080012ec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012f0:	4b15      	ldr	r3, [pc, #84]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012f2:	4a16      	ldr	r2, [pc, #88]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80012f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80012f6:	4b14      	ldr	r3, [pc, #80]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012f8:	2209      	movs	r2, #9
 80012fa:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012fc:	4b12      	ldr	r3, [pc, #72]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012fe:	2202      	movs	r2, #2
 8001300:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001302:	4b11      	ldr	r3, [pc, #68]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001308:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800130a:	2202      	movs	r2, #2
 800130c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001310:	2201      	movs	r2, #1
 8001312:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001316:	2200      	movs	r2, #0
 8001318:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800131c:	2200      	movs	r2, #0
 800131e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001320:	4b09      	ldr	r3, [pc, #36]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001322:	2201      	movs	r2, #1
 8001324:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001328:	2201      	movs	r2, #1
 800132a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800132c:	4b06      	ldr	r3, [pc, #24]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800132e:	2200      	movs	r2, #0
 8001330:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001334:	f005 fd81 	bl	8006e3a <HAL_PCD_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800133e:	f000 f939 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	2400058c 	.word	0x2400058c
 800134c:	40080000 	.word	0x40080000

08001350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08e      	sub	sp, #56	; 0x38
 8001354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	4b8d      	ldr	r3, [pc, #564]	; (800159c <MX_GPIO_Init+0x24c>)
 8001368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800136c:	4a8b      	ldr	r2, [pc, #556]	; (800159c <MX_GPIO_Init+0x24c>)
 800136e:	f043 0304 	orr.w	r3, r3, #4
 8001372:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001376:	4b89      	ldr	r3, [pc, #548]	; (800159c <MX_GPIO_Init+0x24c>)
 8001378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800137c:	f003 0304 	and.w	r3, r3, #4
 8001380:	623b      	str	r3, [r7, #32]
 8001382:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001384:	4b85      	ldr	r3, [pc, #532]	; (800159c <MX_GPIO_Init+0x24c>)
 8001386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800138a:	4a84      	ldr	r2, [pc, #528]	; (800159c <MX_GPIO_Init+0x24c>)
 800138c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001390:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001394:	4b81      	ldr	r3, [pc, #516]	; (800159c <MX_GPIO_Init+0x24c>)
 8001396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800139a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800139e:	61fb      	str	r3, [r7, #28]
 80013a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a2:	4b7e      	ldr	r3, [pc, #504]	; (800159c <MX_GPIO_Init+0x24c>)
 80013a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013a8:	4a7c      	ldr	r2, [pc, #496]	; (800159c <MX_GPIO_Init+0x24c>)
 80013aa:	f043 0301 	orr.w	r3, r3, #1
 80013ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013b2:	4b7a      	ldr	r3, [pc, #488]	; (800159c <MX_GPIO_Init+0x24c>)
 80013b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	61bb      	str	r3, [r7, #24]
 80013be:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c0:	4b76      	ldr	r3, [pc, #472]	; (800159c <MX_GPIO_Init+0x24c>)
 80013c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013c6:	4a75      	ldr	r2, [pc, #468]	; (800159c <MX_GPIO_Init+0x24c>)
 80013c8:	f043 0302 	orr.w	r3, r3, #2
 80013cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013d0:	4b72      	ldr	r3, [pc, #456]	; (800159c <MX_GPIO_Init+0x24c>)
 80013d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013de:	4b6f      	ldr	r3, [pc, #444]	; (800159c <MX_GPIO_Init+0x24c>)
 80013e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013e4:	4a6d      	ldr	r2, [pc, #436]	; (800159c <MX_GPIO_Init+0x24c>)
 80013e6:	f043 0320 	orr.w	r3, r3, #32
 80013ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013ee:	4b6b      	ldr	r3, [pc, #428]	; (800159c <MX_GPIO_Init+0x24c>)
 80013f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013f4:	f003 0320 	and.w	r3, r3, #32
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013fc:	4b67      	ldr	r3, [pc, #412]	; (800159c <MX_GPIO_Init+0x24c>)
 80013fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001402:	4a66      	ldr	r2, [pc, #408]	; (800159c <MX_GPIO_Init+0x24c>)
 8001404:	f043 0308 	orr.w	r3, r3, #8
 8001408:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800140c:	4b63      	ldr	r3, [pc, #396]	; (800159c <MX_GPIO_Init+0x24c>)
 800140e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800141a:	4b60      	ldr	r3, [pc, #384]	; (800159c <MX_GPIO_Init+0x24c>)
 800141c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001420:	4a5e      	ldr	r2, [pc, #376]	; (800159c <MX_GPIO_Init+0x24c>)
 8001422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001426:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800142a:	4b5c      	ldr	r3, [pc, #368]	; (800159c <MX_GPIO_Init+0x24c>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001434:	60bb      	str	r3, [r7, #8]
 8001436:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001438:	4b58      	ldr	r3, [pc, #352]	; (800159c <MX_GPIO_Init+0x24c>)
 800143a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800143e:	4a57      	ldr	r2, [pc, #348]	; (800159c <MX_GPIO_Init+0x24c>)
 8001440:	f043 0310 	orr.w	r3, r3, #16
 8001444:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001448:	4b54      	ldr	r3, [pc, #336]	; (800159c <MX_GPIO_Init+0x24c>)
 800144a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800144e:	f003 0310 	and.w	r3, r3, #16
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	f244 0101 	movw	r1, #16385	; 0x4001
 800145c:	4850      	ldr	r0, [pc, #320]	; (80015a0 <MX_GPIO_Init+0x250>)
 800145e:	f005 fcd3 	bl	8006e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001468:	484e      	ldr	r0, [pc, #312]	; (80015a4 <MX_GPIO_Init+0x254>)
 800146a:	f005 fccd 	bl	8006e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TMR_DEBUG_Pin|PIN_DEBUG_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001474:	484c      	ldr	r0, [pc, #304]	; (80015a8 <MX_GPIO_Init+0x258>)
 8001476:	f005 fcc7 	bl	8006e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_RUN_GPIO_Port, LD_RUN_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001480:	484a      	ldr	r0, [pc, #296]	; (80015ac <MX_GPIO_Init+0x25c>)
 8001482:	f005 fcc1 	bl	8006e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2102      	movs	r1, #2
 800148a:	4849      	ldr	r0, [pc, #292]	; (80015b0 <MX_GPIO_Init+0x260>)
 800148c:	f005 fcbc 	bl	8006e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001490:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001496:	2300      	movs	r3, #0
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800149e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a2:	4619      	mov	r1, r3
 80014a4:	4840      	ldr	r0, [pc, #256]	; (80015a8 <MX_GPIO_Init+0x258>)
 80014a6:	f005 fae7 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80014aa:	f244 0301 	movw	r3, #16385	; 0x4001
 80014ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c0:	4619      	mov	r1, r3
 80014c2:	4837      	ldr	r0, [pc, #220]	; (80015a0 <MX_GPIO_Init+0x250>)
 80014c4:	f005 fad8 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80014c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2300      	movs	r3, #0
 80014d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	4619      	mov	r1, r3
 80014e0:	4830      	ldr	r0, [pc, #192]	; (80015a4 <MX_GPIO_Init+0x254>)
 80014e2:	f005 fac9 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014ea:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80014f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f8:	4619      	mov	r1, r3
 80014fa:	482c      	ldr	r0, [pc, #176]	; (80015ac <MX_GPIO_Init+0x25c>)
 80014fc:	f005 fabc 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCO_Pin */
  GPIO_InitStruct.Pin = MCO_Pin;
 8001500:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150e:	2303      	movs	r3, #3
 8001510:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001512:	2300      	movs	r3, #0
 8001514:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 8001516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151a:	4619      	mov	r1, r3
 800151c:	4822      	ldr	r0, [pc, #136]	; (80015a8 <MX_GPIO_Init+0x258>)
 800151e:	f005 faab 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : TMR_DEBUG_Pin PIN_DEBUG_Pin */
  GPIO_InitStruct.Pin = TMR_DEBUG_Pin|PIN_DEBUG_Pin;
 8001522:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001528:	2301      	movs	r3, #1
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001538:	4619      	mov	r1, r3
 800153a:	481b      	ldr	r0, [pc, #108]	; (80015a8 <MX_GPIO_Init+0x258>)
 800153c:	f005 fa9c 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_RUN_Pin */
  GPIO_InitStruct.Pin = BT_RUN_Pin;
 8001540:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001546:	2300      	movs	r3, #0
 8001548:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154a:	2301      	movs	r3, #1
 800154c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BT_RUN_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001552:	4619      	mov	r1, r3
 8001554:	4815      	ldr	r0, [pc, #84]	; (80015ac <MX_GPIO_Init+0x25c>)
 8001556:	f005 fa8f 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_RUN_Pin */
  GPIO_InitStruct.Pin = LD_RUN_Pin;
 800155a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800155e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001560:	2301      	movs	r3, #1
 8001562:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2300      	movs	r3, #0
 800156a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_RUN_GPIO_Port, &GPIO_InitStruct);
 800156c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001570:	4619      	mov	r1, r3
 8001572:	480e      	ldr	r0, [pc, #56]	; (80015ac <MX_GPIO_Init+0x25c>)
 8001574:	f005 fa80 	bl	8006a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001578:	2302      	movs	r3, #2
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	2301      	movs	r3, #1
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001588:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158c:	4619      	mov	r1, r3
 800158e:	4808      	ldr	r0, [pc, #32]	; (80015b0 <MX_GPIO_Init+0x260>)
 8001590:	f005 fa72 	bl	8006a78 <HAL_GPIO_Init>

}
 8001594:	bf00      	nop
 8001596:	3738      	adds	r7, #56	; 0x38
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	58024400 	.word	0x58024400
 80015a0:	58020400 	.word	0x58020400
 80015a4:	58020c00 	.word	0x58020c00
 80015a8:	58020800 	.word	0x58020800
 80015ac:	58021800 	.word	0x58021800
 80015b0:	58021000 	.word	0x58021000

080015b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b8:	b672      	cpsid	i
}
 80015ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015bc:	e7fe      	b.n	80015bc <Error_Handler+0x8>
	...

080015c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <HAL_MspInit+0x5c>)
 80015c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015cc:	4a13      	ldr	r2, [pc, #76]	; (800161c <HAL_MspInit+0x5c>)
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <HAL_MspInit+0x5c>)
 80015d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <HAL_MspInit+0x5c>)
 80015e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015ea:	4a0c      	ldr	r2, [pc, #48]	; (800161c <HAL_MspInit+0x5c>)
 80015ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015f0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80015f4:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_MspInit+0x5c>)
 80015f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	683b      	ldr	r3, [r7, #0]

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8001602:	2000      	movs	r0, #0
 8001604:	f001 fde2 	bl	80031cc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8001608:	f001 fe08 	bl	800321c <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800160c:	2000      	movs	r0, #0
 800160e:	f001 fdf1 	bl	80031f4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	58024400 	.word	0x58024400

08001620 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08c      	sub	sp, #48	; 0x30
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001628:	f107 031c 	add.w	r3, r7, #28
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a3b      	ldr	r2, [pc, #236]	; (800172c <HAL_ADC_MspInit+0x10c>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d170      	bne.n	8001724 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */
	  /* ADC Periph interface clock configuration */
	  __HAL_RCC_ADC_CONFIG(RCC_ADCCLKSOURCE_CLKP);
 8001642:	4b3b      	ldr	r3, [pc, #236]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001646:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800164a:	4a39      	ldr	r2, [pc, #228]	; (8001730 <HAL_ADC_MspInit+0x110>)
 800164c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001650:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001652:	4b37      	ldr	r3, [pc, #220]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001654:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001658:	4a35      	ldr	r2, [pc, #212]	; (8001730 <HAL_ADC_MspInit+0x110>)
 800165a:	f043 0320 	orr.w	r3, r3, #32
 800165e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001662:	4b33      	ldr	r3, [pc, #204]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001664:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001668:	f003 0320 	and.w	r3, r3, #32
 800166c:	61bb      	str	r3, [r7, #24]
 800166e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001670:	4b2f      	ldr	r3, [pc, #188]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001672:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001676:	4a2e      	ldr	r2, [pc, #184]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001680:	4b2b      	ldr	r3, [pc, #172]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001682:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800168e:	4b28      	ldr	r3, [pc, #160]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001694:	4a26      	ldr	r2, [pc, #152]	; (8001730 <HAL_ADC_MspInit+0x110>)
 8001696:	f043 0302 	orr.w	r3, r3, #2
 800169a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800169e:	4b24      	ldr	r3, [pc, #144]	; (8001730 <HAL_ADC_MspInit+0x110>)
 80016a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016ac:	4b20      	ldr	r3, [pc, #128]	; (8001730 <HAL_ADC_MspInit+0x110>)
 80016ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016b2:	4a1f      	ldr	r2, [pc, #124]	; (8001730 <HAL_ADC_MspInit+0x110>)
 80016b4:	f043 0320 	orr.w	r3, r3, #32
 80016b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016bc:	4b1c      	ldr	r3, [pc, #112]	; (8001730 <HAL_ADC_MspInit+0x110>)
 80016be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016c2:	f003 0320 	and.w	r3, r3, #32
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = I2_CPU_Pin;
 80016ca:	2340      	movs	r3, #64	; 0x40
 80016cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ce:	2303      	movs	r3, #3
 80016d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2_CPU_GPIO_Port, &GPIO_InitStruct);
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	4619      	mov	r1, r3
 80016dc:	4815      	ldr	r0, [pc, #84]	; (8001734 <HAL_ADC_MspInit+0x114>)
 80016de:	f005 f9cb 	bl	8006a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I3_CPU_Pin;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e6:	2303      	movs	r3, #3
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I3_CPU_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	4619      	mov	r1, r3
 80016f4:	4810      	ldr	r0, [pc, #64]	; (8001738 <HAL_ADC_MspInit+0x118>)
 80016f6:	f005 f9bf 	bl	8006a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I1_CPU_Pin;
 80016fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001700:	2303      	movs	r3, #3
 8001702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I1_CPU_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	480b      	ldr	r0, [pc, #44]	; (800173c <HAL_ADC_MspInit+0x11c>)
 8001710:	f005 f9b2 	bl	8006a78 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001714:	2200      	movs	r2, #0
 8001716:	2100      	movs	r1, #0
 8001718:	2012      	movs	r0, #18
 800171a:	f003 fe28 	bl	800536e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800171e:	2012      	movs	r0, #18
 8001720:	f003 fe3f 	bl	80053a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001724:	bf00      	nop
 8001726:	3730      	adds	r7, #48	; 0x30
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40022000 	.word	0x40022000
 8001730:	58024400 	.word	0x58024400
 8001734:	58020000 	.word	0x58020000
 8001738:	58020400 	.word	0x58020400
 800173c:	58021400 	.word	0x58021400

08001740 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	; 0x28
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a18      	ldr	r2, [pc, #96]	; (80017c0 <HAL_DAC_MspInit+0x80>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d129      	bne.n	80017b6 <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001762:	4b18      	ldr	r3, [pc, #96]	; (80017c4 <HAL_DAC_MspInit+0x84>)
 8001764:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001768:	4a16      	ldr	r2, [pc, #88]	; (80017c4 <HAL_DAC_MspInit+0x84>)
 800176a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800176e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001772:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <HAL_DAC_MspInit+0x84>)
 8001774:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001778:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <HAL_DAC_MspInit+0x84>)
 8001782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001786:	4a0f      	ldr	r2, [pc, #60]	; (80017c4 <HAL_DAC_MspInit+0x84>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001790:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <HAL_DAC_MspInit+0x84>)
 8001792:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = O1_CPU_Pin;
 800179e:	2310      	movs	r3, #16
 80017a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017a2:	2303      	movs	r3, #3
 80017a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(O1_CPU_GPIO_Port, &GPIO_InitStruct);
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	4619      	mov	r1, r3
 80017b0:	4805      	ldr	r0, [pc, #20]	; (80017c8 <HAL_DAC_MspInit+0x88>)
 80017b2:	f005 f961 	bl	8006a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80017b6:	bf00      	nop
 80017b8:	3728      	adds	r7, #40	; 0x28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40007400 	.word	0x40007400
 80017c4:	58024400 	.word	0x58024400
 80017c8:	58020000 	.word	0x58020000

080017cc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08e      	sub	sp, #56	; 0x38
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a59      	ldr	r2, [pc, #356]	; (8001950 <HAL_ETH_MspInit+0x184>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	f040 80ab 	bne.w	8001946 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80017f0:	4b58      	ldr	r3, [pc, #352]	; (8001954 <HAL_ETH_MspInit+0x188>)
 80017f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80017f6:	4a57      	ldr	r2, [pc, #348]	; (8001954 <HAL_ETH_MspInit+0x188>)
 80017f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017fc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001800:	4b54      	ldr	r3, [pc, #336]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001802:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001806:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800180a:	623b      	str	r3, [r7, #32]
 800180c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800180e:	4b51      	ldr	r3, [pc, #324]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001810:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001814:	4a4f      	ldr	r2, [pc, #316]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800181a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800181e:	4b4d      	ldr	r3, [pc, #308]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001820:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800182c:	4b49      	ldr	r3, [pc, #292]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800182e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001832:	4a48      	ldr	r2, [pc, #288]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001838:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800183c:	4b45      	ldr	r3, [pc, #276]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800183e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	61bb      	str	r3, [r7, #24]
 8001848:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	4b42      	ldr	r3, [pc, #264]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800184c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001850:	4a40      	ldr	r2, [pc, #256]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001852:	f043 0304 	orr.w	r3, r3, #4
 8001856:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800185a:	4b3e      	ldr	r3, [pc, #248]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800185c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001868:	4b3a      	ldr	r3, [pc, #232]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800186a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800186e:	4a39      	ldr	r2, [pc, #228]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001878:	4b36      	ldr	r3, [pc, #216]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800187a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	4b33      	ldr	r3, [pc, #204]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800188c:	4a31      	ldr	r2, [pc, #196]	; (8001954 <HAL_ETH_MspInit+0x188>)
 800188e:	f043 0302 	orr.w	r3, r3, #2
 8001892:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001896:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <HAL_ETH_MspInit+0x188>)
 8001898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018a4:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <HAL_ETH_MspInit+0x188>)
 80018a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018aa:	4a2a      	ldr	r2, [pc, #168]	; (8001954 <HAL_ETH_MspInit+0x188>)
 80018ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018b4:	4b27      	ldr	r3, [pc, #156]	; (8001954 <HAL_ETH_MspInit+0x188>)
 80018b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80018c2:	2332      	movs	r3, #50	; 0x32
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018d2:	230b      	movs	r3, #11
 80018d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018da:	4619      	mov	r1, r3
 80018dc:	481e      	ldr	r0, [pc, #120]	; (8001958 <HAL_ETH_MspInit+0x18c>)
 80018de:	f005 f8cb 	bl	8006a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80018e2:	2386      	movs	r3, #134	; 0x86
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018f2:	230b      	movs	r3, #11
 80018f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018fa:	4619      	mov	r1, r3
 80018fc:	4817      	ldr	r0, [pc, #92]	; (800195c <HAL_ETH_MspInit+0x190>)
 80018fe:	f005 f8bb 	bl	8006a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001902:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001906:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001914:	230b      	movs	r3, #11
 8001916:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001918:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800191c:	4619      	mov	r1, r3
 800191e:	4810      	ldr	r0, [pc, #64]	; (8001960 <HAL_ETH_MspInit+0x194>)
 8001920:	f005 f8aa 	bl	8006a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001924:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192a:	2302      	movs	r3, #2
 800192c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001936:	230b      	movs	r3, #11
 8001938:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800193a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193e:	4619      	mov	r1, r3
 8001940:	4808      	ldr	r0, [pc, #32]	; (8001964 <HAL_ETH_MspInit+0x198>)
 8001942:	f005 f899 	bl	8006a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001946:	bf00      	nop
 8001948:	3738      	adds	r7, #56	; 0x38
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40028000 	.word	0x40028000
 8001954:	58024400 	.word	0x58024400
 8001958:	58020800 	.word	0x58020800
 800195c:	58020000 	.word	0x58020000
 8001960:	58020400 	.word	0x58020400
 8001964:	58021800 	.word	0x58021800

08001968 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a0e      	ldr	r2, [pc, #56]	; (80019b0 <HAL_TIM_Base_MspInit+0x48>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d116      	bne.n	80019a8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <HAL_TIM_Base_MspInit+0x4c>)
 800197c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001980:	4a0c      	ldr	r2, [pc, #48]	; (80019b4 <HAL_TIM_Base_MspInit+0x4c>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800198a:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <HAL_TIM_Base_MspInit+0x4c>)
 800198c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 8001998:	2200      	movs	r2, #0
 800199a:	2101      	movs	r1, #1
 800199c:	2019      	movs	r0, #25
 800199e:	f003 fce6 	bl	800536e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80019a2:	2019      	movs	r0, #25
 80019a4:	f003 fcfd 	bl	80053a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80019a8:	bf00      	nop
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40010000 	.word	0x40010000
 80019b4:	58024400 	.word	0x58024400

080019b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b0b8      	sub	sp, #224	; 0xe0
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	22bc      	movs	r2, #188	; 0xbc
 80019d6:	2100      	movs	r1, #0
 80019d8:	4618      	mov	r0, r3
 80019da:	f00b ff9a 	bl	800d912 <memset>
  if(huart->Instance==USART3)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a29      	ldr	r2, [pc, #164]	; (8001a88 <HAL_UART_MspInit+0xd0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d14a      	bne.n	8001a7e <HAL_UART_MspInit+0xc6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019e8:	2302      	movs	r3, #2
 80019ea:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019f2:	f107 0310 	add.w	r3, r7, #16
 80019f6:	4618      	mov	r0, r3
 80019f8:	f006 fbd6 	bl	80081a8 <HAL_RCCEx_PeriphCLKConfig>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001a02:	f7ff fdd7 	bl	80015b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a06:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <HAL_UART_MspInit+0xd4>)
 8001a08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001a0c:	4a1f      	ldr	r2, [pc, #124]	; (8001a8c <HAL_UART_MspInit+0xd4>)
 8001a0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <HAL_UART_MspInit+0xd4>)
 8001a18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001a1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a24:	4b19      	ldr	r3, [pc, #100]	; (8001a8c <HAL_UART_MspInit+0xd4>)
 8001a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a2a:	4a18      	ldr	r2, [pc, #96]	; (8001a8c <HAL_UART_MspInit+0xd4>)
 8001a2c:	f043 0308 	orr.w	r3, r3, #8
 8001a30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a34:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <HAL_UART_MspInit+0xd4>)
 8001a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001a42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a56:	2300      	movs	r3, #0
 8001a58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a5c:	2307      	movs	r3, #7
 8001a5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a62:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a66:	4619      	mov	r1, r3
 8001a68:	4809      	ldr	r0, [pc, #36]	; (8001a90 <HAL_UART_MspInit+0xd8>)
 8001a6a:	f005 f805 	bl	8006a78 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2100      	movs	r1, #0
 8001a72:	2027      	movs	r0, #39	; 0x27
 8001a74:	f003 fc7b 	bl	800536e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a78:	2027      	movs	r0, #39	; 0x27
 8001a7a:	f003 fc92 	bl	80053a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a7e:	bf00      	nop
 8001a80:	37e0      	adds	r7, #224	; 0xe0
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40004800 	.word	0x40004800
 8001a8c:	58024400 	.word	0x58024400
 8001a90:	58020c00 	.word	0x58020c00

08001a94 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b0b8      	sub	sp, #224	; 0xe0
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aac:	f107 0310 	add.w	r3, r7, #16
 8001ab0:	22bc      	movs	r2, #188	; 0xbc
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f00b ff2c 	bl	800d912 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a2f      	ldr	r2, [pc, #188]	; (8001b7c <HAL_PCD_MspInit+0xe8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d156      	bne.n	8001b72 <HAL_PCD_MspInit+0xde>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001ac4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ac8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001aca:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8001ace:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ad2:	f107 0310 	add.w	r3, r7, #16
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f006 fb66 	bl	80081a8 <HAL_RCCEx_PeriphCLKConfig>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 8001ae2:	f7ff fd67 	bl	80015b4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001ae6:	f005 fb2b 	bl	8007140 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	4b25      	ldr	r3, [pc, #148]	; (8001b80 <HAL_PCD_MspInit+0xec>)
 8001aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001af0:	4a23      	ldr	r2, [pc, #140]	; (8001b80 <HAL_PCD_MspInit+0xec>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001afa:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <HAL_PCD_MspInit+0xec>)
 8001afc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001b08:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001b0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	2302      	movs	r3, #2
 8001b12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001b22:	230a      	movs	r3, #10
 8001b24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4815      	ldr	r0, [pc, #84]	; (8001b84 <HAL_PCD_MspInit+0xf0>)
 8001b30:	f004 ffa2 	bl	8006a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b48:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480d      	ldr	r0, [pc, #52]	; (8001b84 <HAL_PCD_MspInit+0xf0>)
 8001b50:	f004 ff92 	bl	8006a78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001b54:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <HAL_PCD_MspInit+0xec>)
 8001b56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b5a:	4a09      	ldr	r2, [pc, #36]	; (8001b80 <HAL_PCD_MspInit+0xec>)
 8001b5c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001b60:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_PCD_MspInit+0xec>)
 8001b66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001b72:	bf00      	nop
 8001b74:	37e0      	adds	r7, #224	; 0xe0
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40080000 	.word	0x40080000
 8001b80:	58024400 	.word	0x58024400
 8001b84:	58020000 	.word	0x58020000

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <NMI_Handler+0x4>

08001b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b92:	e7fe      	b.n	8001b92 <HardFault_Handler+0x4>

08001b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b98:	e7fe      	b.n	8001b98 <MemManage_Handler+0x4>

08001b9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <BusFault_Handler+0x4>

08001ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba4:	e7fe      	b.n	8001ba4 <UsageFault_Handler+0x4>

08001ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd4:	f001 faaa 	bl	800312c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
	adc_handler();
 8001be0:	f000 f988 	bl	8001ef4 <adc_handler>
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001be4:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <ADC_IRQHandler+0x14>)
 8001be6:	f002 f8c1 	bl	8003d6c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	24000388 	.word	0x24000388

08001bf4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	// Counting bases function
	timer_counting_bases();
 8001bf8:	f000 fa70 	bl	80020dc <timer_counting_bases>
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bfc:	4802      	ldr	r0, [pc, #8]	; (8001c08 <TIM1_UP_IRQHandler+0x14>)
 8001bfe:	f008 fd2f 	bl	800a660 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	240004b0 	.word	0x240004b0

08001c0c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <USART3_IRQHandler+0x10>)
 8001c12:	f009 f9a3 	bl	800af5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	240004fc 	.word	0x240004fc

08001c20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
	return 1;
 8001c24:	2301      	movs	r3, #1
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <_kill>:

int _kill(int pid, int sig)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c3a:	f00b febd 	bl	800d9b8 <__errno>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2216      	movs	r2, #22
 8001c42:	601a      	str	r2, [r3, #0]
	return -1;
 8001c44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <_exit>:

void _exit (int status)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c58:	f04f 31ff 	mov.w	r1, #4294967295
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff ffe7 	bl	8001c30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c62:	e7fe      	b.n	8001c62 <_exit+0x12>

08001c64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	e00a      	b.n	8001c8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c76:	f3af 8000 	nop.w
 8001c7a:	4601      	mov	r1, r0
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	1c5a      	adds	r2, r3, #1
 8001c80:	60ba      	str	r2, [r7, #8]
 8001c82:	b2ca      	uxtb	r2, r1
 8001c84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	dbf0      	blt.n	8001c76 <_read+0x12>
	}

return len;
 8001c94:	687b      	ldr	r3, [r7, #4]
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	e009      	b.n	8001cc4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	dbf1      	blt.n	8001cb0 <_write+0x12>
	}
	return len;
 8001ccc:	687b      	ldr	r3, [r7, #4]
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <_close>:

int _close(int file)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
	return -1;
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cfe:	605a      	str	r2, [r3, #4]
	return 0;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <_isatty>:

int _isatty(int file)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
	return 1;
 8001d16:	2301      	movs	r3, #1
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
	return 0;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d48:	4a14      	ldr	r2, [pc, #80]	; (8001d9c <_sbrk+0x5c>)
 8001d4a:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <_sbrk+0x60>)
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d54:	4b13      	ldr	r3, [pc, #76]	; (8001da4 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d102      	bne.n	8001d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <_sbrk+0x64>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	; (8001da8 <_sbrk+0x68>)
 8001d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <_sbrk+0x64>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4413      	add	r3, r2
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d207      	bcs.n	8001d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d70:	f00b fe22 	bl	800d9b8 <__errno>
 8001d74:	4603      	mov	r3, r0
 8001d76:	220c      	movs	r2, #12
 8001d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	e009      	b.n	8001d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	4a05      	ldr	r2, [pc, #20]	; (8001da4 <_sbrk+0x64>)
 8001d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d92:	68fb      	ldr	r3, [r7, #12]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	24080000 	.word	0x24080000
 8001da0:	00000400 	.word	0x00000400
 8001da4:	24000aa0 	.word	0x24000aa0
 8001da8:	24000cb8 	.word	0x24000cb8

08001dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001db0:	4b37      	ldr	r3, [pc, #220]	; (8001e90 <SystemInit+0xe4>)
 8001db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db6:	4a36      	ldr	r2, [pc, #216]	; (8001e90 <SystemInit+0xe4>)
 8001db8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001dc0:	4b34      	ldr	r3, [pc, #208]	; (8001e94 <SystemInit+0xe8>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 030f 	and.w	r3, r3, #15
 8001dc8:	2b06      	cmp	r3, #6
 8001dca:	d807      	bhi.n	8001ddc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001dcc:	4b31      	ldr	r3, [pc, #196]	; (8001e94 <SystemInit+0xe8>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f023 030f 	bic.w	r3, r3, #15
 8001dd4:	4a2f      	ldr	r2, [pc, #188]	; (8001e94 <SystemInit+0xe8>)
 8001dd6:	f043 0307 	orr.w	r3, r3, #7
 8001dda:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001ddc:	4b2e      	ldr	r3, [pc, #184]	; (8001e98 <SystemInit+0xec>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a2d      	ldr	r2, [pc, #180]	; (8001e98 <SystemInit+0xec>)
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001de8:	4b2b      	ldr	r3, [pc, #172]	; (8001e98 <SystemInit+0xec>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001dee:	4b2a      	ldr	r3, [pc, #168]	; (8001e98 <SystemInit+0xec>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4929      	ldr	r1, [pc, #164]	; (8001e98 <SystemInit+0xec>)
 8001df4:	4b29      	ldr	r3, [pc, #164]	; (8001e9c <SystemInit+0xf0>)
 8001df6:	4013      	ands	r3, r2
 8001df8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001dfa:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <SystemInit+0xe8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d007      	beq.n	8001e16 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e06:	4b23      	ldr	r3, [pc, #140]	; (8001e94 <SystemInit+0xe8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f023 030f 	bic.w	r3, r3, #15
 8001e0e:	4a21      	ldr	r2, [pc, #132]	; (8001e94 <SystemInit+0xe8>)
 8001e10:	f043 0307 	orr.w	r3, r3, #7
 8001e14:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001e16:	4b20      	ldr	r3, [pc, #128]	; (8001e98 <SystemInit+0xec>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001e1c:	4b1e      	ldr	r3, [pc, #120]	; (8001e98 <SystemInit+0xec>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001e22:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <SystemInit+0xec>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001e28:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <SystemInit+0xec>)
 8001e2a:	4a1d      	ldr	r2, [pc, #116]	; (8001ea0 <SystemInit+0xf4>)
 8001e2c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	; (8001e98 <SystemInit+0xec>)
 8001e30:	4a1c      	ldr	r2, [pc, #112]	; (8001ea4 <SystemInit+0xf8>)
 8001e32:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001e34:	4b18      	ldr	r3, [pc, #96]	; (8001e98 <SystemInit+0xec>)
 8001e36:	4a1c      	ldr	r2, [pc, #112]	; (8001ea8 <SystemInit+0xfc>)
 8001e38:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001e3a:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <SystemInit+0xec>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001e40:	4b15      	ldr	r3, [pc, #84]	; (8001e98 <SystemInit+0xec>)
 8001e42:	4a19      	ldr	r2, [pc, #100]	; (8001ea8 <SystemInit+0xfc>)
 8001e44:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001e46:	4b14      	ldr	r3, [pc, #80]	; (8001e98 <SystemInit+0xec>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001e4c:	4b12      	ldr	r3, [pc, #72]	; (8001e98 <SystemInit+0xec>)
 8001e4e:	4a16      	ldr	r2, [pc, #88]	; (8001ea8 <SystemInit+0xfc>)
 8001e50:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001e52:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <SystemInit+0xec>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e58:	4b0f      	ldr	r3, [pc, #60]	; (8001e98 <SystemInit+0xec>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a0e      	ldr	r2, [pc, #56]	; (8001e98 <SystemInit+0xec>)
 8001e5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e62:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <SystemInit+0xec>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001e6a:	4b10      	ldr	r3, [pc, #64]	; (8001eac <SystemInit+0x100>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <SystemInit+0x104>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e76:	d202      	bcs.n	8001e7e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001e78:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <SystemInit+0x108>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	; (8001eb8 <SystemInit+0x10c>)
 8001e80:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001e84:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00
 8001e94:	52002000 	.word	0x52002000
 8001e98:	58024400 	.word	0x58024400
 8001e9c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ea0:	02020200 	.word	0x02020200
 8001ea4:	01ff0000 	.word	0x01ff0000
 8001ea8:	01010280 	.word	0x01010280
 8001eac:	5c001000 	.word	0x5c001000
 8001eb0:	ffff0000 	.word	0xffff0000
 8001eb4:	51008108 	.word	0x51008108
 8001eb8:	52004000 	.word	0x52004000

08001ebc <adc_init>:
//==================================================================================
/**
 * @brief  Adc init
 */
void adc_init( void )
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
	adc_data_ready = false;
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <adc_init+0x30>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]

	HAL_ADC_Stop_IT( &hadc1 );
 8001ec6:	480a      	ldr	r0, [pc, #40]	; (8001ef0 <adc_init+0x34>)
 8001ec8:	f001 ff06 	bl	8003cd8 <HAL_ADC_Stop_IT>

	// Run the ADC calibration in single-ended mode
	if ( HAL_ADCEx_Calibration_Start( &hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED ) != HAL_OK ) {
 8001ecc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4807      	ldr	r0, [pc, #28]	; (8001ef0 <adc_init+0x34>)
 8001ed4:	f002 fffc 	bl	8004ed0 <HAL_ADCEx_Calibration_Start>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <adc_init+0x26>
		// Calibration Error
		Error_Handler();
 8001ede:	f7ff fb69 	bl	80015b4 <Error_Handler>
	}

	HAL_ADC_Start_IT( &hadc1 );
 8001ee2:	4803      	ldr	r0, [pc, #12]	; (8001ef0 <adc_init+0x34>)
 8001ee4:	f001 fdba 	bl	8003a5c <HAL_ADC_Start_IT>
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	24000aa4 	.word	0x24000aa4
 8001ef0:	24000388 	.word	0x24000388

08001ef4 <adc_handler>:

/**
 * @brief  ADC IRQ handler for end of conversion and start of sampling
 */
void adc_handler( void )
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
    if ( __HAL_ADC_GET_FLAG( &hadc1, ADC_FLAG_EOC ) ) {
 8001ef8:	4b17      	ldr	r3, [pc, #92]	; (8001f58 <adc_handler+0x64>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0304 	and.w	r3, r3, #4
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d11e      	bne.n	8001f44 <adc_handler+0x50>
    	adc_buf[ canal ] = HAL_ADC_GetValue( &hadc1 );
 8001f06:	4814      	ldr	r0, [pc, #80]	; (8001f58 <adc_handler+0x64>)
 8001f08:	f001 ff22 	bl	8003d50 <HAL_ADC_GetValue>
 8001f0c:	4601      	mov	r1, r0
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <adc_handler+0x68>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	461a      	mov	r2, r3
 8001f14:	b289      	uxth	r1, r1
 8001f16:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <adc_handler+0x6c>)
 8001f18:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

        if ( __HAL_ADC_GET_FLAG( &hadc1, ADC_FLAG_EOS ) ) {
 8001f1c:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <adc_handler+0x64>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d106      	bne.n	8001f38 <adc_handler+0x44>
            canal = 0;
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <adc_handler+0x68>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
            adc_data_ready = true;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <adc_handler+0x70>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	701a      	strb	r2, [r3, #0]
 8001f36:	e005      	b.n	8001f44 <adc_handler+0x50>
#if ( DGB_ADC_CONV_TIME == SIM )
            HAL_GPIO_TogglePin(PIN_DEBUG_GPIO_Port, PIN_DEBUG_Pin);
#endif
        }
        else {
            canal++;
 8001f38:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <adc_handler+0x68>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <adc_handler+0x68>)
 8001f42:	701a      	strb	r2, [r3, #0]
        }
    }
    __HAL_ADC_CLEAR_FLAG( &hadc1, ADC_FLAG_EOC );
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <adc_handler+0x64>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2204      	movs	r2, #4
 8001f4a:	601a      	str	r2, [r3, #0]
    __HAL_ADC_CLEAR_FLAG( &hadc1, ADC_FLAG_EOS );
 8001f4c:	4b02      	ldr	r3, [pc, #8]	; (8001f58 <adc_handler+0x64>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2208      	movs	r2, #8
 8001f52:	601a      	str	r2, [r3, #0]
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	24000388 	.word	0x24000388
 8001f5c:	24000aa5 	.word	0x24000aa5
 8001f60:	24000aa8 	.word	0x24000aa8
 8001f64:	24000aa4 	.word	0x24000aa4

08001f68 <adc_get_values>:

/**
 * @brief Adc readings getter function
 */
void adc_get_values( uint16_t *p_buf )
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	*p_buf++ = adc_buf[ 0 ];
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	1c9a      	adds	r2, r3, #2
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	4a09      	ldr	r2, [pc, #36]	; (8001f9c <adc_get_values+0x34>)
 8001f78:	8812      	ldrh	r2, [r2, #0]
 8001f7a:	801a      	strh	r2, [r3, #0]
	*p_buf++ = adc_buf[ 1 ];
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	1c9a      	adds	r2, r3, #2
 8001f80:	607a      	str	r2, [r7, #4]
 8001f82:	4a06      	ldr	r2, [pc, #24]	; (8001f9c <adc_get_values+0x34>)
 8001f84:	8852      	ldrh	r2, [r2, #2]
 8001f86:	801a      	strh	r2, [r3, #0]
	*p_buf   = adc_buf[ 2 ];
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <adc_get_values+0x34>)
 8001f8a:	889a      	ldrh	r2, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	801a      	strh	r2, [r3, #0]
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	24000aa8 	.word	0x24000aa8

08001fa0 <adc_to_voltage>:

/**
 * @brief Adc reading converted to voltage unit
 */
double adc_to_voltage( uint16_t adc_unities )
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	80fb      	strh	r3, [r7, #6]
	double voltage;

	voltage = (adc_unities * ADC_MAX_VOLTAGE) / ADC_RANGE;
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	ee07 3a90 	vmov	s15, r3
 8001fb0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001fb4:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8001fb8:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001fbc:	ed9f 5b08 	vldr	d5, [pc, #32]	; 8001fe0 <adc_to_voltage+0x40>
 8001fc0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001fc4:	ed87 7b02 	vstr	d7, [r7, #8]
	return voltage;
 8001fc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fcc:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fd0:	eeb0 0b47 	vmov.f64	d0, d7
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	00000000 	.word	0x00000000
 8001fe4:	40affe00 	.word	0x40affe00

08001fe8 <dac_init>:
//==================================================================================
/**
 * @brief Dac init function
 */
void dac_init( void )
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	HAL_DAC_Start( &hdac1, DAC_CHANNEL_1 );
 8001fec:	2100      	movs	r1, #0
 8001fee:	4805      	ldr	r0, [pc, #20]	; (8002004 <dac_init+0x1c>)
 8001ff0:	f003 fa13 	bl	800541a <HAL_DAC_Start>
	HAL_DAC_SetValue( &hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0 );
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	4802      	ldr	r0, [pc, #8]	; (8002004 <dac_init+0x1c>)
 8001ffc:	f003 fa5f 	bl	80054be <HAL_DAC_SetValue>
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}
 8002004:	240003ec 	.word	0x240003ec

08002008 <dac_set_value>:

/**
 * @brief Dac setter function
 */
void dac_set_value( uint16_t value )
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	80fb      	strh	r3, [r7, #6]
	uint16_t aux;

	if ( value > 4095 ) {
 8002012:	88fb      	ldrh	r3, [r7, #6]
 8002014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002018:	d303      	bcc.n	8002022 <dac_set_value+0x1a>
		aux = 4095;
 800201a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800201e:	81fb      	strh	r3, [r7, #14]
 8002020:	e001      	b.n	8002026 <dac_set_value+0x1e>
	}
	else {
		aux = value;
 8002022:	88fb      	ldrh	r3, [r7, #6]
 8002024:	81fb      	strh	r3, [r7, #14]
	}
	HAL_DAC_SetValue( &hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, aux );
 8002026:	89fb      	ldrh	r3, [r7, #14]
 8002028:	2200      	movs	r2, #0
 800202a:	2100      	movs	r1, #0
 800202c:	4803      	ldr	r0, [pc, #12]	; (800203c <dac_set_value+0x34>)
 800202e:	f003 fa46 	bl	80054be <HAL_DAC_SetValue>
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	240003ec 	.word	0x240003ec

08002040 <dac_voltage_to_unities>:

/**
 * @brief Dac - conversion from voltage to dac unities
 */
uint16_t dac_voltage_to_unities( double value )
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	ed87 0b00 	vstr	d0, [r7]
	uint16_t dac_unities;

#if (USA_LIMITER_DAC == SIM)
	if ( value > DAC_MAX_LIMITED_VOLTAGE ) {
 800204a:	ed97 7b00 	vldr	d7, [r7]
 800204e:	eeb2 6b01 	vmov.f64	d6, #33	; 0x41080000  8.5
 8002052:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800205a:	dd04      	ble.n	8002066 <dac_voltage_to_unities+0x26>
		value = DAC_MAX_LIMITED_VOLTAGE;
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <dac_voltage_to_unities+0x60>)
 8002062:	e9c7 2300 	strd	r2, r3, [r7]
	}
#endif
	dac_unities = ( value * DAC_RANGE ) / DAC_MAX_VOLTAGE;
 8002066:	ed97 7b00 	vldr	d7, [r7]
 800206a:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8002098 <dac_voltage_to_unities+0x58>
 800206e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002072:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002076:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800207a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800207e:	ee17 3a90 	vmov	r3, s15
 8002082:	81fb      	strh	r3, [r7, #14]
	return dac_unities;
 8002084:	89fb      	ldrh	r3, [r7, #14]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	f3af 8000 	nop.w
 8002098:	00000000 	.word	0x00000000
 800209c:	40affe00 	.word	0x40affe00
 80020a0:	40210000 	.word	0x40210000

080020a4 <timer_init>:
//==================================================================================
/**
 * @brief Timer init
 */
void timer_init( void )
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
	tmr_1ms    = false;
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <timer_init+0x28>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
	tmr_10ms   = false;
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <timer_init+0x2c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
	tmr_100ms  = false;
 80020b4:	4b07      	ldr	r3, [pc, #28]	; (80020d4 <timer_init+0x30>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	701a      	strb	r2, [r3, #0]
	tmr_1000ms = false;
 80020ba:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <timer_init+0x34>)
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	24000aae 	.word	0x24000aae
 80020d0:	24000aaf 	.word	0x24000aaf
 80020d4:	24000ab0 	.word	0x24000ab0
 80020d8:	24000ab1 	.word	0x24000ab1

080020dc <timer_counting_bases>:

/**
 * @brief Timer counting bases
 */
void timer_counting_bases( void )
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
#if ( DGB_TMR_1MS_BASE_TIME == SIM )
	HAL_GPIO_TogglePin(TMR_DEBUG_GPIO_Port, TMR_DEBUG_Pin);
#endif

	// Timer 1 isr rate: 1 ms
	tmr_1ms = 1;
 80020e0:	4b1e      	ldr	r3, [pc, #120]	; (800215c <timer_counting_bases+0x80>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	701a      	strb	r2, [r3, #0]

	count_10ms--;
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <timer_counting_bases+0x84>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	3b01      	subs	r3, #1
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <timer_counting_bases+0x84>)
 80020f2:	701a      	strb	r2, [r3, #0]
	if ( !count_10ms ) {
 80020f4:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <timer_counting_bases+0x84>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d129      	bne.n	8002152 <timer_counting_bases+0x76>
		count_10ms = 10;
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <timer_counting_bases+0x84>)
 8002100:	220a      	movs	r2, #10
 8002102:	701a      	strb	r2, [r3, #0]
		tmr_10ms = 1;
 8002104:	4b17      	ldr	r3, [pc, #92]	; (8002164 <timer_counting_bases+0x88>)
 8002106:	2201      	movs	r2, #1
 8002108:	701a      	strb	r2, [r3, #0]

		count_100ms--;
 800210a:	4b17      	ldr	r3, [pc, #92]	; (8002168 <timer_counting_bases+0x8c>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	b2db      	uxtb	r3, r3
 8002110:	3b01      	subs	r3, #1
 8002112:	b2da      	uxtb	r2, r3
 8002114:	4b14      	ldr	r3, [pc, #80]	; (8002168 <timer_counting_bases+0x8c>)
 8002116:	701a      	strb	r2, [r3, #0]
		if (!count_100ms) {
 8002118:	4b13      	ldr	r3, [pc, #76]	; (8002168 <timer_counting_bases+0x8c>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d117      	bne.n	8002152 <timer_counting_bases+0x76>
			count_100ms = 10;
 8002122:	4b11      	ldr	r3, [pc, #68]	; (8002168 <timer_counting_bases+0x8c>)
 8002124:	220a      	movs	r2, #10
 8002126:	701a      	strb	r2, [r3, #0]
			tmr_100ms = 1;
 8002128:	4b10      	ldr	r3, [pc, #64]	; (800216c <timer_counting_bases+0x90>)
 800212a:	2201      	movs	r2, #1
 800212c:	701a      	strb	r2, [r3, #0]

			count_1000ms--;
 800212e:	4b10      	ldr	r3, [pc, #64]	; (8002170 <timer_counting_bases+0x94>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	b2db      	uxtb	r3, r3
 8002134:	3b01      	subs	r3, #1
 8002136:	b2da      	uxtb	r2, r3
 8002138:	4b0d      	ldr	r3, [pc, #52]	; (8002170 <timer_counting_bases+0x94>)
 800213a:	701a      	strb	r2, [r3, #0]
			if (!count_1000ms) {
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <timer_counting_bases+0x94>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d105      	bne.n	8002152 <timer_counting_bases+0x76>
				count_1000ms = 10;
 8002146:	4b0a      	ldr	r3, [pc, #40]	; (8002170 <timer_counting_bases+0x94>)
 8002148:	220a      	movs	r2, #10
 800214a:	701a      	strb	r2, [r3, #0]
				tmr_1000ms = 1;
 800214c:	4b09      	ldr	r3, [pc, #36]	; (8002174 <timer_counting_bases+0x98>)
 800214e:	2201      	movs	r2, #1
 8002150:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8002152:	bf00      	nop
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	24000aae 	.word	0x24000aae
 8002160:	24000008 	.word	0x24000008
 8002164:	24000aaf 	.word	0x24000aaf
 8002168:	24000009 	.word	0x24000009
 800216c:	24000ab0 	.word	0x24000ab0
 8002170:	2400000a 	.word	0x2400000a
 8002174:	24000ab1 	.word	0x24000ab1

08002178 <cr2_code>:
 * Arguments    : double e
 *                const double param_cr2[5]
 * Return Type  : double
 */
double cr2_code(double e, const double param_cr2[5])
{
 8002178:	b480      	push	{r7}
 800217a:	b087      	sub	sp, #28
 800217c:	af00      	add	r7, sp, #0
 800217e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002182:	6078      	str	r0, [r7, #4]
  /*  Caso a inicializao no seja garantida em zero, usar global. */
  /*  Parmetros */
  /*  Inicializao de variaveis locais */
  /*  Checagem de congelamento e descongelamento */
  /*  |erro|  menor que um delta? */
  if (fabs(e) <= param_cr2[3]) {
 8002184:	ed97 7b02 	vldr	d7, [r7, #8]
 8002188:	eeb0 6bc7 	vabs.f64	d6, d7
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3318      	adds	r3, #24
 8002190:	ed93 7b00 	vldr	d7, [r3]
 8002194:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800219c:	d869      	bhi.n	8002272 <cr2_code+0xfa>
    /*  Sim, reseta timer de descongelamento */
    cnt_to = 0.0;
 800219e:	4983      	ldr	r1, [pc, #524]	; (80023ac <cr2_code+0x234>)
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	e9c1 2300 	strd	r2, r3, [r1]

    /*  Em congelamento? */
    if (f_cong == 1.0) {
 80021ac:	4b80      	ldr	r3, [pc, #512]	; (80023b0 <cr2_code+0x238>)
 80021ae:	ed93 7b00 	vldr	d7, [r3]
 80021b2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80021b6:	eeb4 7b46 	vcmp.f64	d7, d6
 80021ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021be:	d105      	bne.n	80021cc <cr2_code+0x54>
      /*  Sim, mantm uk anterior */
      uk = uk_n1;
 80021c0:	4b7c      	ldr	r3, [pc, #496]	; (80023b4 <cr2_code+0x23c>)
 80021c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80021ca:	e0df      	b.n	800238c <cr2_code+0x214>
    } else {
      /*  No, conta tempo para congelamento */
      cnt_ti++;
 80021cc:	4b7a      	ldr	r3, [pc, #488]	; (80023b8 <cr2_code+0x240>)
 80021ce:	ed93 7b00 	vldr	d7, [r3]
 80021d2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80021d6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80021da:	4b77      	ldr	r3, [pc, #476]	; (80023b8 <cr2_code+0x240>)
 80021dc:	ed83 7b00 	vstr	d7, [r3]

      /*  Checa se j atingiu tempo de congelamento */
      if (cnt_ti > param_cr2[1] / param_cr2[4]) {
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3308      	adds	r3, #8
 80021e4:	ed93 5b00 	vldr	d5, [r3]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3320      	adds	r3, #32
 80021ec:	ed93 7b00 	vldr	d7, [r3]
 80021f0:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80021f4:	4b70      	ldr	r3, [pc, #448]	; (80023b8 <cr2_code+0x240>)
 80021f6:	ed93 7b00 	vldr	d7, [r3]
 80021fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80021fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002202:	d50b      	bpl.n	800221c <cr2_code+0xa4>
        /*  Sim, marca estado */
        f_cong = 1.0;
 8002204:	496a      	ldr	r1, [pc, #424]	; (80023b0 <cr2_code+0x238>)
 8002206:	f04f 0200 	mov.w	r2, #0
 800220a:	4b6c      	ldr	r3, [pc, #432]	; (80023bc <cr2_code+0x244>)
 800220c:	e9c1 2300 	strd	r2, r3, [r1]

        /*  Mantm uk anterior */
        uk = uk_n1;
 8002210:	4b68      	ldr	r3, [pc, #416]	; (80023b4 <cr2_code+0x23c>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800221a:	e0b7      	b.n	800238c <cr2_code+0x214>
      } else {
        /*  No, faz Cr2 */
        /*  Cr2 */
        /* %%%%%%%%%%%%%%%%%%%%%%%% */
        /*  Funo local - alg. Cr2 */
        if (e < 0.0) {
 800221c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002220:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002228:	d50b      	bpl.n	8002242 <cr2_code+0xca>
          uk = -param_cr2[0] / 2.0;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	ed93 7b00 	vldr	d7, [r3]
 8002230:	eeb1 6b47 	vneg.f64	d6, d7
 8002234:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8002238:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800223c:	ed87 7b04 	vstr	d7, [r7, #16]
 8002240:	e0a4      	b.n	800238c <cr2_code+0x214>
        } else if (e > 0.0) {
 8002242:	ed97 7b02 	vldr	d7, [r7, #8]
 8002246:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800224a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800224e:	dd09      	ble.n	8002264 <cr2_code+0xec>
          uk = param_cr2[0] / 2.0;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	ed93 6b00 	vldr	d6, [r3]
 8002256:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800225a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800225e:	ed87 7b04 	vstr	d7, [r7, #16]
 8002262:	e093      	b.n	800238c <cr2_code+0x214>
        } else {
          uk = 0.0;
 8002264:	f04f 0200 	mov.w	r2, #0
 8002268:	f04f 0300 	mov.w	r3, #0
 800226c:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002270:	e08c      	b.n	800238c <cr2_code+0x214>
    }

    /*  No, |erro| > delta */
  } else {
    /*  Reseta timer de congelamento */
    cnt_ti = 0.0;
 8002272:	4951      	ldr	r1, [pc, #324]	; (80023b8 <cr2_code+0x240>)
 8002274:	f04f 0200 	mov.w	r2, #0
 8002278:	f04f 0300 	mov.w	r3, #0
 800227c:	e9c1 2300 	strd	r2, r3, [r1]

    /*  Em descongelamento? */
    if (f_cong == 0.0) {
 8002280:	4b4b      	ldr	r3, [pc, #300]	; (80023b0 <cr2_code+0x238>)
 8002282:	ed93 7b00 	vldr	d7, [r3]
 8002286:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800228a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228e:	d12a      	bne.n	80022e6 <cr2_code+0x16e>
      /*  Sim, faz Cr2 */
      /*  Cr2 */
      /* %%%%%%%%%%%%%%%%%%%%%%%% */
      /*  Funo local - alg. Cr2 */
      if (e < 0.0) {
 8002290:	ed97 7b02 	vldr	d7, [r7, #8]
 8002294:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229c:	d50b      	bpl.n	80022b6 <cr2_code+0x13e>
        uk = -param_cr2[0] / 2.0;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	ed93 7b00 	vldr	d7, [r3]
 80022a4:	eeb1 6b47 	vneg.f64	d6, d7
 80022a8:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80022ac:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80022b0:	ed87 7b04 	vstr	d7, [r7, #16]
 80022b4:	e06a      	b.n	800238c <cr2_code+0x214>
      } else if (e > 0.0) {
 80022b6:	ed97 7b02 	vldr	d7, [r7, #8]
 80022ba:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80022be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c2:	dd09      	ble.n	80022d8 <cr2_code+0x160>
        uk = param_cr2[0] / 2.0;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	ed93 6b00 	vldr	d6, [r3]
 80022ca:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80022ce:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80022d2:	ed87 7b04 	vstr	d7, [r7, #16]
 80022d6:	e059      	b.n	800238c <cr2_code+0x214>
      } else {
        uk = 0.0;
 80022d8:	f04f 0200 	mov.w	r2, #0
 80022dc:	f04f 0300 	mov.w	r3, #0
 80022e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80022e4:	e052      	b.n	800238c <cr2_code+0x214>
      }

      /* %%%%%%%%%%%%%%%%%%%%%%%% */
    } else {
      /*  No, conta tempo para descongelamento */
      cnt_to++;
 80022e6:	4b31      	ldr	r3, [pc, #196]	; (80023ac <cr2_code+0x234>)
 80022e8:	ed93 7b00 	vldr	d7, [r3]
 80022ec:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80022f0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80022f4:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <cr2_code+0x234>)
 80022f6:	ed83 7b00 	vstr	d7, [r3]

      /*  Checa se j atingiu tempo de descongelamento */
      if (cnt_to > param_cr2[2] / param_cr2[4]) {
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	3310      	adds	r3, #16
 80022fe:	ed93 5b00 	vldr	d5, [r3]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3320      	adds	r3, #32
 8002306:	ed93 7b00 	vldr	d7, [r3]
 800230a:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800230e:	4b27      	ldr	r3, [pc, #156]	; (80023ac <cr2_code+0x234>)
 8002310:	ed93 7b00 	vldr	d7, [r3]
 8002314:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231c:	d531      	bpl.n	8002382 <cr2_code+0x20a>
        /*  Sim, marca estado */
        f_cong = 0.0;
 800231e:	4924      	ldr	r1, [pc, #144]	; (80023b0 <cr2_code+0x238>)
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	f04f 0300 	mov.w	r3, #0
 8002328:	e9c1 2300 	strd	r2, r3, [r1]

        /*  Faz Cr2 */
        /*  Cr2 */
        /* %%%%%%%%%%%%%%%%%%%%%%%% */
        /*  Funo local - alg. Cr2 */
        if (e < 0.0) {
 800232c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002330:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002338:	d50b      	bpl.n	8002352 <cr2_code+0x1da>
          uk = -param_cr2[0] / 2.0;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	ed93 7b00 	vldr	d7, [r3]
 8002340:	eeb1 6b47 	vneg.f64	d6, d7
 8002344:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8002348:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800234c:	ed87 7b04 	vstr	d7, [r7, #16]
 8002350:	e01c      	b.n	800238c <cr2_code+0x214>
        } else if (e > 0.0) {
 8002352:	ed97 7b02 	vldr	d7, [r7, #8]
 8002356:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800235a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235e:	dd09      	ble.n	8002374 <cr2_code+0x1fc>
          uk = param_cr2[0] / 2.0;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	ed93 6b00 	vldr	d6, [r3]
 8002366:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800236a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800236e:	ed87 7b04 	vstr	d7, [r7, #16]
 8002372:	e00b      	b.n	800238c <cr2_code+0x214>
        } else {
          uk = 0.0;
 8002374:	f04f 0200 	mov.w	r2, #0
 8002378:	f04f 0300 	mov.w	r3, #0
 800237c:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002380:	e004      	b.n	800238c <cr2_code+0x214>
        }

        /* %%%%%%%%%%%%%%%%%%%%%%%% */
      } else {
        /*  No, mantm uk anterior */
        uk = uk_n1;
 8002382:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <cr2_code+0x23c>)
 8002384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002388:	e9c7 2304 	strd	r2, r3, [r7, #16]
      }
    }
  }

  /*  Atualiza regressor */
  uk_n1 = uk;
 800238c:	4909      	ldr	r1, [pc, #36]	; (80023b4 <cr2_code+0x23c>)
 800238e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002392:	e9c1 2300 	strd	r2, r3, [r1]
  return uk;
 8002396:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800239a:	ec43 2b17 	vmov	d7, r2, r3
}
 800239e:	eeb0 0b47 	vmov.f64	d0, d7
 80023a2:	371c      	adds	r7, #28
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	24000ac0 	.word	0x24000ac0
 80023b0:	24000ac8 	.word	0x24000ac8
 80023b4:	24000ad0 	.word	0x24000ad0
 80023b8:	24000ab8 	.word	0x24000ab8
 80023bc:	3ff00000 	.word	0x3ff00000

080023c0 <cr2_code_init>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void cr2_code_init(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  cnt_ti = 0.0;
 80023c4:	490c      	ldr	r1, [pc, #48]	; (80023f8 <cr2_code_init+0x38>)
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	e9c1 2300 	strd	r2, r3, [r1]
  cnt_to = 0.0;
 80023d2:	490a      	ldr	r1, [pc, #40]	; (80023fc <cr2_code_init+0x3c>)
 80023d4:	f04f 0200 	mov.w	r2, #0
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	e9c1 2300 	strd	r2, r3, [r1]
  f_cong = 0.0;
 80023e0:	4907      	ldr	r1, [pc, #28]	; (8002400 <cr2_code_init+0x40>)
 80023e2:	f04f 0200 	mov.w	r2, #0
 80023e6:	f04f 0300 	mov.w	r3, #0
 80023ea:	e9c1 2300 	strd	r2, r3, [r1]
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	24000ab8 	.word	0x24000ab8
 80023fc:	24000ac0 	.word	0x24000ac0
 8002400:	24000ac8 	.word	0x24000ac8

08002404 <cr2_code_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void cr2_code_initialize(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 8002408:	2008      	movs	r0, #8
 800240a:	f000 fdb5 	bl	8002f78 <rt_InitInfAndNaN>
  uk_n1 = b_uk_n1;
 800240e:	4905      	ldr	r1, [pc, #20]	; (8002424 <cr2_code_initialize+0x20>)
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	f04f 0300 	mov.w	r3, #0
 8002418:	e9c1 2300 	strd	r2, r3, [r1]
  cr2_code_init();
 800241c:	f7ff ffd0 	bl	80023c0 <cr2_code_init>
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	24000ad0 	.word	0x24000ad0

08002428 <cr2_code_terminate>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void cr2_code_terminate(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* (no terminate code required) */
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
	...

08002438 <ismc_code>:
 *                double x
 *                const double param[13]
 * Return Type  : double
 */
double ismc_code(double sp, double x, const double param[13])
{
 8002438:	b580      	push	{r7, lr}
 800243a:	ed2d 8b08 	vpush	{d8-d11}
 800243e:	b0a0      	sub	sp, #128	; 0x80
 8002440:	af00      	add	r7, sp, #0
 8002442:	ed87 0b04 	vstr	d0, [r7, #16]
 8002446:	ed87 1b02 	vstr	d1, [r7, #8]
 800244a:	6078      	str	r0, [r7, #4]
  /*  Intervalo de amostragem */
  /*  [s] */
  /*  Saturao de sp e da sada u */
  /*  [V] */
  /*  Parmetros da derivada D(Z) e da integral I(z) */
  if (param[11] == 0.01) {
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3358      	adds	r3, #88	; 0x58
 8002450:	ed93 7b00 	vldr	d7, [r3]
 8002454:	ed9f 6b9a 	vldr	d6, [pc, #616]	; 80026c0 <ismc_code+0x288>
 8002458:	eeb4 7b46 	vcmp.f64	d7, d6
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002460:	d10f      	bne.n	8002482 <ismc_code+0x4a>
    ad = 0.8824;
 8002462:	a3a7      	add	r3, pc, #668	; (adr r3, 8002700 <ismc_code+0x2c8>)
 8002464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002468:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    bd = 11.76;
 800246c:	a3a6      	add	r3, pc, #664	; (adr r3, 8002708 <ismc_code+0x2d0>)
 800246e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002472:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    ai = 0.005;
 8002476:	a3a6      	add	r3, pc, #664	; (adr r3, 8002710 <ismc_code+0x2d8>)
 8002478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 8002480:	e02c      	b.n	80024dc <ismc_code+0xa4>
  } else if (param[11] == 0.001) {
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3358      	adds	r3, #88	; 0x58
 8002486:	ed93 7b00 	vldr	d7, [r3]
 800248a:	ed9f 6b8f 	vldr	d6, [pc, #572]	; 80026c8 <ismc_code+0x290>
 800248e:	eeb4 7b46 	vcmp.f64	d7, d6
 8002492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002496:	d10f      	bne.n	80024b8 <ismc_code+0x80>
    ad = 0.9876;
 8002498:	a39f      	add	r3, pc, #636	; (adr r3, 8002718 <ismc_code+0x2e0>)
 800249a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    bd = 12.42;
 80024a2:	a39f      	add	r3, pc, #636	; (adr r3, 8002720 <ismc_code+0x2e8>)
 80024a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a8:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    ai = 0.0005;
 80024ac:	a39e      	add	r3, pc, #632	; (adr r3, 8002728 <ismc_code+0x2f0>)
 80024ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 80024b6:	e011      	b.n	80024dc <ismc_code+0xa4>
  } else {
    ad = 0.0;
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	f04f 0300 	mov.w	r3, #0
 80024c0:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    bd = 0.0;
 80024c4:	f04f 0200 	mov.w	r2, #0
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    ai = 0.0;
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  }

  /*  Cdigo do algoritmo */
  /*  Garante sp dentro da faixa */
  if (sp > param[12]) {
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3360      	adds	r3, #96	; 0x60
 80024e0:	ed93 7b00 	vldr	d7, [r3]
 80024e4:	ed97 6b04 	vldr	d6, [r7, #16]
 80024e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80024ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f0:	dd06      	ble.n	8002500 <ismc_code+0xc8>
    sp = param[12];
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	3360      	adds	r3, #96	; 0x60
 80024f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80024fe:	e00c      	b.n	800251a <ismc_code+0xe2>
  } else {
    if (sp < 0.0) {
 8002500:	ed97 7b04 	vldr	d7, [r7, #16]
 8002504:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250c:	d505      	bpl.n	800251a <ismc_code+0xe2>
      sp = 0.0;
 800250e:	f04f 0200 	mov.w	r2, #0
 8002512:	f04f 0300 	mov.w	r3, #0
 8002516:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  /*  Converte sp e pos. atual em metros */
  /*  Regio total do conversor V-I-P: 0 ~ 10.0 V ==> */
  /*  6 ~ 30 psi ==> 0 ~ 28.58 mm */
  sp *= 0.002858;
 800251a:	ed97 7b04 	vldr	d7, [r7, #16]
 800251e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80026d0 <ismc_code+0x298>
 8002522:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002526:	ed87 7b04 	vstr	d7, [r7, #16]
  x *= 0.002858;
 800252a:	ed97 7b02 	vldr	d7, [r7, #8]
 800252e:	ed9f 6b68 	vldr	d6, [pc, #416]	; 80026d0 <ismc_code+0x298>
 8002532:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002536:	ed87 7b02 	vstr	d7, [r7, #8]

  /*  Erro atual */
  e = x - sp;
 800253a:	ed97 6b02 	vldr	d6, [r7, #8]
 800253e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002542:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002546:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50

  /*  Derivada do erro */
  ed = ad * ed_n1 + bd * (e - e_n1);
 800254a:	4b63      	ldr	r3, [pc, #396]	; (80026d8 <ismc_code+0x2a0>)
 800254c:	ed93 6b00 	vldr	d6, [r3]
 8002550:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 8002554:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002558:	4b60      	ldr	r3, [pc, #384]	; (80026dc <ismc_code+0x2a4>)
 800255a:	ed93 7b00 	vldr	d7, [r3]
 800255e:	ed97 5b14 	vldr	d5, [r7, #80]	; 0x50
 8002562:	ee35 5b47 	vsub.f64	d5, d5, d7
 8002566:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 800256a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800256e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002572:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48

  /*  Derivada da sa?da */
  xd = ad * xd_n1 + bd * (x - x_n1);
 8002576:	4b5a      	ldr	r3, [pc, #360]	; (80026e0 <ismc_code+0x2a8>)
 8002578:	ed93 6b00 	vldr	d6, [r3]
 800257c:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 8002580:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002584:	4b57      	ldr	r3, [pc, #348]	; (80026e4 <ismc_code+0x2ac>)
 8002586:	ed93 7b00 	vldr	d7, [r3]
 800258a:	ed97 5b02 	vldr	d5, [r7, #8]
 800258e:	ee35 5b47 	vsub.f64	d5, d5, d7
 8002592:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 8002596:	ee25 7b07 	vmul.f64	d7, d5, d7
 800259a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800259e:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

  /*  Derivada do set point */
  spd = ad * spd_n1 + bd * (sp - sp_n1);
 80025a2:	4b51      	ldr	r3, [pc, #324]	; (80026e8 <ismc_code+0x2b0>)
 80025a4:	ed93 6b00 	vldr	d6, [r3]
 80025a8:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80025ac:	ee26 6b07 	vmul.f64	d6, d6, d7
 80025b0:	4b4e      	ldr	r3, [pc, #312]	; (80026ec <ismc_code+0x2b4>)
 80025b2:	ed93 7b00 	vldr	d7, [r3]
 80025b6:	ed97 5b04 	vldr	d5, [r7, #16]
 80025ba:	ee35 5b47 	vsub.f64	d5, d5, d7
 80025be:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80025c2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80025c6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025ca:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38

  /*  Derivada de 2a ordem do set point */
  spdd = ad * spdd_n1 + bd * (spd - spd_n1);
 80025ce:	4b48      	ldr	r3, [pc, #288]	; (80026f0 <ismc_code+0x2b8>)
 80025d0:	ed93 6b00 	vldr	d6, [r3]
 80025d4:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80025d8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80025dc:	4b42      	ldr	r3, [pc, #264]	; (80026e8 <ismc_code+0x2b0>)
 80025de:	ed93 7b00 	vldr	d7, [r3]
 80025e2:	ed97 5b0e 	vldr	d5, [r7, #56]	; 0x38
 80025e6:	ee35 5b47 	vsub.f64	d5, d5, d7
 80025ea:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80025ee:	ee25 7b07 	vmul.f64	d7, d5, d7
 80025f2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025f6:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30

  /*  Integral do erro */
  ei = ei_n1 + ai * (e + e_n1);
 80025fa:	4b38      	ldr	r3, [pc, #224]	; (80026dc <ismc_code+0x2a4>)
 80025fc:	ed93 6b00 	vldr	d6, [r3]
 8002600:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002604:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002608:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 800260c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002610:	4b38      	ldr	r3, [pc, #224]	; (80026f4 <ismc_code+0x2bc>)
 8002612:	ed93 7b00 	vldr	d7, [r3]
 8002616:	ee36 7b07 	vadd.f64	d7, d6, d7
 800261a:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28

  /*  Superfcie de escorregamento */
  /*  Parcela u1 da lei de controle linearizante */
  y = xd / param[5];
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3328      	adds	r3, #40	; 0x28
 8002622:	ed93 6b00 	vldr	d6, [r3]
 8002626:	ed97 5b10 	vldr	d5, [r7, #64]	; 0x40
 800262a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800262e:	ed87 7b08 	vstr	d7, [r7, #32]

  /*  Parcela u2 da lei de controle linearizante */
  /*  Termo u da lei de controle linearizante */
  /*  Limitao do chattering na superfcie de escorregamento */
  sc = ((ed + 2.0 * param[8] * e) + param[8] * param[8] * ei) / param[9];
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3340      	adds	r3, #64	; 0x40
 8002636:	ed93 7b00 	vldr	d7, [r3]
 800263a:	ee37 6b07 	vadd.f64	d6, d7, d7
 800263e:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002642:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002646:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 800264a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3340      	adds	r3, #64	; 0x40
 8002652:	ed93 5b00 	vldr	d5, [r3]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3340      	adds	r3, #64	; 0x40
 800265a:	ed93 7b00 	vldr	d7, [r3]
 800265e:	ee25 5b07 	vmul.f64	d5, d5, d7
 8002662:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002666:	ee25 7b07 	vmul.f64	d7, d5, d7
 800266a:	ee36 5b07 	vadd.f64	d5, d6, d7
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3348      	adds	r3, #72	; 0x48
 8002672:	ed93 6b00 	vldr	d6, [r3]
 8002676:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800267a:	ed87 7b06 	vstr	d7, [r7, #24]

  /*  Saturao da superfcie de escorregamento limitada */
  /*  Lei de controle final */
  if (sc >= 1.0) {
 800267e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002682:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8002686:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800268a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268e:	db05      	blt.n	800269c <ismc_code+0x264>
    b_sc = 1.0;
 8002690:	f04f 0200 	mov.w	r2, #0
 8002694:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <ismc_code+0x2c0>)
 8002696:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 800269a:	e04d      	b.n	8002738 <ismc_code+0x300>
  } else if (sc <= -1.0) {
 800269c:	ed97 7b06 	vldr	d7, [r7, #24]
 80026a0:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 80026a4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80026a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ac:	d840      	bhi.n	8002730 <ismc_code+0x2f8>
    b_sc = -1.0;
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	4b12      	ldr	r3, [pc, #72]	; (80026fc <ismc_code+0x2c4>)
 80026b4:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 80026b8:	e03e      	b.n	8002738 <ismc_code+0x300>
 80026ba:	bf00      	nop
 80026bc:	f3af 8000 	nop.w
 80026c0:	47ae147b 	.word	0x47ae147b
 80026c4:	3f847ae1 	.word	0x3f847ae1
 80026c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80026cc:	3f50624d 	.word	0x3f50624d
 80026d0:	1105e1c1 	.word	0x1105e1c1
 80026d4:	3f6769a9 	.word	0x3f6769a9
 80026d8:	24000ad8 	.word	0x24000ad8
 80026dc:	24000ae0 	.word	0x24000ae0
 80026e0:	24000ae8 	.word	0x24000ae8
 80026e4:	24000af0 	.word	0x24000af0
 80026e8:	24000af8 	.word	0x24000af8
 80026ec:	24000b00 	.word	0x24000b00
 80026f0:	24000b08 	.word	0x24000b08
 80026f4:	24000b10 	.word	0x24000b10
 80026f8:	3ff00000 	.word	0x3ff00000
 80026fc:	bff00000 	.word	0xbff00000
 8002700:	ecbfb15b 	.word	0xecbfb15b
 8002704:	3fec3c9e 	.word	0x3fec3c9e
 8002708:	b851eb85 	.word	0xb851eb85
 800270c:	4027851e 	.word	0x4027851e
 8002710:	47ae147b 	.word	0x47ae147b
 8002714:	3f747ae1 	.word	0x3f747ae1
 8002718:	50b0f27c 	.word	0x50b0f27c
 800271c:	3fef9a6b 	.word	0x3fef9a6b
 8002720:	3d70a3d7 	.word	0x3d70a3d7
 8002724:	4028d70a 	.word	0x4028d70a
 8002728:	d2f1a9fc 	.word	0xd2f1a9fc
 800272c:	3f40624d 	.word	0x3f40624d
  } else {
    b_sc = sc;
 8002730:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002734:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
  }

  u = (1.0 / (param[0] * param[1]) * (param[2] * x + (param[3] + (param[4] -
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	ed93 6b00 	vldr	d6, [r3]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3308      	adds	r3, #8
 8002742:	ed93 7b00 	vldr	d7, [r3]
 8002746:	ee26 7b07 	vmul.f64	d7, d6, d7
 800274a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800274e:	ee86 8b07 	vdiv.f64	d8, d6, d7
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	3310      	adds	r3, #16
 8002756:	ed93 6b00 	vldr	d6, [r3]
 800275a:	ed97 7b02 	vldr	d7, [r7, #8]
 800275e:	ee26 9b07 	vmul.f64	d9, d6, d7
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3318      	adds	r3, #24
 8002766:	ed93 ab00 	vldr	d10, [r3]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	3320      	adds	r3, #32
 800276e:	ed93 6b00 	vldr	d6, [r3]
          param[3]) * exp(-(y * y))) * tanh(param[6] * xd)) + param[7] / (param
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	3318      	adds	r3, #24
 8002776:	ed93 7b00 	vldr	d7, [r3]
  u = (1.0 / (param[0] * param[1]) * (param[2] * x + (param[3] + (param[4] -
 800277a:	ee36 bb47 	vsub.f64	d11, d6, d7
          param[3]) * exp(-(y * y))) * tanh(param[6] * xd)) + param[7] / (param
 800277e:	ed97 7b08 	vldr	d7, [r7, #32]
 8002782:	ee27 7b07 	vmul.f64	d7, d7, d7
 8002786:	eeb1 7b47 	vneg.f64	d7, d7
 800278a:	eeb0 0b47 	vmov.f64	d0, d7
 800278e:	f00d f94f 	bl	800fa30 <exp>
 8002792:	eeb0 7b40 	vmov.f64	d7, d0
 8002796:	ee2b 7b07 	vmul.f64	d7, d11, d7
  u = (1.0 / (param[0] * param[1]) * (param[2] * x + (param[3] + (param[4] -
 800279a:	ee3a ab07 	vadd.f64	d10, d10, d7
          param[3]) * exp(-(y * y))) * tanh(param[6] * xd)) + param[7] / (param
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3330      	adds	r3, #48	; 0x30
 80027a2:	ed93 6b00 	vldr	d6, [r3]
 80027a6:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80027aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80027ae:	eeb0 0b47 	vmov.f64	d0, d7
 80027b2:	f00c ff77 	bl	800f6a4 <tanh>
 80027b6:	eeb0 7b40 	vmov.f64	d7, d0
 80027ba:	ee2a 7b07 	vmul.f64	d7, d10, d7
  u = (1.0 / (param[0] * param[1]) * (param[2] * x + (param[3] + (param[4] -
 80027be:	ee39 7b07 	vadd.f64	d7, d9, d7
 80027c2:	ee28 6b07 	vmul.f64	d6, d8, d7
          param[3]) * exp(-(y * y))) * tanh(param[6] * xd)) + param[7] / (param
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3338      	adds	r3, #56	; 0x38
 80027ca:	ed93 4b00 	vldr	d4, [r3]
        [0] * param[1]) * ((spdd - 2.0 * param[8] * ed) - param[8] * param[8] *
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	ed93 5b00 	vldr	d5, [r3]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3308      	adds	r3, #8
 80027d8:	ed93 7b00 	vldr	d7, [r3]
 80027dc:	ee25 7b07 	vmul.f64	d7, d5, d7
          param[3]) * exp(-(y * y))) * tanh(param[6] * xd)) + param[7] / (param
 80027e0:	ee84 5b07 	vdiv.f64	d5, d4, d7
        [0] * param[1]) * ((spdd - 2.0 * param[8] * ed) - param[8] * param[8] *
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3340      	adds	r3, #64	; 0x40
 80027e8:	ed93 7b00 	vldr	d7, [r3]
 80027ec:	ee37 4b07 	vadd.f64	d4, d7, d7
 80027f0:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 80027f4:	ee24 7b07 	vmul.f64	d7, d4, d7
 80027f8:	ed97 4b0c 	vldr	d4, [r7, #48]	; 0x30
 80027fc:	ee34 4b47 	vsub.f64	d4, d4, d7
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3340      	adds	r3, #64	; 0x40
 8002804:	ed93 3b00 	vldr	d3, [r3]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3340      	adds	r3, #64	; 0x40
 800280c:	ed93 7b00 	vldr	d7, [r3]
 8002810:	ee23 3b07 	vmul.f64	d3, d3, d7
 8002814:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002818:	ee23 7b07 	vmul.f64	d7, d3, d7
 800281c:	ee34 7b47 	vsub.f64	d7, d4, d7
 8002820:	ee25 7b07 	vmul.f64	d7, d5, d7
          param[3]) * exp(-(y * y))) * tanh(param[6] * xd)) + param[7] / (param
 8002824:	ee36 6b07 	vadd.f64	d6, d6, d7
        e)) - param[10] * b_sc;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3350      	adds	r3, #80	; 0x50
 800282c:	ed93 5b00 	vldr	d5, [r3]
 8002830:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8002834:	ee25 7b07 	vmul.f64	d7, d5, d7
  u = (1.0 / (param[0] * param[1]) * (param[2] * x + (param[3] + (param[4] -
 8002838:	ee36 7b47 	vsub.f64	d7, d6, d7
 800283c:	ed87 7b1e 	vstr	d7, [r7, #120]	; 0x78

  /*  Garante sada com saturao */
  if (u > param[12]) {
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3360      	adds	r3, #96	; 0x60
 8002844:	ed93 7b00 	vldr	d7, [r3]
 8002848:	ed97 6b1e 	vldr	d6, [r7, #120]	; 0x78
 800284c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002854:	dd06      	ble.n	8002864 <ismc_code+0x42c>
    u = param[12];
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3360      	adds	r3, #96	; 0x60
 800285a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8002862:	e00c      	b.n	800287e <ismc_code+0x446>
  } else {
    if (u < 0.0) {
 8002864:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 8002868:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800286c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002870:	d505      	bpl.n	800287e <ismc_code+0x446>
      u = 0.0;
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
    }
  }

  /*  Atualizao de regressores */
  e_n1 = e;
 800287e:	4919      	ldr	r1, [pc, #100]	; (80028e4 <ismc_code+0x4ac>)
 8002880:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002884:	e9c1 2300 	strd	r2, r3, [r1]
  ed_n1 = ed;
 8002888:	4917      	ldr	r1, [pc, #92]	; (80028e8 <ismc_code+0x4b0>)
 800288a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800288e:	e9c1 2300 	strd	r2, r3, [r1]
  x_n1 = x;
 8002892:	4916      	ldr	r1, [pc, #88]	; (80028ec <ismc_code+0x4b4>)
 8002894:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002898:	e9c1 2300 	strd	r2, r3, [r1]
  xd_n1 = xd;
 800289c:	4914      	ldr	r1, [pc, #80]	; (80028f0 <ismc_code+0x4b8>)
 800289e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80028a2:	e9c1 2300 	strd	r2, r3, [r1]
  sp_n1 = sp;
 80028a6:	4913      	ldr	r1, [pc, #76]	; (80028f4 <ismc_code+0x4bc>)
 80028a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80028ac:	e9c1 2300 	strd	r2, r3, [r1]
  spd_n1 = spd;
 80028b0:	4911      	ldr	r1, [pc, #68]	; (80028f8 <ismc_code+0x4c0>)
 80028b2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80028b6:	e9c1 2300 	strd	r2, r3, [r1]
  spdd_n1 = spdd;
 80028ba:	4910      	ldr	r1, [pc, #64]	; (80028fc <ismc_code+0x4c4>)
 80028bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028c0:	e9c1 2300 	strd	r2, r3, [r1]
  ei_n1 = ei;
 80028c4:	490e      	ldr	r1, [pc, #56]	; (8002900 <ismc_code+0x4c8>)
 80028c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028ca:	e9c1 2300 	strd	r2, r3, [r1]
  return u;
 80028ce:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80028d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80028d6:	eeb0 0b47 	vmov.f64	d0, d7
 80028da:	3780      	adds	r7, #128	; 0x80
 80028dc:	46bd      	mov	sp, r7
 80028de:	ecbd 8b08 	vpop	{d8-d11}
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	24000ae0 	.word	0x24000ae0
 80028e8:	24000ad8 	.word	0x24000ad8
 80028ec:	24000af0 	.word	0x24000af0
 80028f0:	24000ae8 	.word	0x24000ae8
 80028f4:	24000b00 	.word	0x24000b00
 80028f8:	24000af8 	.word	0x24000af8
 80028fc:	24000b08 	.word	0x24000b08
 8002900:	24000b10 	.word	0x24000b10

08002904 <ismc_code_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void ismc_code_initialize(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 8002908:	2008      	movs	r0, #8
 800290a:	f000 fb35 	bl	8002f78 <rt_InitInfAndNaN>
  ei_n1 = b_ei_n1;
 800290e:	491d      	ldr	r1, [pc, #116]	; (8002984 <ismc_code_initialize+0x80>)
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9c1 2300 	strd	r2, r3, [r1]
  spdd_n1 = b_spdd_n1;
 800291c:	491a      	ldr	r1, [pc, #104]	; (8002988 <ismc_code_initialize+0x84>)
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	e9c1 2300 	strd	r2, r3, [r1]
  sp_n1 = b_sp_n1;
 800292a:	4918      	ldr	r1, [pc, #96]	; (800298c <ismc_code_initialize+0x88>)
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	e9c1 2300 	strd	r2, r3, [r1]
  spd_n1 = b_spd_n1;
 8002938:	4915      	ldr	r1, [pc, #84]	; (8002990 <ismc_code_initialize+0x8c>)
 800293a:	f04f 0200 	mov.w	r2, #0
 800293e:	f04f 0300 	mov.w	r3, #0
 8002942:	e9c1 2300 	strd	r2, r3, [r1]
  x_n1 = b_x_n1;
 8002946:	4913      	ldr	r1, [pc, #76]	; (8002994 <ismc_code_initialize+0x90>)
 8002948:	f04f 0200 	mov.w	r2, #0
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	e9c1 2300 	strd	r2, r3, [r1]
  xd_n1 = b_xd_n1;
 8002954:	4910      	ldr	r1, [pc, #64]	; (8002998 <ismc_code_initialize+0x94>)
 8002956:	f04f 0200 	mov.w	r2, #0
 800295a:	f04f 0300 	mov.w	r3, #0
 800295e:	e9c1 2300 	strd	r2, r3, [r1]
  e_n1 = b_e_n1;
 8002962:	490e      	ldr	r1, [pc, #56]	; (800299c <ismc_code_initialize+0x98>)
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	e9c1 2300 	strd	r2, r3, [r1]
  ed_n1 = b_ed_n1;
 8002970:	490b      	ldr	r1, [pc, #44]	; (80029a0 <ismc_code_initialize+0x9c>)
 8002972:	f04f 0200 	mov.w	r2, #0
 8002976:	f04f 0300 	mov.w	r3, #0
 800297a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	24000b10 	.word	0x24000b10
 8002988:	24000b08 	.word	0x24000b08
 800298c:	24000b00 	.word	0x24000b00
 8002990:	24000af8 	.word	0x24000af8
 8002994:	24000af0 	.word	0x24000af0
 8002998:	24000ae8 	.word	0x24000ae8
 800299c:	24000ae0 	.word	0x24000ae0
 80029a0:	24000ad8 	.word	0x24000ad8

080029a4 <ismc_code_terminate>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void ismc_code_terminate(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* (no terminate code required) */
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
	...

080029b4 <Hd_not_empty_init_i1>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void Hd_not_empty_init_i1(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  Hd_not_empty = false;
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <Hd_not_empty_init_i1+0x14>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	701a      	strb	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	24000b18 	.word	0x24000b18

080029cc <lpf_i1_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void lpf_i1_initialize(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 80029d0:	2008      	movs	r0, #8
 80029d2:	f000 fad1 	bl	8002f78 <rt_InitInfAndNaN>
  Hd_not_empty_init_i1();
 80029d6:	f7ff ffed 	bl	80029b4 <Hd_not_empty_init_i1>
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <Hd_not_empty_init_i2>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void Hd_not_empty_init_i2(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  Hd_not_empty = false;
 80029e4:	4b03      	ldr	r3, [pc, #12]	; (80029f4 <Hd_not_empty_init_i2+0x14>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
}
 80029ea:	bf00      	nop
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	24000b19 	.word	0x24000b19

080029f8 <lpf_i2_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void lpf_i2_initialize(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 80029fc:	2008      	movs	r0, #8
 80029fe:	f000 fabb 	bl	8002f78 <rt_InitInfAndNaN>
  Hd_not_empty_init_i2();
 8002a02:	f7ff ffed 	bl	80029e0 <Hd_not_empty_init_i2>
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <Hd_not_empty_init_i3>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void Hd_not_empty_init_i3(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  Hd_not_empty = false;
 8002a10:	4b03      	ldr	r3, [pc, #12]	; (8002a20 <Hd_not_empty_init_i3+0x14>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	701a      	strb	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	24000b1a 	.word	0x24000b1a

08002a24 <lpf_i3_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void lpf_i3_initialize(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 8002a28:	2008      	movs	r0, #8
 8002a2a:	f000 faa5 	bl	8002f78 <rt_InitInfAndNaN>
  Hd_not_empty_init_i3();
 8002a2e:	f7ff ffed 	bl	8002a0c <Hd_not_empty_init_i3>
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <Hd_not_empty_init>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void Hd_not_empty_init(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  Hd_not_empty = false;
 8002a3c:	4b03      	ldr	r3, [pc, #12]	; (8002a4c <Hd_not_empty_init+0x14>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
}
 8002a42:	bf00      	nop
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	24000b1b 	.word	0x24000b1b

08002a50 <lpf_o1_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void lpf_o1_initialize(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 8002a54:	2008      	movs	r0, #8
 8002a56:	f000 fa8f 	bl	8002f78 <rt_InitInfAndNaN>
  Hd_not_empty_init();
 8002a5a:	f7ff ffed 	bl	8002a38 <Hd_not_empty_init>
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <pid_code>:
 *                double x
 *                const double param[7]
 * Return Type  : double
 */
double pid_code(double sp, double x, const double param[7])
{
 8002a64:	b480      	push	{r7}
 8002a66:	b093      	sub	sp, #76	; 0x4c
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	ed87 0b04 	vstr	d0, [r7, #16]
 8002a6e:	ed87 1b02 	vstr	d1, [r7, #8]
 8002a72:	6078      	str	r0, [r7, #4]

  /*  Carga de parmetros recebidos do matlab */
  /*  PID posicional, backward em I e D, com anti-windup v.2 em I, */
  /*  sem kick derivativo, com plo adicional em D */
  /*  Garante sp dentro da faixa */
  if (sp > param[5]) {
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3328      	adds	r3, #40	; 0x28
 8002a78:	ed93 7b00 	vldr	d7, [r3]
 8002a7c:	ed97 6b04 	vldr	d6, [r7, #16]
 8002a80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a88:	dd06      	ble.n	8002a98 <pid_code+0x34>
    sp = param[5];
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3328      	adds	r3, #40	; 0x28
 8002a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a92:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002a96:	e00c      	b.n	8002ab2 <pid_code+0x4e>
  } else {
    if (sp < 0.0) {
 8002a98:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a9c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa4:	d505      	bpl.n	8002ab2 <pid_code+0x4e>
      sp = 0.0;
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	f04f 0300 	mov.w	r3, #0
 8002aae:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }
  }

  /*  Erro */
  ep = sp - x;
 8002ab2:	ed97 6b04 	vldr	d6, [r7, #16]
 8002ab6:	ed97 7b02 	vldr	d7, [r7, #8]
 8002aba:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002abe:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30

  /*  Anti-windup */
  /*  Pid kernel */
  if (u_ant >= param[5]) {
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3328      	adds	r3, #40	; 0x28
 8002ac6:	ed93 6b00 	vldr	d6, [r3]
 8002aca:	4b7d      	ldr	r3, [pc, #500]	; (8002cc0 <pid_code+0x25c>)
 8002acc:	ed93 7b00 	vldr	d7, [r3]
 8002ad0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad8:	d80b      	bhi.n	8002af2 <pid_code+0x8e>
    d0 = u_ant - param[5];
 8002ada:	4b79      	ldr	r3, [pc, #484]	; (8002cc0 <pid_code+0x25c>)
 8002adc:	ed93 6b00 	vldr	d6, [r3]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3328      	adds	r3, #40	; 0x28
 8002ae4:	ed93 7b00 	vldr	d7, [r3]
 8002ae8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002aec:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8002af0:	e01f      	b.n	8002b32 <pid_code+0xce>
  } else if (u_ant <= -param[5]) {
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	3328      	adds	r3, #40	; 0x28
 8002af6:	ed93 7b00 	vldr	d7, [r3]
 8002afa:	eeb1 6b47 	vneg.f64	d6, d7
 8002afe:	4b70      	ldr	r3, [pc, #448]	; (8002cc0 <pid_code+0x25c>)
 8002b00:	ed93 7b00 	vldr	d7, [r3]
 8002b04:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0c:	db0b      	blt.n	8002b26 <pid_code+0xc2>
    d0 = u_ant + param[5];
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	3328      	adds	r3, #40	; 0x28
 8002b12:	ed93 6b00 	vldr	d6, [r3]
 8002b16:	4b6a      	ldr	r3, [pc, #424]	; (8002cc0 <pid_code+0x25c>)
 8002b18:	ed93 7b00 	vldr	d7, [r3]
 8002b1c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002b20:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8002b24:	e005      	b.n	8002b32 <pid_code+0xce>
  } else {
    d0 = 0.0;
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  }

  ui = (ui_ant + param[0] * param[4] / param[1] * ep) - param[4] / param[6] * d0;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	ed93 6b00 	vldr	d6, [r3]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3320      	adds	r3, #32
 8002b3c:	ed93 7b00 	vldr	d7, [r3]
 8002b40:	ee26 5b07 	vmul.f64	d5, d6, d7
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3308      	adds	r3, #8
 8002b48:	ed93 7b00 	vldr	d7, [r3]
 8002b4c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002b50:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002b54:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002b58:	4b5a      	ldr	r3, [pc, #360]	; (8002cc4 <pid_code+0x260>)
 8002b5a:	ed93 7b00 	vldr	d7, [r3]
 8002b5e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3320      	adds	r3, #32
 8002b66:	ed93 4b00 	vldr	d4, [r3]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3330      	adds	r3, #48	; 0x30
 8002b6e:	ed93 7b00 	vldr	d7, [r3]
 8002b72:	ee84 5b07 	vdiv.f64	d5, d4, d7
 8002b76:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002b7a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b7e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002b82:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
  ud = param[2] / (param[2] + param[3] * param[4]) * ud_ant - param[0] * param[3]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	3310      	adds	r3, #16
 8002b8a:	ed93 5b00 	vldr	d5, [r3]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	3310      	adds	r3, #16
 8002b92:	ed93 6b00 	vldr	d6, [r3]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	3318      	adds	r3, #24
 8002b9a:	ed93 4b00 	vldr	d4, [r3]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3320      	adds	r3, #32
 8002ba2:	ed93 7b00 	vldr	d7, [r3]
 8002ba6:	ee24 7b07 	vmul.f64	d7, d4, d7
 8002baa:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002bae:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002bb2:	4b45      	ldr	r3, [pc, #276]	; (8002cc8 <pid_code+0x264>)
 8002bb4:	ed93 7b00 	vldr	d7, [r3]
 8002bb8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	ed93 5b00 	vldr	d5, [r3]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	3318      	adds	r3, #24
 8002bc6:	ed93 7b00 	vldr	d7, [r3]
 8002bca:	ee25 5b07 	vmul.f64	d5, d5, d7
    * param[2] / (param[2] + param[3] * param[4]) * (x - x_ant);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3310      	adds	r3, #16
 8002bd2:	ed93 7b00 	vldr	d7, [r3]
 8002bd6:	ee25 4b07 	vmul.f64	d4, d5, d7
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3310      	adds	r3, #16
 8002bde:	ed93 5b00 	vldr	d5, [r3]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	3318      	adds	r3, #24
 8002be6:	ed93 3b00 	vldr	d3, [r3]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3320      	adds	r3, #32
 8002bee:	ed93 7b00 	vldr	d7, [r3]
 8002bf2:	ee23 7b07 	vmul.f64	d7, d3, d7
 8002bf6:	ee35 7b07 	vadd.f64	d7, d5, d7
 8002bfa:	ee84 5b07 	vdiv.f64	d5, d4, d7
 8002bfe:	4b33      	ldr	r3, [pc, #204]	; (8002ccc <pid_code+0x268>)
 8002c00:	ed93 7b00 	vldr	d7, [r3]
 8002c04:	ed97 4b02 	vldr	d4, [r7, #8]
 8002c08:	ee34 7b47 	vsub.f64	d7, d4, d7
 8002c0c:	ee25 7b07 	vmul.f64	d7, d5, d7
  ud = param[2] / (param[2] + param[3] * param[4]) * ud_ant - param[0] * param[3]
 8002c10:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002c14:	ed87 7b08 	vstr	d7, [r7, #32]

  /*  Atualiza sada no saturada */
  uv = (param[0] * ep + ui) + ud;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	ed93 6b00 	vldr	d6, [r3]
 8002c1e:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002c22:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002c26:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002c2a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002c2e:	ed97 6b08 	vldr	d6, [r7, #32]
 8002c32:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002c36:	ed87 7b06 	vstr	d7, [r7, #24]

  /*  Atualiza sada saturada */
  if (uv > param[5]) {
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3328      	adds	r3, #40	; 0x28
 8002c3e:	ed93 7b00 	vldr	d7, [r3]
 8002c42:	ed97 6b06 	vldr	d6, [r7, #24]
 8002c46:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4e:	dd06      	ble.n	8002c5e <pid_code+0x1fa>
    u = param[5];
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3328      	adds	r3, #40	; 0x28
 8002c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c58:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8002c5c:	e011      	b.n	8002c82 <pid_code+0x21e>
  } else if (uv < 0.0) {
 8002c5e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002c62:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6a:	d506      	bpl.n	8002c7a <pid_code+0x216>
    u = 0.0;
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8002c78:	e003      	b.n	8002c82 <pid_code+0x21e>
  } else {
    u = uv;
 8002c7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c7e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  /*  Atualiza regressores */
  u_ant = uv;
 8002c82:	490f      	ldr	r1, [pc, #60]	; (8002cc0 <pid_code+0x25c>)
 8002c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c88:	e9c1 2300 	strd	r2, r3, [r1]
  x_ant = x;
 8002c8c:	490f      	ldr	r1, [pc, #60]	; (8002ccc <pid_code+0x268>)
 8002c8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c92:	e9c1 2300 	strd	r2, r3, [r1]
  ui_ant = ui;
 8002c96:	490b      	ldr	r1, [pc, #44]	; (8002cc4 <pid_code+0x260>)
 8002c98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c9c:	e9c1 2300 	strd	r2, r3, [r1]
  ud_ant = ud;
 8002ca0:	4909      	ldr	r1, [pc, #36]	; (8002cc8 <pid_code+0x264>)
 8002ca2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ca6:	e9c1 2300 	strd	r2, r3, [r1]
  return u;
 8002caa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002cae:	ec43 2b17 	vmov	d7, r2, r3
}
 8002cb2:	eeb0 0b47 	vmov.f64	d0, d7
 8002cb6:	374c      	adds	r7, #76	; 0x4c
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	24000b20 	.word	0x24000b20
 8002cc4:	24000b28 	.word	0x24000b28
 8002cc8:	24000b30 	.word	0x24000b30
 8002ccc:	24000b38 	.word	0x24000b38

08002cd0 <pid_code_initialize>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void pid_code_initialize(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(8U);
 8002cd4:	2008      	movs	r0, #8
 8002cd6:	f000 f94f 	bl	8002f78 <rt_InitInfAndNaN>
  x_ant = b_x_ant;
 8002cda:	490f      	ldr	r1, [pc, #60]	; (8002d18 <pid_code_initialize+0x48>)
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f04f 0300 	mov.w	r3, #0
 8002ce4:	e9c1 2300 	strd	r2, r3, [r1]
  ud_ant = b_ud_ant;
 8002ce8:	490c      	ldr	r1, [pc, #48]	; (8002d1c <pid_code_initialize+0x4c>)
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f04f 0300 	mov.w	r3, #0
 8002cf2:	e9c1 2300 	strd	r2, r3, [r1]
  ui_ant = b_ui_ant;
 8002cf6:	490a      	ldr	r1, [pc, #40]	; (8002d20 <pid_code_initialize+0x50>)
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	e9c1 2300 	strd	r2, r3, [r1]
  u_ant = b_u_ant;
 8002d04:	4907      	ldr	r1, [pc, #28]	; (8002d24 <pid_code_initialize+0x54>)
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	24000b38 	.word	0x24000b38
 8002d1c:	24000b30 	.word	0x24000b30
 8002d20:	24000b28 	.word	0x24000b28
 8002d24:	24000b20 	.word	0x24000b20

08002d28 <pid_code_terminate>:
/*
 * Arguments    : void
 * Return Type  : void
 */
void pid_code_terminate(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* (no terminate code required) */
}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <rtGetInf>:
 * Abstract:
 * Initialize rtInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetInf(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002d3e:	2340      	movs	r3, #64	; 0x40
 8002d40:	617b      	str	r3, [r7, #20]
  real_T inf = 0.0;
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	f04f 0300 	mov.w	r3, #0
 8002d4a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b20      	cmp	r3, #32
 8002d52:	d108      	bne.n	8002d66 <rtGetInf+0x2e>
    inf = rtGetInfF();
 8002d54:	f000 f836 	bl	8002dc4 <rtGetInfF>
 8002d58:	eef0 7a40 	vmov.f32	s15, s0
 8002d5c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d60:	ed87 7b06 	vstr	d7, [r7, #24]
 8002d64:	e022      	b.n	8002dac <rtGetInf+0x74>
  } else {
    uint16_T one = 1U;
 8002d66:	2301      	movs	r3, #1
 8002d68:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002d6a:	f107 0310 	add.w	r3, r7, #16
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	bf14      	ite	ne
 8002d74:	2301      	movne	r3, #1
 8002d76:	2300      	moveq	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002d7c:	7cfb      	ldrb	r3, [r7, #19]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d002      	beq.n	8002d88 <rtGetInf+0x50>
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d009      	beq.n	8002d9a <rtGetInf+0x62>
 8002d86:	e011      	b.n	8002dac <rtGetInf+0x74>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8002d88:	4b0d      	ldr	r3, [pc, #52]	; (8002dc0 <rtGetInf+0x88>)
 8002d8a:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60bb      	str	r3, [r7, #8]
        inf = tmpVal.fltVal;
 8002d90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d94:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002d98:	e008      	b.n	8002dac <rtGetInf+0x74>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8002d9a:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <rtGetInf+0x88>)
 8002d9c:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	607b      	str	r3, [r7, #4]
        inf = tmpVal.fltVal;
 8002da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002da6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002daa:	bf00      	nop
      }
    }
  }

  return inf;
 8002dac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002db0:	ec43 2b17 	vmov	d7, r2, r3
}
 8002db4:	eeb0 0b47 	vmov.f64	d0, d7
 8002db8:	3720      	adds	r7, #32
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	7ff00000 	.word	0x7ff00000

08002dc4 <rtGetInfF>:
 * Abstract:
 * Initialize rtInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetInfF(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
  IEEESingle infF;
  infF.wordL.wordLuint = 0x7F800000U;
 8002dca:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8002dce:	607b      	str	r3, [r7, #4]
  return infF.wordL.wordLreal;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	ee07 3a90 	vmov	s15, r3
}
 8002dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <rtGetMinusInf>:
 * Abstract:
 * Initialize rtMinusInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetMinusInf(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b088      	sub	sp, #32
 8002de8:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002dea:	2340      	movs	r3, #64	; 0x40
 8002dec:	617b      	str	r3, [r7, #20]
  real_T minf = 0.0;
 8002dee:	f04f 0200 	mov.w	r2, #0
 8002df2:	f04f 0300 	mov.w	r3, #0
 8002df6:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	d108      	bne.n	8002e12 <rtGetMinusInf+0x2e>
    minf = rtGetMinusInfF();
 8002e00:	f000 f836 	bl	8002e70 <rtGetMinusInfF>
 8002e04:	eef0 7a40 	vmov.f32	s15, s0
 8002e08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e0c:	ed87 7b06 	vstr	d7, [r7, #24]
 8002e10:	e022      	b.n	8002e58 <rtGetMinusInf+0x74>
  } else {
    uint16_T one = 1U;
 8002e12:	2301      	movs	r3, #1
 8002e14:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002e16:	f107 0310 	add.w	r3, r7, #16
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	bf14      	ite	ne
 8002e20:	2301      	movne	r3, #1
 8002e22:	2300      	moveq	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002e28:	7cfb      	ldrb	r3, [r7, #19]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <rtGetMinusInf+0x50>
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d009      	beq.n	8002e46 <rtGetMinusInf+0x62>
 8002e32:	e011      	b.n	8002e58 <rtGetMinusInf+0x74>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <rtGetMinusInf+0x88>)
 8002e36:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60bb      	str	r3, [r7, #8]
        minf = tmpVal.fltVal;
 8002e3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e40:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002e44:	e008      	b.n	8002e58 <rtGetMinusInf+0x74>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <rtGetMinusInf+0x88>)
 8002e48:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	607b      	str	r3, [r7, #4]
        minf = tmpVal.fltVal;
 8002e4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e52:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002e56:	bf00      	nop
      }
    }
  }

  return minf;
 8002e58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e5c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002e60:	eeb0 0b47 	vmov.f64	d0, d7
 8002e64:	3720      	adds	r7, #32
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	fff00000 	.word	0xfff00000

08002e70 <rtGetMinusInfF>:
 * Abstract:
 * Initialize rtMinusInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetMinusInfF(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
  IEEESingle minfF;
  minfF.wordL.wordLuint = 0xFF800000U;
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <rtGetMinusInfF+0x20>)
 8002e78:	607b      	str	r3, [r7, #4]
  return minfF.wordL.wordLreal;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	ee07 3a90 	vmov	s15, r3
}
 8002e80:	eeb0 0a67 	vmov.f32	s0, s15
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	ff800000 	.word	0xff800000

08002e94 <rtGetNaN>:
 * Abstract:
 * Initialize rtNaN needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetNaN(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b088      	sub	sp, #32
 8002e98:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002e9a:	2340      	movs	r3, #64	; 0x40
 8002e9c:	617b      	str	r3, [r7, #20]
  real_T nan = 0.0;
 8002e9e:	f04f 0200 	mov.w	r2, #0
 8002ea2:	f04f 0300 	mov.w	r3, #0
 8002ea6:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2b20      	cmp	r3, #32
 8002eae:	d108      	bne.n	8002ec2 <rtGetNaN+0x2e>
    nan = rtGetNaNF();
 8002eb0:	f000 f838 	bl	8002f24 <rtGetNaNF>
 8002eb4:	eef0 7a40 	vmov.f32	s15, s0
 8002eb8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ebc:	ed87 7b06 	vstr	d7, [r7, #24]
 8002ec0:	e024      	b.n	8002f0c <rtGetNaN+0x78>
  } else {
    uint16_T one = 1U;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002ec6:	f107 0310 	add.w	r3, r7, #16
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	bf14      	ite	ne
 8002ed0:	2301      	movne	r3, #1
 8002ed2:	2300      	moveq	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002ed8:	7cfb      	ldrb	r3, [r7, #19]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <rtGetNaN+0x50>
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d009      	beq.n	8002ef6 <rtGetNaN+0x62>
 8002ee2:	e013      	b.n	8002f0c <rtGetNaN+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF80000U;
 8002ee4:	4b0e      	ldr	r3, [pc, #56]	; (8002f20 <rtGetNaN+0x8c>)
 8002ee6:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60bb      	str	r3, [r7, #8]
        nan = tmpVal.fltVal;
 8002eec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ef0:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002ef4:	e00a      	b.n	8002f0c <rtGetNaN+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FFFFFFFU;
 8002ef6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002efa:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0xFFFFFFFFU;
 8002efc:	f04f 33ff 	mov.w	r3, #4294967295
 8002f00:	607b      	str	r3, [r7, #4]
        nan = tmpVal.fltVal;
 8002f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f06:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002f0a:	bf00      	nop
      }
    }
  }

  return nan;
 8002f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f10:	ec43 2b17 	vmov	d7, r2, r3
}
 8002f14:	eeb0 0b47 	vmov.f64	d0, d7
 8002f18:	3720      	adds	r7, #32
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	fff80000 	.word	0xfff80000

08002f24 <rtGetNaNF>:
 * Abstract:
 * Initialize rtNaNF needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetNaNF(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
  IEEESingle nanF = { { 0 } };
 8002f2a:	f04f 0300 	mov.w	r3, #0
 8002f2e:	60bb      	str	r3, [r7, #8]

  uint16_T one = 1U;
 8002f30:	2301      	movs	r3, #1
 8002f32:	80fb      	strh	r3, [r7, #6]
  enum {
    LittleEndian,
    BigEndian
  } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002f34:	1dbb      	adds	r3, r7, #6
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	bf14      	ite	ne
 8002f3c:	2301      	movne	r3, #1
 8002f3e:	2300      	moveq	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	73fb      	strb	r3, [r7, #15]
  switch (machByteOrder) {
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <rtGetNaNF+0x2c>
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d003      	beq.n	8002f56 <rtGetNaNF+0x32>
 8002f4e:	e006      	b.n	8002f5e <rtGetNaNF+0x3a>
   case LittleEndian:
    {
      nanF.wordL.wordLuint = 0xFFC00000U;
 8002f50:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <rtGetNaNF+0x50>)
 8002f52:	60bb      	str	r3, [r7, #8]
      break;
 8002f54:	e003      	b.n	8002f5e <rtGetNaNF+0x3a>
    }

   case BigEndian:
    {
      nanF.wordL.wordLuint = 0x7FFFFFFFU;
 8002f56:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002f5a:	60bb      	str	r3, [r7, #8]
      break;
 8002f5c:	bf00      	nop
    }
  }

  return nanF.wordL.wordLreal;
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	ee07 3a90 	vmov	s15, r3
}
 8002f64:	eeb0 0a67 	vmov.f32	s0, s15
 8002f68:	3714      	adds	r7, #20
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	ffc00000 	.word	0xffc00000

08002f78 <rt_InitInfAndNaN>:
 * Abstract:
 * Initialize the rtInf, rtMinusInf, and rtNaN needed by the
 * generated code. NaN is initialized as non-signaling. Assumes IEEE.
 */
void rt_InitInfAndNaN(size_t realSize)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  (void) (realSize);
  rtNaN = rtGetNaN();
 8002f80:	f7ff ff88 	bl	8002e94 <rtGetNaN>
 8002f84:	eeb0 7b40 	vmov.f64	d7, d0
 8002f88:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <rt_InitInfAndNaN+0x64>)
 8002f8a:	ed83 7b00 	vstr	d7, [r3]
  rtNaNF = rtGetNaNF();
 8002f8e:	f7ff ffc9 	bl	8002f24 <rtGetNaNF>
 8002f92:	eef0 7a40 	vmov.f32	s15, s0
 8002f96:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <rt_InitInfAndNaN+0x68>)
 8002f98:	edc3 7a00 	vstr	s15, [r3]
  rtInf = rtGetInf();
 8002f9c:	f7ff fecc 	bl	8002d38 <rtGetInf>
 8002fa0:	eeb0 7b40 	vmov.f64	d7, d0
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	; (8002fe4 <rt_InitInfAndNaN+0x6c>)
 8002fa6:	ed83 7b00 	vstr	d7, [r3]
  rtInfF = rtGetInfF();
 8002faa:	f7ff ff0b 	bl	8002dc4 <rtGetInfF>
 8002fae:	eef0 7a40 	vmov.f32	s15, s0
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	; (8002fe8 <rt_InitInfAndNaN+0x70>)
 8002fb4:	edc3 7a00 	vstr	s15, [r3]
  rtMinusInf = rtGetMinusInf();
 8002fb8:	f7ff ff14 	bl	8002de4 <rtGetMinusInf>
 8002fbc:	eeb0 7b40 	vmov.f64	d7, d0
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <rt_InitInfAndNaN+0x74>)
 8002fc2:	ed83 7b00 	vstr	d7, [r3]
  rtMinusInfF = rtGetMinusInfF();
 8002fc6:	f7ff ff53 	bl	8002e70 <rtGetMinusInfF>
 8002fca:	eef0 7a40 	vmov.f32	s15, s0
 8002fce:	4b08      	ldr	r3, [pc, #32]	; (8002ff0 <rt_InitInfAndNaN+0x78>)
 8002fd0:	edc3 7a00 	vstr	s15, [r3]
}
 8002fd4:	bf00      	nop
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	24000b50 	.word	0x24000b50
 8002fe0:	24000b60 	.word	0x24000b60
 8002fe4:	24000b40 	.word	0x24000b40
 8002fe8:	24000b58 	.word	0x24000b58
 8002fec:	24000b48 	.word	0x24000b48
 8002ff0:	24000b5c 	.word	0x24000b5c

08002ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002ff4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800302c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ff8:	f7fe fed8 	bl	8001dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ffc:	480c      	ldr	r0, [pc, #48]	; (8003030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ffe:	490d      	ldr	r1, [pc, #52]	; (8003034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003000:	4a0d      	ldr	r2, [pc, #52]	; (8003038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003004:	e002      	b.n	800300c <LoopCopyDataInit>

08003006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800300a:	3304      	adds	r3, #4

0800300c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800300c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800300e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003010:	d3f9      	bcc.n	8003006 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003012:	4a0a      	ldr	r2, [pc, #40]	; (800303c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003014:	4c0a      	ldr	r4, [pc, #40]	; (8003040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003018:	e001      	b.n	800301e <LoopFillZerobss>

0800301a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800301a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800301c:	3204      	adds	r2, #4

0800301e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800301e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003020:	d3fb      	bcc.n	800301a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003022:	f00a fccf 	bl	800d9c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003026:	f7fd fed5 	bl	8000dd4 <main>
  bx  lr
 800302a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800302c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003030:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003034:	240001f8 	.word	0x240001f8
  ldr r2, =_sidata
 8003038:	08010998 	.word	0x08010998
  ldr r2, =_sbss
 800303c:	240002b8 	.word	0x240002b8
  ldr r4, =_ebss
 8003040:	24000cb4 	.word	0x24000cb4

08003044 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003044:	e7fe      	b.n	8003044 <ADC3_IRQHandler>
	...

08003048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304e:	2003      	movs	r0, #3
 8003050:	f002 f982 	bl	8005358 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003054:	f004 fed2 	bl	8007dfc <HAL_RCC_GetSysClockFreq>
 8003058:	4602      	mov	r2, r0
 800305a:	4b15      	ldr	r3, [pc, #84]	; (80030b0 <HAL_Init+0x68>)
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	0a1b      	lsrs	r3, r3, #8
 8003060:	f003 030f 	and.w	r3, r3, #15
 8003064:	4913      	ldr	r1, [pc, #76]	; (80030b4 <HAL_Init+0x6c>)
 8003066:	5ccb      	ldrb	r3, [r1, r3]
 8003068:	f003 031f 	and.w	r3, r3, #31
 800306c:	fa22 f303 	lsr.w	r3, r2, r3
 8003070:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003072:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <HAL_Init+0x68>)
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	4a0e      	ldr	r2, [pc, #56]	; (80030b4 <HAL_Init+0x6c>)
 800307c:	5cd3      	ldrb	r3, [r2, r3]
 800307e:	f003 031f 	and.w	r3, r3, #31
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	fa22 f303 	lsr.w	r3, r2, r3
 8003088:	4a0b      	ldr	r2, [pc, #44]	; (80030b8 <HAL_Init+0x70>)
 800308a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800308c:	4a0b      	ldr	r2, [pc, #44]	; (80030bc <HAL_Init+0x74>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003092:	2000      	movs	r0, #0
 8003094:	f000 f814 	bl	80030c0 <HAL_InitTick>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e002      	b.n	80030a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80030a2:	f7fe fa8d 	bl	80015c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	58024400 	.word	0x58024400
 80030b4:	0800fd68 	.word	0x0800fd68
 80030b8:	24000004 	.word	0x24000004
 80030bc:	24000000 	.word	0x24000000

080030c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80030c8:	4b15      	ldr	r3, [pc, #84]	; (8003120 <HAL_InitTick+0x60>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e021      	b.n	8003118 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80030d4:	4b13      	ldr	r3, [pc, #76]	; (8003124 <HAL_InitTick+0x64>)
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	4b11      	ldr	r3, [pc, #68]	; (8003120 <HAL_InitTick+0x60>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	4619      	mov	r1, r3
 80030de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80030e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ea:	4618      	mov	r0, r3
 80030ec:	f002 f967 	bl	80053be <HAL_SYSTICK_Config>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e00e      	b.n	8003118 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b0f      	cmp	r3, #15
 80030fe:	d80a      	bhi.n	8003116 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003100:	2200      	movs	r2, #0
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	f04f 30ff 	mov.w	r0, #4294967295
 8003108:	f002 f931 	bl	800536e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800310c:	4a06      	ldr	r2, [pc, #24]	; (8003128 <HAL_InitTick+0x68>)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	e000      	b.n	8003118 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
}
 8003118:	4618      	mov	r0, r3
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	24000010 	.word	0x24000010
 8003124:	24000000 	.word	0x24000000
 8003128:	2400000c 	.word	0x2400000c

0800312c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003130:	4b06      	ldr	r3, [pc, #24]	; (800314c <HAL_IncTick+0x20>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	461a      	mov	r2, r3
 8003136:	4b06      	ldr	r3, [pc, #24]	; (8003150 <HAL_IncTick+0x24>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4413      	add	r3, r2
 800313c:	4a04      	ldr	r2, [pc, #16]	; (8003150 <HAL_IncTick+0x24>)
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	bf00      	nop
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	24000010 	.word	0x24000010
 8003150:	24000b64 	.word	0x24000b64

08003154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  return uwTick;
 8003158:	4b03      	ldr	r3, [pc, #12]	; (8003168 <HAL_GetTick+0x14>)
 800315a:	681b      	ldr	r3, [r3, #0]
}
 800315c:	4618      	mov	r0, r3
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	24000b64 	.word	0x24000b64

0800316c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7ff ffee 	bl	8003154 <HAL_GetTick>
 8003178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003184:	d005      	beq.n	8003192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003186:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <HAL_Delay+0x44>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4413      	add	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003192:	bf00      	nop
 8003194:	f7ff ffde 	bl	8003154 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d8f7      	bhi.n	8003194 <HAL_Delay+0x28>
  {
  }
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	24000010 	.word	0x24000010

080031b4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <HAL_GetREVID+0x14>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	0c1b      	lsrs	r3, r3, #16
}
 80031be:	4618      	mov	r0, r3
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	5c001000 	.word	0x5c001000

080031cc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT4 around 1.5 V.
  *                                                This requires VDDA equal to or higher than 1.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80031d4:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80031dc:	4904      	ldr	r1, [pc, #16]	; (80031f0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	600b      	str	r3, [r1, #0]
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	58003c00 	.word	0x58003c00

080031f4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f023 0202 	bic.w	r2, r3, #2
 8003204:	4904      	ldr	r1, [pc, #16]	; (8003218 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4313      	orrs	r3, r2
 800320a:	600b      	str	r3, [r1, #0]
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	58003c00 	.word	0x58003c00

0800321c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003222:	4b0f      	ldr	r3, [pc, #60]	; (8003260 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a0e      	ldr	r2, [pc, #56]	; (8003260 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8003228:	f043 0301 	orr.w	r3, r3, #1
 800322c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800322e:	f7ff ff91 	bl	8003154 <HAL_GetTick>
 8003232:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003234:	e008      	b.n	8003248 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003236:	f7ff ff8d 	bl	8003154 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b0a      	cmp	r3, #10
 8003242:	d901      	bls.n	8003248 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e006      	b.n	8003256 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003248:	4b05      	ldr	r3, [pc, #20]	; (8003260 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0308 	and.w	r3, r3, #8
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	58003c00 	.word	0x58003c00

08003264 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800326c:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003274:	4904      	ldr	r1, [pc, #16]	; (8003288 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	58000400 	.word	0x58000400

0800328c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	431a      	orrs	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	609a      	str	r2, [r3, #8]
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr

080032b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80032b2:	b480      	push	{r7}
 80032b4:	b083      	sub	sp, #12
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
 80032ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	431a      	orrs	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	609a      	str	r2, [r3, #8]
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b087      	sub	sp, #28
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
 8003300:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	3360      	adds	r3, #96	; 0x60
 8003306:	461a      	mov	r2, r3
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	430b      	orrs	r3, r1
 8003322:	431a      	orrs	r2, r3
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003328:	bf00      	nop
 800332a:	371c      	adds	r7, #28
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f003 031f 	and.w	r3, r3, #31
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	fa01 f303 	lsl.w	r3, r1, r3
 8003354:	431a      	orrs	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	611a      	str	r2, [r3, #16]
}
 800335a:	bf00      	nop
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003366:	b480      	push	{r7}
 8003368:	b087      	sub	sp, #28
 800336a:	af00      	add	r7, sp, #0
 800336c:	60f8      	str	r0, [r7, #12]
 800336e:	60b9      	str	r1, [r7, #8]
 8003370:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	3360      	adds	r3, #96	; 0x60
 8003376:	461a      	mov	r2, r3
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	431a      	orrs	r2, r3
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	601a      	str	r2, [r3, #0]
  }
}
 8003390:	bf00      	nop
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b087      	sub	sp, #28
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	60f8      	str	r0, [r7, #12]
 80033ca:	60b9      	str	r1, [r7, #8]
 80033cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	3330      	adds	r3, #48	; 0x30
 80033d2:	461a      	mov	r2, r3
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	0a1b      	lsrs	r3, r3, #8
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	4413      	add	r3, r2
 80033e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	211f      	movs	r1, #31
 80033ee:	fa01 f303 	lsl.w	r3, r1, r3
 80033f2:	43db      	mvns	r3, r3
 80033f4:	401a      	ands	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	0e9b      	lsrs	r3, r3, #26
 80033fa:	f003 011f 	and.w	r1, r3, #31
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	fa01 f303 	lsl.w	r3, r1, r3
 8003408:	431a      	orrs	r2, r3
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003426:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	3314      	adds	r3, #20
 8003450:	461a      	mov	r2, r3
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	0e5b      	lsrs	r3, r3, #25
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	4413      	add	r3, r2
 800345e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	0d1b      	lsrs	r3, r3, #20
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	2107      	movs	r1, #7
 800346e:	fa01 f303 	lsl.w	r3, r1, r3
 8003472:	43db      	mvns	r3, r3
 8003474:	401a      	ands	r2, r3
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	0d1b      	lsrs	r3, r3, #20
 800347a:	f003 031f 	and.w	r3, r3, #31
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	fa01 f303 	lsl.w	r3, r1, r3
 8003484:	431a      	orrs	r2, r3
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800348a:	bf00      	nop
 800348c:	371c      	adds	r7, #28
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
	...

08003498 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034b0:	43db      	mvns	r3, r3
 80034b2:	401a      	ands	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f003 0318 	and.w	r3, r3, #24
 80034ba:	4908      	ldr	r1, [pc, #32]	; (80034dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80034bc:	40d9      	lsrs	r1, r3
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	400b      	ands	r3, r1
 80034c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034c6:	431a      	orrs	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 80034ce:	bf00      	nop
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	000fffff 	.word	0x000fffff

080034e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f003 031f 	and.w	r3, r3, #31
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 800350c:	4618      	mov	r0, r3
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	4b04      	ldr	r3, [pc, #16]	; (8003538 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003526:	4013      	ands	r3, r2
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6093      	str	r3, [r2, #8]
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	5fffffc0 	.word	0x5fffffc0

0800353c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800354c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003550:	d101      	bne.n	8003556 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003552:	2301      	movs	r3, #1
 8003554:	e000      	b.n	8003558 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	4b05      	ldr	r3, [pc, #20]	; (8003588 <LL_ADC_EnableInternalRegulator+0x24>)
 8003572:	4013      	ands	r3, r2
 8003574:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr
 8003588:	6fffffc0 	.word	0x6fffffc0

0800358c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800359c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80035a0:	d101      	bne.n	80035a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80035a2:	2301      	movs	r3, #1
 80035a4:	e000      	b.n	80035a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <LL_ADC_Enable+0x24>)
 80035c2:	4013      	ands	r3, r2
 80035c4:	f043 0201 	orr.w	r2, r3, #1
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	7fffffc0 	.word	0x7fffffc0

080035dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	4b05      	ldr	r3, [pc, #20]	; (8003600 <LL_ADC_Disable+0x24>)
 80035ea:	4013      	ands	r3, r2
 80035ec:	f043 0202 	orr.w	r2, r3, #2
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	7fffffc0 	.word	0x7fffffc0

08003604 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b01      	cmp	r3, #1
 8003616:	d101      	bne.n	800361c <LL_ADC_IsEnabled+0x18>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <LL_ADC_IsEnabled+0x1a>
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800362a:	b480      	push	{r7}
 800362c:	b083      	sub	sp, #12
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b02      	cmp	r3, #2
 800363c:	d101      	bne.n	8003642 <LL_ADC_IsDisableOngoing+0x18>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <LL_ADC_IsDisableOngoing+0x1a>
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	4b05      	ldr	r3, [pc, #20]	; (8003674 <LL_ADC_REG_StartConversion+0x24>)
 800365e:	4013      	ands	r3, r2
 8003660:	f043 0204 	orr.w	r2, r3, #4
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	7fffffc0 	.word	0x7fffffc0

08003678 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <LL_ADC_REG_StopConversion+0x24>)
 8003686:	4013      	ands	r3, r2
 8003688:	f043 0210 	orr.w	r2, r3, #16
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr
 800369c:	7fffffc0 	.word	0x7fffffc0

080036a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d101      	bne.n	80036b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80036b4:	2301      	movs	r3, #1
 80036b6:	e000      	b.n	80036ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
	...

080036c8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689a      	ldr	r2, [r3, #8]
 80036d4:	4b05      	ldr	r3, [pc, #20]	; (80036ec <LL_ADC_INJ_StopConversion+0x24>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	f043 0220 	orr.w	r2, r3, #32
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	7fffffc0 	.word	0x7fffffc0

080036f0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b08      	cmp	r3, #8
 8003702:	d101      	bne.n	8003708 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003718:	b590      	push	{r4, r7, lr}
 800371a:	b089      	sub	sp, #36	; 0x24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003724:	2300      	movs	r3, #0
 8003726:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e18f      	b.n	8003a52 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800373c:	2b00      	cmp	r3, #0
 800373e:	d109      	bne.n	8003754 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f7fd ff6d 	bl	8001620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff feef 	bl	800353c <LL_ADC_IsDeepPowerDownEnabled>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d004      	beq.n	800376e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f7ff fed5 	bl	8003518 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff ff0a 	bl	800358c <LL_ADC_IsInternalRegulatorEnabled>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d114      	bne.n	80037a8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff feee 	bl	8003564 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003788:	4b87      	ldr	r3, [pc, #540]	; (80039a8 <HAL_ADC_Init+0x290>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	099b      	lsrs	r3, r3, #6
 800378e:	4a87      	ldr	r2, [pc, #540]	; (80039ac <HAL_ADC_Init+0x294>)
 8003790:	fba2 2303 	umull	r2, r3, r2, r3
 8003794:	099b      	lsrs	r3, r3, #6
 8003796:	3301      	adds	r3, #1
 8003798:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800379a:	e002      	b.n	80037a2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	3b01      	subs	r3, #1
 80037a0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1f9      	bne.n	800379c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7ff feed 	bl	800358c <LL_ADC_IsInternalRegulatorEnabled>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10d      	bne.n	80037d4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037bc:	f043 0210 	orr.w	r2, r3, #16
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c8:	f043 0201 	orr.w	r2, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4618      	mov	r0, r3
 80037da:	f7ff ff61 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 80037de:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e4:	f003 0310 	and.w	r3, r3, #16
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f040 8129 	bne.w	8003a40 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f040 8125 	bne.w	8003a40 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037fa:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80037fe:	f043 0202 	orr.w	r2, r3, #2
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff fefa 	bl	8003604 <LL_ADC_IsEnabled>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d136      	bne.n	8003884 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a65      	ldr	r2, [pc, #404]	; (80039b0 <HAL_ADC_Init+0x298>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d004      	beq.n	800382a <HAL_ADC_Init+0x112>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a63      	ldr	r2, [pc, #396]	; (80039b4 <HAL_ADC_Init+0x29c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d10e      	bne.n	8003848 <HAL_ADC_Init+0x130>
 800382a:	4861      	ldr	r0, [pc, #388]	; (80039b0 <HAL_ADC_Init+0x298>)
 800382c:	f7ff feea 	bl	8003604 <LL_ADC_IsEnabled>
 8003830:	4604      	mov	r4, r0
 8003832:	4860      	ldr	r0, [pc, #384]	; (80039b4 <HAL_ADC_Init+0x29c>)
 8003834:	f7ff fee6 	bl	8003604 <LL_ADC_IsEnabled>
 8003838:	4603      	mov	r3, r0
 800383a:	4323      	orrs	r3, r4
 800383c:	2b00      	cmp	r3, #0
 800383e:	bf0c      	ite	eq
 8003840:	2301      	moveq	r3, #1
 8003842:	2300      	movne	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	e008      	b.n	800385a <HAL_ADC_Init+0x142>
 8003848:	485b      	ldr	r0, [pc, #364]	; (80039b8 <HAL_ADC_Init+0x2a0>)
 800384a:	f7ff fedb 	bl	8003604 <LL_ADC_IsEnabled>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d012      	beq.n	8003884 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a53      	ldr	r2, [pc, #332]	; (80039b0 <HAL_ADC_Init+0x298>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d004      	beq.n	8003872 <HAL_ADC_Init+0x15a>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a51      	ldr	r2, [pc, #324]	; (80039b4 <HAL_ADC_Init+0x29c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d101      	bne.n	8003876 <HAL_ADC_Init+0x15e>
 8003872:	4a52      	ldr	r2, [pc, #328]	; (80039bc <HAL_ADC_Init+0x2a4>)
 8003874:	e000      	b.n	8003878 <HAL_ADC_Init+0x160>
 8003876:	4a52      	ldr	r2, [pc, #328]	; (80039c0 <HAL_ADC_Init+0x2a8>)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	4619      	mov	r1, r3
 800387e:	4610      	mov	r0, r2
 8003880:	f7ff fd04 	bl	800328c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003884:	f7ff fc96 	bl	80031b4 <HAL_GetREVID>
 8003888:	4603      	mov	r3, r0
 800388a:	f241 0203 	movw	r2, #4099	; 0x1003
 800388e:	4293      	cmp	r3, r2
 8003890:	d914      	bls.n	80038bc <HAL_ADC_Init+0x1a4>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2b10      	cmp	r3, #16
 8003898:	d110      	bne.n	80038bc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	7d5b      	ldrb	r3, [r3, #21]
 800389e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038a4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80038aa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	7f1b      	ldrb	r3, [r3, #28]
 80038b0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80038b2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038b4:	f043 030c 	orr.w	r3, r3, #12
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	e00d      	b.n	80038d8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	7d5b      	ldrb	r3, [r3, #21]
 80038c0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038c6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80038cc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	7f1b      	ldrb	r3, [r3, #28]
 80038d2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	7f1b      	ldrb	r3, [r3, #28]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d106      	bne.n	80038ee <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	045b      	lsls	r3, r3, #17
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d009      	beq.n	800390a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fa:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	4313      	orrs	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68da      	ldr	r2, [r3, #12]
 8003910:	4b2c      	ldr	r3, [pc, #176]	; (80039c4 <HAL_ADC_Init+0x2ac>)
 8003912:	4013      	ands	r3, r2
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6812      	ldr	r2, [r2, #0]
 8003918:	69b9      	ldr	r1, [r7, #24]
 800391a:	430b      	orrs	r3, r1
 800391c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff febc 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 8003928:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f7ff fede 	bl	80036f0 <LL_ADC_INJ_IsConversionOngoing>
 8003934:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d15f      	bne.n	80039fc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d15c      	bne.n	80039fc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	7d1b      	ldrb	r3, [r3, #20]
 8003946:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 800394c:	4313      	orrs	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	4b1c      	ldr	r3, [pc, #112]	; (80039c8 <HAL_ADC_Init+0x2b0>)
 8003958:	4013      	ands	r3, r2
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6812      	ldr	r2, [r2, #0]
 800395e:	69b9      	ldr	r1, [r7, #24]
 8003960:	430b      	orrs	r3, r1
 8003962:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800396a:	2b01      	cmp	r3, #1
 800396c:	d130      	bne.n	80039d0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	691a      	ldr	r2, [r3, #16]
 800397a:	4b14      	ldr	r3, [pc, #80]	; (80039cc <HAL_ADC_Init+0x2b4>)
 800397c:	4013      	ands	r3, r2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003982:	3a01      	subs	r2, #1
 8003984:	0411      	lsls	r1, r2, #16
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800398a:	4311      	orrs	r1, r2
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003990:	4311      	orrs	r1, r2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003996:	430a      	orrs	r2, r1
 8003998:	431a      	orrs	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	611a      	str	r2, [r3, #16]
 80039a4:	e01c      	b.n	80039e0 <HAL_ADC_Init+0x2c8>
 80039a6:	bf00      	nop
 80039a8:	24000000 	.word	0x24000000
 80039ac:	053e2d63 	.word	0x053e2d63
 80039b0:	40022000 	.word	0x40022000
 80039b4:	40022100 	.word	0x40022100
 80039b8:	58026000 	.word	0x58026000
 80039bc:	40022300 	.word	0x40022300
 80039c0:	58026300 	.word	0x58026300
 80039c4:	fff0c003 	.word	0xfff0c003
 80039c8:	ffffbffc 	.word	0xffffbffc
 80039cc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691a      	ldr	r2, [r3, #16]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0201 	bic.w	r2, r2, #1
 80039de:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f001 f906 	bl	8004c08 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d10c      	bne.n	8003a1e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0a:	f023 010f 	bic.w	r1, r3, #15
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	1e5a      	subs	r2, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30
 8003a1c:	e007      	b.n	8003a2e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 020f 	bic.w	r2, r2, #15
 8003a2c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a32:	f023 0303 	bic.w	r3, r3, #3
 8003a36:	f043 0201 	orr.w	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	655a      	str	r2, [r3, #84]	; 0x54
 8003a3e:	e007      	b.n	8003a50 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a44:	f043 0210 	orr.w	r2, r3, #16
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a50:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3724      	adds	r7, #36	; 0x24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd90      	pop	{r4, r7, pc}
 8003a5a:	bf00      	nop

08003a5c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a92      	ldr	r2, [pc, #584]	; (8003cb4 <HAL_ADC_Start_IT+0x258>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d004      	beq.n	8003a78 <HAL_ADC_Start_IT+0x1c>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a91      	ldr	r2, [pc, #580]	; (8003cb8 <HAL_ADC_Start_IT+0x25c>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d101      	bne.n	8003a7c <HAL_ADC_Start_IT+0x20>
 8003a78:	4b90      	ldr	r3, [pc, #576]	; (8003cbc <HAL_ADC_Start_IT+0x260>)
 8003a7a:	e000      	b.n	8003a7e <HAL_ADC_Start_IT+0x22>
 8003a7c:	4b90      	ldr	r3, [pc, #576]	; (8003cc0 <HAL_ADC_Start_IT+0x264>)
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff fd2e 	bl	80034e0 <LL_ADC_GetMultimode>
 8003a84:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7ff fe08 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f040 8118 	bne.w	8003cc8 <HAL_ADC_Start_IT+0x26c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d101      	bne.n	8003aa6 <HAL_ADC_Start_IT+0x4a>
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	e113      	b.n	8003cce <HAL_ADC_Start_IT+0x272>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 ffc0 	bl	8004a34 <ADC_Enable>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003ab8:	7dfb      	ldrb	r3, [r7, #23]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f040 80f5 	bne.w	8003caa <HAL_ADC_Start_IT+0x24e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ac4:	4b7f      	ldr	r3, [pc, #508]	; (8003cc4 <HAL_ADC_Start_IT+0x268>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a78      	ldr	r2, [pc, #480]	; (8003cb8 <HAL_ADC_Start_IT+0x25c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d002      	beq.n	8003ae0 <HAL_ADC_Start_IT+0x84>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	e000      	b.n	8003ae2 <HAL_ADC_Start_IT+0x86>
 8003ae0:	4b74      	ldr	r3, [pc, #464]	; (8003cb4 <HAL_ADC_Start_IT+0x258>)
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d002      	beq.n	8003af0 <HAL_ADC_Start_IT+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <HAL_ADC_Start_IT+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d006      	beq.n	8003b16 <HAL_ADC_Start_IT+0xba>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0c:	f023 0206 	bic.w	r2, r3, #6
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	659a      	str	r2, [r3, #88]	; 0x58
 8003b14:	e002      	b.n	8003b1c <HAL_ADC_Start_IT+0xc0>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	221c      	movs	r2, #28
 8003b22:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	685a      	ldr	r2, [r3, #4]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 021c 	bic.w	r2, r2, #28
 8003b3a:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d108      	bne.n	8003b56 <HAL_ADC_Start_IT+0xfa>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0208 	orr.w	r2, r2, #8
 8003b52:	605a      	str	r2, [r3, #4]
          break;
 8003b54:	e008      	b.n	8003b68 <HAL_ADC_Start_IT+0x10c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f042 0204 	orr.w	r2, r2, #4
 8003b64:	605a      	str	r2, [r3, #4]
          break;
 8003b66:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d107      	bne.n	8003b80 <HAL_ADC_Start_IT+0x124>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0210 	orr.w	r2, r2, #16
 8003b7e:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a4c      	ldr	r2, [pc, #304]	; (8003cb8 <HAL_ADC_Start_IT+0x25c>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d002      	beq.n	8003b90 <HAL_ADC_Start_IT+0x134>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	e000      	b.n	8003b92 <HAL_ADC_Start_IT+0x136>
 8003b90:	4b48      	ldr	r3, [pc, #288]	; (8003cb4 <HAL_ADC_Start_IT+0x258>)
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d008      	beq.n	8003bac <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	2b05      	cmp	r3, #5
 8003ba4:	d002      	beq.n	8003bac <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	2b09      	cmp	r3, #9
 8003baa:	d13a      	bne.n	8003c22 <HAL_ADC_Start_IT+0x1c6>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d02d      	beq.n	8003c16 <HAL_ADC_Start_IT+0x1ba>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bbe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003bc2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d110      	bne.n	8003bf4 <HAL_ADC_Start_IT+0x198>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0220 	bic.w	r2, r2, #32
 8003be0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bf0:	605a      	str	r2, [r3, #4]
              break;
 8003bf2:	e010      	b.n	8003c16 <HAL_ADC_Start_IT+0x1ba>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c02:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0220 	orr.w	r2, r2, #32
 8003c12:	605a      	str	r2, [r3, #4]
              break;
 8003c14:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff fd18 	bl	8003650 <LL_ADC_REG_StartConversion>
 8003c20:	e054      	b.n	8003ccc <HAL_ADC_Start_IT+0x270>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c26:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a21      	ldr	r2, [pc, #132]	; (8003cb8 <HAL_ADC_Start_IT+0x25c>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d002      	beq.n	8003c3e <HAL_ADC_Start_IT+0x1e2>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	e000      	b.n	8003c40 <HAL_ADC_Start_IT+0x1e4>
 8003c3e:	4b1d      	ldr	r3, [pc, #116]	; (8003cb4 <HAL_ADC_Start_IT+0x258>)
 8003c40:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d03e      	beq.n	8003ccc <HAL_ADC_Start_IT+0x270>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d110      	bne.n	8003c88 <HAL_ADC_Start_IT+0x22c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0220 	bic.w	r2, r2, #32
 8003c74:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685a      	ldr	r2, [r3, #4]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c84:	605a      	str	r2, [r3, #4]
              break;
 8003c86:	e021      	b.n	8003ccc <HAL_ADC_Start_IT+0x270>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c96:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f042 0220 	orr.w	r2, r2, #32
 8003ca6:	605a      	str	r2, [r3, #4]
              break;
 8003ca8:	e010      	b.n	8003ccc <HAL_ADC_Start_IT+0x270>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003cb2:	e00b      	b.n	8003ccc <HAL_ADC_Start_IT+0x270>
 8003cb4:	40022000 	.word	0x40022000
 8003cb8:	40022100 	.word	0x40022100
 8003cbc:	40022300 	.word	0x40022300
 8003cc0:	58026300 	.word	0x58026300
 8003cc4:	fffff0fe 	.word	0xfffff0fe
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
 8003cca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop

08003cd8 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d101      	bne.n	8003cee <HAL_ADC_Stop_IT+0x16>
 8003cea:	2302      	movs	r3, #2
 8003cec:	e029      	b.n	8003d42 <HAL_ADC_Stop_IT+0x6a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003cf6:	2103      	movs	r1, #3
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fddf 	bl	80048bc <ADC_ConversionStop>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d117      	bne.n	8003d38 <HAL_ADC_Stop_IT+0x60>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 021c 	bic.w	r2, r2, #28
 8003d16:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f000 ff15 	bl	8004b48 <ADC_Disable>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003d22:	7bfb      	ldrb	r3, [r7, #15]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d107      	bne.n	8003d38 <HAL_ADC_Stop_IT+0x60>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d2c:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <HAL_ADC_Stop_IT+0x74>)
 8003d2e:	4013      	ands	r3, r2
 8003d30:	f043 0201 	orr.w	r2, r3, #1
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	ffffeefe 	.word	0xffffeefe

08003d50 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
	...

08003d6c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08a      	sub	sp, #40	; 0x28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003d74:	2300      	movs	r3, #0
 8003d76:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a87      	ldr	r2, [pc, #540]	; (8003fac <HAL_ADC_IRQHandler+0x240>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d004      	beq.n	8003d9c <HAL_ADC_IRQHandler+0x30>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a86      	ldr	r2, [pc, #536]	; (8003fb0 <HAL_ADC_IRQHandler+0x244>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d101      	bne.n	8003da0 <HAL_ADC_IRQHandler+0x34>
 8003d9c:	4b85      	ldr	r3, [pc, #532]	; (8003fb4 <HAL_ADC_IRQHandler+0x248>)
 8003d9e:	e000      	b.n	8003da2 <HAL_ADC_IRQHandler+0x36>
 8003da0:	4b85      	ldr	r3, [pc, #532]	; (8003fb8 <HAL_ADC_IRQHandler+0x24c>)
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff fb9c 	bl	80034e0 <LL_ADC_GetMultimode>
 8003da8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d017      	beq.n	8003de4 <HAL_ADC_IRQHandler+0x78>
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d012      	beq.n	8003de4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc2:	f003 0310 	and.w	r3, r3, #16
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d105      	bne.n	8003dd6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dce:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f001 f906 	bl	8004fe8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2202      	movs	r2, #2
 8003de2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f003 0304 	and.w	r3, r3, #4
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d004      	beq.n	8003df8 <HAL_ADC_IRQHandler+0x8c>
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10a      	bne.n	8003e0e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 8083 	beq.w	8003f0a <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	f003 0308 	and.w	r3, r3, #8
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d07d      	beq.n	8003f0a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e12:	f003 0310 	and.w	r3, r3, #16
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d105      	bne.n	8003e26 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff fab6 	bl	800339c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d062      	beq.n	8003efc <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a5d      	ldr	r2, [pc, #372]	; (8003fb0 <HAL_ADC_IRQHandler+0x244>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d002      	beq.n	8003e46 <HAL_ADC_IRQHandler+0xda>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	e000      	b.n	8003e48 <HAL_ADC_IRQHandler+0xdc>
 8003e46:	4b59      	ldr	r3, [pc, #356]	; (8003fac <HAL_ADC_IRQHandler+0x240>)
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d008      	beq.n	8003e62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2b05      	cmp	r3, #5
 8003e5a:	d002      	beq.n	8003e62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2b09      	cmp	r3, #9
 8003e60:	d104      	bne.n	8003e6c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	623b      	str	r3, [r7, #32]
 8003e6a:	e00c      	b.n	8003e86 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a4f      	ldr	r2, [pc, #316]	; (8003fb0 <HAL_ADC_IRQHandler+0x244>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d002      	beq.n	8003e7c <HAL_ADC_IRQHandler+0x110>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	e000      	b.n	8003e7e <HAL_ADC_IRQHandler+0x112>
 8003e7c:	4b4b      	ldr	r3, [pc, #300]	; (8003fac <HAL_ADC_IRQHandler+0x240>)
 8003e7e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d135      	bne.n	8003efc <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b08      	cmp	r3, #8
 8003e9c:	d12e      	bne.n	8003efc <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff fbfc 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d11a      	bne.n	8003ee4 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 020c 	bic.w	r2, r2, #12
 8003ebc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ece:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d112      	bne.n	8003efc <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eda:	f043 0201 	orr.w	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	655a      	str	r2, [r3, #84]	; 0x54
 8003ee2:	e00b      	b.n	8003efc <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee8:	f043 0210 	orr.w	r2, r3, #16
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef4:	f043 0201 	orr.w	r2, r3, #1
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f96f 	bl	80041e0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	220c      	movs	r2, #12
 8003f08:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f003 0320 	and.w	r3, r3, #32
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d004      	beq.n	8003f1e <HAL_ADC_IRQHandler+0x1b2>
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	f003 0320 	and.w	r3, r3, #32
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10b      	bne.n	8003f36 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 80a0 	beq.w	800406a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 809a 	beq.w	800406a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3a:	f003 0310 	and.w	r3, r3, #16
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d105      	bne.n	8003f4e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f46:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff fa61 	bl	800341a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003f58:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff fa1c 	bl	800339c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f64:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <HAL_ADC_IRQHandler+0x244>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d002      	beq.n	8003f76 <HAL_ADC_IRQHandler+0x20a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	e000      	b.n	8003f78 <HAL_ADC_IRQHandler+0x20c>
 8003f76:	4b0d      	ldr	r3, [pc, #52]	; (8003fac <HAL_ADC_IRQHandler+0x240>)
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6812      	ldr	r2, [r2, #0]
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d008      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2b06      	cmp	r3, #6
 8003f8a:	d002      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	2b07      	cmp	r3, #7
 8003f90:	d104      	bne.n	8003f9c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	623b      	str	r3, [r7, #32]
 8003f9a:	e014      	b.n	8003fc6 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a03      	ldr	r2, [pc, #12]	; (8003fb0 <HAL_ADC_IRQHandler+0x244>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d00a      	beq.n	8003fbc <HAL_ADC_IRQHandler+0x250>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	e008      	b.n	8003fbe <HAL_ADC_IRQHandler+0x252>
 8003fac:	40022000 	.word	0x40022000
 8003fb0:	40022100 	.word	0x40022100
 8003fb4:	40022300 	.word	0x40022300
 8003fb8:	58026300 	.word	0x58026300
 8003fbc:	4b84      	ldr	r3, [pc, #528]	; (80041d0 <HAL_ADC_IRQHandler+0x464>)
 8003fbe:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d047      	beq.n	800405c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d007      	beq.n	8003fe6 <HAL_ADC_IRQHandler+0x27a>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d03f      	beq.n	800405c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d13a      	bne.n	800405c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff0:	2b40      	cmp	r3, #64	; 0x40
 8003ff2:	d133      	bne.n	800405c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d12e      	bne.n	800405c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f7ff fb74 	bl	80036f0 <LL_ADC_INJ_IsConversionOngoing>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d11a      	bne.n	8004044 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800401c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004022:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004032:	2b00      	cmp	r3, #0
 8004034:	d112      	bne.n	800405c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800403a:	f043 0201 	orr.w	r2, r3, #1
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	655a      	str	r2, [r3, #84]	; 0x54
 8004042:	e00b      	b.n	800405c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004048:	f043 0210 	orr.w	r2, r3, #16
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004054:	f043 0201 	orr.w	r2, r3, #1
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 ff9b 	bl	8004f98 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2260      	movs	r2, #96	; 0x60
 8004068:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004070:	2b00      	cmp	r3, #0
 8004072:	d011      	beq.n	8004098 <HAL_ADC_IRQHandler+0x32c>
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00c      	beq.n	8004098 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004082:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f8b2 	bl	80041f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2280      	movs	r2, #128	; 0x80
 8004096:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d012      	beq.n	80040c8 <HAL_ADC_IRQHandler+0x35c>
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00d      	beq.n	80040c8 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 ff81 	bl	8004fc0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d012      	beq.n	80040f8 <HAL_ADC_IRQHandler+0x38c>
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00d      	beq.n	80040f8 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 ff73 	bl	8004fd4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f003 0310 	and.w	r3, r3, #16
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d043      	beq.n	800418a <HAL_ADC_IRQHandler+0x41e>
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	f003 0310 	and.w	r3, r3, #16
 8004108:	2b00      	cmp	r3, #0
 800410a:	d03e      	beq.n	800418a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004110:	2b00      	cmp	r3, #0
 8004112:	d102      	bne.n	800411a <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8004114:	2301      	movs	r3, #1
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
 8004118:	e021      	b.n	800415e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d015      	beq.n	800414c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a2a      	ldr	r2, [pc, #168]	; (80041d0 <HAL_ADC_IRQHandler+0x464>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d004      	beq.n	8004134 <HAL_ADC_IRQHandler+0x3c8>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a29      	ldr	r2, [pc, #164]	; (80041d4 <HAL_ADC_IRQHandler+0x468>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d101      	bne.n	8004138 <HAL_ADC_IRQHandler+0x3cc>
 8004134:	4b28      	ldr	r3, [pc, #160]	; (80041d8 <HAL_ADC_IRQHandler+0x46c>)
 8004136:	e000      	b.n	800413a <HAL_ADC_IRQHandler+0x3ce>
 8004138:	4b28      	ldr	r3, [pc, #160]	; (80041dc <HAL_ADC_IRQHandler+0x470>)
 800413a:	4618      	mov	r0, r3
 800413c:	f7ff f9de 	bl	80034fc <LL_ADC_GetMultiDMATransfer>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00b      	beq.n	800415e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8004146:	2301      	movs	r3, #1
 8004148:	627b      	str	r3, [r7, #36]	; 0x24
 800414a:	e008      	b.n	800415e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800415a:	2301      	movs	r3, #1
 800415c:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	2b01      	cmp	r3, #1
 8004162:	d10e      	bne.n	8004182 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004168:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004174:	f043 0202 	orr.w	r2, r3, #2
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f843 	bl	8004208 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2210      	movs	r2, #16
 8004188:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004190:	2b00      	cmp	r3, #0
 8004192:	d018      	beq.n	80041c6 <HAL_ADC_IRQHandler+0x45a>
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800419a:	2b00      	cmp	r3, #0
 800419c:	d013      	beq.n	80041c6 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ae:	f043 0208 	orr.w	r2, r3, #8
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041be:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fef3 	bl	8004fac <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80041c6:	bf00      	nop
 80041c8:	3728      	adds	r7, #40	; 0x28
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40022000 	.word	0x40022000
 80041d4:	40022100 	.word	0x40022100
 80041d8:	40022300 	.word	0x40022300
 80041dc:	58026300 	.word	0x58026300

080041e0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800421c:	b590      	push	{r4, r7, lr}
 800421e:	b0a1      	sub	sp, #132	; 0x84
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004226:	2300      	movs	r3, #0
 8004228:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	4a9d      	ldr	r2, [pc, #628]	; (80044ac <HAL_ADC_ConfigChannel+0x290>)
 8004236:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800423e:	2b01      	cmp	r3, #1
 8004240:	d101      	bne.n	8004246 <HAL_ADC_ConfigChannel+0x2a>
 8004242:	2302      	movs	r3, #2
 8004244:	e321      	b.n	800488a <HAL_ADC_ConfigChannel+0x66e>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff fa24 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	f040 8306 	bne.w	800486c <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004268:	2b00      	cmp	r3, #0
 800426a:	d108      	bne.n	800427e <HAL_ADC_ConfigChannel+0x62>
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	0e9b      	lsrs	r3, r3, #26
 8004272:	f003 031f 	and.w	r3, r3, #31
 8004276:	2201      	movs	r2, #1
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	e016      	b.n	80042ac <HAL_ADC_ConfigChannel+0x90>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004286:	fa93 f3a3 	rbit	r3, r3
 800428a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800428c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800428e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004290:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8004296:	2320      	movs	r3, #32
 8004298:	e003      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800429a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800429c:	fab3 f383 	clz	r3, r3
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	f003 031f 	and.w	r3, r3, #31
 80042a6:	2201      	movs	r2, #1
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	69d1      	ldr	r1, [r2, #28]
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	430b      	orrs	r3, r1
 80042b8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6818      	ldr	r0, [r3, #0]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	6859      	ldr	r1, [r3, #4]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	f7ff f87b 	bl	80033c2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff f9e5 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 80042d6:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff fa07 	bl	80036f0 <LL_ADC_INJ_IsConversionOngoing>
 80042e2:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80042e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f040 80b3 	bne.w	8004452 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80042ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f040 80af 	bne.w	8004452 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6818      	ldr	r0, [r3, #0]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	6819      	ldr	r1, [r3, #0]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	461a      	mov	r2, r3
 8004302:	f7ff f89d 	bl	8003440 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004306:	4b6a      	ldr	r3, [pc, #424]	; (80044b0 <HAL_ADC_ConfigChannel+0x294>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800430e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004312:	d10b      	bne.n	800432c <HAL_ADC_ConfigChannel+0x110>
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	695a      	ldr	r2, [r3, #20]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	089b      	lsrs	r3, r3, #2
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	e01d      	b.n	8004368 <HAL_ADC_ConfigChannel+0x14c>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f003 0310 	and.w	r3, r3, #16
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10b      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x136>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	089b      	lsrs	r3, r3, #2
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	e00a      	b.n	8004368 <HAL_ADC_ConfigChannel+0x14c>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	695a      	ldr	r2, [r3, #20]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	089b      	lsrs	r3, r3, #2
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	fa02 f303 	lsl.w	r3, r2, r3
 8004368:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	2b04      	cmp	r3, #4
 8004370:	d027      	beq.n	80043c2 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6818      	ldr	r0, [r3, #0]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	6919      	ldr	r1, [r3, #16]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004380:	f7fe ffb8 	bl	80032f4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6818      	ldr	r0, [r3, #0]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	6919      	ldr	r1, [r3, #16]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	7e5b      	ldrb	r3, [r3, #25]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d102      	bne.n	800439a <HAL_ADC_ConfigChannel+0x17e>
 8004394:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004398:	e000      	b.n	800439c <HAL_ADC_ConfigChannel+0x180>
 800439a:	2300      	movs	r3, #0
 800439c:	461a      	mov	r2, r3
 800439e:	f7fe ffe2 	bl	8003366 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	6919      	ldr	r1, [r3, #16]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	7e1b      	ldrb	r3, [r3, #24]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d102      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x19c>
 80043b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043b6:	e000      	b.n	80043ba <HAL_ADC_ConfigChannel+0x19e>
 80043b8:	2300      	movs	r3, #0
 80043ba:	461a      	mov	r2, r3
 80043bc:	f7fe ffba 	bl	8003334 <LL_ADC_SetDataRightShift>
 80043c0:	e047      	b.n	8004452 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	069b      	lsls	r3, r3, #26
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d107      	bne.n	80043e6 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80043e4:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	069b      	lsls	r3, r3, #26
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d107      	bne.n	800440a <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004408:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004410:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	069b      	lsls	r3, r3, #26
 800441a:	429a      	cmp	r2, r3
 800441c:	d107      	bne.n	800442e <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800442c:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004434:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	069b      	lsls	r3, r3, #26
 800443e:	429a      	cmp	r2, r3
 8004440:	d107      	bne.n	8004452 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004450:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f7ff f8d4 	bl	8003604 <LL_ADC_IsEnabled>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	f040 820d 	bne.w	800487e <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6818      	ldr	r0, [r3, #0]
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	6819      	ldr	r1, [r3, #0]
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	461a      	mov	r2, r3
 8004472:	f7ff f811 	bl	8003498 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	4a0c      	ldr	r2, [pc, #48]	; (80044ac <HAL_ADC_ConfigChannel+0x290>)
 800447c:	4293      	cmp	r3, r2
 800447e:	f040 8133 	bne.w	80046e8 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800448e:	2b00      	cmp	r3, #0
 8004490:	d110      	bne.n	80044b4 <HAL_ADC_ConfigChannel+0x298>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	0e9b      	lsrs	r3, r3, #26
 8004498:	3301      	adds	r3, #1
 800449a:	f003 031f 	and.w	r3, r3, #31
 800449e:	2b09      	cmp	r3, #9
 80044a0:	bf94      	ite	ls
 80044a2:	2301      	movls	r3, #1
 80044a4:	2300      	movhi	r3, #0
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	e01e      	b.n	80044e8 <HAL_ADC_ConfigChannel+0x2cc>
 80044aa:	bf00      	nop
 80044ac:	47ff0000 	.word	0x47ff0000
 80044b0:	5c001000 	.word	0x5c001000
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044bc:	fa93 f3a3 	rbit	r3, r3
 80044c0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80044c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80044c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 80044cc:	2320      	movs	r3, #32
 80044ce:	e003      	b.n	80044d8 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80044d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044d2:	fab3 f383 	clz	r3, r3
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	3301      	adds	r3, #1
 80044da:	f003 031f 	and.w	r3, r3, #31
 80044de:	2b09      	cmp	r3, #9
 80044e0:	bf94      	ite	ls
 80044e2:	2301      	movls	r3, #1
 80044e4:	2300      	movhi	r3, #0
 80044e6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d079      	beq.n	80045e0 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d107      	bne.n	8004508 <HAL_ADC_ConfigChannel+0x2ec>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	0e9b      	lsrs	r3, r3, #26
 80044fe:	3301      	adds	r3, #1
 8004500:	069b      	lsls	r3, r3, #26
 8004502:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004506:	e015      	b.n	8004534 <HAL_ADC_ConfigChannel+0x318>
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004510:	fa93 f3a3 	rbit	r3, r3
 8004514:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004516:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004518:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800451a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004520:	2320      	movs	r3, #32
 8004522:	e003      	b.n	800452c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004524:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004526:	fab3 f383 	clz	r3, r3
 800452a:	b2db      	uxtb	r3, r3
 800452c:	3301      	adds	r3, #1
 800452e:	069b      	lsls	r3, r3, #26
 8004530:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800453c:	2b00      	cmp	r3, #0
 800453e:	d109      	bne.n	8004554 <HAL_ADC_ConfigChannel+0x338>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	0e9b      	lsrs	r3, r3, #26
 8004546:	3301      	adds	r3, #1
 8004548:	f003 031f 	and.w	r3, r3, #31
 800454c:	2101      	movs	r1, #1
 800454e:	fa01 f303 	lsl.w	r3, r1, r3
 8004552:	e017      	b.n	8004584 <HAL_ADC_ConfigChannel+0x368>
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800455a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800455c:	fa93 f3a3 	rbit	r3, r3
 8004560:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004562:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004564:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 800456c:	2320      	movs	r3, #32
 800456e:	e003      	b.n	8004578 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8004570:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004572:	fab3 f383 	clz	r3, r3
 8004576:	b2db      	uxtb	r3, r3
 8004578:	3301      	adds	r3, #1
 800457a:	f003 031f 	and.w	r3, r3, #31
 800457e:	2101      	movs	r1, #1
 8004580:	fa01 f303 	lsl.w	r3, r1, r3
 8004584:	ea42 0103 	orr.w	r1, r2, r3
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10a      	bne.n	80045aa <HAL_ADC_ConfigChannel+0x38e>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	0e9b      	lsrs	r3, r3, #26
 800459a:	3301      	adds	r3, #1
 800459c:	f003 021f 	and.w	r2, r3, #31
 80045a0:	4613      	mov	r3, r2
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	4413      	add	r3, r2
 80045a6:	051b      	lsls	r3, r3, #20
 80045a8:	e018      	b.n	80045dc <HAL_ADC_ConfigChannel+0x3c0>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045b2:	fa93 f3a3 	rbit	r3, r3
 80045b6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80045b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ba:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80045bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80045c2:	2320      	movs	r3, #32
 80045c4:	e003      	b.n	80045ce <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80045c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c8:	fab3 f383 	clz	r3, r3
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	f003 021f 	and.w	r2, r3, #31
 80045d4:	4613      	mov	r3, r2
 80045d6:	005b      	lsls	r3, r3, #1
 80045d8:	4413      	add	r3, r2
 80045da:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045dc:	430b      	orrs	r3, r1
 80045de:	e07e      	b.n	80046de <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d107      	bne.n	80045fc <HAL_ADC_ConfigChannel+0x3e0>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	0e9b      	lsrs	r3, r3, #26
 80045f2:	3301      	adds	r3, #1
 80045f4:	069b      	lsls	r3, r3, #26
 80045f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045fa:	e015      	b.n	8004628 <HAL_ADC_ConfigChannel+0x40c>
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004604:	fa93 f3a3 	rbit	r3, r3
 8004608:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800460e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004614:	2320      	movs	r3, #32
 8004616:	e003      	b.n	8004620 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800461a:	fab3 f383 	clz	r3, r3
 800461e:	b2db      	uxtb	r3, r3
 8004620:	3301      	adds	r3, #1
 8004622:	069b      	lsls	r3, r3, #26
 8004624:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004630:	2b00      	cmp	r3, #0
 8004632:	d109      	bne.n	8004648 <HAL_ADC_ConfigChannel+0x42c>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	0e9b      	lsrs	r3, r3, #26
 800463a:	3301      	adds	r3, #1
 800463c:	f003 031f 	and.w	r3, r3, #31
 8004640:	2101      	movs	r1, #1
 8004642:	fa01 f303 	lsl.w	r3, r1, r3
 8004646:	e017      	b.n	8004678 <HAL_ADC_ConfigChannel+0x45c>
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	fa93 f3a3 	rbit	r3, r3
 8004654:	61bb      	str	r3, [r7, #24]
  return result;
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8004660:	2320      	movs	r3, #32
 8004662:	e003      	b.n	800466c <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	fab3 f383 	clz	r3, r3
 800466a:	b2db      	uxtb	r3, r3
 800466c:	3301      	adds	r3, #1
 800466e:	f003 031f 	and.w	r3, r3, #31
 8004672:	2101      	movs	r1, #1
 8004674:	fa01 f303 	lsl.w	r3, r1, r3
 8004678:	ea42 0103 	orr.w	r1, r2, r3
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10d      	bne.n	80046a4 <HAL_ADC_ConfigChannel+0x488>
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	0e9b      	lsrs	r3, r3, #26
 800468e:	3301      	adds	r3, #1
 8004690:	f003 021f 	and.w	r2, r3, #31
 8004694:	4613      	mov	r3, r2
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	4413      	add	r3, r2
 800469a:	3b1e      	subs	r3, #30
 800469c:	051b      	lsls	r3, r3, #20
 800469e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80046a2:	e01b      	b.n	80046dc <HAL_ADC_ConfigChannel+0x4c0>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	fa93 f3a3 	rbit	r3, r3
 80046b0:	60fb      	str	r3, [r7, #12]
  return result;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80046bc:	2320      	movs	r3, #32
 80046be:	e003      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	fab3 f383 	clz	r3, r3
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	3301      	adds	r3, #1
 80046ca:	f003 021f 	and.w	r2, r3, #31
 80046ce:	4613      	mov	r3, r2
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	4413      	add	r3, r2
 80046d4:	3b1e      	subs	r3, #30
 80046d6:	051b      	lsls	r3, r3, #20
 80046d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046dc:	430b      	orrs	r3, r1
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	6892      	ldr	r2, [r2, #8]
 80046e2:	4619      	mov	r1, r3
 80046e4:	f7fe feac 	bl	8003440 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f280 80c6 	bge.w	800487e <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a67      	ldr	r2, [pc, #412]	; (8004894 <HAL_ADC_ConfigChannel+0x678>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d004      	beq.n	8004706 <HAL_ADC_ConfigChannel+0x4ea>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a65      	ldr	r2, [pc, #404]	; (8004898 <HAL_ADC_ConfigChannel+0x67c>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d101      	bne.n	800470a <HAL_ADC_ConfigChannel+0x4ee>
 8004706:	4b65      	ldr	r3, [pc, #404]	; (800489c <HAL_ADC_ConfigChannel+0x680>)
 8004708:	e000      	b.n	800470c <HAL_ADC_ConfigChannel+0x4f0>
 800470a:	4b65      	ldr	r3, [pc, #404]	; (80048a0 <HAL_ADC_ConfigChannel+0x684>)
 800470c:	4618      	mov	r0, r3
 800470e:	f7fe fde3 	bl	80032d8 <LL_ADC_GetCommonPathInternalCh>
 8004712:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a5e      	ldr	r2, [pc, #376]	; (8004894 <HAL_ADC_ConfigChannel+0x678>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d004      	beq.n	8004728 <HAL_ADC_ConfigChannel+0x50c>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a5d      	ldr	r2, [pc, #372]	; (8004898 <HAL_ADC_ConfigChannel+0x67c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d10e      	bne.n	8004746 <HAL_ADC_ConfigChannel+0x52a>
 8004728:	485a      	ldr	r0, [pc, #360]	; (8004894 <HAL_ADC_ConfigChannel+0x678>)
 800472a:	f7fe ff6b 	bl	8003604 <LL_ADC_IsEnabled>
 800472e:	4604      	mov	r4, r0
 8004730:	4859      	ldr	r0, [pc, #356]	; (8004898 <HAL_ADC_ConfigChannel+0x67c>)
 8004732:	f7fe ff67 	bl	8003604 <LL_ADC_IsEnabled>
 8004736:	4603      	mov	r3, r0
 8004738:	4323      	orrs	r3, r4
 800473a:	2b00      	cmp	r3, #0
 800473c:	bf0c      	ite	eq
 800473e:	2301      	moveq	r3, #1
 8004740:	2300      	movne	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	e008      	b.n	8004758 <HAL_ADC_ConfigChannel+0x53c>
 8004746:	4857      	ldr	r0, [pc, #348]	; (80048a4 <HAL_ADC_ConfigChannel+0x688>)
 8004748:	f7fe ff5c 	bl	8003604 <LL_ADC_IsEnabled>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	bf0c      	ite	eq
 8004752:	2301      	moveq	r3, #1
 8004754:	2300      	movne	r3, #0
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d07d      	beq.n	8004858 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a51      	ldr	r2, [pc, #324]	; (80048a8 <HAL_ADC_ConfigChannel+0x68c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d130      	bne.n	80047c8 <HAL_ADC_ConfigChannel+0x5ac>
 8004766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004768:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d12b      	bne.n	80047c8 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a4b      	ldr	r2, [pc, #300]	; (80048a4 <HAL_ADC_ConfigChannel+0x688>)
 8004776:	4293      	cmp	r3, r2
 8004778:	f040 8081 	bne.w	800487e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a44      	ldr	r2, [pc, #272]	; (8004894 <HAL_ADC_ConfigChannel+0x678>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d004      	beq.n	8004790 <HAL_ADC_ConfigChannel+0x574>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a43      	ldr	r2, [pc, #268]	; (8004898 <HAL_ADC_ConfigChannel+0x67c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d101      	bne.n	8004794 <HAL_ADC_ConfigChannel+0x578>
 8004790:	4a42      	ldr	r2, [pc, #264]	; (800489c <HAL_ADC_ConfigChannel+0x680>)
 8004792:	e000      	b.n	8004796 <HAL_ADC_ConfigChannel+0x57a>
 8004794:	4a42      	ldr	r2, [pc, #264]	; (80048a0 <HAL_ADC_ConfigChannel+0x684>)
 8004796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004798:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800479c:	4619      	mov	r1, r3
 800479e:	4610      	mov	r0, r2
 80047a0:	f7fe fd87 	bl	80032b2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047a4:	4b41      	ldr	r3, [pc, #260]	; (80048ac <HAL_ADC_ConfigChannel+0x690>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	099b      	lsrs	r3, r3, #6
 80047aa:	4a41      	ldr	r2, [pc, #260]	; (80048b0 <HAL_ADC_ConfigChannel+0x694>)
 80047ac:	fba2 2303 	umull	r2, r3, r2, r3
 80047b0:	099b      	lsrs	r3, r3, #6
 80047b2:	3301      	adds	r3, #1
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80047b8:	e002      	b.n	80047c0 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	3b01      	subs	r3, #1
 80047be:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1f9      	bne.n	80047ba <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047c6:	e05a      	b.n	800487e <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a39      	ldr	r2, [pc, #228]	; (80048b4 <HAL_ADC_ConfigChannel+0x698>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d11e      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x5f4>
 80047d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d119      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a30      	ldr	r2, [pc, #192]	; (80048a4 <HAL_ADC_ConfigChannel+0x688>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d14b      	bne.n	800487e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a2a      	ldr	r2, [pc, #168]	; (8004894 <HAL_ADC_ConfigChannel+0x678>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d004      	beq.n	80047fa <HAL_ADC_ConfigChannel+0x5de>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a28      	ldr	r2, [pc, #160]	; (8004898 <HAL_ADC_ConfigChannel+0x67c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d101      	bne.n	80047fe <HAL_ADC_ConfigChannel+0x5e2>
 80047fa:	4a28      	ldr	r2, [pc, #160]	; (800489c <HAL_ADC_ConfigChannel+0x680>)
 80047fc:	e000      	b.n	8004800 <HAL_ADC_ConfigChannel+0x5e4>
 80047fe:	4a28      	ldr	r2, [pc, #160]	; (80048a0 <HAL_ADC_ConfigChannel+0x684>)
 8004800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004806:	4619      	mov	r1, r3
 8004808:	4610      	mov	r0, r2
 800480a:	f7fe fd52 	bl	80032b2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800480e:	e036      	b.n	800487e <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a28      	ldr	r2, [pc, #160]	; (80048b8 <HAL_ADC_ConfigChannel+0x69c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d131      	bne.n	800487e <HAL_ADC_ConfigChannel+0x662>
 800481a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800481c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d12c      	bne.n	800487e <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a1e      	ldr	r2, [pc, #120]	; (80048a4 <HAL_ADC_ConfigChannel+0x688>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d127      	bne.n	800487e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a18      	ldr	r2, [pc, #96]	; (8004894 <HAL_ADC_ConfigChannel+0x678>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d004      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x626>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a16      	ldr	r2, [pc, #88]	; (8004898 <HAL_ADC_ConfigChannel+0x67c>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d101      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x62a>
 8004842:	4a16      	ldr	r2, [pc, #88]	; (800489c <HAL_ADC_ConfigChannel+0x680>)
 8004844:	e000      	b.n	8004848 <HAL_ADC_ConfigChannel+0x62c>
 8004846:	4a16      	ldr	r2, [pc, #88]	; (80048a0 <HAL_ADC_ConfigChannel+0x684>)
 8004848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800484a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800484e:	4619      	mov	r1, r3
 8004850:	4610      	mov	r0, r2
 8004852:	f7fe fd2e 	bl	80032b2 <LL_ADC_SetCommonPathInternalCh>
 8004856:	e012      	b.n	800487e <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485c:	f043 0220 	orr.w	r2, r3, #32
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800486a:	e008      	b.n	800487e <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004870:	f043 0220 	orr.w	r2, r3, #32
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004886:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800488a:	4618      	mov	r0, r3
 800488c:	3784      	adds	r7, #132	; 0x84
 800488e:	46bd      	mov	sp, r7
 8004890:	bd90      	pop	{r4, r7, pc}
 8004892:	bf00      	nop
 8004894:	40022000 	.word	0x40022000
 8004898:	40022100 	.word	0x40022100
 800489c:	40022300 	.word	0x40022300
 80048a0:	58026300 	.word	0x58026300
 80048a4:	58026000 	.word	0x58026000
 80048a8:	cb840000 	.word	0xcb840000
 80048ac:	24000000 	.word	0x24000000
 80048b0:	053e2d63 	.word	0x053e2d63
 80048b4:	c7520000 	.word	0xc7520000
 80048b8:	cfb80000 	.word	0xcfb80000

080048bc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b088      	sub	sp, #32
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f7fe fee4 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 80048d8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7fe ff06 	bl	80036f0 <LL_ADC_INJ_IsConversionOngoing>
 80048e4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d103      	bne.n	80048f4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 8098 	beq.w	8004a24 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d02a      	beq.n	8004958 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	7d5b      	ldrb	r3, [r3, #21]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d126      	bne.n	8004958 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	7d1b      	ldrb	r3, [r3, #20]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d122      	bne.n	8004958 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004912:	2301      	movs	r3, #1
 8004914:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004916:	e014      	b.n	8004942 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	4a45      	ldr	r2, [pc, #276]	; (8004a30 <ADC_ConversionStop+0x174>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d90d      	bls.n	800493c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004924:	f043 0210 	orr.w	r2, r3, #16
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004930:	f043 0201 	orr.w	r2, r3, #1
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e074      	b.n	8004a26 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	3301      	adds	r3, #1
 8004940:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494c:	2b40      	cmp	r3, #64	; 0x40
 800494e:	d1e3      	bne.n	8004918 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2240      	movs	r2, #64	; 0x40
 8004956:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	2b02      	cmp	r3, #2
 800495c:	d014      	beq.n	8004988 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f7fe fe9c 	bl	80036a0 <LL_ADC_REG_IsConversionOngoing>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00c      	beq.n	8004988 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4618      	mov	r0, r3
 8004974:	f7fe fe59 	bl	800362a <LL_ADC_IsDisableOngoing>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d104      	bne.n	8004988 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe fe78 	bl	8003678 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d014      	beq.n	80049b8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4618      	mov	r0, r3
 8004994:	f7fe feac 	bl	80036f0 <LL_ADC_INJ_IsConversionOngoing>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00c      	beq.n	80049b8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fe fe41 	bl	800362a <LL_ADC_IsDisableOngoing>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d104      	bne.n	80049b8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fe fe88 	bl	80036c8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d005      	beq.n	80049ca <ADC_ConversionStop+0x10e>
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	2b03      	cmp	r3, #3
 80049c2:	d105      	bne.n	80049d0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80049c4:	230c      	movs	r3, #12
 80049c6:	617b      	str	r3, [r7, #20]
        break;
 80049c8:	e005      	b.n	80049d6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80049ca:	2308      	movs	r3, #8
 80049cc:	617b      	str	r3, [r7, #20]
        break;
 80049ce:	e002      	b.n	80049d6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80049d0:	2304      	movs	r3, #4
 80049d2:	617b      	str	r3, [r7, #20]
        break;
 80049d4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80049d6:	f7fe fbbd 	bl	8003154 <HAL_GetTick>
 80049da:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80049dc:	e01b      	b.n	8004a16 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80049de:	f7fe fbb9 	bl	8003154 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b05      	cmp	r3, #5
 80049ea:	d914      	bls.n	8004a16 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	4013      	ands	r3, r2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00d      	beq.n	8004a16 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fe:	f043 0210 	orr.w	r2, r3, #16
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0a:	f043 0201 	orr.w	r2, r3, #1
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e007      	b.n	8004a26 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1dc      	bne.n	80049de <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3720      	adds	r7, #32
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	000cdbff 	.word	0x000cdbff

08004a34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7fe fddf 	bl	8003604 <LL_ADC_IsEnabled>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d16e      	bne.n	8004b2a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689a      	ldr	r2, [r3, #8]
 8004a52:	4b38      	ldr	r3, [pc, #224]	; (8004b34 <ADC_Enable+0x100>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00d      	beq.n	8004a76 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5e:	f043 0210 	orr.w	r2, r3, #16
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6a:	f043 0201 	orr.w	r2, r3, #1
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e05a      	b.n	8004b2c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fe fd9a 	bl	80035b4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a80:	f7fe fb68 	bl	8003154 <HAL_GetTick>
 8004a84:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a2b      	ldr	r2, [pc, #172]	; (8004b38 <ADC_Enable+0x104>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d004      	beq.n	8004a9a <ADC_Enable+0x66>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a29      	ldr	r2, [pc, #164]	; (8004b3c <ADC_Enable+0x108>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d101      	bne.n	8004a9e <ADC_Enable+0x6a>
 8004a9a:	4b29      	ldr	r3, [pc, #164]	; (8004b40 <ADC_Enable+0x10c>)
 8004a9c:	e000      	b.n	8004aa0 <ADC_Enable+0x6c>
 8004a9e:	4b29      	ldr	r3, [pc, #164]	; (8004b44 <ADC_Enable+0x110>)
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7fe fd1d 	bl	80034e0 <LL_ADC_GetMultimode>
 8004aa6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a23      	ldr	r2, [pc, #140]	; (8004b3c <ADC_Enable+0x108>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d002      	beq.n	8004ab8 <ADC_Enable+0x84>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	e000      	b.n	8004aba <ADC_Enable+0x86>
 8004ab8:	4b1f      	ldr	r3, [pc, #124]	; (8004b38 <ADC_Enable+0x104>)
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6812      	ldr	r2, [r2, #0]
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d02c      	beq.n	8004b1c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d130      	bne.n	8004b2a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ac8:	e028      	b.n	8004b1c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fe fd98 	bl	8003604 <LL_ADC_IsEnabled>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d104      	bne.n	8004ae4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fe fd68 	bl	80035b4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ae4:	f7fe fb36 	bl	8003154 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d914      	bls.n	8004b1c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d00d      	beq.n	8004b1c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b04:	f043 0210 	orr.w	r2, r3, #16
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b10:	f043 0201 	orr.w	r2, r3, #1
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e007      	b.n	8004b2c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d1cf      	bne.n	8004aca <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	8000003f 	.word	0x8000003f
 8004b38:	40022000 	.word	0x40022000
 8004b3c:	40022100 	.word	0x40022100
 8004b40:	40022300 	.word	0x40022300
 8004b44:	58026300 	.word	0x58026300

08004b48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7fe fd68 	bl	800362a <LL_ADC_IsDisableOngoing>
 8004b5a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7fe fd4f 	bl	8003604 <LL_ADC_IsEnabled>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d047      	beq.n	8004bfc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d144      	bne.n	8004bfc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 030d 	and.w	r3, r3, #13
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d10c      	bne.n	8004b9a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7fe fd29 	bl	80035dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2203      	movs	r2, #3
 8004b90:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b92:	f7fe fadf 	bl	8003154 <HAL_GetTick>
 8004b96:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b98:	e029      	b.n	8004bee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9e:	f043 0210 	orr.w	r2, r3, #16
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004baa:	f043 0201 	orr.w	r2, r3, #1
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e023      	b.n	8004bfe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004bb6:	f7fe facd 	bl	8003154 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d914      	bls.n	8004bee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00d      	beq.n	8004bee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd6:	f043 0210 	orr.w	r2, r3, #16
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be2:	f043 0201 	orr.w	r2, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e007      	b.n	8004bfe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1dc      	bne.n	8004bb6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
	...

08004c08 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a79      	ldr	r2, [pc, #484]	; (8004dfc <ADC_ConfigureBoostMode+0x1f4>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d004      	beq.n	8004c24 <ADC_ConfigureBoostMode+0x1c>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a78      	ldr	r2, [pc, #480]	; (8004e00 <ADC_ConfigureBoostMode+0x1f8>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d109      	bne.n	8004c38 <ADC_ConfigureBoostMode+0x30>
 8004c24:	4b77      	ldr	r3, [pc, #476]	; (8004e04 <ADC_ConfigureBoostMode+0x1fc>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	bf14      	ite	ne
 8004c30:	2301      	movne	r3, #1
 8004c32:	2300      	moveq	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	e008      	b.n	8004c4a <ADC_ConfigureBoostMode+0x42>
 8004c38:	4b73      	ldr	r3, [pc, #460]	; (8004e08 <ADC_ConfigureBoostMode+0x200>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	bf14      	ite	ne
 8004c44:	2301      	movne	r3, #1
 8004c46:	2300      	moveq	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d01c      	beq.n	8004c88 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004c4e:	f003 fa4f 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 8004c52:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c5c:	d010      	beq.n	8004c80 <ADC_ConfigureBoostMode+0x78>
 8004c5e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c62:	d871      	bhi.n	8004d48 <ADC_ConfigureBoostMode+0x140>
 8004c64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c68:	d002      	beq.n	8004c70 <ADC_ConfigureBoostMode+0x68>
 8004c6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c6e:	d16b      	bne.n	8004d48 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	0c1b      	lsrs	r3, r3, #16
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7c:	60fb      	str	r3, [r7, #12]
        break;
 8004c7e:	e066      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	089b      	lsrs	r3, r3, #2
 8004c84:	60fb      	str	r3, [r7, #12]
        break;
 8004c86:	e062      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004c88:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004c8c:	f004 f9d2 	bl	8009034 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c90:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004c9a:	d051      	beq.n	8004d40 <ADC_ConfigureBoostMode+0x138>
 8004c9c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004ca0:	d854      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004ca2:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004ca6:	d047      	beq.n	8004d38 <ADC_ConfigureBoostMode+0x130>
 8004ca8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004cac:	d84e      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cae:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004cb2:	d03d      	beq.n	8004d30 <ADC_ConfigureBoostMode+0x128>
 8004cb4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004cb8:	d848      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004cbe:	d033      	beq.n	8004d28 <ADC_ConfigureBoostMode+0x120>
 8004cc0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004cc4:	d842      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cc6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004cca:	d029      	beq.n	8004d20 <ADC_ConfigureBoostMode+0x118>
 8004ccc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004cd0:	d83c      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cd2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004cd6:	d01a      	beq.n	8004d0e <ADC_ConfigureBoostMode+0x106>
 8004cd8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004cdc:	d836      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cde:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004ce2:	d014      	beq.n	8004d0e <ADC_ConfigureBoostMode+0x106>
 8004ce4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004ce8:	d830      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cee:	d00e      	beq.n	8004d0e <ADC_ConfigureBoostMode+0x106>
 8004cf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cf4:	d82a      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004cf6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004cfa:	d008      	beq.n	8004d0e <ADC_ConfigureBoostMode+0x106>
 8004cfc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004d00:	d824      	bhi.n	8004d4c <ADC_ConfigureBoostMode+0x144>
 8004d02:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d06:	d002      	beq.n	8004d0e <ADC_ConfigureBoostMode+0x106>
 8004d08:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004d0c:	d11e      	bne.n	8004d4c <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	0c9b      	lsrs	r3, r3, #18
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1c:	60fb      	str	r3, [r7, #12]
        break;
 8004d1e:	e016      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	091b      	lsrs	r3, r3, #4
 8004d24:	60fb      	str	r3, [r7, #12]
        break;
 8004d26:	e012      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	095b      	lsrs	r3, r3, #5
 8004d2c:	60fb      	str	r3, [r7, #12]
        break;
 8004d2e:	e00e      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	099b      	lsrs	r3, r3, #6
 8004d34:	60fb      	str	r3, [r7, #12]
        break;
 8004d36:	e00a      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	09db      	lsrs	r3, r3, #7
 8004d3c:	60fb      	str	r3, [r7, #12]
        break;
 8004d3e:	e006      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	0a1b      	lsrs	r3, r3, #8
 8004d44:	60fb      	str	r3, [r7, #12]
        break;
 8004d46:	e002      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
        break;
 8004d48:	bf00      	nop
 8004d4a:	e000      	b.n	8004d4e <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004d4c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004d4e:	f7fe fa31 	bl	80031b4 <HAL_GetREVID>
 8004d52:	4603      	mov	r3, r0
 8004d54:	f241 0203 	movw	r2, #4099	; 0x1003
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d815      	bhi.n	8004d88 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4a2b      	ldr	r2, [pc, #172]	; (8004e0c <ADC_ConfigureBoostMode+0x204>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d908      	bls.n	8004d76 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d72:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004d74:	e03e      	b.n	8004df4 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d84:	609a      	str	r2, [r3, #8]
}
 8004d86:	e035      	b.n	8004df4 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	085b      	lsrs	r3, r3, #1
 8004d8c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4a1f      	ldr	r2, [pc, #124]	; (8004e10 <ADC_ConfigureBoostMode+0x208>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d808      	bhi.n	8004da8 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004da4:	609a      	str	r2, [r3, #8]
}
 8004da6:	e025      	b.n	8004df4 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4a1a      	ldr	r2, [pc, #104]	; (8004e14 <ADC_ConfigureBoostMode+0x20c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d80a      	bhi.n	8004dc6 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dc2:	609a      	str	r2, [r3, #8]
}
 8004dc4:	e016      	b.n	8004df4 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	4a13      	ldr	r2, [pc, #76]	; (8004e18 <ADC_ConfigureBoostMode+0x210>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d80a      	bhi.n	8004de4 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de0:	609a      	str	r2, [r3, #8]
}
 8004de2:	e007      	b.n	8004df4 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689a      	ldr	r2, [r3, #8]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004df2:	609a      	str	r2, [r3, #8]
}
 8004df4:	bf00      	nop
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40022000 	.word	0x40022000
 8004e00:	40022100 	.word	0x40022100
 8004e04:	40022300 	.word	0x40022300
 8004e08:	58026300 	.word	0x58026300
 8004e0c:	01312d00 	.word	0x01312d00
 8004e10:	005f5e10 	.word	0x005f5e10
 8004e14:	00bebc20 	.word	0x00bebc20
 8004e18:	017d7840 	.word	0x017d7840

08004e1c <LL_ADC_IsEnabled>:
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <LL_ADC_IsEnabled+0x18>
 8004e30:	2301      	movs	r3, #1
 8004e32:	e000      	b.n	8004e36 <LL_ADC_IsEnabled+0x1a>
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
	...

08004e44 <LL_ADC_StartCalibration>:
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	4b09      	ldr	r3, [pc, #36]	; (8004e7c <LL_ADC_StartCalibration+0x38>)
 8004e56:	4013      	ands	r3, r2
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004e64:	430a      	orrs	r2, r1
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	609a      	str	r2, [r3, #8]
}
 8004e70:	bf00      	nop
 8004e72:	3714      	adds	r7, #20
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	3ffeffc0 	.word	0x3ffeffc0

08004e80 <LL_ADC_IsCalibrationOnGoing>:
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e94:	d101      	bne.n	8004e9a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004e96:	2301      	movs	r3, #1
 8004e98:	e000      	b.n	8004e9c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <LL_ADC_REG_IsConversionOngoing>:
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f003 0304 	and.w	r3, r3, #4
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d101      	bne.n	8004ec0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e000      	b.n	8004ec2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	370c      	adds	r7, #12
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
	...

08004ed0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004edc:	2300      	movs	r3, #0
 8004ede:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d101      	bne.n	8004eee <HAL_ADCEx_Calibration_Start+0x1e>
 8004eea:	2302      	movs	r3, #2
 8004eec:	e04c      	b.n	8004f88 <HAL_ADCEx_Calibration_Start+0xb8>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f7ff fe26 	bl	8004b48 <ADC_Disable>
 8004efc:	4603      	mov	r3, r0
 8004efe:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004f00:	7dfb      	ldrb	r3, [r7, #23]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d135      	bne.n	8004f72 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f0a:	4b21      	ldr	r3, [pc, #132]	; (8004f90 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	f043 0202 	orr.w	r2, r3, #2
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	68b9      	ldr	r1, [r7, #8]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7ff ff90 	bl	8004e44 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f24:	e014      	b.n	8004f50 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	4a19      	ldr	r2, [pc, #100]	; (8004f94 <HAL_ADCEx_Calibration_Start+0xc4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d30d      	bcc.n	8004f50 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f38:	f023 0312 	bic.w	r3, r3, #18
 8004f3c:	f043 0210 	orr.w	r2, r3, #16
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e01b      	b.n	8004f88 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff ff93 	bl	8004e80 <LL_ADC_IsCalibrationOnGoing>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1e2      	bne.n	8004f26 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f64:	f023 0303 	bic.w	r3, r3, #3
 8004f68:	f043 0201 	orr.w	r2, r3, #1
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	655a      	str	r2, [r3, #84]	; 0x54
 8004f70:	e005      	b.n	8004f7e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f76:	f043 0210 	orr.w	r2, r3, #16
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	ffffeefd 	.word	0xffffeefd
 8004f94:	25c3f800 	.word	0x25c3f800

08004f98 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004ffc:	b590      	push	{r4, r7, lr}
 8004ffe:	b09f      	sub	sp, #124	; 0x7c
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005016:	2302      	movs	r3, #2
 8005018:	e0be      	b.n	8005198 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005022:	2300      	movs	r3, #0
 8005024:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005026:	2300      	movs	r3, #0
 8005028:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a5c      	ldr	r2, [pc, #368]	; (80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d102      	bne.n	800503a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005034:	4b5b      	ldr	r3, [pc, #364]	; (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005036:	60bb      	str	r3, [r7, #8]
 8005038:	e001      	b.n	800503e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800503a:	2300      	movs	r3, #0
 800503c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10b      	bne.n	800505c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005048:	f043 0220 	orr.w	r2, r3, #32
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e09d      	b.n	8005198 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff ff22 	bl	8004ea8 <LL_ADC_REG_IsConversionOngoing>
 8005064:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f7ff ff1c 	bl	8004ea8 <LL_ADC_REG_IsConversionOngoing>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d17f      	bne.n	8005176 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005076:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005078:	2b00      	cmp	r3, #0
 800507a:	d17c      	bne.n	8005176 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a47      	ldr	r2, [pc, #284]	; (80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d004      	beq.n	8005090 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a46      	ldr	r2, [pc, #280]	; (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d101      	bne.n	8005094 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005090:	4b45      	ldr	r3, [pc, #276]	; (80051a8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005092:	e000      	b.n	8005096 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005094:	4b45      	ldr	r3, [pc, #276]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005096:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d039      	beq.n	8005114 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80050a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	431a      	orrs	r2, r3
 80050ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050b0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a3a      	ldr	r2, [pc, #232]	; (80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a38      	ldr	r2, [pc, #224]	; (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d10e      	bne.n	80050e4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80050c6:	4836      	ldr	r0, [pc, #216]	; (80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80050c8:	f7ff fea8 	bl	8004e1c <LL_ADC_IsEnabled>
 80050cc:	4604      	mov	r4, r0
 80050ce:	4835      	ldr	r0, [pc, #212]	; (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80050d0:	f7ff fea4 	bl	8004e1c <LL_ADC_IsEnabled>
 80050d4:	4603      	mov	r3, r0
 80050d6:	4323      	orrs	r3, r4
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bf0c      	ite	eq
 80050dc:	2301      	moveq	r3, #1
 80050de:	2300      	movne	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e008      	b.n	80050f6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80050e4:	4832      	ldr	r0, [pc, #200]	; (80051b0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80050e6:	f7ff fe99 	bl	8004e1c <LL_ADC_IsEnabled>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	bf0c      	ite	eq
 80050f0:	2301      	moveq	r3, #1
 80050f2:	2300      	movne	r3, #0
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d047      	beq.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80050fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050fc:	689a      	ldr	r2, [r3, #8]
 80050fe:	4b2d      	ldr	r3, [pc, #180]	; (80051b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005100:	4013      	ands	r3, r2
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	6811      	ldr	r1, [r2, #0]
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	6892      	ldr	r2, [r2, #8]
 800510a:	430a      	orrs	r2, r1
 800510c:	431a      	orrs	r2, r3
 800510e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005110:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005112:	e03a      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800511c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800511e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a1e      	ldr	r2, [pc, #120]	; (80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d004      	beq.n	8005134 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a1d      	ldr	r2, [pc, #116]	; (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d10e      	bne.n	8005152 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005134:	481a      	ldr	r0, [pc, #104]	; (80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005136:	f7ff fe71 	bl	8004e1c <LL_ADC_IsEnabled>
 800513a:	4604      	mov	r4, r0
 800513c:	4819      	ldr	r0, [pc, #100]	; (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800513e:	f7ff fe6d 	bl	8004e1c <LL_ADC_IsEnabled>
 8005142:	4603      	mov	r3, r0
 8005144:	4323      	orrs	r3, r4
 8005146:	2b00      	cmp	r3, #0
 8005148:	bf0c      	ite	eq
 800514a:	2301      	moveq	r3, #1
 800514c:	2300      	movne	r3, #0
 800514e:	b2db      	uxtb	r3, r3
 8005150:	e008      	b.n	8005164 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005152:	4817      	ldr	r0, [pc, #92]	; (80051b0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005154:	f7ff fe62 	bl	8004e1c <LL_ADC_IsEnabled>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	bf0c      	ite	eq
 800515e:	2301      	moveq	r3, #1
 8005160:	2300      	movne	r3, #0
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b00      	cmp	r3, #0
 8005166:	d010      	beq.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	4b11      	ldr	r3, [pc, #68]	; (80051b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800516e:	4013      	ands	r3, r2
 8005170:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005172:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005174:	e009      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800517a:	f043 0220 	orr.w	r2, r3, #32
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005188:	e000      	b.n	800518c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800518a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005194:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005198:	4618      	mov	r0, r3
 800519a:	377c      	adds	r7, #124	; 0x7c
 800519c:	46bd      	mov	sp, r7
 800519e:	bd90      	pop	{r4, r7, pc}
 80051a0:	40022000 	.word	0x40022000
 80051a4:	40022100 	.word	0x40022100
 80051a8:	40022300 	.word	0x40022300
 80051ac:	58026300 	.word	0x58026300
 80051b0:	58026000 	.word	0x58026000
 80051b4:	fffff0e0 	.word	0xfffff0e0

080051b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f003 0307 	and.w	r3, r3, #7
 80051c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051c8:	4b0b      	ldr	r3, [pc, #44]	; (80051f8 <__NVIC_SetPriorityGrouping+0x40>)
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80051d4:	4013      	ands	r3, r2
 80051d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80051e0:	4b06      	ldr	r3, [pc, #24]	; (80051fc <__NVIC_SetPriorityGrouping+0x44>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051e6:	4a04      	ldr	r2, [pc, #16]	; (80051f8 <__NVIC_SetPriorityGrouping+0x40>)
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	60d3      	str	r3, [r2, #12]
}
 80051ec:	bf00      	nop
 80051ee:	3714      	adds	r7, #20
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	e000ed00 	.word	0xe000ed00
 80051fc:	05fa0000 	.word	0x05fa0000

08005200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005200:	b480      	push	{r7}
 8005202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005204:	4b04      	ldr	r3, [pc, #16]	; (8005218 <__NVIC_GetPriorityGrouping+0x18>)
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	0a1b      	lsrs	r3, r3, #8
 800520a:	f003 0307 	and.w	r3, r3, #7
}
 800520e:	4618      	mov	r0, r3
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	e000ed00 	.word	0xe000ed00

0800521c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	4603      	mov	r3, r0
 8005224:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800522a:	2b00      	cmp	r3, #0
 800522c:	db0b      	blt.n	8005246 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800522e:	88fb      	ldrh	r3, [r7, #6]
 8005230:	f003 021f 	and.w	r2, r3, #31
 8005234:	4907      	ldr	r1, [pc, #28]	; (8005254 <__NVIC_EnableIRQ+0x38>)
 8005236:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800523a:	095b      	lsrs	r3, r3, #5
 800523c:	2001      	movs	r0, #1
 800523e:	fa00 f202 	lsl.w	r2, r0, r2
 8005242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	e000e100 	.word	0xe000e100

08005258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	4603      	mov	r3, r0
 8005260:	6039      	str	r1, [r7, #0]
 8005262:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005264:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005268:	2b00      	cmp	r3, #0
 800526a:	db0a      	blt.n	8005282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	b2da      	uxtb	r2, r3
 8005270:	490c      	ldr	r1, [pc, #48]	; (80052a4 <__NVIC_SetPriority+0x4c>)
 8005272:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005276:	0112      	lsls	r2, r2, #4
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	440b      	add	r3, r1
 800527c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005280:	e00a      	b.n	8005298 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	b2da      	uxtb	r2, r3
 8005286:	4908      	ldr	r1, [pc, #32]	; (80052a8 <__NVIC_SetPriority+0x50>)
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	f003 030f 	and.w	r3, r3, #15
 800528e:	3b04      	subs	r3, #4
 8005290:	0112      	lsls	r2, r2, #4
 8005292:	b2d2      	uxtb	r2, r2
 8005294:	440b      	add	r3, r1
 8005296:	761a      	strb	r2, [r3, #24]
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr
 80052a4:	e000e100 	.word	0xe000e100
 80052a8:	e000ed00 	.word	0xe000ed00

080052ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b089      	sub	sp, #36	; 0x24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	f1c3 0307 	rsb	r3, r3, #7
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	bf28      	it	cs
 80052ca:	2304      	movcs	r3, #4
 80052cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	3304      	adds	r3, #4
 80052d2:	2b06      	cmp	r3, #6
 80052d4:	d902      	bls.n	80052dc <NVIC_EncodePriority+0x30>
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	3b03      	subs	r3, #3
 80052da:	e000      	b.n	80052de <NVIC_EncodePriority+0x32>
 80052dc:	2300      	movs	r3, #0
 80052de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052e0:	f04f 32ff 	mov.w	r2, #4294967295
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ea:	43da      	mvns	r2, r3
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	401a      	ands	r2, r3
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052f4:	f04f 31ff 	mov.w	r1, #4294967295
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	fa01 f303 	lsl.w	r3, r1, r3
 80052fe:	43d9      	mvns	r1, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005304:	4313      	orrs	r3, r2
         );
}
 8005306:	4618      	mov	r0, r3
 8005308:	3724      	adds	r7, #36	; 0x24
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
	...

08005314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3b01      	subs	r3, #1
 8005320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005324:	d301      	bcc.n	800532a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005326:	2301      	movs	r3, #1
 8005328:	e00f      	b.n	800534a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800532a:	4a0a      	ldr	r2, [pc, #40]	; (8005354 <SysTick_Config+0x40>)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3b01      	subs	r3, #1
 8005330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005332:	210f      	movs	r1, #15
 8005334:	f04f 30ff 	mov.w	r0, #4294967295
 8005338:	f7ff ff8e 	bl	8005258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800533c:	4b05      	ldr	r3, [pc, #20]	; (8005354 <SysTick_Config+0x40>)
 800533e:	2200      	movs	r2, #0
 8005340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005342:	4b04      	ldr	r3, [pc, #16]	; (8005354 <SysTick_Config+0x40>)
 8005344:	2207      	movs	r2, #7
 8005346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	e000e010 	.word	0xe000e010

08005358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff ff29 	bl	80051b8 <__NVIC_SetPriorityGrouping>
}
 8005366:	bf00      	nop
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b086      	sub	sp, #24
 8005372:	af00      	add	r7, sp, #0
 8005374:	4603      	mov	r3, r0
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	607a      	str	r2, [r7, #4]
 800537a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800537c:	f7ff ff40 	bl	8005200 <__NVIC_GetPriorityGrouping>
 8005380:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	68b9      	ldr	r1, [r7, #8]
 8005386:	6978      	ldr	r0, [r7, #20]
 8005388:	f7ff ff90 	bl	80052ac <NVIC_EncodePriority>
 800538c:	4602      	mov	r2, r0
 800538e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005392:	4611      	mov	r1, r2
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff ff5f 	bl	8005258 <__NVIC_SetPriority>
}
 800539a:	bf00      	nop
 800539c:	3718      	adds	r7, #24
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b082      	sub	sp, #8
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	4603      	mov	r3, r0
 80053aa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7ff ff33 	bl	800521c <__NVIC_EnableIRQ>
}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff ffa4 	bl	8005314 <SysTick_Config>
 80053cc:	4603      	mov	r3, r0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b082      	sub	sp, #8
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d101      	bne.n	80053e8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e014      	b.n	8005412 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	791b      	ldrb	r3, [r3, #4]
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d105      	bne.n	80053fe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f7fc f9a1 	bl	8001740 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2202      	movs	r2, #2
 8005402:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2200      	movs	r2, #0
 8005408:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800541a:	b480      	push	{r7}
 800541c:	b083      	sub	sp, #12
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
 8005422:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	795b      	ldrb	r3, [r3, #5]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_DAC_Start+0x16>
 800542c:	2302      	movs	r3, #2
 800542e:	e040      	b.n	80054b2 <HAL_DAC_Start+0x98>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2202      	movs	r2, #2
 800543a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6819      	ldr	r1, [r3, #0]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	f003 0310 	and.w	r3, r3, #16
 8005448:	2201      	movs	r2, #1
 800544a:	409a      	lsls	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10f      	bne.n	800547a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8005464:	2b02      	cmp	r3, #2
 8005466:	d11d      	bne.n	80054a4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f042 0201 	orr.w	r2, r2, #1
 8005476:	605a      	str	r2, [r3, #4]
 8005478:	e014      	b.n	80054a4 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	f003 0310 	and.w	r3, r3, #16
 800548a:	2102      	movs	r1, #2
 800548c:	fa01 f303 	lsl.w	r3, r1, r3
 8005490:	429a      	cmp	r2, r3
 8005492:	d107      	bne.n	80054a4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0202 	orr.w	r2, r2, #2
 80054a2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80054be:	b480      	push	{r7}
 80054c0:	b087      	sub	sp, #28
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	60f8      	str	r0, [r7, #12]
 80054c6:	60b9      	str	r1, [r7, #8]
 80054c8:	607a      	str	r2, [r7, #4]
 80054ca:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80054cc:	2300      	movs	r3, #0
 80054ce:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d105      	bne.n	80054e8 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4413      	add	r3, r2
 80054e2:	3308      	adds	r3, #8
 80054e4:	617b      	str	r3, [r7, #20]
 80054e6:	e004      	b.n	80054f2 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80054e8:	697a      	ldr	r2, [r7, #20]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4413      	add	r3, r2
 80054ee:	3314      	adds	r3, #20
 80054f0:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	461a      	mov	r2, r3
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	371c      	adds	r7, #28
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	795b      	ldrb	r3, [r3, #5]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_DAC_ConfigChannel+0x18>
 800551c:	2302      	movs	r3, #2
 800551e:	e11d      	b.n	800575c <HAL_DAC_ConfigChannel+0x254>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2201      	movs	r2, #1
 8005524:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2202      	movs	r2, #2
 800552a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b04      	cmp	r3, #4
 8005532:	d174      	bne.n	800561e <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005534:	f7fd fe0e 	bl	8003154 <HAL_GetTick>
 8005538:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d134      	bne.n	80055aa <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005540:	e011      	b.n	8005566 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005542:	f7fd fe07 	bl	8003154 <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	2b01      	cmp	r3, #1
 800554e:	d90a      	bls.n	8005566 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	f043 0208 	orr.w	r2, r3, #8
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2203      	movs	r2, #3
 8005560:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e0fa      	b.n	800575c <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800556c:	4b7d      	ldr	r3, [pc, #500]	; (8005764 <HAL_DAC_ConfigChannel+0x25c>)
 800556e:	4013      	ands	r3, r2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1e6      	bne.n	8005542 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8005574:	2001      	movs	r0, #1
 8005576:	f7fd fdf9 	bl	800316c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	6992      	ldr	r2, [r2, #24]
 8005582:	641a      	str	r2, [r3, #64]	; 0x40
 8005584:	e01e      	b.n	80055c4 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005586:	f7fd fde5 	bl	8003154 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	2b01      	cmp	r3, #1
 8005592:	d90a      	bls.n	80055aa <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	f043 0208 	orr.w	r2, r3, #8
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2203      	movs	r2, #3
 80055a4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e0d8      	b.n	800575c <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	dbe8      	blt.n	8005586 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 80055b4:	2001      	movs	r0, #1
 80055b6:	f7fd fdd9 	bl	800316c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	6992      	ldr	r2, [r2, #24]
 80055c2:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f003 0310 	and.w	r3, r3, #16
 80055d0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80055d4:	fa01 f303 	lsl.w	r3, r1, r3
 80055d8:	43db      	mvns	r3, r3
 80055da:	ea02 0103 	and.w	r1, r2, r3
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	69da      	ldr	r2, [r3, #28]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f003 0310 	and.w	r3, r3, #16
 80055e8:	409a      	lsls	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f003 0310 	and.w	r3, r3, #16
 80055fe:	21ff      	movs	r1, #255	; 0xff
 8005600:	fa01 f303 	lsl.w	r3, r1, r3
 8005604:	43db      	mvns	r3, r3
 8005606:	ea02 0103 	and.w	r1, r2, r3
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	6a1a      	ldr	r2, [r3, #32]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f003 0310 	and.w	r3, r3, #16
 8005614:	409a      	lsls	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	430a      	orrs	r2, r1
 800561c:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d11d      	bne.n	8005662 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562c:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f003 0310 	and.w	r3, r3, #16
 8005634:	221f      	movs	r2, #31
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	43db      	mvns	r3, r3
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4013      	ands	r3, r2
 8005640:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	4313      	orrs	r3, r2
 8005658:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f003 0310 	and.w	r3, r3, #16
 8005670:	2207      	movs	r2, #7
 8005672:	fa02 f303 	lsl.w	r3, r2, r3
 8005676:	43db      	mvns	r3, r3
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	4013      	ands	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	2b01      	cmp	r3, #1
 8005684:	d102      	bne.n	800568c <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8005686:	2300      	movs	r3, #0
 8005688:	61fb      	str	r3, [r7, #28]
 800568a:	e00f      	b.n	80056ac <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	2b02      	cmp	r3, #2
 8005692:	d102      	bne.n	800569a <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005694:	2301      	movs	r3, #1
 8005696:	61fb      	str	r3, [r7, #28]
 8005698:	e008      	b.n	80056ac <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d102      	bne.n	80056a8 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80056a2:	2301      	movs	r3, #1
 80056a4:	61fb      	str	r3, [r7, #28]
 80056a6:	e001      	b.n	80056ac <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80056a8:	2300      	movs	r3, #0
 80056aa:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	69fa      	ldr	r2, [r7, #28]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f003 0310 	and.w	r3, r3, #16
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	fa02 f303 	lsl.w	r3, r2, r3
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6819      	ldr	r1, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f003 0310 	and.w	r3, r3, #16
 80056e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	43da      	mvns	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	400a      	ands	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f003 0310 	and.w	r3, r3, #16
 8005702:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005706:	fa02 f303 	lsl.w	r3, r2, r3
 800570a:	43db      	mvns	r3, r3
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	4013      	ands	r3, r2
 8005710:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f003 0310 	and.w	r3, r3, #16
 800571e:	693a      	ldr	r2, [r7, #16]
 8005720:	fa02 f303 	lsl.w	r3, r2, r3
 8005724:	697a      	ldr	r2, [r7, #20]
 8005726:	4313      	orrs	r3, r2
 8005728:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6819      	ldr	r1, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f003 0310 	and.w	r3, r3, #16
 800573e:	22c0      	movs	r2, #192	; 0xc0
 8005740:	fa02 f303 	lsl.w	r3, r2, r3
 8005744:	43da      	mvns	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	400a      	ands	r2, r1
 800574c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2201      	movs	r2, #1
 8005752:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3720      	adds	r7, #32
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	20008000 	.word	0x20008000

08005768 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b086      	sub	sp, #24
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005770:	f7fd fcf0 	bl	8003154 <HAL_GetTick>
 8005774:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e2dc      	b.n	8005d3a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d008      	beq.n	800579e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2280      	movs	r2, #128	; 0x80
 8005790:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e2cd      	b.n	8005d3a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a76      	ldr	r2, [pc, #472]	; (800597c <HAL_DMA_Abort+0x214>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d04a      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a74      	ldr	r2, [pc, #464]	; (8005980 <HAL_DMA_Abort+0x218>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d045      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a73      	ldr	r2, [pc, #460]	; (8005984 <HAL_DMA_Abort+0x21c>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d040      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a71      	ldr	r2, [pc, #452]	; (8005988 <HAL_DMA_Abort+0x220>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d03b      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a70      	ldr	r2, [pc, #448]	; (800598c <HAL_DMA_Abort+0x224>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d036      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a6e      	ldr	r2, [pc, #440]	; (8005990 <HAL_DMA_Abort+0x228>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d031      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a6d      	ldr	r2, [pc, #436]	; (8005994 <HAL_DMA_Abort+0x22c>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d02c      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a6b      	ldr	r2, [pc, #428]	; (8005998 <HAL_DMA_Abort+0x230>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d027      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a6a      	ldr	r2, [pc, #424]	; (800599c <HAL_DMA_Abort+0x234>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d022      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a68      	ldr	r2, [pc, #416]	; (80059a0 <HAL_DMA_Abort+0x238>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d01d      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a67      	ldr	r2, [pc, #412]	; (80059a4 <HAL_DMA_Abort+0x23c>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d018      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a65      	ldr	r2, [pc, #404]	; (80059a8 <HAL_DMA_Abort+0x240>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d013      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a64      	ldr	r2, [pc, #400]	; (80059ac <HAL_DMA_Abort+0x244>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00e      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a62      	ldr	r2, [pc, #392]	; (80059b0 <HAL_DMA_Abort+0x248>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d009      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a61      	ldr	r2, [pc, #388]	; (80059b4 <HAL_DMA_Abort+0x24c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d004      	beq.n	800583e <HAL_DMA_Abort+0xd6>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a5f      	ldr	r2, [pc, #380]	; (80059b8 <HAL_DMA_Abort+0x250>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d101      	bne.n	8005842 <HAL_DMA_Abort+0xda>
 800583e:	2301      	movs	r3, #1
 8005840:	e000      	b.n	8005844 <HAL_DMA_Abort+0xdc>
 8005842:	2300      	movs	r3, #0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d013      	beq.n	8005870 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 021e 	bic.w	r2, r2, #30
 8005856:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	695a      	ldr	r2, [r3, #20]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005866:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	617b      	str	r3, [r7, #20]
 800586e:	e00a      	b.n	8005886 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 020e 	bic.w	r2, r2, #14
 800587e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a3c      	ldr	r2, [pc, #240]	; (800597c <HAL_DMA_Abort+0x214>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d072      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a3a      	ldr	r2, [pc, #232]	; (8005980 <HAL_DMA_Abort+0x218>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d06d      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a39      	ldr	r2, [pc, #228]	; (8005984 <HAL_DMA_Abort+0x21c>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d068      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a37      	ldr	r2, [pc, #220]	; (8005988 <HAL_DMA_Abort+0x220>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d063      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a36      	ldr	r2, [pc, #216]	; (800598c <HAL_DMA_Abort+0x224>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d05e      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a34      	ldr	r2, [pc, #208]	; (8005990 <HAL_DMA_Abort+0x228>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d059      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a33      	ldr	r2, [pc, #204]	; (8005994 <HAL_DMA_Abort+0x22c>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d054      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a31      	ldr	r2, [pc, #196]	; (8005998 <HAL_DMA_Abort+0x230>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d04f      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a30      	ldr	r2, [pc, #192]	; (800599c <HAL_DMA_Abort+0x234>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d04a      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a2e      	ldr	r2, [pc, #184]	; (80059a0 <HAL_DMA_Abort+0x238>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d045      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a2d      	ldr	r2, [pc, #180]	; (80059a4 <HAL_DMA_Abort+0x23c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d040      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a2b      	ldr	r2, [pc, #172]	; (80059a8 <HAL_DMA_Abort+0x240>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d03b      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a2a      	ldr	r2, [pc, #168]	; (80059ac <HAL_DMA_Abort+0x244>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d036      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a28      	ldr	r2, [pc, #160]	; (80059b0 <HAL_DMA_Abort+0x248>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d031      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a27      	ldr	r2, [pc, #156]	; (80059b4 <HAL_DMA_Abort+0x24c>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d02c      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a25      	ldr	r2, [pc, #148]	; (80059b8 <HAL_DMA_Abort+0x250>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d027      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a24      	ldr	r2, [pc, #144]	; (80059bc <HAL_DMA_Abort+0x254>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d022      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a22      	ldr	r2, [pc, #136]	; (80059c0 <HAL_DMA_Abort+0x258>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d01d      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a21      	ldr	r2, [pc, #132]	; (80059c4 <HAL_DMA_Abort+0x25c>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d018      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a1f      	ldr	r2, [pc, #124]	; (80059c8 <HAL_DMA_Abort+0x260>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d013      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a1e      	ldr	r2, [pc, #120]	; (80059cc <HAL_DMA_Abort+0x264>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00e      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a1c      	ldr	r2, [pc, #112]	; (80059d0 <HAL_DMA_Abort+0x268>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d009      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a1b      	ldr	r2, [pc, #108]	; (80059d4 <HAL_DMA_Abort+0x26c>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d004      	beq.n	8005976 <HAL_DMA_Abort+0x20e>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a19      	ldr	r2, [pc, #100]	; (80059d8 <HAL_DMA_Abort+0x270>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d132      	bne.n	80059dc <HAL_DMA_Abort+0x274>
 8005976:	2301      	movs	r3, #1
 8005978:	e031      	b.n	80059de <HAL_DMA_Abort+0x276>
 800597a:	bf00      	nop
 800597c:	40020010 	.word	0x40020010
 8005980:	40020028 	.word	0x40020028
 8005984:	40020040 	.word	0x40020040
 8005988:	40020058 	.word	0x40020058
 800598c:	40020070 	.word	0x40020070
 8005990:	40020088 	.word	0x40020088
 8005994:	400200a0 	.word	0x400200a0
 8005998:	400200b8 	.word	0x400200b8
 800599c:	40020410 	.word	0x40020410
 80059a0:	40020428 	.word	0x40020428
 80059a4:	40020440 	.word	0x40020440
 80059a8:	40020458 	.word	0x40020458
 80059ac:	40020470 	.word	0x40020470
 80059b0:	40020488 	.word	0x40020488
 80059b4:	400204a0 	.word	0x400204a0
 80059b8:	400204b8 	.word	0x400204b8
 80059bc:	58025408 	.word	0x58025408
 80059c0:	5802541c 	.word	0x5802541c
 80059c4:	58025430 	.word	0x58025430
 80059c8:	58025444 	.word	0x58025444
 80059cc:	58025458 	.word	0x58025458
 80059d0:	5802546c 	.word	0x5802546c
 80059d4:	58025480 	.word	0x58025480
 80059d8:	58025494 	.word	0x58025494
 80059dc:	2300      	movs	r3, #0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d007      	beq.n	80059f2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a6d      	ldr	r2, [pc, #436]	; (8005bac <HAL_DMA_Abort+0x444>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d04a      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a6b      	ldr	r2, [pc, #428]	; (8005bb0 <HAL_DMA_Abort+0x448>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d045      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a6a      	ldr	r2, [pc, #424]	; (8005bb4 <HAL_DMA_Abort+0x44c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d040      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a68      	ldr	r2, [pc, #416]	; (8005bb8 <HAL_DMA_Abort+0x450>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d03b      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a67      	ldr	r2, [pc, #412]	; (8005bbc <HAL_DMA_Abort+0x454>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d036      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a65      	ldr	r2, [pc, #404]	; (8005bc0 <HAL_DMA_Abort+0x458>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d031      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a64      	ldr	r2, [pc, #400]	; (8005bc4 <HAL_DMA_Abort+0x45c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d02c      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a62      	ldr	r2, [pc, #392]	; (8005bc8 <HAL_DMA_Abort+0x460>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d027      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a61      	ldr	r2, [pc, #388]	; (8005bcc <HAL_DMA_Abort+0x464>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d022      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a5f      	ldr	r2, [pc, #380]	; (8005bd0 <HAL_DMA_Abort+0x468>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d01d      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a5e      	ldr	r2, [pc, #376]	; (8005bd4 <HAL_DMA_Abort+0x46c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d018      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a5c      	ldr	r2, [pc, #368]	; (8005bd8 <HAL_DMA_Abort+0x470>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d013      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a5b      	ldr	r2, [pc, #364]	; (8005bdc <HAL_DMA_Abort+0x474>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d00e      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a59      	ldr	r2, [pc, #356]	; (8005be0 <HAL_DMA_Abort+0x478>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d009      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a58      	ldr	r2, [pc, #352]	; (8005be4 <HAL_DMA_Abort+0x47c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d004      	beq.n	8005a92 <HAL_DMA_Abort+0x32a>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a56      	ldr	r2, [pc, #344]	; (8005be8 <HAL_DMA_Abort+0x480>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d108      	bne.n	8005aa4 <HAL_DMA_Abort+0x33c>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 0201 	bic.w	r2, r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	e007      	b.n	8005ab4 <HAL_DMA_Abort+0x34c>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0201 	bic.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005ab4:	e013      	b.n	8005ade <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ab6:	f7fd fb4d 	bl	8003154 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	2b05      	cmp	r3, #5
 8005ac2:	d90c      	bls.n	8005ade <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2220      	movs	r2, #32
 8005ac8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2203      	movs	r2, #3
 8005ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e12d      	b.n	8005d3a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1e5      	bne.n	8005ab6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a2f      	ldr	r2, [pc, #188]	; (8005bac <HAL_DMA_Abort+0x444>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d04a      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a2d      	ldr	r2, [pc, #180]	; (8005bb0 <HAL_DMA_Abort+0x448>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d045      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a2c      	ldr	r2, [pc, #176]	; (8005bb4 <HAL_DMA_Abort+0x44c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d040      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a2a      	ldr	r2, [pc, #168]	; (8005bb8 <HAL_DMA_Abort+0x450>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d03b      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a29      	ldr	r2, [pc, #164]	; (8005bbc <HAL_DMA_Abort+0x454>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d036      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a27      	ldr	r2, [pc, #156]	; (8005bc0 <HAL_DMA_Abort+0x458>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d031      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a26      	ldr	r2, [pc, #152]	; (8005bc4 <HAL_DMA_Abort+0x45c>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d02c      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a24      	ldr	r2, [pc, #144]	; (8005bc8 <HAL_DMA_Abort+0x460>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d027      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a23      	ldr	r2, [pc, #140]	; (8005bcc <HAL_DMA_Abort+0x464>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d022      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a21      	ldr	r2, [pc, #132]	; (8005bd0 <HAL_DMA_Abort+0x468>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d01d      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a20      	ldr	r2, [pc, #128]	; (8005bd4 <HAL_DMA_Abort+0x46c>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d018      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a1e      	ldr	r2, [pc, #120]	; (8005bd8 <HAL_DMA_Abort+0x470>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d013      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a1d      	ldr	r2, [pc, #116]	; (8005bdc <HAL_DMA_Abort+0x474>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00e      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a1b      	ldr	r2, [pc, #108]	; (8005be0 <HAL_DMA_Abort+0x478>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d009      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a1a      	ldr	r2, [pc, #104]	; (8005be4 <HAL_DMA_Abort+0x47c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d004      	beq.n	8005b8a <HAL_DMA_Abort+0x422>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a18      	ldr	r2, [pc, #96]	; (8005be8 <HAL_DMA_Abort+0x480>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d101      	bne.n	8005b8e <HAL_DMA_Abort+0x426>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e000      	b.n	8005b90 <HAL_DMA_Abort+0x428>
 8005b8e:	2300      	movs	r3, #0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d02b      	beq.n	8005bec <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b98:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b9e:	f003 031f 	and.w	r3, r3, #31
 8005ba2:	223f      	movs	r2, #63	; 0x3f
 8005ba4:	409a      	lsls	r2, r3
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	609a      	str	r2, [r3, #8]
 8005baa:	e02a      	b.n	8005c02 <HAL_DMA_Abort+0x49a>
 8005bac:	40020010 	.word	0x40020010
 8005bb0:	40020028 	.word	0x40020028
 8005bb4:	40020040 	.word	0x40020040
 8005bb8:	40020058 	.word	0x40020058
 8005bbc:	40020070 	.word	0x40020070
 8005bc0:	40020088 	.word	0x40020088
 8005bc4:	400200a0 	.word	0x400200a0
 8005bc8:	400200b8 	.word	0x400200b8
 8005bcc:	40020410 	.word	0x40020410
 8005bd0:	40020428 	.word	0x40020428
 8005bd4:	40020440 	.word	0x40020440
 8005bd8:	40020458 	.word	0x40020458
 8005bdc:	40020470 	.word	0x40020470
 8005be0:	40020488 	.word	0x40020488
 8005be4:	400204a0 	.word	0x400204a0
 8005be8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf6:	f003 031f 	and.w	r3, r3, #31
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	409a      	lsls	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a4f      	ldr	r2, [pc, #316]	; (8005d44 <HAL_DMA_Abort+0x5dc>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d072      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a4d      	ldr	r2, [pc, #308]	; (8005d48 <HAL_DMA_Abort+0x5e0>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d06d      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a4c      	ldr	r2, [pc, #304]	; (8005d4c <HAL_DMA_Abort+0x5e4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d068      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a4a      	ldr	r2, [pc, #296]	; (8005d50 <HAL_DMA_Abort+0x5e8>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d063      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a49      	ldr	r2, [pc, #292]	; (8005d54 <HAL_DMA_Abort+0x5ec>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d05e      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a47      	ldr	r2, [pc, #284]	; (8005d58 <HAL_DMA_Abort+0x5f0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d059      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a46      	ldr	r2, [pc, #280]	; (8005d5c <HAL_DMA_Abort+0x5f4>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d054      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a44      	ldr	r2, [pc, #272]	; (8005d60 <HAL_DMA_Abort+0x5f8>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d04f      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a43      	ldr	r2, [pc, #268]	; (8005d64 <HAL_DMA_Abort+0x5fc>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d04a      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a41      	ldr	r2, [pc, #260]	; (8005d68 <HAL_DMA_Abort+0x600>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d045      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a40      	ldr	r2, [pc, #256]	; (8005d6c <HAL_DMA_Abort+0x604>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d040      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a3e      	ldr	r2, [pc, #248]	; (8005d70 <HAL_DMA_Abort+0x608>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d03b      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a3d      	ldr	r2, [pc, #244]	; (8005d74 <HAL_DMA_Abort+0x60c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d036      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a3b      	ldr	r2, [pc, #236]	; (8005d78 <HAL_DMA_Abort+0x610>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d031      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a3a      	ldr	r2, [pc, #232]	; (8005d7c <HAL_DMA_Abort+0x614>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d02c      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a38      	ldr	r2, [pc, #224]	; (8005d80 <HAL_DMA_Abort+0x618>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d027      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a37      	ldr	r2, [pc, #220]	; (8005d84 <HAL_DMA_Abort+0x61c>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d022      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a35      	ldr	r2, [pc, #212]	; (8005d88 <HAL_DMA_Abort+0x620>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01d      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a34      	ldr	r2, [pc, #208]	; (8005d8c <HAL_DMA_Abort+0x624>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d018      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a32      	ldr	r2, [pc, #200]	; (8005d90 <HAL_DMA_Abort+0x628>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d013      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a31      	ldr	r2, [pc, #196]	; (8005d94 <HAL_DMA_Abort+0x62c>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00e      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a2f      	ldr	r2, [pc, #188]	; (8005d98 <HAL_DMA_Abort+0x630>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d009      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a2e      	ldr	r2, [pc, #184]	; (8005d9c <HAL_DMA_Abort+0x634>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d004      	beq.n	8005cf2 <HAL_DMA_Abort+0x58a>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a2c      	ldr	r2, [pc, #176]	; (8005da0 <HAL_DMA_Abort+0x638>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d101      	bne.n	8005cf6 <HAL_DMA_Abort+0x58e>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e000      	b.n	8005cf8 <HAL_DMA_Abort+0x590>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d015      	beq.n	8005d28 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005d04:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00c      	beq.n	8005d28 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d1c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005d26:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3718      	adds	r7, #24
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	40020010 	.word	0x40020010
 8005d48:	40020028 	.word	0x40020028
 8005d4c:	40020040 	.word	0x40020040
 8005d50:	40020058 	.word	0x40020058
 8005d54:	40020070 	.word	0x40020070
 8005d58:	40020088 	.word	0x40020088
 8005d5c:	400200a0 	.word	0x400200a0
 8005d60:	400200b8 	.word	0x400200b8
 8005d64:	40020410 	.word	0x40020410
 8005d68:	40020428 	.word	0x40020428
 8005d6c:	40020440 	.word	0x40020440
 8005d70:	40020458 	.word	0x40020458
 8005d74:	40020470 	.word	0x40020470
 8005d78:	40020488 	.word	0x40020488
 8005d7c:	400204a0 	.word	0x400204a0
 8005d80:	400204b8 	.word	0x400204b8
 8005d84:	58025408 	.word	0x58025408
 8005d88:	5802541c 	.word	0x5802541c
 8005d8c:	58025430 	.word	0x58025430
 8005d90:	58025444 	.word	0x58025444
 8005d94:	58025458 	.word	0x58025458
 8005d98:	5802546c 	.word	0x5802546c
 8005d9c:	58025480 	.word	0x58025480
 8005da0:	58025494 	.word	0x58025494

08005da4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e237      	b.n	8006226 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	d004      	beq.n	8005dcc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2280      	movs	r2, #128	; 0x80
 8005dc6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e22c      	b.n	8006226 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a5c      	ldr	r2, [pc, #368]	; (8005f44 <HAL_DMA_Abort_IT+0x1a0>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d04a      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a5b      	ldr	r2, [pc, #364]	; (8005f48 <HAL_DMA_Abort_IT+0x1a4>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d045      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a59      	ldr	r2, [pc, #356]	; (8005f4c <HAL_DMA_Abort_IT+0x1a8>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d040      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a58      	ldr	r2, [pc, #352]	; (8005f50 <HAL_DMA_Abort_IT+0x1ac>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d03b      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a56      	ldr	r2, [pc, #344]	; (8005f54 <HAL_DMA_Abort_IT+0x1b0>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d036      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a55      	ldr	r2, [pc, #340]	; (8005f58 <HAL_DMA_Abort_IT+0x1b4>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d031      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a53      	ldr	r2, [pc, #332]	; (8005f5c <HAL_DMA_Abort_IT+0x1b8>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d02c      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a52      	ldr	r2, [pc, #328]	; (8005f60 <HAL_DMA_Abort_IT+0x1bc>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d027      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a50      	ldr	r2, [pc, #320]	; (8005f64 <HAL_DMA_Abort_IT+0x1c0>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d022      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a4f      	ldr	r2, [pc, #316]	; (8005f68 <HAL_DMA_Abort_IT+0x1c4>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d01d      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a4d      	ldr	r2, [pc, #308]	; (8005f6c <HAL_DMA_Abort_IT+0x1c8>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d018      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a4c      	ldr	r2, [pc, #304]	; (8005f70 <HAL_DMA_Abort_IT+0x1cc>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d013      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a4a      	ldr	r2, [pc, #296]	; (8005f74 <HAL_DMA_Abort_IT+0x1d0>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a49      	ldr	r2, [pc, #292]	; (8005f78 <HAL_DMA_Abort_IT+0x1d4>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d009      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a47      	ldr	r2, [pc, #284]	; (8005f7c <HAL_DMA_Abort_IT+0x1d8>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_DMA_Abort_IT+0xc8>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a46      	ldr	r2, [pc, #280]	; (8005f80 <HAL_DMA_Abort_IT+0x1dc>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d101      	bne.n	8005e70 <HAL_DMA_Abort_IT+0xcc>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <HAL_DMA_Abort_IT+0xce>
 8005e70:	2300      	movs	r3, #0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 8086 	beq.w	8005f84 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2204      	movs	r2, #4
 8005e7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a2f      	ldr	r2, [pc, #188]	; (8005f44 <HAL_DMA_Abort_IT+0x1a0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d04a      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a2e      	ldr	r2, [pc, #184]	; (8005f48 <HAL_DMA_Abort_IT+0x1a4>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d045      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a2c      	ldr	r2, [pc, #176]	; (8005f4c <HAL_DMA_Abort_IT+0x1a8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d040      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a2b      	ldr	r2, [pc, #172]	; (8005f50 <HAL_DMA_Abort_IT+0x1ac>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d03b      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a29      	ldr	r2, [pc, #164]	; (8005f54 <HAL_DMA_Abort_IT+0x1b0>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d036      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a28      	ldr	r2, [pc, #160]	; (8005f58 <HAL_DMA_Abort_IT+0x1b4>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d031      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a26      	ldr	r2, [pc, #152]	; (8005f5c <HAL_DMA_Abort_IT+0x1b8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d02c      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a25      	ldr	r2, [pc, #148]	; (8005f60 <HAL_DMA_Abort_IT+0x1bc>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d027      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a23      	ldr	r2, [pc, #140]	; (8005f64 <HAL_DMA_Abort_IT+0x1c0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d022      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a22      	ldr	r2, [pc, #136]	; (8005f68 <HAL_DMA_Abort_IT+0x1c4>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d01d      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a20      	ldr	r2, [pc, #128]	; (8005f6c <HAL_DMA_Abort_IT+0x1c8>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d018      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1f      	ldr	r2, [pc, #124]	; (8005f70 <HAL_DMA_Abort_IT+0x1cc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d013      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a1d      	ldr	r2, [pc, #116]	; (8005f74 <HAL_DMA_Abort_IT+0x1d0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d00e      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1c      	ldr	r2, [pc, #112]	; (8005f78 <HAL_DMA_Abort_IT+0x1d4>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d009      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a1a      	ldr	r2, [pc, #104]	; (8005f7c <HAL_DMA_Abort_IT+0x1d8>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d004      	beq.n	8005f20 <HAL_DMA_Abort_IT+0x17c>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a19      	ldr	r2, [pc, #100]	; (8005f80 <HAL_DMA_Abort_IT+0x1dc>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d108      	bne.n	8005f32 <HAL_DMA_Abort_IT+0x18e>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0201 	bic.w	r2, r2, #1
 8005f2e:	601a      	str	r2, [r3, #0]
 8005f30:	e178      	b.n	8006224 <HAL_DMA_Abort_IT+0x480>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 0201 	bic.w	r2, r2, #1
 8005f40:	601a      	str	r2, [r3, #0]
 8005f42:	e16f      	b.n	8006224 <HAL_DMA_Abort_IT+0x480>
 8005f44:	40020010 	.word	0x40020010
 8005f48:	40020028 	.word	0x40020028
 8005f4c:	40020040 	.word	0x40020040
 8005f50:	40020058 	.word	0x40020058
 8005f54:	40020070 	.word	0x40020070
 8005f58:	40020088 	.word	0x40020088
 8005f5c:	400200a0 	.word	0x400200a0
 8005f60:	400200b8 	.word	0x400200b8
 8005f64:	40020410 	.word	0x40020410
 8005f68:	40020428 	.word	0x40020428
 8005f6c:	40020440 	.word	0x40020440
 8005f70:	40020458 	.word	0x40020458
 8005f74:	40020470 	.word	0x40020470
 8005f78:	40020488 	.word	0x40020488
 8005f7c:	400204a0 	.word	0x400204a0
 8005f80:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 020e 	bic.w	r2, r2, #14
 8005f92:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a6c      	ldr	r2, [pc, #432]	; (800614c <HAL_DMA_Abort_IT+0x3a8>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d04a      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a6b      	ldr	r2, [pc, #428]	; (8006150 <HAL_DMA_Abort_IT+0x3ac>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d045      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a69      	ldr	r2, [pc, #420]	; (8006154 <HAL_DMA_Abort_IT+0x3b0>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d040      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a68      	ldr	r2, [pc, #416]	; (8006158 <HAL_DMA_Abort_IT+0x3b4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d03b      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a66      	ldr	r2, [pc, #408]	; (800615c <HAL_DMA_Abort_IT+0x3b8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d036      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a65      	ldr	r2, [pc, #404]	; (8006160 <HAL_DMA_Abort_IT+0x3bc>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d031      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a63      	ldr	r2, [pc, #396]	; (8006164 <HAL_DMA_Abort_IT+0x3c0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d02c      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a62      	ldr	r2, [pc, #392]	; (8006168 <HAL_DMA_Abort_IT+0x3c4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d027      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a60      	ldr	r2, [pc, #384]	; (800616c <HAL_DMA_Abort_IT+0x3c8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d022      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a5f      	ldr	r2, [pc, #380]	; (8006170 <HAL_DMA_Abort_IT+0x3cc>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d01d      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a5d      	ldr	r2, [pc, #372]	; (8006174 <HAL_DMA_Abort_IT+0x3d0>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d018      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a5c      	ldr	r2, [pc, #368]	; (8006178 <HAL_DMA_Abort_IT+0x3d4>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d013      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a5a      	ldr	r2, [pc, #360]	; (800617c <HAL_DMA_Abort_IT+0x3d8>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d00e      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a59      	ldr	r2, [pc, #356]	; (8006180 <HAL_DMA_Abort_IT+0x3dc>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d009      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a57      	ldr	r2, [pc, #348]	; (8006184 <HAL_DMA_Abort_IT+0x3e0>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d004      	beq.n	8006034 <HAL_DMA_Abort_IT+0x290>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a56      	ldr	r2, [pc, #344]	; (8006188 <HAL_DMA_Abort_IT+0x3e4>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d108      	bne.n	8006046 <HAL_DMA_Abort_IT+0x2a2>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 0201 	bic.w	r2, r2, #1
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	e007      	b.n	8006056 <HAL_DMA_Abort_IT+0x2b2>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0201 	bic.w	r2, r2, #1
 8006054:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a3c      	ldr	r2, [pc, #240]	; (800614c <HAL_DMA_Abort_IT+0x3a8>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d072      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a3a      	ldr	r2, [pc, #232]	; (8006150 <HAL_DMA_Abort_IT+0x3ac>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d06d      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a39      	ldr	r2, [pc, #228]	; (8006154 <HAL_DMA_Abort_IT+0x3b0>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d068      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a37      	ldr	r2, [pc, #220]	; (8006158 <HAL_DMA_Abort_IT+0x3b4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d063      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a36      	ldr	r2, [pc, #216]	; (800615c <HAL_DMA_Abort_IT+0x3b8>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d05e      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a34      	ldr	r2, [pc, #208]	; (8006160 <HAL_DMA_Abort_IT+0x3bc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d059      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a33      	ldr	r2, [pc, #204]	; (8006164 <HAL_DMA_Abort_IT+0x3c0>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d054      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a31      	ldr	r2, [pc, #196]	; (8006168 <HAL_DMA_Abort_IT+0x3c4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d04f      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a30      	ldr	r2, [pc, #192]	; (800616c <HAL_DMA_Abort_IT+0x3c8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d04a      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a2e      	ldr	r2, [pc, #184]	; (8006170 <HAL_DMA_Abort_IT+0x3cc>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d045      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a2d      	ldr	r2, [pc, #180]	; (8006174 <HAL_DMA_Abort_IT+0x3d0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d040      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a2b      	ldr	r2, [pc, #172]	; (8006178 <HAL_DMA_Abort_IT+0x3d4>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d03b      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a2a      	ldr	r2, [pc, #168]	; (800617c <HAL_DMA_Abort_IT+0x3d8>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d036      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a28      	ldr	r2, [pc, #160]	; (8006180 <HAL_DMA_Abort_IT+0x3dc>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d031      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a27      	ldr	r2, [pc, #156]	; (8006184 <HAL_DMA_Abort_IT+0x3e0>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d02c      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a25      	ldr	r2, [pc, #148]	; (8006188 <HAL_DMA_Abort_IT+0x3e4>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d027      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a24      	ldr	r2, [pc, #144]	; (800618c <HAL_DMA_Abort_IT+0x3e8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d022      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a22      	ldr	r2, [pc, #136]	; (8006190 <HAL_DMA_Abort_IT+0x3ec>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d01d      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a21      	ldr	r2, [pc, #132]	; (8006194 <HAL_DMA_Abort_IT+0x3f0>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d018      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a1f      	ldr	r2, [pc, #124]	; (8006198 <HAL_DMA_Abort_IT+0x3f4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d013      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a1e      	ldr	r2, [pc, #120]	; (800619c <HAL_DMA_Abort_IT+0x3f8>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d00e      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a1c      	ldr	r2, [pc, #112]	; (80061a0 <HAL_DMA_Abort_IT+0x3fc>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d009      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a1b      	ldr	r2, [pc, #108]	; (80061a4 <HAL_DMA_Abort_IT+0x400>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d004      	beq.n	8006146 <HAL_DMA_Abort_IT+0x3a2>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a19      	ldr	r2, [pc, #100]	; (80061a8 <HAL_DMA_Abort_IT+0x404>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d132      	bne.n	80061ac <HAL_DMA_Abort_IT+0x408>
 8006146:	2301      	movs	r3, #1
 8006148:	e031      	b.n	80061ae <HAL_DMA_Abort_IT+0x40a>
 800614a:	bf00      	nop
 800614c:	40020010 	.word	0x40020010
 8006150:	40020028 	.word	0x40020028
 8006154:	40020040 	.word	0x40020040
 8006158:	40020058 	.word	0x40020058
 800615c:	40020070 	.word	0x40020070
 8006160:	40020088 	.word	0x40020088
 8006164:	400200a0 	.word	0x400200a0
 8006168:	400200b8 	.word	0x400200b8
 800616c:	40020410 	.word	0x40020410
 8006170:	40020428 	.word	0x40020428
 8006174:	40020440 	.word	0x40020440
 8006178:	40020458 	.word	0x40020458
 800617c:	40020470 	.word	0x40020470
 8006180:	40020488 	.word	0x40020488
 8006184:	400204a0 	.word	0x400204a0
 8006188:	400204b8 	.word	0x400204b8
 800618c:	58025408 	.word	0x58025408
 8006190:	5802541c 	.word	0x5802541c
 8006194:	58025430 	.word	0x58025430
 8006198:	58025444 	.word	0x58025444
 800619c:	58025458 	.word	0x58025458
 80061a0:	5802546c 	.word	0x5802546c
 80061a4:	58025480 	.word	0x58025480
 80061a8:	58025494 	.word	0x58025494
 80061ac:	2300      	movs	r3, #0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d028      	beq.n	8006204 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061c0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061cc:	f003 031f 	and.w	r3, r3, #31
 80061d0:	2201      	movs	r2, #1
 80061d2:	409a      	lsls	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80061e0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00c      	beq.n	8006204 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061f8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006202:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop

08006230 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e0cf      	b.n	80063e2 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006248:	2b00      	cmp	r3, #0
 800624a:	d106      	bne.n	800625a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2223      	movs	r2, #35	; 0x23
 8006250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fb fab9 	bl	80017cc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800625a:	4b64      	ldr	r3, [pc, #400]	; (80063ec <HAL_ETH_Init+0x1bc>)
 800625c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006260:	4a62      	ldr	r2, [pc, #392]	; (80063ec <HAL_ETH_Init+0x1bc>)
 8006262:	f043 0302 	orr.w	r3, r3, #2
 8006266:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800626a:	4b60      	ldr	r3, [pc, #384]	; (80063ec <HAL_ETH_Init+0x1bc>)
 800626c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	60bb      	str	r3, [r7, #8]
 8006276:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	7a1b      	ldrb	r3, [r3, #8]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d103      	bne.n	8006288 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8006280:	2000      	movs	r0, #0
 8006282:	f7fc ffef 	bl	8003264 <HAL_SYSCFG_ETHInterfaceSelect>
 8006286:	e003      	b.n	8006290 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8006288:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800628c:	f7fc ffea 	bl	8003264 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8006290:	4b57      	ldr	r3, [pc, #348]	; (80063f0 <HAL_ETH_Init+0x1c0>)
 8006292:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6812      	ldr	r2, [r2, #0]
 80062a2:	f043 0301 	orr.w	r3, r3, #1
 80062a6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80062aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062ac:	f7fc ff52 	bl	8003154 <HAL_GetTick>
 80062b0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80062b2:	e011      	b.n	80062d8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80062b4:	f7fc ff4e 	bl	8003154 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80062c2:	d909      	bls.n	80062d8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2204      	movs	r2, #4
 80062c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	22e0      	movs	r2, #224	; 0xe0
 80062d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e084      	b.n	80063e2 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e4      	bne.n	80062b4 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f886 	bl	80063fc <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80062f0:	f001 fefe 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 80062f4:	4603      	mov	r3, r0
 80062f6:	4a3f      	ldr	r2, [pc, #252]	; (80063f4 <HAL_ETH_Init+0x1c4>)
 80062f8:	fba2 2303 	umull	r2, r3, r2, r3
 80062fc:	0c9a      	lsrs	r2, r3, #18
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	3a01      	subs	r2, #1
 8006304:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 fa71 	bl	80067f0 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006316:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800631a:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	6812      	ldr	r2, [r2, #0]
 8006322:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006326:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800632a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0303 	and.w	r3, r3, #3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d009      	beq.n	800634e <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	22e0      	movs	r2, #224	; 0xe0
 8006346:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e049      	b.n	80063e2 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006356:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800635a:	4b27      	ldr	r3, [pc, #156]	; (80063f8 <HAL_ETH_Init+0x1c8>)
 800635c:	4013      	ands	r3, r2
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	6952      	ldr	r2, [r2, #20]
 8006362:	0051      	lsls	r1, r2, #1
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6812      	ldr	r2, [r2, #0]
 8006368:	430b      	orrs	r3, r1
 800636a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800636e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 fad9 	bl	800692a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fb1f 	bl	80069bc <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	3305      	adds	r3, #5
 8006384:	781b      	ldrb	r3, [r3, #0]
 8006386:	021a      	lsls	r2, r3, #8
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	3304      	adds	r3, #4
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	4619      	mov	r1, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	3303      	adds	r3, #3
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	061a      	lsls	r2, r3, #24
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	3302      	adds	r3, #2
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	041b      	lsls	r3, r3, #16
 80063b0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	3301      	adds	r3, #1
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80063bc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80063ca:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80063cc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2210      	movs	r2, #16
 80063dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	58024400 	.word	0x58024400
 80063f0:	58000400 	.word	0x58000400
 80063f4:	431bde83 	.word	0x431bde83
 80063f8:	ffff8001 	.word	0xffff8001

080063fc <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800640c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006414:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006416:	f001 fe6b 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 800641a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	4a1e      	ldr	r2, [pc, #120]	; (8006498 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d908      	bls.n	8006436 <HAL_ETH_SetMDIOClockRange+0x3a>
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	4a1d      	ldr	r2, [pc, #116]	; (800649c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d804      	bhi.n	8006436 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006432:	60fb      	str	r3, [r7, #12]
 8006434:	e027      	b.n	8006486 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	4a18      	ldr	r2, [pc, #96]	; (800649c <HAL_ETH_SetMDIOClockRange+0xa0>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d908      	bls.n	8006450 <HAL_ETH_SetMDIOClockRange+0x54>
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	4a17      	ldr	r2, [pc, #92]	; (80064a0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d204      	bcs.n	8006450 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800644c:	60fb      	str	r3, [r7, #12]
 800644e:	e01a      	b.n	8006486 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	4a13      	ldr	r2, [pc, #76]	; (80064a0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d303      	bcc.n	8006460 <HAL_ETH_SetMDIOClockRange+0x64>
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	4a12      	ldr	r2, [pc, #72]	; (80064a4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d911      	bls.n	8006484 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	4a10      	ldr	r2, [pc, #64]	; (80064a4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d908      	bls.n	800647a <HAL_ETH_SetMDIOClockRange+0x7e>
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	4a0f      	ldr	r2, [pc, #60]	; (80064a8 <HAL_ETH_SetMDIOClockRange+0xac>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d804      	bhi.n	800647a <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	e005      	b.n	8006486 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006480:	60fb      	str	r3, [r7, #12]
 8006482:	e000      	b.n	8006486 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8006484:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8006490:	bf00      	nop
 8006492:	3710      	adds	r7, #16
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	01312cff 	.word	0x01312cff
 800649c:	02160ebf 	.word	0x02160ebf
 80064a0:	03938700 	.word	0x03938700
 80064a4:	05f5e0ff 	.word	0x05f5e0ff
 80064a8:	08f0d17f 	.word	0x08f0d17f

080064ac <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80064be:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	791b      	ldrb	r3, [r3, #4]
 80064c4:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80064c6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	7b1b      	ldrb	r3, [r3, #12]
 80064cc:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80064ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	7b5b      	ldrb	r3, [r3, #13]
 80064d4:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80064d6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	7b9b      	ldrb	r3, [r3, #14]
 80064dc:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80064de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	7bdb      	ldrb	r3, [r3, #15]
 80064e4:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80064e6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	7c12      	ldrb	r2, [r2, #16]
 80064ec:	2a00      	cmp	r2, #0
 80064ee:	d102      	bne.n	80064f6 <ETH_SetMACConfig+0x4a>
 80064f0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80064f4:	e000      	b.n	80064f8 <ETH_SetMACConfig+0x4c>
 80064f6:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80064f8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80064fa:	683a      	ldr	r2, [r7, #0]
 80064fc:	7c52      	ldrb	r2, [r2, #17]
 80064fe:	2a00      	cmp	r2, #0
 8006500:	d102      	bne.n	8006508 <ETH_SetMACConfig+0x5c>
 8006502:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006506:	e000      	b.n	800650a <ETH_SetMACConfig+0x5e>
 8006508:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800650a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	7c9b      	ldrb	r3, [r3, #18]
 8006510:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006512:	431a      	orrs	r2, r3
               macconf->Speed |
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8006518:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800651e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	7f1b      	ldrb	r3, [r3, #28]
 8006524:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8006526:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	7f5b      	ldrb	r3, [r3, #29]
 800652c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800652e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	7f92      	ldrb	r2, [r2, #30]
 8006534:	2a00      	cmp	r2, #0
 8006536:	d102      	bne.n	800653e <ETH_SetMACConfig+0x92>
 8006538:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800653c:	e000      	b.n	8006540 <ETH_SetMACConfig+0x94>
 800653e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006540:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	7fdb      	ldrb	r3, [r3, #31]
 8006546:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006548:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800654a:	683a      	ldr	r2, [r7, #0]
 800654c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006550:	2a00      	cmp	r2, #0
 8006552:	d102      	bne.n	800655a <ETH_SetMACConfig+0xae>
 8006554:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006558:	e000      	b.n	800655c <ETH_SetMACConfig+0xb0>
 800655a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800655c:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006562:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800656a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 800656c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8006572:	4313      	orrs	r3, r2
 8006574:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	4b56      	ldr	r3, [pc, #344]	; (80066d8 <ETH_SetMACConfig+0x22c>)
 800657e:	4013      	ands	r3, r2
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	68f9      	ldr	r1, [r7, #12]
 8006586:	430b      	orrs	r3, r1
 8006588:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800658e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006596:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006598:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80065a0:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80065a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80065aa:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80065ac:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80065ae:	683a      	ldr	r2, [r7, #0]
 80065b0:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80065b4:	2a00      	cmp	r2, #0
 80065b6:	d102      	bne.n	80065be <ETH_SetMACConfig+0x112>
 80065b8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80065bc:	e000      	b.n	80065c0 <ETH_SetMACConfig+0x114>
 80065be:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80065c0:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	4b42      	ldr	r3, [pc, #264]	; (80066dc <ETH_SetMACConfig+0x230>)
 80065d2:	4013      	ands	r3, r2
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	6812      	ldr	r2, [r2, #0]
 80065d8:	68f9      	ldr	r1, [r7, #12]
 80065da:	430b      	orrs	r3, r1
 80065dc:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065e4:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80065ea:	4313      	orrs	r3, r2
 80065ec:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68da      	ldr	r2, [r3, #12]
 80065f4:	4b3a      	ldr	r3, [pc, #232]	; (80066e0 <ETH_SetMACConfig+0x234>)
 80065f6:	4013      	ands	r3, r2
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6812      	ldr	r2, [r2, #0]
 80065fc:	68f9      	ldr	r1, [r7, #12]
 80065fe:	430b      	orrs	r3, r1
 8006600:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006608:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800660e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8006616:	2a00      	cmp	r2, #0
 8006618:	d101      	bne.n	800661e <ETH_SetMACConfig+0x172>
 800661a:	2280      	movs	r2, #128	; 0x80
 800661c:	e000      	b.n	8006620 <ETH_SetMACConfig+0x174>
 800661e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8006620:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006626:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006628:	4313      	orrs	r3, r2
 800662a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006632:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8006636:	4013      	ands	r3, r2
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	68f9      	ldr	r1, [r7, #12]
 800663e:	430b      	orrs	r3, r1
 8006640:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8006648:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006650:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800665e:	f023 0103 	bic.w	r1, r3, #3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	430a      	orrs	r2, r1
 800666a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8006676:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8006692:	2a00      	cmp	r2, #0
 8006694:	d101      	bne.n	800669a <ETH_SetMACConfig+0x1ee>
 8006696:	2240      	movs	r2, #64	; 0x40
 8006698:	e000      	b.n	800669c <ETH_SetMACConfig+0x1f0>
 800669a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 800669c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80066a4:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80066a6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80066ae:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80066bc:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80066cc:	bf00      	nop
 80066ce:	3714      	adds	r7, #20
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr
 80066d8:	00048083 	.word	0x00048083
 80066dc:	c0f88000 	.word	0xc0f88000
 80066e0:	fffffef0 	.word	0xfffffef0

080066e4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	4b38      	ldr	r3, [pc, #224]	; (80067dc <ETH_SetDMAConfig+0xf8>)
 80066fa:	4013      	ands	r3, r2
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	6811      	ldr	r1, [r2, #0]
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	430b      	orrs	r3, r1
 8006706:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800670a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	791b      	ldrb	r3, [r3, #4]
 8006710:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006716:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	7b1b      	ldrb	r3, [r3, #12]
 800671c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800671e:	4313      	orrs	r3, r2
 8006720:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	4b2c      	ldr	r3, [pc, #176]	; (80067e0 <ETH_SetDMAConfig+0xfc>)
 800672e:	4013      	ands	r3, r2
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	6812      	ldr	r2, [r2, #0]
 8006734:	68f9      	ldr	r1, [r7, #12]
 8006736:	430b      	orrs	r3, r1
 8006738:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800673c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	7b5b      	ldrb	r3, [r3, #13]
 8006742:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8006748:	4313      	orrs	r3, r2
 800674a:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006754:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8006758:	4b22      	ldr	r3, [pc, #136]	; (80067e4 <ETH_SetDMAConfig+0x100>)
 800675a:	4013      	ands	r3, r2
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	6812      	ldr	r2, [r2, #0]
 8006760:	68f9      	ldr	r1, [r7, #12]
 8006762:	430b      	orrs	r3, r1
 8006764:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006768:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	7d1b      	ldrb	r3, [r3, #20]
 8006774:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8006776:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	7f5b      	ldrb	r3, [r3, #29]
 800677c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800678a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800678e:	4b16      	ldr	r3, [pc, #88]	; (80067e8 <ETH_SetDMAConfig+0x104>)
 8006790:	4013      	ands	r3, r2
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	68f9      	ldr	r1, [r7, #12]
 8006798:	430b      	orrs	r3, r1
 800679a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800679e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	7f1b      	ldrb	r3, [r3, #28]
 80067a6:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80067ac:	4313      	orrs	r3, r2
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067b8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80067bc:	4b0b      	ldr	r3, [pc, #44]	; (80067ec <ETH_SetDMAConfig+0x108>)
 80067be:	4013      	ands	r3, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6812      	ldr	r2, [r2, #0]
 80067c4:	68f9      	ldr	r1, [r7, #12]
 80067c6:	430b      	orrs	r3, r1
 80067c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80067cc:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80067d0:	bf00      	nop
 80067d2:	3714      	adds	r7, #20
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	ffff87fd 	.word	0xffff87fd
 80067e0:	ffff2ffe 	.word	0xffff2ffe
 80067e4:	fffec000 	.word	0xfffec000
 80067e8:	ffc0efef 	.word	0xffc0efef
 80067ec:	7fc0ffff 	.word	0x7fc0ffff

080067f0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b0a4      	sub	sp, #144	; 0x90
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80067f8:	2301      	movs	r3, #1
 80067fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80067fe:	2300      	movs	r3, #0
 8006800:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8006802:	2300      	movs	r3, #0
 8006804:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006808:	2300      	movs	r3, #0
 800680a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800680e:	2301      	movs	r3, #1
 8006810:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8006814:	2301      	movs	r3, #1
 8006816:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800681a:	2301      	movs	r3, #1
 800681c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8006820:	2300      	movs	r3, #0
 8006822:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8006826:	2301      	movs	r3, #1
 8006828:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800682c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006830:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8006832:	2300      	movs	r3, #0
 8006834:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8006838:	2300      	movs	r3, #0
 800683a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800683c:	2300      	movs	r3, #0
 800683e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8006842:	2300      	movs	r3, #0
 8006844:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8006848:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 800684c:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800684e:	2300      	movs	r3, #0
 8006850:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8006854:	2300      	movs	r3, #0
 8006856:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8006858:	2301      	movs	r3, #1
 800685a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800685e:	2300      	movs	r3, #0
 8006860:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8006864:	2300      	movs	r3, #0
 8006866:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800686a:	2300      	movs	r3, #0
 800686c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800686e:	2300      	movs	r3, #0
 8006870:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8006872:	2300      	movs	r3, #0
 8006874:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8006876:	2300      	movs	r3, #0
 8006878:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800687c:	2300      	movs	r3, #0
 800687e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8006882:	2301      	movs	r3, #1
 8006884:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8006888:	2320      	movs	r3, #32
 800688a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800688e:	2301      	movs	r3, #1
 8006890:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8006894:	2300      	movs	r3, #0
 8006896:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800689a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800689e:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80068a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068a4:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80068a6:	2300      	movs	r3, #0
 80068a8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80068ac:	2302      	movs	r3, #2
 80068ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80068b2:	2300      	movs	r3, #0
 80068b4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80068b8:	2300      	movs	r3, #0
 80068ba:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80068be:	2300      	movs	r3, #0
 80068c0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80068c4:	2301      	movs	r3, #1
 80068c6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80068ca:	2300      	movs	r3, #0
 80068cc:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80068ce:	2301      	movs	r3, #1
 80068d0:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80068d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80068d8:	4619      	mov	r1, r3
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f7ff fde6 	bl	80064ac <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80068e0:	2301      	movs	r3, #1
 80068e2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80068e4:	2301      	movs	r3, #1
 80068e6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80068e8:	2300      	movs	r3, #0
 80068ea:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80068ec:	2300      	movs	r3, #0
 80068ee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80068f2:	2300      	movs	r3, #0
 80068f4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80068f6:	2300      	movs	r3, #0
 80068f8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80068fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80068fe:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8006900:	2300      	movs	r3, #0
 8006902:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006904:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006908:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800690a:	2300      	movs	r3, #0
 800690c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8006910:	f44f 7306 	mov.w	r3, #536	; 0x218
 8006914:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006916:	f107 0308 	add.w	r3, r7, #8
 800691a:	4619      	mov	r1, r3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7ff fee1 	bl	80066e4 <ETH_SetDMAConfig>
}
 8006922:	bf00      	nop
 8006924:	3790      	adds	r7, #144	; 0x90
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800692a:	b480      	push	{r7}
 800692c:	b085      	sub	sp, #20
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006932:	2300      	movs	r3, #0
 8006934:	60fb      	str	r3, [r7, #12]
 8006936:	e01d      	b.n	8006974 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68d9      	ldr	r1, [r3, #12]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4613      	mov	r3, r2
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	4413      	add	r3, r2
 8006944:	00db      	lsls	r3, r3, #3
 8006946:	440b      	add	r3, r1
 8006948:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	2200      	movs	r2, #0
 800694e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	2200      	movs	r2, #0
 8006954:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	2200      	movs	r2, #0
 800695a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	2200      	movs	r2, #0
 8006960:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006962:	68b9      	ldr	r1, [r7, #8]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	3206      	adds	r2, #6
 800696a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3301      	adds	r3, #1
 8006972:	60fb      	str	r3, [r7, #12]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2b03      	cmp	r3, #3
 8006978:	d9de      	bls.n	8006938 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006988:	461a      	mov	r2, r3
 800698a:	2303      	movs	r3, #3
 800698c:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68da      	ldr	r2, [r3, #12]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800699c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68da      	ldr	r2, [r3, #12]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069ac:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 80069b0:	bf00      	nop
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80069c4:	2300      	movs	r3, #0
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	e023      	b.n	8006a12 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6919      	ldr	r1, [r3, #16]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	4613      	mov	r3, r2
 80069d2:	005b      	lsls	r3, r3, #1
 80069d4:	4413      	add	r3, r2
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	440b      	add	r3, r1
 80069da:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	2200      	movs	r2, #0
 80069e0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	2200      	movs	r2, #0
 80069e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	2200      	movs	r2, #0
 80069ec:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2200      	movs	r2, #0
 80069f2:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2200      	movs	r2, #0
 80069f8:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2200      	movs	r2, #0
 80069fe:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006a00:	68b9      	ldr	r1, [r7, #8]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	3212      	adds	r2, #18
 8006a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2b03      	cmp	r3, #3
 8006a16:	d9d8      	bls.n	80069ca <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a3e:	461a      	mov	r2, r3
 8006a40:	2303      	movs	r3, #3
 8006a42:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	691a      	ldr	r2, [r3, #16]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a52:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a66:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8006a6a:	bf00      	nop
 8006a6c:	3714      	adds	r7, #20
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
	...

08006a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b089      	sub	sp, #36	; 0x24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006a82:	2300      	movs	r3, #0
 8006a84:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006a86:	4b89      	ldr	r3, [pc, #548]	; (8006cac <HAL_GPIO_Init+0x234>)
 8006a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006a8a:	e194      	b.n	8006db6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	2101      	movs	r1, #1
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	fa01 f303 	lsl.w	r3, r1, r3
 8006a98:	4013      	ands	r3, r2
 8006a9a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f000 8186 	beq.w	8006db0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f003 0303 	and.w	r3, r3, #3
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d005      	beq.n	8006abc <HAL_GPIO_Init+0x44>
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	f003 0303 	and.w	r3, r3, #3
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d130      	bne.n	8006b1e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	005b      	lsls	r3, r3, #1
 8006ac6:	2203      	movs	r2, #3
 8006ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8006acc:	43db      	mvns	r3, r3
 8006ace:	69ba      	ldr	r2, [r7, #24]
 8006ad0:	4013      	ands	r3, r2
 8006ad2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	68da      	ldr	r2, [r3, #12]
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	005b      	lsls	r3, r3, #1
 8006adc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae0:	69ba      	ldr	r2, [r7, #24]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	69ba      	ldr	r2, [r7, #24]
 8006aea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006af2:	2201      	movs	r2, #1
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	fa02 f303 	lsl.w	r3, r2, r3
 8006afa:	43db      	mvns	r3, r3
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	4013      	ands	r3, r2
 8006b00:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	091b      	lsrs	r3, r3, #4
 8006b08:	f003 0201 	and.w	r2, r3, #1
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	69ba      	ldr	r2, [r7, #24]
 8006b1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f003 0303 	and.w	r3, r3, #3
 8006b26:	2b03      	cmp	r3, #3
 8006b28:	d017      	beq.n	8006b5a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	005b      	lsls	r3, r3, #1
 8006b34:	2203      	movs	r2, #3
 8006b36:	fa02 f303 	lsl.w	r3, r2, r3
 8006b3a:	43db      	mvns	r3, r3
 8006b3c:	69ba      	ldr	r2, [r7, #24]
 8006b3e:	4013      	ands	r3, r2
 8006b40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	689a      	ldr	r2, [r3, #8]
 8006b46:	69fb      	ldr	r3, [r7, #28]
 8006b48:	005b      	lsls	r3, r3, #1
 8006b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b4e:	69ba      	ldr	r2, [r7, #24]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	69ba      	ldr	r2, [r7, #24]
 8006b58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f003 0303 	and.w	r3, r3, #3
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	d123      	bne.n	8006bae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	08da      	lsrs	r2, r3, #3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	3208      	adds	r2, #8
 8006b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	f003 0307 	and.w	r3, r3, #7
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	220f      	movs	r2, #15
 8006b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b82:	43db      	mvns	r3, r3
 8006b84:	69ba      	ldr	r2, [r7, #24]
 8006b86:	4013      	ands	r3, r2
 8006b88:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	691a      	ldr	r2, [r3, #16]
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	f003 0307 	and.w	r3, r3, #7
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	08da      	lsrs	r2, r3, #3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	3208      	adds	r2, #8
 8006ba8:	69b9      	ldr	r1, [r7, #24]
 8006baa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	005b      	lsls	r3, r3, #1
 8006bb8:	2203      	movs	r2, #3
 8006bba:	fa02 f303 	lsl.w	r3, r2, r3
 8006bbe:	43db      	mvns	r3, r3
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f003 0203 	and.w	r2, r3, #3
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	005b      	lsls	r3, r3, #1
 8006bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd6:	69ba      	ldr	r2, [r7, #24]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 80e0 	beq.w	8006db0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bf0:	4b2f      	ldr	r3, [pc, #188]	; (8006cb0 <HAL_GPIO_Init+0x238>)
 8006bf2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006bf6:	4a2e      	ldr	r2, [pc, #184]	; (8006cb0 <HAL_GPIO_Init+0x238>)
 8006bf8:	f043 0302 	orr.w	r3, r3, #2
 8006bfc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006c00:	4b2b      	ldr	r3, [pc, #172]	; (8006cb0 <HAL_GPIO_Init+0x238>)
 8006c02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006c0e:	4a29      	ldr	r2, [pc, #164]	; (8006cb4 <HAL_GPIO_Init+0x23c>)
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	089b      	lsrs	r3, r3, #2
 8006c14:	3302      	adds	r3, #2
 8006c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	f003 0303 	and.w	r3, r3, #3
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	220f      	movs	r2, #15
 8006c26:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2a:	43db      	mvns	r3, r3
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	4013      	ands	r3, r2
 8006c30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a20      	ldr	r2, [pc, #128]	; (8006cb8 <HAL_GPIO_Init+0x240>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d052      	beq.n	8006ce0 <HAL_GPIO_Init+0x268>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a1f      	ldr	r2, [pc, #124]	; (8006cbc <HAL_GPIO_Init+0x244>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d031      	beq.n	8006ca6 <HAL_GPIO_Init+0x22e>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a1e      	ldr	r2, [pc, #120]	; (8006cc0 <HAL_GPIO_Init+0x248>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d02b      	beq.n	8006ca2 <HAL_GPIO_Init+0x22a>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a1d      	ldr	r2, [pc, #116]	; (8006cc4 <HAL_GPIO_Init+0x24c>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d025      	beq.n	8006c9e <HAL_GPIO_Init+0x226>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a1c      	ldr	r2, [pc, #112]	; (8006cc8 <HAL_GPIO_Init+0x250>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d01f      	beq.n	8006c9a <HAL_GPIO_Init+0x222>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a1b      	ldr	r2, [pc, #108]	; (8006ccc <HAL_GPIO_Init+0x254>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d019      	beq.n	8006c96 <HAL_GPIO_Init+0x21e>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a1a      	ldr	r2, [pc, #104]	; (8006cd0 <HAL_GPIO_Init+0x258>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d013      	beq.n	8006c92 <HAL_GPIO_Init+0x21a>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a19      	ldr	r2, [pc, #100]	; (8006cd4 <HAL_GPIO_Init+0x25c>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d00d      	beq.n	8006c8e <HAL_GPIO_Init+0x216>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a18      	ldr	r2, [pc, #96]	; (8006cd8 <HAL_GPIO_Init+0x260>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d007      	beq.n	8006c8a <HAL_GPIO_Init+0x212>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a17      	ldr	r2, [pc, #92]	; (8006cdc <HAL_GPIO_Init+0x264>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d101      	bne.n	8006c86 <HAL_GPIO_Init+0x20e>
 8006c82:	2309      	movs	r3, #9
 8006c84:	e02d      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c86:	230a      	movs	r3, #10
 8006c88:	e02b      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c8a:	2308      	movs	r3, #8
 8006c8c:	e029      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c8e:	2307      	movs	r3, #7
 8006c90:	e027      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c92:	2306      	movs	r3, #6
 8006c94:	e025      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c96:	2305      	movs	r3, #5
 8006c98:	e023      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c9a:	2304      	movs	r3, #4
 8006c9c:	e021      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e01f      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	e01d      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e01b      	b.n	8006ce2 <HAL_GPIO_Init+0x26a>
 8006caa:	bf00      	nop
 8006cac:	58000080 	.word	0x58000080
 8006cb0:	58024400 	.word	0x58024400
 8006cb4:	58000400 	.word	0x58000400
 8006cb8:	58020000 	.word	0x58020000
 8006cbc:	58020400 	.word	0x58020400
 8006cc0:	58020800 	.word	0x58020800
 8006cc4:	58020c00 	.word	0x58020c00
 8006cc8:	58021000 	.word	0x58021000
 8006ccc:	58021400 	.word	0x58021400
 8006cd0:	58021800 	.word	0x58021800
 8006cd4:	58021c00 	.word	0x58021c00
 8006cd8:	58022000 	.word	0x58022000
 8006cdc:	58022400 	.word	0x58022400
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	69fa      	ldr	r2, [r7, #28]
 8006ce4:	f002 0203 	and.w	r2, r2, #3
 8006ce8:	0092      	lsls	r2, r2, #2
 8006cea:	4093      	lsls	r3, r2
 8006cec:	69ba      	ldr	r2, [r7, #24]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006cf2:	4938      	ldr	r1, [pc, #224]	; (8006dd4 <HAL_GPIO_Init+0x35c>)
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	089b      	lsrs	r3, r3, #2
 8006cf8:	3302      	adds	r3, #2
 8006cfa:	69ba      	ldr	r2, [r7, #24]
 8006cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006d00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	43db      	mvns	r3, r3
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	4013      	ands	r3, r2
 8006d10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006d1e:	69ba      	ldr	r2, [r7, #24]
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006d26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	43db      	mvns	r3, r3
 8006d3a:	69ba      	ldr	r2, [r7, #24]
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d003      	beq.n	8006d54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006d4c:	69ba      	ldr	r2, [r7, #24]
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006d54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	43db      	mvns	r3, r3
 8006d66:	69ba      	ldr	r2, [r7, #24]
 8006d68:	4013      	ands	r3, r2
 8006d6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d003      	beq.n	8006d80 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006d78:	69ba      	ldr	r2, [r7, #24]
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	69ba      	ldr	r2, [r7, #24]
 8006d84:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	43db      	mvns	r3, r3
 8006d90:	69ba      	ldr	r2, [r7, #24]
 8006d92:	4013      	ands	r3, r2
 8006d94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d003      	beq.n	8006daa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006da2:	69ba      	ldr	r2, [r7, #24]
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	69ba      	ldr	r2, [r7, #24]
 8006dae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	3301      	adds	r3, #1
 8006db4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f47f ae63 	bne.w	8006a8c <HAL_GPIO_Init+0x14>
  }
}
 8006dc6:	bf00      	nop
 8006dc8:	bf00      	nop
 8006dca:	3724      	adds	r7, #36	; 0x24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr
 8006dd4:	58000400 	.word	0x58000400

08006dd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	460b      	mov	r3, r1
 8006de2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	691a      	ldr	r2, [r3, #16]
 8006de8:	887b      	ldrh	r3, [r7, #2]
 8006dea:	4013      	ands	r3, r2
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d002      	beq.n	8006df6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006df0:	2301      	movs	r3, #1
 8006df2:	73fb      	strb	r3, [r7, #15]
 8006df4:	e001      	b.n	8006dfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006df6:	2300      	movs	r3, #0
 8006df8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3714      	adds	r7, #20
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr

08006e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	460b      	mov	r3, r1
 8006e12:	807b      	strh	r3, [r7, #2]
 8006e14:	4613      	mov	r3, r2
 8006e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e18:	787b      	ldrb	r3, [r7, #1]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e1e:	887a      	ldrh	r2, [r7, #2]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006e24:	e003      	b.n	8006e2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006e26:	887b      	ldrh	r3, [r7, #2]
 8006e28:	041a      	lsls	r2, r3, #16
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	619a      	str	r2, [r3, #24]
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006e3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e3c:	b08f      	sub	sp, #60	; 0x3c
 8006e3e:	af0a      	add	r7, sp, #40	; 0x28
 8006e40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d101      	bne.n	8006e4c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e116      	b.n	800707a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d106      	bne.n	8006e6c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7fa fe14 	bl	8001a94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2203      	movs	r2, #3
 8006e70:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d102      	bne.n	8006e86 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f005 fd78 	bl	800c980 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	603b      	str	r3, [r7, #0]
 8006e96:	687e      	ldr	r6, [r7, #4]
 8006e98:	466d      	mov	r5, sp
 8006e9a:	f106 0410 	add.w	r4, r6, #16
 8006e9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ea0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ea2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ea4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ea6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006eaa:	e885 0003 	stmia.w	r5, {r0, r1}
 8006eae:	1d33      	adds	r3, r6, #4
 8006eb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006eb2:	6838      	ldr	r0, [r7, #0]
 8006eb4:	f005 fcf6 	bl	800c8a4 <USB_CoreInit>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d005      	beq.n	8006eca <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e0d7      	b.n	800707a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2100      	movs	r1, #0
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f005 fd66 	bl	800c9a2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	73fb      	strb	r3, [r7, #15]
 8006eda:	e04a      	b.n	8006f72 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006edc:	7bfa      	ldrb	r2, [r7, #15]
 8006ede:	6879      	ldr	r1, [r7, #4]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	4413      	add	r3, r2
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	440b      	add	r3, r1
 8006eea:	333d      	adds	r3, #61	; 0x3d
 8006eec:	2201      	movs	r2, #1
 8006eee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006ef0:	7bfa      	ldrb	r2, [r7, #15]
 8006ef2:	6879      	ldr	r1, [r7, #4]
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4413      	add	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	440b      	add	r3, r1
 8006efe:	333c      	adds	r3, #60	; 0x3c
 8006f00:	7bfa      	ldrb	r2, [r7, #15]
 8006f02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006f04:	7bfa      	ldrb	r2, [r7, #15]
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
 8006f08:	b298      	uxth	r0, r3
 8006f0a:	6879      	ldr	r1, [r7, #4]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	00db      	lsls	r3, r3, #3
 8006f10:	4413      	add	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	440b      	add	r3, r1
 8006f16:	3344      	adds	r3, #68	; 0x44
 8006f18:	4602      	mov	r2, r0
 8006f1a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006f1c:	7bfa      	ldrb	r2, [r7, #15]
 8006f1e:	6879      	ldr	r1, [r7, #4]
 8006f20:	4613      	mov	r3, r2
 8006f22:	00db      	lsls	r3, r3, #3
 8006f24:	4413      	add	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	440b      	add	r3, r1
 8006f2a:	3340      	adds	r3, #64	; 0x40
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006f30:	7bfa      	ldrb	r2, [r7, #15]
 8006f32:	6879      	ldr	r1, [r7, #4]
 8006f34:	4613      	mov	r3, r2
 8006f36:	00db      	lsls	r3, r3, #3
 8006f38:	4413      	add	r3, r2
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	440b      	add	r3, r1
 8006f3e:	3348      	adds	r3, #72	; 0x48
 8006f40:	2200      	movs	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006f44:	7bfa      	ldrb	r2, [r7, #15]
 8006f46:	6879      	ldr	r1, [r7, #4]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	00db      	lsls	r3, r3, #3
 8006f4c:	4413      	add	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	440b      	add	r3, r1
 8006f52:	334c      	adds	r3, #76	; 0x4c
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006f58:	7bfa      	ldrb	r2, [r7, #15]
 8006f5a:	6879      	ldr	r1, [r7, #4]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	00db      	lsls	r3, r3, #3
 8006f60:	4413      	add	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	440b      	add	r3, r1
 8006f66:	3354      	adds	r3, #84	; 0x54
 8006f68:	2200      	movs	r2, #0
 8006f6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	73fb      	strb	r3, [r7, #15]
 8006f72:	7bfa      	ldrb	r2, [r7, #15]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d3af      	bcc.n	8006edc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	73fb      	strb	r3, [r7, #15]
 8006f80:	e044      	b.n	800700c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006f82:	7bfa      	ldrb	r2, [r7, #15]
 8006f84:	6879      	ldr	r1, [r7, #4]
 8006f86:	4613      	mov	r3, r2
 8006f88:	00db      	lsls	r3, r3, #3
 8006f8a:	4413      	add	r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	440b      	add	r3, r1
 8006f90:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8006f94:	2200      	movs	r2, #0
 8006f96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006f98:	7bfa      	ldrb	r2, [r7, #15]
 8006f9a:	6879      	ldr	r1, [r7, #4]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	00db      	lsls	r3, r3, #3
 8006fa0:	4413      	add	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	440b      	add	r3, r1
 8006fa6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8006faa:	7bfa      	ldrb	r2, [r7, #15]
 8006fac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006fae:	7bfa      	ldrb	r2, [r7, #15]
 8006fb0:	6879      	ldr	r1, [r7, #4]
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	00db      	lsls	r3, r3, #3
 8006fb6:	4413      	add	r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	440b      	add	r3, r1
 8006fbc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006fc4:	7bfa      	ldrb	r2, [r7, #15]
 8006fc6:	6879      	ldr	r1, [r7, #4]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	4413      	add	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	440b      	add	r3, r1
 8006fd2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006fda:	7bfa      	ldrb	r2, [r7, #15]
 8006fdc:	6879      	ldr	r1, [r7, #4]
 8006fde:	4613      	mov	r3, r2
 8006fe0:	00db      	lsls	r3, r3, #3
 8006fe2:	4413      	add	r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	440b      	add	r3, r1
 8006fe8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8006fec:	2200      	movs	r2, #0
 8006fee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006ff0:	7bfa      	ldrb	r2, [r7, #15]
 8006ff2:	6879      	ldr	r1, [r7, #4]
 8006ff4:	4613      	mov	r3, r2
 8006ff6:	00db      	lsls	r3, r3, #3
 8006ff8:	4413      	add	r3, r2
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	440b      	add	r3, r1
 8006ffe:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007002:	2200      	movs	r2, #0
 8007004:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007006:	7bfb      	ldrb	r3, [r7, #15]
 8007008:	3301      	adds	r3, #1
 800700a:	73fb      	strb	r3, [r7, #15]
 800700c:	7bfa      	ldrb	r2, [r7, #15]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	429a      	cmp	r2, r3
 8007014:	d3b5      	bcc.n	8006f82 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	603b      	str	r3, [r7, #0]
 800701c:	687e      	ldr	r6, [r7, #4]
 800701e:	466d      	mov	r5, sp
 8007020:	f106 0410 	add.w	r4, r6, #16
 8007024:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007026:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007028:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800702a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800702c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007030:	e885 0003 	stmia.w	r5, {r0, r1}
 8007034:	1d33      	adds	r3, r6, #4
 8007036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007038:	6838      	ldr	r0, [r7, #0]
 800703a:	f005 fcff 	bl	800ca3c <USB_DevInit>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d005      	beq.n	8007050 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2202      	movs	r2, #2
 8007048:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e014      	b.n	800707a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007064:	2b01      	cmp	r3, #1
 8007066:	d102      	bne.n	800706e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f80b 	bl	8007084 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4618      	mov	r0, r3
 8007074:	f005 febd 	bl	800cdf2 <USB_DevDisconnect>

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08007084 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007084:	b480      	push	{r7}
 8007086:	b085      	sub	sp, #20
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80070b2:	4b05      	ldr	r3, [pc, #20]	; (80070c8 <HAL_PCDEx_ActivateLPM+0x44>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3714      	adds	r7, #20
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	10000003 	.word	0x10000003

080070cc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80070d4:	4b19      	ldr	r3, [pc, #100]	; (800713c <HAL_PWREx_ConfigSupply+0x70>)
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f003 0304 	and.w	r3, r3, #4
 80070dc:	2b04      	cmp	r3, #4
 80070de:	d00a      	beq.n	80070f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80070e0:	4b16      	ldr	r3, [pc, #88]	; (800713c <HAL_PWREx_ConfigSupply+0x70>)
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	f003 0307 	and.w	r3, r3, #7
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d001      	beq.n	80070f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e01f      	b.n	8007132 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80070f2:	2300      	movs	r3, #0
 80070f4:	e01d      	b.n	8007132 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80070f6:	4b11      	ldr	r3, [pc, #68]	; (800713c <HAL_PWREx_ConfigSupply+0x70>)
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f023 0207 	bic.w	r2, r3, #7
 80070fe:	490f      	ldr	r1, [pc, #60]	; (800713c <HAL_PWREx_ConfigSupply+0x70>)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4313      	orrs	r3, r2
 8007104:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007106:	f7fc f825 	bl	8003154 <HAL_GetTick>
 800710a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800710c:	e009      	b.n	8007122 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800710e:	f7fc f821 	bl	8003154 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800711c:	d901      	bls.n	8007122 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e007      	b.n	8007132 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007122:	4b06      	ldr	r3, [pc, #24]	; (800713c <HAL_PWREx_ConfigSupply+0x70>)
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800712a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800712e:	d1ee      	bne.n	800710e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	58024800 	.word	0x58024800

08007140 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007140:	b480      	push	{r7}
 8007142:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007144:	4b05      	ldr	r3, [pc, #20]	; (800715c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	4a04      	ldr	r2, [pc, #16]	; (800715c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800714a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800714e:	60d3      	str	r3, [r2, #12]
}
 8007150:	bf00      	nop
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop
 800715c:	58024800 	.word	0x58024800

08007160 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b08c      	sub	sp, #48	; 0x30
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d102      	bne.n	8007174 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	f000 bc1d 	b.w	80079ae <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 0301 	and.w	r3, r3, #1
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8087 	beq.w	8007290 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007182:	4b99      	ldr	r3, [pc, #612]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800718a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800718c:	4b96      	ldr	r3, [pc, #600]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800718e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007190:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007194:	2b10      	cmp	r3, #16
 8007196:	d007      	beq.n	80071a8 <HAL_RCC_OscConfig+0x48>
 8007198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719a:	2b18      	cmp	r3, #24
 800719c:	d110      	bne.n	80071c0 <HAL_RCC_OscConfig+0x60>
 800719e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a0:	f003 0303 	and.w	r3, r3, #3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d10b      	bne.n	80071c0 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a8:	4b8f      	ldr	r3, [pc, #572]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d06c      	beq.n	800728e <HAL_RCC_OscConfig+0x12e>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d168      	bne.n	800728e <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e3f6      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071c8:	d106      	bne.n	80071d8 <HAL_RCC_OscConfig+0x78>
 80071ca:	4b87      	ldr	r3, [pc, #540]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a86      	ldr	r2, [pc, #536]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071d4:	6013      	str	r3, [r2, #0]
 80071d6:	e02e      	b.n	8007236 <HAL_RCC_OscConfig+0xd6>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d10c      	bne.n	80071fa <HAL_RCC_OscConfig+0x9a>
 80071e0:	4b81      	ldr	r3, [pc, #516]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a80      	ldr	r2, [pc, #512]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	4b7e      	ldr	r3, [pc, #504]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a7d      	ldr	r2, [pc, #500]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80071f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	e01d      	b.n	8007236 <HAL_RCC_OscConfig+0xd6>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007202:	d10c      	bne.n	800721e <HAL_RCC_OscConfig+0xbe>
 8007204:	4b78      	ldr	r3, [pc, #480]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a77      	ldr	r2, [pc, #476]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800720a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800720e:	6013      	str	r3, [r2, #0]
 8007210:	4b75      	ldr	r3, [pc, #468]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a74      	ldr	r2, [pc, #464]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	e00b      	b.n	8007236 <HAL_RCC_OscConfig+0xd6>
 800721e:	4b72      	ldr	r3, [pc, #456]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a71      	ldr	r2, [pc, #452]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007224:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007228:	6013      	str	r3, [r2, #0]
 800722a:	4b6f      	ldr	r3, [pc, #444]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a6e      	ldr	r2, [pc, #440]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007230:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007234:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d013      	beq.n	8007266 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800723e:	f7fb ff89 	bl	8003154 <HAL_GetTick>
 8007242:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007244:	e008      	b.n	8007258 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007246:	f7fb ff85 	bl	8003154 <HAL_GetTick>
 800724a:	4602      	mov	r2, r0
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	2b64      	cmp	r3, #100	; 0x64
 8007252:	d901      	bls.n	8007258 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e3aa      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007258:	4b63      	ldr	r3, [pc, #396]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d0f0      	beq.n	8007246 <HAL_RCC_OscConfig+0xe6>
 8007264:	e014      	b.n	8007290 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007266:	f7fb ff75 	bl	8003154 <HAL_GetTick>
 800726a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800726c:	e008      	b.n	8007280 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800726e:	f7fb ff71 	bl	8003154 <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	2b64      	cmp	r3, #100	; 0x64
 800727a:	d901      	bls.n	8007280 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e396      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007280:	4b59      	ldr	r3, [pc, #356]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1f0      	bne.n	800726e <HAL_RCC_OscConfig+0x10e>
 800728c:	e000      	b.n	8007290 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800728e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80cb 	beq.w	8007434 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800729e:	4b52      	ldr	r3, [pc, #328]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072a6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80072a8:	4b4f      	ldr	r3, [pc, #316]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80072aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ac:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d007      	beq.n	80072c4 <HAL_RCC_OscConfig+0x164>
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	2b18      	cmp	r3, #24
 80072b8:	d156      	bne.n	8007368 <HAL_RCC_OscConfig+0x208>
 80072ba:	69fb      	ldr	r3, [r7, #28]
 80072bc:	f003 0303 	and.w	r3, r3, #3
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d151      	bne.n	8007368 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072c4:	4b48      	ldr	r3, [pc, #288]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0304 	and.w	r3, r3, #4
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d005      	beq.n	80072dc <HAL_RCC_OscConfig+0x17c>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e368      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80072dc:	4b42      	ldr	r3, [pc, #264]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f023 0219 	bic.w	r2, r3, #25
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	493f      	ldr	r1, [pc, #252]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80072ee:	f7fb ff31 	bl	8003154 <HAL_GetTick>
 80072f2:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80072f4:	e008      	b.n	8007308 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072f6:	f7fb ff2d 	bl	8003154 <HAL_GetTick>
 80072fa:	4602      	mov	r2, r0
 80072fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	2b02      	cmp	r3, #2
 8007302:	d901      	bls.n	8007308 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8007304:	2303      	movs	r3, #3
 8007306:	e352      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007308:	4b37      	ldr	r3, [pc, #220]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 0304 	and.w	r3, r3, #4
 8007310:	2b00      	cmp	r3, #0
 8007312:	d0f0      	beq.n	80072f6 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007314:	f7fb ff4e 	bl	80031b4 <HAL_GetREVID>
 8007318:	4603      	mov	r3, r0
 800731a:	f241 0203 	movw	r2, #4099	; 0x1003
 800731e:	4293      	cmp	r3, r2
 8007320:	d817      	bhi.n	8007352 <HAL_RCC_OscConfig+0x1f2>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	2b40      	cmp	r3, #64	; 0x40
 8007328:	d108      	bne.n	800733c <HAL_RCC_OscConfig+0x1dc>
 800732a:	4b2f      	ldr	r3, [pc, #188]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007332:	4a2d      	ldr	r2, [pc, #180]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007338:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800733a:	e07b      	b.n	8007434 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800733c:	4b2a      	ldr	r3, [pc, #168]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	031b      	lsls	r3, r3, #12
 800734a:	4927      	ldr	r1, [pc, #156]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800734c:	4313      	orrs	r3, r2
 800734e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007350:	e070      	b.n	8007434 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007352:	4b25      	ldr	r3, [pc, #148]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	061b      	lsls	r3, r3, #24
 8007360:	4921      	ldr	r1, [pc, #132]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007362:	4313      	orrs	r3, r2
 8007364:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007366:	e065      	b.n	8007434 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d048      	beq.n	8007402 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007370:	4b1d      	ldr	r3, [pc, #116]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f023 0219 	bic.w	r2, r3, #25
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	491a      	ldr	r1, [pc, #104]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800737e:	4313      	orrs	r3, r2
 8007380:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007382:	f7fb fee7 	bl	8003154 <HAL_GetTick>
 8007386:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007388:	e008      	b.n	800739c <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800738a:	f7fb fee3 	bl	8003154 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	2b02      	cmp	r3, #2
 8007396:	d901      	bls.n	800739c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	e308      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800739c:	4b12      	ldr	r3, [pc, #72]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0304 	and.w	r3, r3, #4
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d0f0      	beq.n	800738a <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073a8:	f7fb ff04 	bl	80031b4 <HAL_GetREVID>
 80073ac:	4603      	mov	r3, r0
 80073ae:	f241 0203 	movw	r2, #4099	; 0x1003
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d81a      	bhi.n	80073ec <HAL_RCC_OscConfig+0x28c>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	2b40      	cmp	r3, #64	; 0x40
 80073bc:	d108      	bne.n	80073d0 <HAL_RCC_OscConfig+0x270>
 80073be:	4b0a      	ldr	r3, [pc, #40]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80073c6:	4a08      	ldr	r2, [pc, #32]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80073c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073cc:	6053      	str	r3, [r2, #4]
 80073ce:	e031      	b.n	8007434 <HAL_RCC_OscConfig+0x2d4>
 80073d0:	4b05      	ldr	r3, [pc, #20]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	031b      	lsls	r3, r3, #12
 80073de:	4902      	ldr	r1, [pc, #8]	; (80073e8 <HAL_RCC_OscConfig+0x288>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	604b      	str	r3, [r1, #4]
 80073e4:	e026      	b.n	8007434 <HAL_RCC_OscConfig+0x2d4>
 80073e6:	bf00      	nop
 80073e8:	58024400 	.word	0x58024400
 80073ec:	4b9a      	ldr	r3, [pc, #616]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	061b      	lsls	r3, r3, #24
 80073fa:	4997      	ldr	r1, [pc, #604]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80073fc:	4313      	orrs	r3, r2
 80073fe:	604b      	str	r3, [r1, #4]
 8007400:	e018      	b.n	8007434 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007402:	4b95      	ldr	r3, [pc, #596]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a94      	ldr	r2, [pc, #592]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800740e:	f7fb fea1 	bl	8003154 <HAL_GetTick>
 8007412:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007414:	e008      	b.n	8007428 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007416:	f7fb fe9d 	bl	8003154 <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	2b02      	cmp	r3, #2
 8007422:	d901      	bls.n	8007428 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e2c2      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007428:	4b8b      	ldr	r3, [pc, #556]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1f0      	bne.n	8007416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0310 	and.w	r3, r3, #16
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 80a9 	beq.w	8007594 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007442:	4b85      	ldr	r3, [pc, #532]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800744a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800744c:	4b82      	ldr	r3, [pc, #520]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	2b08      	cmp	r3, #8
 8007456:	d007      	beq.n	8007468 <HAL_RCC_OscConfig+0x308>
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	2b18      	cmp	r3, #24
 800745c:	d13a      	bne.n	80074d4 <HAL_RCC_OscConfig+0x374>
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	f003 0303 	and.w	r3, r3, #3
 8007464:	2b01      	cmp	r3, #1
 8007466:	d135      	bne.n	80074d4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007468:	4b7b      	ldr	r3, [pc, #492]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007470:	2b00      	cmp	r3, #0
 8007472:	d005      	beq.n	8007480 <HAL_RCC_OscConfig+0x320>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	2b80      	cmp	r3, #128	; 0x80
 800747a:	d001      	beq.n	8007480 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e296      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007480:	f7fb fe98 	bl	80031b4 <HAL_GetREVID>
 8007484:	4603      	mov	r3, r0
 8007486:	f241 0203 	movw	r2, #4099	; 0x1003
 800748a:	4293      	cmp	r3, r2
 800748c:	d817      	bhi.n	80074be <HAL_RCC_OscConfig+0x35e>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	2b20      	cmp	r3, #32
 8007494:	d108      	bne.n	80074a8 <HAL_RCC_OscConfig+0x348>
 8007496:	4b70      	ldr	r3, [pc, #448]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800749e:	4a6e      	ldr	r2, [pc, #440]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80074a4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80074a6:	e075      	b.n	8007594 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80074a8:	4b6b      	ldr	r3, [pc, #428]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6a1b      	ldr	r3, [r3, #32]
 80074b4:	069b      	lsls	r3, r3, #26
 80074b6:	4968      	ldr	r1, [pc, #416]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074b8:	4313      	orrs	r3, r2
 80074ba:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80074bc:	e06a      	b.n	8007594 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80074be:	4b66      	ldr	r3, [pc, #408]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a1b      	ldr	r3, [r3, #32]
 80074ca:	061b      	lsls	r3, r3, #24
 80074cc:	4962      	ldr	r1, [pc, #392]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80074d2:	e05f      	b.n	8007594 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	69db      	ldr	r3, [r3, #28]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d042      	beq.n	8007562 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80074dc:	4b5e      	ldr	r3, [pc, #376]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a5d      	ldr	r2, [pc, #372]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80074e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e8:	f7fb fe34 	bl	8003154 <HAL_GetTick>
 80074ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80074ee:	e008      	b.n	8007502 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80074f0:	f7fb fe30 	bl	8003154 <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d901      	bls.n	8007502 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e255      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007502:	4b55      	ldr	r3, [pc, #340]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800750a:	2b00      	cmp	r3, #0
 800750c:	d0f0      	beq.n	80074f0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800750e:	f7fb fe51 	bl	80031b4 <HAL_GetREVID>
 8007512:	4603      	mov	r3, r0
 8007514:	f241 0203 	movw	r2, #4099	; 0x1003
 8007518:	4293      	cmp	r3, r2
 800751a:	d817      	bhi.n	800754c <HAL_RCC_OscConfig+0x3ec>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a1b      	ldr	r3, [r3, #32]
 8007520:	2b20      	cmp	r3, #32
 8007522:	d108      	bne.n	8007536 <HAL_RCC_OscConfig+0x3d6>
 8007524:	4b4c      	ldr	r3, [pc, #304]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800752c:	4a4a      	ldr	r2, [pc, #296]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800752e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007532:	6053      	str	r3, [r2, #4]
 8007534:	e02e      	b.n	8007594 <HAL_RCC_OscConfig+0x434>
 8007536:	4b48      	ldr	r3, [pc, #288]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	069b      	lsls	r3, r3, #26
 8007544:	4944      	ldr	r1, [pc, #272]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007546:	4313      	orrs	r3, r2
 8007548:	604b      	str	r3, [r1, #4]
 800754a:	e023      	b.n	8007594 <HAL_RCC_OscConfig+0x434>
 800754c:	4b42      	ldr	r3, [pc, #264]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6a1b      	ldr	r3, [r3, #32]
 8007558:	061b      	lsls	r3, r3, #24
 800755a:	493f      	ldr	r1, [pc, #252]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800755c:	4313      	orrs	r3, r2
 800755e:	60cb      	str	r3, [r1, #12]
 8007560:	e018      	b.n	8007594 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007562:	4b3d      	ldr	r3, [pc, #244]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a3c      	ldr	r2, [pc, #240]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007568:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800756c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800756e:	f7fb fdf1 	bl	8003154 <HAL_GetTick>
 8007572:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007574:	e008      	b.n	8007588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007576:	f7fb fded 	bl	8003154 <HAL_GetTick>
 800757a:	4602      	mov	r2, r0
 800757c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757e:	1ad3      	subs	r3, r2, r3
 8007580:	2b02      	cmp	r3, #2
 8007582:	d901      	bls.n	8007588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007584:	2303      	movs	r3, #3
 8007586:	e212      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007588:	4b33      	ldr	r3, [pc, #204]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1f0      	bne.n	8007576 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0308 	and.w	r3, r3, #8
 800759c:	2b00      	cmp	r3, #0
 800759e:	d036      	beq.n	800760e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	695b      	ldr	r3, [r3, #20]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d019      	beq.n	80075dc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075a8:	4b2b      	ldr	r3, [pc, #172]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80075aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ac:	4a2a      	ldr	r2, [pc, #168]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80075ae:	f043 0301 	orr.w	r3, r3, #1
 80075b2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075b4:	f7fb fdce 	bl	8003154 <HAL_GetTick>
 80075b8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80075ba:	e008      	b.n	80075ce <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075bc:	f7fb fdca 	bl	8003154 <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d901      	bls.n	80075ce <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e1ef      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80075ce:	4b22      	ldr	r3, [pc, #136]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80075d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d0f0      	beq.n	80075bc <HAL_RCC_OscConfig+0x45c>
 80075da:	e018      	b.n	800760e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075dc:	4b1e      	ldr	r3, [pc, #120]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80075de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075e0:	4a1d      	ldr	r2, [pc, #116]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 80075e2:	f023 0301 	bic.w	r3, r3, #1
 80075e6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075e8:	f7fb fdb4 	bl	8003154 <HAL_GetTick>
 80075ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80075ee:	e008      	b.n	8007602 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075f0:	f7fb fdb0 	bl	8003154 <HAL_GetTick>
 80075f4:	4602      	mov	r2, r0
 80075f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d901      	bls.n	8007602 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e1d5      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007602:	4b15      	ldr	r3, [pc, #84]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007606:	f003 0302 	and.w	r3, r3, #2
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1f0      	bne.n	80075f0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0320 	and.w	r3, r3, #32
 8007616:	2b00      	cmp	r3, #0
 8007618:	d039      	beq.n	800768e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d01c      	beq.n	800765c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007622:	4b0d      	ldr	r3, [pc, #52]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a0c      	ldr	r2, [pc, #48]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 8007628:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800762c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800762e:	f7fb fd91 	bl	8003154 <HAL_GetTick>
 8007632:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007634:	e008      	b.n	8007648 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007636:	f7fb fd8d 	bl	8003154 <HAL_GetTick>
 800763a:	4602      	mov	r2, r0
 800763c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	2b02      	cmp	r3, #2
 8007642:	d901      	bls.n	8007648 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e1b2      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007648:	4b03      	ldr	r3, [pc, #12]	; (8007658 <HAL_RCC_OscConfig+0x4f8>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d0f0      	beq.n	8007636 <HAL_RCC_OscConfig+0x4d6>
 8007654:	e01b      	b.n	800768e <HAL_RCC_OscConfig+0x52e>
 8007656:	bf00      	nop
 8007658:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800765c:	4b9b      	ldr	r3, [pc, #620]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a9a      	ldr	r2, [pc, #616]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007662:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007666:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007668:	f7fb fd74 	bl	8003154 <HAL_GetTick>
 800766c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800766e:	e008      	b.n	8007682 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007670:	f7fb fd70 	bl	8003154 <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	2b02      	cmp	r3, #2
 800767c:	d901      	bls.n	8007682 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e195      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007682:	4b92      	ldr	r3, [pc, #584]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1f0      	bne.n	8007670 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 0304 	and.w	r3, r3, #4
 8007696:	2b00      	cmp	r3, #0
 8007698:	f000 8081 	beq.w	800779e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800769c:	4b8c      	ldr	r3, [pc, #560]	; (80078d0 <HAL_RCC_OscConfig+0x770>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a8b      	ldr	r2, [pc, #556]	; (80078d0 <HAL_RCC_OscConfig+0x770>)
 80076a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076a8:	f7fb fd54 	bl	8003154 <HAL_GetTick>
 80076ac:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076ae:	e008      	b.n	80076c2 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80076b0:	f7fb fd50 	bl	8003154 <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b64      	cmp	r3, #100	; 0x64
 80076bc:	d901      	bls.n	80076c2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e175      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076c2:	4b83      	ldr	r3, [pc, #524]	; (80078d0 <HAL_RCC_OscConfig+0x770>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0f0      	beq.n	80076b0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d106      	bne.n	80076e4 <HAL_RCC_OscConfig+0x584>
 80076d6:	4b7d      	ldr	r3, [pc, #500]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80076d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076da:	4a7c      	ldr	r2, [pc, #496]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80076dc:	f043 0301 	orr.w	r3, r3, #1
 80076e0:	6713      	str	r3, [r2, #112]	; 0x70
 80076e2:	e02d      	b.n	8007740 <HAL_RCC_OscConfig+0x5e0>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d10c      	bne.n	8007706 <HAL_RCC_OscConfig+0x5a6>
 80076ec:	4b77      	ldr	r3, [pc, #476]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80076ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f0:	4a76      	ldr	r2, [pc, #472]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80076f2:	f023 0301 	bic.w	r3, r3, #1
 80076f6:	6713      	str	r3, [r2, #112]	; 0x70
 80076f8:	4b74      	ldr	r3, [pc, #464]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80076fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076fc:	4a73      	ldr	r2, [pc, #460]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80076fe:	f023 0304 	bic.w	r3, r3, #4
 8007702:	6713      	str	r3, [r2, #112]	; 0x70
 8007704:	e01c      	b.n	8007740 <HAL_RCC_OscConfig+0x5e0>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	2b05      	cmp	r3, #5
 800770c:	d10c      	bne.n	8007728 <HAL_RCC_OscConfig+0x5c8>
 800770e:	4b6f      	ldr	r3, [pc, #444]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007712:	4a6e      	ldr	r2, [pc, #440]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007714:	f043 0304 	orr.w	r3, r3, #4
 8007718:	6713      	str	r3, [r2, #112]	; 0x70
 800771a:	4b6c      	ldr	r3, [pc, #432]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800771c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800771e:	4a6b      	ldr	r2, [pc, #428]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007720:	f043 0301 	orr.w	r3, r3, #1
 8007724:	6713      	str	r3, [r2, #112]	; 0x70
 8007726:	e00b      	b.n	8007740 <HAL_RCC_OscConfig+0x5e0>
 8007728:	4b68      	ldr	r3, [pc, #416]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800772a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800772c:	4a67      	ldr	r2, [pc, #412]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800772e:	f023 0301 	bic.w	r3, r3, #1
 8007732:	6713      	str	r3, [r2, #112]	; 0x70
 8007734:	4b65      	ldr	r3, [pc, #404]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007738:	4a64      	ldr	r2, [pc, #400]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800773a:	f023 0304 	bic.w	r3, r3, #4
 800773e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d015      	beq.n	8007774 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007748:	f7fb fd04 	bl	8003154 <HAL_GetTick>
 800774c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800774e:	e00a      	b.n	8007766 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007750:	f7fb fd00 	bl	8003154 <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	f241 3288 	movw	r2, #5000	; 0x1388
 800775e:	4293      	cmp	r3, r2
 8007760:	d901      	bls.n	8007766 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e123      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007766:	4b59      	ldr	r3, [pc, #356]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776a:	f003 0302 	and.w	r3, r3, #2
 800776e:	2b00      	cmp	r3, #0
 8007770:	d0ee      	beq.n	8007750 <HAL_RCC_OscConfig+0x5f0>
 8007772:	e014      	b.n	800779e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007774:	f7fb fcee 	bl	8003154 <HAL_GetTick>
 8007778:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800777a:	e00a      	b.n	8007792 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800777c:	f7fb fcea 	bl	8003154 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	f241 3288 	movw	r2, #5000	; 0x1388
 800778a:	4293      	cmp	r3, r2
 800778c:	d901      	bls.n	8007792 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800778e:	2303      	movs	r3, #3
 8007790:	e10d      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007792:	4b4e      	ldr	r3, [pc, #312]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1ee      	bne.n	800777c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 8102 	beq.w	80079ac <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80077a8:	4b48      	ldr	r3, [pc, #288]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80077aa:	691b      	ldr	r3, [r3, #16]
 80077ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80077b0:	2b18      	cmp	r3, #24
 80077b2:	f000 80bd 	beq.w	8007930 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	f040 809e 	bne.w	80078fc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077c0:	4b42      	ldr	r3, [pc, #264]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a41      	ldr	r2, [pc, #260]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80077c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80077ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077cc:	f7fb fcc2 	bl	8003154 <HAL_GetTick>
 80077d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80077d2:	e008      	b.n	80077e6 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077d4:	f7fb fcbe 	bl	8003154 <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d901      	bls.n	80077e6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80077e2:	2303      	movs	r3, #3
 80077e4:	e0e3      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80077e6:	4b39      	ldr	r3, [pc, #228]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1f0      	bne.n	80077d4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077f2:	4b36      	ldr	r3, [pc, #216]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80077f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077f6:	4b37      	ldr	r3, [pc, #220]	; (80078d4 <HAL_RCC_OscConfig+0x774>)
 80077f8:	4013      	ands	r3, r2
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007802:	0112      	lsls	r2, r2, #4
 8007804:	430a      	orrs	r2, r1
 8007806:	4931      	ldr	r1, [pc, #196]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007808:	4313      	orrs	r3, r2
 800780a:	628b      	str	r3, [r1, #40]	; 0x28
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007810:	3b01      	subs	r3, #1
 8007812:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800781a:	3b01      	subs	r3, #1
 800781c:	025b      	lsls	r3, r3, #9
 800781e:	b29b      	uxth	r3, r3
 8007820:	431a      	orrs	r2, r3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007826:	3b01      	subs	r3, #1
 8007828:	041b      	lsls	r3, r3, #16
 800782a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800782e:	431a      	orrs	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007834:	3b01      	subs	r3, #1
 8007836:	061b      	lsls	r3, r3, #24
 8007838:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800783c:	4923      	ldr	r1, [pc, #140]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800783e:	4313      	orrs	r3, r2
 8007840:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8007842:	4b22      	ldr	r3, [pc, #136]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007846:	4a21      	ldr	r2, [pc, #132]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007848:	f023 0301 	bic.w	r3, r3, #1
 800784c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800784e:	4b1f      	ldr	r3, [pc, #124]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007850:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007852:	4b21      	ldr	r3, [pc, #132]	; (80078d8 <HAL_RCC_OscConfig+0x778>)
 8007854:	4013      	ands	r3, r2
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800785a:	00d2      	lsls	r2, r2, #3
 800785c:	491b      	ldr	r1, [pc, #108]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800785e:	4313      	orrs	r3, r2
 8007860:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007862:	4b1a      	ldr	r3, [pc, #104]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007866:	f023 020c 	bic.w	r2, r3, #12
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786e:	4917      	ldr	r1, [pc, #92]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007870:	4313      	orrs	r3, r2
 8007872:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007874:	4b15      	ldr	r3, [pc, #84]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007878:	f023 0202 	bic.w	r2, r3, #2
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007880:	4912      	ldr	r1, [pc, #72]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007882:	4313      	orrs	r3, r2
 8007884:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007886:	4b11      	ldr	r3, [pc, #68]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800788a:	4a10      	ldr	r2, [pc, #64]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 800788c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007890:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007892:	4b0e      	ldr	r3, [pc, #56]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007896:	4a0d      	ldr	r2, [pc, #52]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 8007898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800789c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800789e:	4b0b      	ldr	r3, [pc, #44]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80078a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a2:	4a0a      	ldr	r2, [pc, #40]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80078a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80078a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80078aa:	4b08      	ldr	r3, [pc, #32]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80078ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ae:	4a07      	ldr	r2, [pc, #28]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80078b0:	f043 0301 	orr.w	r3, r3, #1
 80078b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078b6:	4b05      	ldr	r3, [pc, #20]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a04      	ldr	r2, [pc, #16]	; (80078cc <HAL_RCC_OscConfig+0x76c>)
 80078bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c2:	f7fb fc47 	bl	8003154 <HAL_GetTick>
 80078c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80078c8:	e011      	b.n	80078ee <HAL_RCC_OscConfig+0x78e>
 80078ca:	bf00      	nop
 80078cc:	58024400 	.word	0x58024400
 80078d0:	58024800 	.word	0x58024800
 80078d4:	fffffc0c 	.word	0xfffffc0c
 80078d8:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078dc:	f7fb fc3a 	bl	8003154 <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d901      	bls.n	80078ee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80078ea:	2303      	movs	r3, #3
 80078ec:	e05f      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80078ee:	4b32      	ldr	r3, [pc, #200]	; (80079b8 <HAL_RCC_OscConfig+0x858>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d0f0      	beq.n	80078dc <HAL_RCC_OscConfig+0x77c>
 80078fa:	e057      	b.n	80079ac <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078fc:	4b2e      	ldr	r3, [pc, #184]	; (80079b8 <HAL_RCC_OscConfig+0x858>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a2d      	ldr	r2, [pc, #180]	; (80079b8 <HAL_RCC_OscConfig+0x858>)
 8007902:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007908:	f7fb fc24 	bl	8003154 <HAL_GetTick>
 800790c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800790e:	e008      	b.n	8007922 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007910:	f7fb fc20 	bl	8003154 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	2b02      	cmp	r3, #2
 800791c:	d901      	bls.n	8007922 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e045      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007922:	4b25      	ldr	r3, [pc, #148]	; (80079b8 <HAL_RCC_OscConfig+0x858>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1f0      	bne.n	8007910 <HAL_RCC_OscConfig+0x7b0>
 800792e:	e03d      	b.n	80079ac <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007930:	4b21      	ldr	r3, [pc, #132]	; (80079b8 <HAL_RCC_OscConfig+0x858>)
 8007932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007934:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007936:	4b20      	ldr	r3, [pc, #128]	; (80079b8 <HAL_RCC_OscConfig+0x858>)
 8007938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800793a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007940:	2b01      	cmp	r3, #1
 8007942:	d031      	beq.n	80079a8 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	f003 0203 	and.w	r2, r3, #3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800794e:	429a      	cmp	r2, r3
 8007950:	d12a      	bne.n	80079a8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	091b      	lsrs	r3, r3, #4
 8007956:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800795e:	429a      	cmp	r2, r3
 8007960:	d122      	bne.n	80079a8 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800796e:	429a      	cmp	r2, r3
 8007970:	d11a      	bne.n	80079a8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	0a5b      	lsrs	r3, r3, #9
 8007976:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007980:	429a      	cmp	r2, r3
 8007982:	d111      	bne.n	80079a8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	0c1b      	lsrs	r3, r3, #16
 8007988:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007990:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007992:	429a      	cmp	r2, r3
 8007994:	d108      	bne.n	80079a8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	0e1b      	lsrs	r3, r3, #24
 800799a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079a2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d001      	beq.n	80079ac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	e000      	b.n	80079ae <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 80079ac:	2300      	movs	r3, #0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3730      	adds	r7, #48	; 0x30
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	58024400 	.word	0x58024400

080079bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d101      	bne.n	80079d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e19c      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80079d0:	4b8a      	ldr	r3, [pc, #552]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 030f 	and.w	r3, r3, #15
 80079d8:	683a      	ldr	r2, [r7, #0]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d910      	bls.n	8007a00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079de:	4b87      	ldr	r3, [pc, #540]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f023 020f 	bic.w	r2, r3, #15
 80079e6:	4985      	ldr	r1, [pc, #532]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079ee:	4b83      	ldr	r3, [pc, #524]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 030f 	and.w	r3, r3, #15
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d001      	beq.n	8007a00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	e184      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0304 	and.w	r3, r3, #4
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d010      	beq.n	8007a2e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	691a      	ldr	r2, [r3, #16]
 8007a10:	4b7b      	ldr	r3, [pc, #492]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d908      	bls.n	8007a2e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007a1c:	4b78      	ldr	r3, [pc, #480]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	4975      	ldr	r1, [pc, #468]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0308 	and.w	r3, r3, #8
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d010      	beq.n	8007a5c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	695a      	ldr	r2, [r3, #20]
 8007a3e:	4b70      	ldr	r3, [pc, #448]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d908      	bls.n	8007a5c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007a4a:	4b6d      	ldr	r3, [pc, #436]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	496a      	ldr	r1, [pc, #424]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0310 	and.w	r3, r3, #16
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d010      	beq.n	8007a8a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	699a      	ldr	r2, [r3, #24]
 8007a6c:	4b64      	ldr	r3, [pc, #400]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a6e:	69db      	ldr	r3, [r3, #28]
 8007a70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d908      	bls.n	8007a8a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007a78:	4b61      	ldr	r3, [pc, #388]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a7a:	69db      	ldr	r3, [r3, #28]
 8007a7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	495e      	ldr	r1, [pc, #376]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0320 	and.w	r3, r3, #32
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d010      	beq.n	8007ab8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69da      	ldr	r2, [r3, #28]
 8007a9a:	4b59      	ldr	r3, [pc, #356]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d908      	bls.n	8007ab8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007aa6:	4b56      	ldr	r3, [pc, #344]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	69db      	ldr	r3, [r3, #28]
 8007ab2:	4953      	ldr	r1, [pc, #332]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 0302 	and.w	r3, r3, #2
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d010      	beq.n	8007ae6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	68da      	ldr	r2, [r3, #12]
 8007ac8:	4b4d      	ldr	r3, [pc, #308]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	f003 030f 	and.w	r3, r3, #15
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d908      	bls.n	8007ae6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ad4:	4b4a      	ldr	r3, [pc, #296]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	f023 020f 	bic.w	r2, r3, #15
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	4947      	ldr	r1, [pc, #284]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d055      	beq.n	8007b9e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007af2:	4b43      	ldr	r3, [pc, #268]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007af4:	699b      	ldr	r3, [r3, #24]
 8007af6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	4940      	ldr	r1, [pc, #256]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d107      	bne.n	8007b1c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b0c:	4b3c      	ldr	r3, [pc, #240]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d121      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e0f6      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b03      	cmp	r3, #3
 8007b22:	d107      	bne.n	8007b34 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007b24:	4b36      	ldr	r3, [pc, #216]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d115      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e0ea      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d107      	bne.n	8007b4c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b3c:	4b30      	ldr	r3, [pc, #192]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d109      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e0de      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b4c:	4b2c      	ldr	r3, [pc, #176]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0304 	and.w	r3, r3, #4
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d101      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e0d6      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007b5c:	4b28      	ldr	r3, [pc, #160]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	f023 0207 	bic.w	r2, r3, #7
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	4925      	ldr	r1, [pc, #148]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b6e:	f7fb faf1 	bl	8003154 <HAL_GetTick>
 8007b72:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b74:	e00a      	b.n	8007b8c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b76:	f7fb faed 	bl	8003154 <HAL_GetTick>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d901      	bls.n	8007b8c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	e0be      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b8c:	4b1c      	ldr	r3, [pc, #112]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	00db      	lsls	r3, r3, #3
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d1eb      	bne.n	8007b76 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0302 	and.w	r3, r3, #2
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d010      	beq.n	8007bcc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	68da      	ldr	r2, [r3, #12]
 8007bae:	4b14      	ldr	r3, [pc, #80]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d208      	bcs.n	8007bcc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bba:	4b11      	ldr	r3, [pc, #68]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	f023 020f 	bic.w	r2, r3, #15
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	490e      	ldr	r1, [pc, #56]	; (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007bcc:	4b0b      	ldr	r3, [pc, #44]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 030f 	and.w	r3, r3, #15
 8007bd4:	683a      	ldr	r2, [r7, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d214      	bcs.n	8007c04 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bda:	4b08      	ldr	r3, [pc, #32]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f023 020f 	bic.w	r2, r3, #15
 8007be2:	4906      	ldr	r1, [pc, #24]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bea:	4b04      	ldr	r3, [pc, #16]	; (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 030f 	and.w	r3, r3, #15
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d005      	beq.n	8007c04 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e086      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
 8007bfc:	52002000 	.word	0x52002000
 8007c00:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0304 	and.w	r3, r3, #4
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d010      	beq.n	8007c32 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	691a      	ldr	r2, [r3, #16]
 8007c14:	4b3f      	ldr	r3, [pc, #252]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c16:	699b      	ldr	r3, [r3, #24]
 8007c18:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d208      	bcs.n	8007c32 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007c20:	4b3c      	ldr	r3, [pc, #240]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	4939      	ldr	r1, [pc, #228]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0308 	and.w	r3, r3, #8
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d010      	beq.n	8007c60 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	695a      	ldr	r2, [r3, #20]
 8007c42:	4b34      	ldr	r3, [pc, #208]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d208      	bcs.n	8007c60 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007c4e:	4b31      	ldr	r3, [pc, #196]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c50:	69db      	ldr	r3, [r3, #28]
 8007c52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	695b      	ldr	r3, [r3, #20]
 8007c5a:	492e      	ldr	r1, [pc, #184]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0310 	and.w	r3, r3, #16
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d010      	beq.n	8007c8e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	699a      	ldr	r2, [r3, #24]
 8007c70:	4b28      	ldr	r3, [pc, #160]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d208      	bcs.n	8007c8e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007c7c:	4b25      	ldr	r3, [pc, #148]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c7e:	69db      	ldr	r3, [r3, #28]
 8007c80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	4922      	ldr	r1, [pc, #136]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f003 0320 	and.w	r3, r3, #32
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d010      	beq.n	8007cbc <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	69da      	ldr	r2, [r3, #28]
 8007c9e:	4b1d      	ldr	r3, [pc, #116]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d208      	bcs.n	8007cbc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007caa:	4b1a      	ldr	r3, [pc, #104]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cac:	6a1b      	ldr	r3, [r3, #32]
 8007cae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	4917      	ldr	r1, [pc, #92]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007cbc:	f000 f89e 	bl	8007dfc <HAL_RCC_GetSysClockFreq>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	4b14      	ldr	r3, [pc, #80]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cc4:	699b      	ldr	r3, [r3, #24]
 8007cc6:	0a1b      	lsrs	r3, r3, #8
 8007cc8:	f003 030f 	and.w	r3, r3, #15
 8007ccc:	4912      	ldr	r1, [pc, #72]	; (8007d18 <HAL_RCC_ClockConfig+0x35c>)
 8007cce:	5ccb      	ldrb	r3, [r1, r3]
 8007cd0:	f003 031f 	and.w	r3, r3, #31
 8007cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8007cd8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007cda:	4b0e      	ldr	r3, [pc, #56]	; (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	f003 030f 	and.w	r3, r3, #15
 8007ce2:	4a0d      	ldr	r2, [pc, #52]	; (8007d18 <HAL_RCC_ClockConfig+0x35c>)
 8007ce4:	5cd3      	ldrb	r3, [r2, r3]
 8007ce6:	f003 031f 	and.w	r3, r3, #31
 8007cea:	693a      	ldr	r2, [r7, #16]
 8007cec:	fa22 f303 	lsr.w	r3, r2, r3
 8007cf0:	4a0a      	ldr	r2, [pc, #40]	; (8007d1c <HAL_RCC_ClockConfig+0x360>)
 8007cf2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007cf4:	4a0a      	ldr	r2, [pc, #40]	; (8007d20 <HAL_RCC_ClockConfig+0x364>)
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007cfa:	4b0a      	ldr	r3, [pc, #40]	; (8007d24 <HAL_RCC_ClockConfig+0x368>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7fb f9de 	bl	80030c0 <HAL_InitTick>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3718      	adds	r7, #24
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	58024400 	.word	0x58024400
 8007d18:	0800fd68 	.word	0x0800fd68
 8007d1c:	24000004 	.word	0x24000004
 8007d20:	24000000 	.word	0x24000000
 8007d24:	2400000c 	.word	0x2400000c

08007d28 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b08c      	sub	sp, #48	; 0x30
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d12a      	bne.n	8007d90 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8007d3a:	4b2d      	ldr	r3, [pc, #180]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d40:	4a2b      	ldr	r2, [pc, #172]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d42:	f043 0301 	orr.w	r3, r3, #1
 8007d46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007d4a:	4b29      	ldr	r3, [pc, #164]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d50:	f003 0301 	and.w	r3, r3, #1
 8007d54:	61bb      	str	r3, [r7, #24]
 8007d56:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d5e:	2302      	movs	r3, #2
 8007d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d62:	2303      	movs	r3, #3
 8007d64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d66:	2300      	movs	r3, #0
 8007d68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007d6e:	f107 031c 	add.w	r3, r7, #28
 8007d72:	4619      	mov	r1, r3
 8007d74:	481f      	ldr	r0, [pc, #124]	; (8007df4 <HAL_RCC_MCOConfig+0xcc>)
 8007d76:	f7fe fe7f 	bl	8006a78 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8007d7a:	4b1d      	ldr	r3, [pc, #116]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8007d82:	68b9      	ldr	r1, [r7, #8]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	430b      	orrs	r3, r1
 8007d88:	4919      	ldr	r1, [pc, #100]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8007d8e:	e02a      	b.n	8007de6 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8007d90:	4b17      	ldr	r3, [pc, #92]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d96:	4a16      	ldr	r2, [pc, #88]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007d98:	f043 0304 	orr.w	r3, r3, #4
 8007d9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007da0:	4b13      	ldr	r3, [pc, #76]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007da2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007da6:	f003 0304 	and.w	r3, r3, #4
 8007daa:	617b      	str	r3, [r7, #20]
 8007dac:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007dae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007db4:	2302      	movs	r3, #2
 8007db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007db8:	2303      	movs	r3, #3
 8007dba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007dc4:	f107 031c 	add.w	r3, r7, #28
 8007dc8:	4619      	mov	r1, r3
 8007dca:	480b      	ldr	r0, [pc, #44]	; (8007df8 <HAL_RCC_MCOConfig+0xd0>)
 8007dcc:	f7fe fe54 	bl	8006a78 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8007dd0:	4b07      	ldr	r3, [pc, #28]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007dd2:	691b      	ldr	r3, [r3, #16]
 8007dd4:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	01d9      	lsls	r1, r3, #7
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	430b      	orrs	r3, r1
 8007de0:	4903      	ldr	r1, [pc, #12]	; (8007df0 <HAL_RCC_MCOConfig+0xc8>)
 8007de2:	4313      	orrs	r3, r2
 8007de4:	610b      	str	r3, [r1, #16]
}
 8007de6:	bf00      	nop
 8007de8:	3730      	adds	r7, #48	; 0x30
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	58024400 	.word	0x58024400
 8007df4:	58020000 	.word	0x58020000
 8007df8:	58020800 	.word	0x58020800

08007dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b089      	sub	sp, #36	; 0x24
 8007e00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e02:	4bb3      	ldr	r3, [pc, #716]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e0a:	2b18      	cmp	r3, #24
 8007e0c:	f200 8155 	bhi.w	80080ba <HAL_RCC_GetSysClockFreq+0x2be>
 8007e10:	a201      	add	r2, pc, #4	; (adr r2, 8007e18 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e16:	bf00      	nop
 8007e18:	08007e7d 	.word	0x08007e7d
 8007e1c:	080080bb 	.word	0x080080bb
 8007e20:	080080bb 	.word	0x080080bb
 8007e24:	080080bb 	.word	0x080080bb
 8007e28:	080080bb 	.word	0x080080bb
 8007e2c:	080080bb 	.word	0x080080bb
 8007e30:	080080bb 	.word	0x080080bb
 8007e34:	080080bb 	.word	0x080080bb
 8007e38:	08007ea3 	.word	0x08007ea3
 8007e3c:	080080bb 	.word	0x080080bb
 8007e40:	080080bb 	.word	0x080080bb
 8007e44:	080080bb 	.word	0x080080bb
 8007e48:	080080bb 	.word	0x080080bb
 8007e4c:	080080bb 	.word	0x080080bb
 8007e50:	080080bb 	.word	0x080080bb
 8007e54:	080080bb 	.word	0x080080bb
 8007e58:	08007ea9 	.word	0x08007ea9
 8007e5c:	080080bb 	.word	0x080080bb
 8007e60:	080080bb 	.word	0x080080bb
 8007e64:	080080bb 	.word	0x080080bb
 8007e68:	080080bb 	.word	0x080080bb
 8007e6c:	080080bb 	.word	0x080080bb
 8007e70:	080080bb 	.word	0x080080bb
 8007e74:	080080bb 	.word	0x080080bb
 8007e78:	08007eaf 	.word	0x08007eaf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e7c:	4b94      	ldr	r3, [pc, #592]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 0320 	and.w	r3, r3, #32
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d009      	beq.n	8007e9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e88:	4b91      	ldr	r3, [pc, #580]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	08db      	lsrs	r3, r3, #3
 8007e8e:	f003 0303 	and.w	r3, r3, #3
 8007e92:	4a90      	ldr	r2, [pc, #576]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007e94:	fa22 f303 	lsr.w	r3, r2, r3
 8007e98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007e9a:	e111      	b.n	80080c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007e9c:	4b8d      	ldr	r3, [pc, #564]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007e9e:	61bb      	str	r3, [r7, #24]
    break;
 8007ea0:	e10e      	b.n	80080c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007ea2:	4b8d      	ldr	r3, [pc, #564]	; (80080d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007ea4:	61bb      	str	r3, [r7, #24]
    break;
 8007ea6:	e10b      	b.n	80080c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007ea8:	4b8c      	ldr	r3, [pc, #560]	; (80080dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007eaa:	61bb      	str	r3, [r7, #24]
    break;
 8007eac:	e108      	b.n	80080c0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007eae:	4b88      	ldr	r3, [pc, #544]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb2:	f003 0303 	and.w	r3, r3, #3
 8007eb6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007eb8:	4b85      	ldr	r3, [pc, #532]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebc:	091b      	lsrs	r3, r3, #4
 8007ebe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ec2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007ec4:	4b82      	ldr	r3, [pc, #520]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ece:	4b80      	ldr	r3, [pc, #512]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ed2:	08db      	lsrs	r3, r3, #3
 8007ed4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	fb02 f303 	mul.w	r3, r2, r3
 8007ede:	ee07 3a90 	vmov	s15, r3
 8007ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f000 80e1 	beq.w	80080b4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	f000 8083 	beq.w	8008000 <HAL_RCC_GetSysClockFreq+0x204>
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	f200 80a1 	bhi.w	8008044 <HAL_RCC_GetSysClockFreq+0x248>
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d003      	beq.n	8007f10 <HAL_RCC_GetSysClockFreq+0x114>
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d056      	beq.n	8007fbc <HAL_RCC_GetSysClockFreq+0x1c0>
 8007f0e:	e099      	b.n	8008044 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f10:	4b6f      	ldr	r3, [pc, #444]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0320 	and.w	r3, r3, #32
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d02d      	beq.n	8007f78 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f1c:	4b6c      	ldr	r3, [pc, #432]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	08db      	lsrs	r3, r3, #3
 8007f22:	f003 0303 	and.w	r3, r3, #3
 8007f26:	4a6b      	ldr	r2, [pc, #428]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007f28:	fa22 f303 	lsr.w	r3, r2, r3
 8007f2c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	ee07 3a90 	vmov	s15, r3
 8007f34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	ee07 3a90 	vmov	s15, r3
 8007f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f46:	4b62      	ldr	r3, [pc, #392]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f4e:	ee07 3a90 	vmov	s15, r3
 8007f52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f56:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f5a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80080e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007f76:	e087      	b.n	8008088 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	ee07 3a90 	vmov	s15, r3
 8007f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f82:	eddf 6a58 	vldr	s13, [pc, #352]	; 80080e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f8a:	4b51      	ldr	r3, [pc, #324]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f92:	ee07 3a90 	vmov	s15, r3
 8007f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f9e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80080e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007faa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fba:	e065      	b.n	8008088 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	ee07 3a90 	vmov	s15, r3
 8007fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fc6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80080e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fce:	4b40      	ldr	r3, [pc, #256]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd6:	ee07 3a90 	vmov	s15, r3
 8007fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fde:	ed97 6a02 	vldr	s12, [r7, #8]
 8007fe2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80080e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ffe:	e043      	b.n	8008088 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	ee07 3a90 	vmov	s15, r3
 8008006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800a:	eddf 6a38 	vldr	s13, [pc, #224]	; 80080ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800800e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008012:	4b2f      	ldr	r3, [pc, #188]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800801a:	ee07 3a90 	vmov	s15, r3
 800801e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008022:	ed97 6a02 	vldr	s12, [r7, #8]
 8008026:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80080e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800802a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800802e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008032:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800803a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800803e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008042:	e021      	b.n	8008088 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	ee07 3a90 	vmov	s15, r3
 800804a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800804e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80080e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008056:	4b1e      	ldr	r3, [pc, #120]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800805a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800805e:	ee07 3a90 	vmov	s15, r3
 8008062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008066:	ed97 6a02 	vldr	s12, [r7, #8]
 800806a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80080e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800806e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008076:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800807a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800807e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008082:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008086:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008088:	4b11      	ldr	r3, [pc, #68]	; (80080d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800808a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800808c:	0a5b      	lsrs	r3, r3, #9
 800808e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008092:	3301      	adds	r3, #1
 8008094:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	ee07 3a90 	vmov	s15, r3
 800809c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80080a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80080a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080ac:	ee17 3a90 	vmov	r3, s15
 80080b0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80080b2:	e005      	b.n	80080c0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80080b4:	2300      	movs	r3, #0
 80080b6:	61bb      	str	r3, [r7, #24]
    break;
 80080b8:	e002      	b.n	80080c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80080ba:	4b07      	ldr	r3, [pc, #28]	; (80080d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80080bc:	61bb      	str	r3, [r7, #24]
    break;
 80080be:	bf00      	nop
  }

  return sysclockfreq;
 80080c0:	69bb      	ldr	r3, [r7, #24]
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3724      	adds	r7, #36	; 0x24
 80080c6:	46bd      	mov	sp, r7
 80080c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080cc:	4770      	bx	lr
 80080ce:	bf00      	nop
 80080d0:	58024400 	.word	0x58024400
 80080d4:	03d09000 	.word	0x03d09000
 80080d8:	003d0900 	.word	0x003d0900
 80080dc:	007a1200 	.word	0x007a1200
 80080e0:	46000000 	.word	0x46000000
 80080e4:	4c742400 	.word	0x4c742400
 80080e8:	4a742400 	.word	0x4a742400
 80080ec:	4af42400 	.word	0x4af42400

080080f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80080f6:	f7ff fe81 	bl	8007dfc <HAL_RCC_GetSysClockFreq>
 80080fa:	4602      	mov	r2, r0
 80080fc:	4b10      	ldr	r3, [pc, #64]	; (8008140 <HAL_RCC_GetHCLKFreq+0x50>)
 80080fe:	699b      	ldr	r3, [r3, #24]
 8008100:	0a1b      	lsrs	r3, r3, #8
 8008102:	f003 030f 	and.w	r3, r3, #15
 8008106:	490f      	ldr	r1, [pc, #60]	; (8008144 <HAL_RCC_GetHCLKFreq+0x54>)
 8008108:	5ccb      	ldrb	r3, [r1, r3]
 800810a:	f003 031f 	and.w	r3, r3, #31
 800810e:	fa22 f303 	lsr.w	r3, r2, r3
 8008112:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008114:	4b0a      	ldr	r3, [pc, #40]	; (8008140 <HAL_RCC_GetHCLKFreq+0x50>)
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	f003 030f 	and.w	r3, r3, #15
 800811c:	4a09      	ldr	r2, [pc, #36]	; (8008144 <HAL_RCC_GetHCLKFreq+0x54>)
 800811e:	5cd3      	ldrb	r3, [r2, r3]
 8008120:	f003 031f 	and.w	r3, r3, #31
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	fa22 f303 	lsr.w	r3, r2, r3
 800812a:	4a07      	ldr	r2, [pc, #28]	; (8008148 <HAL_RCC_GetHCLKFreq+0x58>)
 800812c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800812e:	4a07      	ldr	r2, [pc, #28]	; (800814c <HAL_RCC_GetHCLKFreq+0x5c>)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008134:	4b04      	ldr	r3, [pc, #16]	; (8008148 <HAL_RCC_GetHCLKFreq+0x58>)
 8008136:	681b      	ldr	r3, [r3, #0]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3708      	adds	r7, #8
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}
 8008140:	58024400 	.word	0x58024400
 8008144:	0800fd68 	.word	0x0800fd68
 8008148:	24000004 	.word	0x24000004
 800814c:	24000000 	.word	0x24000000

08008150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008154:	f7ff ffcc 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 8008158:	4602      	mov	r2, r0
 800815a:	4b06      	ldr	r3, [pc, #24]	; (8008174 <HAL_RCC_GetPCLK1Freq+0x24>)
 800815c:	69db      	ldr	r3, [r3, #28]
 800815e:	091b      	lsrs	r3, r3, #4
 8008160:	f003 0307 	and.w	r3, r3, #7
 8008164:	4904      	ldr	r1, [pc, #16]	; (8008178 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008166:	5ccb      	ldrb	r3, [r1, r3]
 8008168:	f003 031f 	and.w	r3, r3, #31
 800816c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008170:	4618      	mov	r0, r3
 8008172:	bd80      	pop	{r7, pc}
 8008174:	58024400 	.word	0x58024400
 8008178:	0800fd68 	.word	0x0800fd68

0800817c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008180:	f7ff ffb6 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 8008184:	4602      	mov	r2, r0
 8008186:	4b06      	ldr	r3, [pc, #24]	; (80081a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	0a1b      	lsrs	r3, r3, #8
 800818c:	f003 0307 	and.w	r3, r3, #7
 8008190:	4904      	ldr	r1, [pc, #16]	; (80081a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008192:	5ccb      	ldrb	r3, [r1, r3]
 8008194:	f003 031f 	and.w	r3, r3, #31
 8008198:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800819c:	4618      	mov	r0, r3
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	58024400 	.word	0x58024400
 80081a4:	0800fd68 	.word	0x0800fd68

080081a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b086      	sub	sp, #24
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80081b0:	2300      	movs	r3, #0
 80081b2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80081b4:	2300      	movs	r3, #0
 80081b6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d03f      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081cc:	d02a      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80081ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081d2:	d824      	bhi.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80081d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081d8:	d018      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80081da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081de:	d81e      	bhi.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d003      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80081e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081e8:	d007      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80081ea:	e018      	b.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081ec:	4ba3      	ldr	r3, [pc, #652]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f0:	4aa2      	ldr	r2, [pc, #648]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80081f8:	e015      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	3304      	adds	r3, #4
 80081fe:	2102      	movs	r1, #2
 8008200:	4618      	mov	r0, r3
 8008202:	f001 fff9 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008206:	4603      	mov	r3, r0
 8008208:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800820a:	e00c      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3324      	adds	r3, #36	; 0x24
 8008210:	2102      	movs	r1, #2
 8008212:	4618      	mov	r0, r3
 8008214:	f002 f8a2 	bl	800a35c <RCCEx_PLL3_Config>
 8008218:	4603      	mov	r3, r0
 800821a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800821c:	e003      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	75fb      	strb	r3, [r7, #23]
      break;
 8008222:	e000      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8008224:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008226:	7dfb      	ldrb	r3, [r7, #23]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d109      	bne.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800822c:	4b93      	ldr	r3, [pc, #588]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800822e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008230:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008238:	4990      	ldr	r1, [pc, #576]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800823a:	4313      	orrs	r3, r2
 800823c:	650b      	str	r3, [r1, #80]	; 0x50
 800823e:	e001      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008240:	7dfb      	ldrb	r3, [r7, #23]
 8008242:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800824c:	2b00      	cmp	r3, #0
 800824e:	d03d      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008254:	2b04      	cmp	r3, #4
 8008256:	d826      	bhi.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8008258:	a201      	add	r2, pc, #4	; (adr r2, 8008260 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800825a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825e:	bf00      	nop
 8008260:	08008275 	.word	0x08008275
 8008264:	08008283 	.word	0x08008283
 8008268:	08008295 	.word	0x08008295
 800826c:	080082ad 	.word	0x080082ad
 8008270:	080082ad 	.word	0x080082ad
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008274:	4b81      	ldr	r3, [pc, #516]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008278:	4a80      	ldr	r2, [pc, #512]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800827a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800827e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008280:	e015      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	3304      	adds	r3, #4
 8008286:	2100      	movs	r1, #0
 8008288:	4618      	mov	r0, r3
 800828a:	f001 ffb5 	bl	800a1f8 <RCCEx_PLL2_Config>
 800828e:	4603      	mov	r3, r0
 8008290:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008292:	e00c      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	3324      	adds	r3, #36	; 0x24
 8008298:	2100      	movs	r1, #0
 800829a:	4618      	mov	r0, r3
 800829c:	f002 f85e 	bl	800a35c <RCCEx_PLL3_Config>
 80082a0:	4603      	mov	r3, r0
 80082a2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80082a4:	e003      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	75fb      	strb	r3, [r7, #23]
      break;
 80082aa:	e000      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80082ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082ae:	7dfb      	ldrb	r3, [r7, #23]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d109      	bne.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80082b4:	4b71      	ldr	r3, [pc, #452]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082b8:	f023 0207 	bic.w	r2, r3, #7
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082c0:	496e      	ldr	r1, [pc, #440]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082c2:	4313      	orrs	r3, r2
 80082c4:	650b      	str	r3, [r1, #80]	; 0x50
 80082c6:	e001      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082c8:	7dfb      	ldrb	r3, [r7, #23]
 80082ca:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d042      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082e0:	d02b      	beq.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x192>
 80082e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082e6:	d825      	bhi.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80082e8:	2bc0      	cmp	r3, #192	; 0xc0
 80082ea:	d028      	beq.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x196>
 80082ec:	2bc0      	cmp	r3, #192	; 0xc0
 80082ee:	d821      	bhi.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80082f0:	2b80      	cmp	r3, #128	; 0x80
 80082f2:	d016      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80082f4:	2b80      	cmp	r3, #128	; 0x80
 80082f6:	d81d      	bhi.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80082fc:	2b40      	cmp	r3, #64	; 0x40
 80082fe:	d007      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8008300:	e018      	b.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008302:	4b5e      	ldr	r3, [pc, #376]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008306:	4a5d      	ldr	r2, [pc, #372]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800830c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800830e:	e017      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	3304      	adds	r3, #4
 8008314:	2100      	movs	r1, #0
 8008316:	4618      	mov	r0, r3
 8008318:	f001 ff6e 	bl	800a1f8 <RCCEx_PLL2_Config>
 800831c:	4603      	mov	r3, r0
 800831e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008320:	e00e      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	3324      	adds	r3, #36	; 0x24
 8008326:	2100      	movs	r1, #0
 8008328:	4618      	mov	r0, r3
 800832a:	f002 f817 	bl	800a35c <RCCEx_PLL3_Config>
 800832e:	4603      	mov	r3, r0
 8008330:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008332:	e005      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	75fb      	strb	r3, [r7, #23]
      break;
 8008338:	e002      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800833a:	bf00      	nop
 800833c:	e000      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800833e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008340:	7dfb      	ldrb	r3, [r7, #23]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d109      	bne.n	800835a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008346:	4b4d      	ldr	r3, [pc, #308]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800834a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008352:	494a      	ldr	r1, [pc, #296]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008354:	4313      	orrs	r3, r2
 8008356:	650b      	str	r3, [r1, #80]	; 0x50
 8008358:	e001      	b.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800835a:	7dfb      	ldrb	r3, [r7, #23]
 800835c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008366:	2b00      	cmp	r3, #0
 8008368:	d049      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008370:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008374:	d030      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8008376:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800837a:	d82a      	bhi.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800837c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008380:	d02c      	beq.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x234>
 8008382:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008386:	d824      	bhi.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008388:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800838c:	d018      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800838e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008392:	d81e      	bhi.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008394:	2b00      	cmp	r3, #0
 8008396:	d003      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8008398:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800839c:	d007      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x206>
 800839e:	e018      	b.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083a0:	4b36      	ldr	r3, [pc, #216]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80083a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a4:	4a35      	ldr	r2, [pc, #212]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80083a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80083ac:	e017      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	3304      	adds	r3, #4
 80083b2:	2100      	movs	r1, #0
 80083b4:	4618      	mov	r0, r3
 80083b6:	f001 ff1f 	bl	800a1f8 <RCCEx_PLL2_Config>
 80083ba:	4603      	mov	r3, r0
 80083bc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80083be:	e00e      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3324      	adds	r3, #36	; 0x24
 80083c4:	2100      	movs	r1, #0
 80083c6:	4618      	mov	r0, r3
 80083c8:	f001 ffc8 	bl	800a35c <RCCEx_PLL3_Config>
 80083cc:	4603      	mov	r3, r0
 80083ce:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80083d0:	e005      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	75fb      	strb	r3, [r7, #23]
      break;
 80083d6:	e002      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80083d8:	bf00      	nop
 80083da:	e000      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80083dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083de:	7dfb      	ldrb	r3, [r7, #23]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10a      	bne.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80083e4:	4b25      	ldr	r3, [pc, #148]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80083e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083e8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80083f2:	4922      	ldr	r1, [pc, #136]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	658b      	str	r3, [r1, #88]	; 0x58
 80083f8:	e001      	b.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083fa:	7dfb      	ldrb	r3, [r7, #23]
 80083fc:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008406:	2b00      	cmp	r3, #0
 8008408:	d04b      	beq.n	80084a2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008410:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008414:	d030      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8008416:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800841a:	d82a      	bhi.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800841c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008420:	d02e      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8008422:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008426:	d824      	bhi.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008428:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800842c:	d018      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800842e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008432:	d81e      	bhi.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008438:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800843c:	d007      	beq.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800843e:	e018      	b.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008440:	4b0e      	ldr	r3, [pc, #56]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008444:	4a0d      	ldr	r2, [pc, #52]	; (800847c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800844a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800844c:	e019      	b.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	3304      	adds	r3, #4
 8008452:	2100      	movs	r1, #0
 8008454:	4618      	mov	r0, r3
 8008456:	f001 fecf 	bl	800a1f8 <RCCEx_PLL2_Config>
 800845a:	4603      	mov	r3, r0
 800845c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800845e:	e010      	b.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	3324      	adds	r3, #36	; 0x24
 8008464:	2100      	movs	r1, #0
 8008466:	4618      	mov	r0, r3
 8008468:	f001 ff78 	bl	800a35c <RCCEx_PLL3_Config>
 800846c:	4603      	mov	r3, r0
 800846e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008470:	e007      	b.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	75fb      	strb	r3, [r7, #23]
      break;
 8008476:	e004      	b.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8008478:	bf00      	nop
 800847a:	e002      	b.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800847c:	58024400 	.word	0x58024400
      break;
 8008480:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008482:	7dfb      	ldrb	r3, [r7, #23]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10a      	bne.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008488:	4b99      	ldr	r3, [pc, #612]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800848a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800848c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008496:	4996      	ldr	r1, [pc, #600]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008498:	4313      	orrs	r3, r2
 800849a:	658b      	str	r3, [r1, #88]	; 0x58
 800849c:	e001      	b.n	80084a2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800849e:	7dfb      	ldrb	r3, [r7, #23]
 80084a0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d032      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084b2:	2b30      	cmp	r3, #48	; 0x30
 80084b4:	d01c      	beq.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80084b6:	2b30      	cmp	r3, #48	; 0x30
 80084b8:	d817      	bhi.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x342>
 80084ba:	2b20      	cmp	r3, #32
 80084bc:	d00c      	beq.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80084be:	2b20      	cmp	r3, #32
 80084c0:	d813      	bhi.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x342>
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d016      	beq.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80084c6:	2b10      	cmp	r3, #16
 80084c8:	d10f      	bne.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084ca:	4b89      	ldr	r3, [pc, #548]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80084cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ce:	4a88      	ldr	r2, [pc, #544]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80084d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80084d6:	e00e      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	3304      	adds	r3, #4
 80084dc:	2102      	movs	r1, #2
 80084de:	4618      	mov	r0, r3
 80084e0:	f001 fe8a 	bl	800a1f8 <RCCEx_PLL2_Config>
 80084e4:	4603      	mov	r3, r0
 80084e6:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80084e8:	e005      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80084ea:	2301      	movs	r3, #1
 80084ec:	75fb      	strb	r3, [r7, #23]
      break;
 80084ee:	e002      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80084f0:	bf00      	nop
 80084f2:	e000      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80084f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80084f6:	7dfb      	ldrb	r3, [r7, #23]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d109      	bne.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80084fc:	4b7c      	ldr	r3, [pc, #496]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80084fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008500:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008508:	4979      	ldr	r1, [pc, #484]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800850a:	4313      	orrs	r3, r2
 800850c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800850e:	e001      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008510:	7dfb      	ldrb	r3, [r7, #23]
 8008512:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800851c:	2b00      	cmp	r3, #0
 800851e:	d047      	beq.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008524:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008528:	d030      	beq.n	800858c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800852a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800852e:	d82a      	bhi.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8008530:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008534:	d02c      	beq.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008536:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800853a:	d824      	bhi.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800853c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008540:	d018      	beq.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8008542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008546:	d81e      	bhi.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8008548:	2b00      	cmp	r3, #0
 800854a:	d003      	beq.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800854c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008550:	d007      	beq.n	8008562 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8008552:	e018      	b.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008554:	4b66      	ldr	r3, [pc, #408]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008558:	4a65      	ldr	r2, [pc, #404]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800855a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800855e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008560:	e017      	b.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	3304      	adds	r3, #4
 8008566:	2100      	movs	r1, #0
 8008568:	4618      	mov	r0, r3
 800856a:	f001 fe45 	bl	800a1f8 <RCCEx_PLL2_Config>
 800856e:	4603      	mov	r3, r0
 8008570:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008572:	e00e      	b.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3324      	adds	r3, #36	; 0x24
 8008578:	2100      	movs	r1, #0
 800857a:	4618      	mov	r0, r3
 800857c:	f001 feee 	bl	800a35c <RCCEx_PLL3_Config>
 8008580:	4603      	mov	r3, r0
 8008582:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008584:	e005      	b.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	75fb      	strb	r3, [r7, #23]
      break;
 800858a:	e002      	b.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800858c:	bf00      	nop
 800858e:	e000      	b.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8008590:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008592:	7dfb      	ldrb	r3, [r7, #23]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d109      	bne.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008598:	4b55      	ldr	r3, [pc, #340]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800859a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800859c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085a4:	4952      	ldr	r1, [pc, #328]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	650b      	str	r3, [r1, #80]	; 0x50
 80085aa:	e001      	b.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085ac:	7dfb      	ldrb	r3, [r7, #23]
 80085ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d049      	beq.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80085c4:	d02e      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80085c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80085ca:	d828      	bhi.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80085cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80085d0:	d02a      	beq.n	8008628 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80085d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80085d6:	d822      	bhi.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80085d8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80085dc:	d026      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x484>
 80085de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80085e2:	d81c      	bhi.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80085e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085e8:	d010      	beq.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x464>
 80085ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085ee:	d816      	bhi.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d01d      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80085f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085f8:	d111      	bne.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	3304      	adds	r3, #4
 80085fe:	2101      	movs	r1, #1
 8008600:	4618      	mov	r0, r3
 8008602:	f001 fdf9 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008606:	4603      	mov	r3, r0
 8008608:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800860a:	e012      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	3324      	adds	r3, #36	; 0x24
 8008610:	2101      	movs	r1, #1
 8008612:	4618      	mov	r0, r3
 8008614:	f001 fea2 	bl	800a35c <RCCEx_PLL3_Config>
 8008618:	4603      	mov	r3, r0
 800861a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800861c:	e009      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	75fb      	strb	r3, [r7, #23]
      break;
 8008622:	e006      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8008624:	bf00      	nop
 8008626:	e004      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8008628:	bf00      	nop
 800862a:	e002      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800862c:	bf00      	nop
 800862e:	e000      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8008630:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008632:	7dfb      	ldrb	r3, [r7, #23]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d109      	bne.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008638:	4b2d      	ldr	r3, [pc, #180]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800863a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800863c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008644:	492a      	ldr	r1, [pc, #168]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008646:	4313      	orrs	r3, r2
 8008648:	650b      	str	r3, [r1, #80]	; 0x50
 800864a:	e001      	b.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800864c:	7dfb      	ldrb	r3, [r7, #23]
 800864e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d04d      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008662:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008666:	d02e      	beq.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8008668:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800866c:	d828      	bhi.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800866e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008672:	d02a      	beq.n	80086ca <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008678:	d822      	bhi.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800867a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800867e:	d026      	beq.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x526>
 8008680:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008684:	d81c      	bhi.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8008686:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800868a:	d010      	beq.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x506>
 800868c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008690:	d816      	bhi.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8008692:	2b00      	cmp	r3, #0
 8008694:	d01d      	beq.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8008696:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800869a:	d111      	bne.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	3304      	adds	r3, #4
 80086a0:	2101      	movs	r1, #1
 80086a2:	4618      	mov	r0, r3
 80086a4:	f001 fda8 	bl	800a1f8 <RCCEx_PLL2_Config>
 80086a8:	4603      	mov	r3, r0
 80086aa:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80086ac:	e012      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	3324      	adds	r3, #36	; 0x24
 80086b2:	2101      	movs	r1, #1
 80086b4:	4618      	mov	r0, r3
 80086b6:	f001 fe51 	bl	800a35c <RCCEx_PLL3_Config>
 80086ba:	4603      	mov	r3, r0
 80086bc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80086be:	e009      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	75fb      	strb	r3, [r7, #23]
      break;
 80086c4:	e006      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80086c6:	bf00      	nop
 80086c8:	e004      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80086ca:	bf00      	nop
 80086cc:	e002      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80086ce:	bf00      	nop
 80086d0:	e000      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80086d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086d4:	7dfb      	ldrb	r3, [r7, #23]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d10c      	bne.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80086da:	4b05      	ldr	r3, [pc, #20]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80086dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086de:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80086e8:	4901      	ldr	r1, [pc, #4]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80086ea:	4313      	orrs	r3, r2
 80086ec:	658b      	str	r3, [r1, #88]	; 0x58
 80086ee:	e003      	b.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80086f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086f4:	7dfb      	ldrb	r3, [r7, #23]
 80086f6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d02f      	beq.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008708:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800870c:	d00e      	beq.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x584>
 800870e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008712:	d814      	bhi.n	800873e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8008714:	2b00      	cmp	r3, #0
 8008716:	d015      	beq.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8008718:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800871c:	d10f      	bne.n	800873e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800871e:	4baf      	ldr	r3, [pc, #700]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008722:	4aae      	ldr	r2, [pc, #696]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008728:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800872a:	e00c      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	3304      	adds	r3, #4
 8008730:	2101      	movs	r1, #1
 8008732:	4618      	mov	r0, r3
 8008734:	f001 fd60 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008738:	4603      	mov	r3, r0
 800873a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800873c:	e003      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	75fb      	strb	r3, [r7, #23]
      break;
 8008742:	e000      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8008744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d109      	bne.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800874c:	4ba3      	ldr	r3, [pc, #652]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800874e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008750:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008758:	49a0      	ldr	r1, [pc, #640]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800875a:	4313      	orrs	r3, r2
 800875c:	650b      	str	r3, [r1, #80]	; 0x50
 800875e:	e001      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008760:	7dfb      	ldrb	r3, [r7, #23]
 8008762:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d032      	beq.n	80087d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008774:	2b03      	cmp	r3, #3
 8008776:	d81b      	bhi.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8008778:	a201      	add	r2, pc, #4	; (adr r2, 8008780 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800877a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800877e:	bf00      	nop
 8008780:	080087b7 	.word	0x080087b7
 8008784:	08008791 	.word	0x08008791
 8008788:	0800879f 	.word	0x0800879f
 800878c:	080087b7 	.word	0x080087b7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008790:	4b92      	ldr	r3, [pc, #584]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008794:	4a91      	ldr	r2, [pc, #580]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800879a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800879c:	e00c      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	3304      	adds	r3, #4
 80087a2:	2102      	movs	r1, #2
 80087a4:	4618      	mov	r0, r3
 80087a6:	f001 fd27 	bl	800a1f8 <RCCEx_PLL2_Config>
 80087aa:	4603      	mov	r3, r0
 80087ac:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80087ae:	e003      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80087b0:	2301      	movs	r3, #1
 80087b2:	75fb      	strb	r3, [r7, #23]
      break;
 80087b4:	e000      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80087b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80087b8:	7dfb      	ldrb	r3, [r7, #23]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d109      	bne.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80087be:	4b87      	ldr	r3, [pc, #540]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087c2:	f023 0203 	bic.w	r2, r3, #3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ca:	4984      	ldr	r1, [pc, #528]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087cc:	4313      	orrs	r3, r2
 80087ce:	64cb      	str	r3, [r1, #76]	; 0x4c
 80087d0:	e001      	b.n	80087d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087d2:	7dfb      	ldrb	r3, [r7, #23]
 80087d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f000 8086 	beq.w	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087e4:	4b7e      	ldr	r3, [pc, #504]	; (80089e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a7d      	ldr	r2, [pc, #500]	; (80089e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80087ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80087f0:	f7fa fcb0 	bl	8003154 <HAL_GetTick>
 80087f4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087f6:	e009      	b.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087f8:	f7fa fcac 	bl	8003154 <HAL_GetTick>
 80087fc:	4602      	mov	r2, r0
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	2b64      	cmp	r3, #100	; 0x64
 8008804:	d902      	bls.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8008806:	2303      	movs	r3, #3
 8008808:	75fb      	strb	r3, [r7, #23]
        break;
 800880a:	e005      	b.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800880c:	4b74      	ldr	r3, [pc, #464]	; (80089e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008814:	2b00      	cmp	r3, #0
 8008816:	d0ef      	beq.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8008818:	7dfb      	ldrb	r3, [r7, #23]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d166      	bne.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800881e:	4b6f      	ldr	r3, [pc, #444]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008820:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008828:	4053      	eors	r3, r2
 800882a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800882e:	2b00      	cmp	r3, #0
 8008830:	d013      	beq.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008832:	4b6a      	ldr	r3, [pc, #424]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008836:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800883a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800883c:	4b67      	ldr	r3, [pc, #412]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800883e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008840:	4a66      	ldr	r2, [pc, #408]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008842:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008846:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008848:	4b64      	ldr	r3, [pc, #400]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800884a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800884c:	4a63      	ldr	r2, [pc, #396]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800884e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008852:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008854:	4a61      	ldr	r2, [pc, #388]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008864:	d115      	bne.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008866:	f7fa fc75 	bl	8003154 <HAL_GetTick>
 800886a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800886c:	e00b      	b.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800886e:	f7fa fc71 	bl	8003154 <HAL_GetTick>
 8008872:	4602      	mov	r2, r0
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	f241 3288 	movw	r2, #5000	; 0x1388
 800887c:	4293      	cmp	r3, r2
 800887e:	d902      	bls.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8008880:	2303      	movs	r3, #3
 8008882:	75fb      	strb	r3, [r7, #23]
            break;
 8008884:	e005      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008886:	4b55      	ldr	r3, [pc, #340]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b00      	cmp	r3, #0
 8008890:	d0ed      	beq.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d126      	bne.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800889e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088a6:	d10d      	bne.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80088a8:	4b4c      	ldr	r3, [pc, #304]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80088b6:	0919      	lsrs	r1, r3, #4
 80088b8:	4b4a      	ldr	r3, [pc, #296]	; (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80088ba:	400b      	ands	r3, r1
 80088bc:	4947      	ldr	r1, [pc, #284]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	610b      	str	r3, [r1, #16]
 80088c2:	e005      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80088c4:	4b45      	ldr	r3, [pc, #276]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80088c6:	691b      	ldr	r3, [r3, #16]
 80088c8:	4a44      	ldr	r2, [pc, #272]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80088ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80088ce:	6113      	str	r3, [r2, #16]
 80088d0:	4b42      	ldr	r3, [pc, #264]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80088d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80088da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80088de:	493f      	ldr	r1, [pc, #252]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80088e0:	4313      	orrs	r3, r2
 80088e2:	670b      	str	r3, [r1, #112]	; 0x70
 80088e4:	e004      	b.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80088e6:	7dfb      	ldrb	r3, [r7, #23]
 80088e8:	75bb      	strb	r3, [r7, #22]
 80088ea:	e001      	b.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088ec:	7dfb      	ldrb	r3, [r7, #23]
 80088ee:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0301 	and.w	r3, r3, #1
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 8085 	beq.w	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008902:	2b28      	cmp	r3, #40	; 0x28
 8008904:	d866      	bhi.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8008906:	a201      	add	r2, pc, #4	; (adr r2, 800890c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8008908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800890c:	080089e9 	.word	0x080089e9
 8008910:	080089d5 	.word	0x080089d5
 8008914:	080089d5 	.word	0x080089d5
 8008918:	080089d5 	.word	0x080089d5
 800891c:	080089d5 	.word	0x080089d5
 8008920:	080089d5 	.word	0x080089d5
 8008924:	080089d5 	.word	0x080089d5
 8008928:	080089d5 	.word	0x080089d5
 800892c:	080089b1 	.word	0x080089b1
 8008930:	080089d5 	.word	0x080089d5
 8008934:	080089d5 	.word	0x080089d5
 8008938:	080089d5 	.word	0x080089d5
 800893c:	080089d5 	.word	0x080089d5
 8008940:	080089d5 	.word	0x080089d5
 8008944:	080089d5 	.word	0x080089d5
 8008948:	080089d5 	.word	0x080089d5
 800894c:	080089c3 	.word	0x080089c3
 8008950:	080089d5 	.word	0x080089d5
 8008954:	080089d5 	.word	0x080089d5
 8008958:	080089d5 	.word	0x080089d5
 800895c:	080089d5 	.word	0x080089d5
 8008960:	080089d5 	.word	0x080089d5
 8008964:	080089d5 	.word	0x080089d5
 8008968:	080089d5 	.word	0x080089d5
 800896c:	080089e9 	.word	0x080089e9
 8008970:	080089d5 	.word	0x080089d5
 8008974:	080089d5 	.word	0x080089d5
 8008978:	080089d5 	.word	0x080089d5
 800897c:	080089d5 	.word	0x080089d5
 8008980:	080089d5 	.word	0x080089d5
 8008984:	080089d5 	.word	0x080089d5
 8008988:	080089d5 	.word	0x080089d5
 800898c:	080089e9 	.word	0x080089e9
 8008990:	080089d5 	.word	0x080089d5
 8008994:	080089d5 	.word	0x080089d5
 8008998:	080089d5 	.word	0x080089d5
 800899c:	080089d5 	.word	0x080089d5
 80089a0:	080089d5 	.word	0x080089d5
 80089a4:	080089d5 	.word	0x080089d5
 80089a8:	080089d5 	.word	0x080089d5
 80089ac:	080089e9 	.word	0x080089e9
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	3304      	adds	r3, #4
 80089b4:	2101      	movs	r1, #1
 80089b6:	4618      	mov	r0, r3
 80089b8:	f001 fc1e 	bl	800a1f8 <RCCEx_PLL2_Config>
 80089bc:	4603      	mov	r3, r0
 80089be:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80089c0:	e013      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	3324      	adds	r3, #36	; 0x24
 80089c6:	2101      	movs	r1, #1
 80089c8:	4618      	mov	r0, r3
 80089ca:	f001 fcc7 	bl	800a35c <RCCEx_PLL3_Config>
 80089ce:	4603      	mov	r3, r0
 80089d0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80089d2:	e00a      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	75fb      	strb	r3, [r7, #23]
      break;
 80089d8:	e007      	b.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 80089da:	bf00      	nop
 80089dc:	58024400 	.word	0x58024400
 80089e0:	58024800 	.word	0x58024800
 80089e4:	00ffffcf 	.word	0x00ffffcf
      break;
 80089e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089ea:	7dfb      	ldrb	r3, [r7, #23]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d109      	bne.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80089f0:	4b96      	ldr	r3, [pc, #600]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80089f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089f4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089fc:	4993      	ldr	r1, [pc, #588]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80089fe:	4313      	orrs	r3, r2
 8008a00:	654b      	str	r3, [r1, #84]	; 0x54
 8008a02:	e001      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a04:	7dfb      	ldrb	r3, [r7, #23]
 8008a06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f003 0302 	and.w	r3, r3, #2
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d038      	beq.n	8008a86 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a18:	2b05      	cmp	r3, #5
 8008a1a:	d821      	bhi.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8008a1c:	a201      	add	r2, pc, #4	; (adr r2, 8008a24 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8008a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a22:	bf00      	nop
 8008a24:	08008a67 	.word	0x08008a67
 8008a28:	08008a3d 	.word	0x08008a3d
 8008a2c:	08008a4f 	.word	0x08008a4f
 8008a30:	08008a67 	.word	0x08008a67
 8008a34:	08008a67 	.word	0x08008a67
 8008a38:	08008a67 	.word	0x08008a67
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	3304      	adds	r3, #4
 8008a40:	2101      	movs	r1, #1
 8008a42:	4618      	mov	r0, r3
 8008a44:	f001 fbd8 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008a4c:	e00c      	b.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	3324      	adds	r3, #36	; 0x24
 8008a52:	2101      	movs	r1, #1
 8008a54:	4618      	mov	r0, r3
 8008a56:	f001 fc81 	bl	800a35c <RCCEx_PLL3_Config>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008a5e:	e003      	b.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	75fb      	strb	r3, [r7, #23]
      break;
 8008a64:	e000      	b.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8008a66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a68:	7dfb      	ldrb	r3, [r7, #23]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d109      	bne.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008a6e:	4b77      	ldr	r3, [pc, #476]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a72:	f023 0207 	bic.w	r2, r3, #7
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a7a:	4974      	ldr	r1, [pc, #464]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	654b      	str	r3, [r1, #84]	; 0x54
 8008a80:	e001      	b.n	8008a86 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a82:	7dfb      	ldrb	r3, [r7, #23]
 8008a84:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 0304 	and.w	r3, r3, #4
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d03a      	beq.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a98:	2b05      	cmp	r3, #5
 8008a9a:	d821      	bhi.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8008a9c:	a201      	add	r2, pc, #4	; (adr r2, 8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8008a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa2:	bf00      	nop
 8008aa4:	08008ae7 	.word	0x08008ae7
 8008aa8:	08008abd 	.word	0x08008abd
 8008aac:	08008acf 	.word	0x08008acf
 8008ab0:	08008ae7 	.word	0x08008ae7
 8008ab4:	08008ae7 	.word	0x08008ae7
 8008ab8:	08008ae7 	.word	0x08008ae7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	3304      	adds	r3, #4
 8008ac0:	2101      	movs	r1, #1
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f001 fb98 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008acc:	e00c      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	3324      	adds	r3, #36	; 0x24
 8008ad2:	2101      	movs	r1, #1
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f001 fc41 	bl	800a35c <RCCEx_PLL3_Config>
 8008ada:	4603      	mov	r3, r0
 8008adc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008ade:	e003      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ae4:	e000      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8008ae6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ae8:	7dfb      	ldrb	r3, [r7, #23]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10a      	bne.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008aee:	4b57      	ldr	r3, [pc, #348]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008af2:	f023 0207 	bic.w	r2, r3, #7
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008afc:	4953      	ldr	r1, [pc, #332]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008afe:	4313      	orrs	r3, r2
 8008b00:	658b      	str	r3, [r1, #88]	; 0x58
 8008b02:	e001      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b04:	7dfb      	ldrb	r3, [r7, #23]
 8008b06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f003 0320 	and.w	r3, r3, #32
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d04b      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b1e:	d02e      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8008b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b24:	d828      	bhi.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b2a:	d02a      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8008b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b30:	d822      	bhi.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008b32:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008b36:	d026      	beq.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8008b38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008b3c:	d81c      	bhi.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008b3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b42:	d010      	beq.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008b44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b48:	d816      	bhi.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d01d      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8008b4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b52:	d111      	bne.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	3304      	adds	r3, #4
 8008b58:	2100      	movs	r1, #0
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f001 fb4c 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008b60:	4603      	mov	r3, r0
 8008b62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008b64:	e012      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	3324      	adds	r3, #36	; 0x24
 8008b6a:	2102      	movs	r1, #2
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f001 fbf5 	bl	800a35c <RCCEx_PLL3_Config>
 8008b72:	4603      	mov	r3, r0
 8008b74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008b76:	e009      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008b78:	2301      	movs	r3, #1
 8008b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8008b7c:	e006      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008b7e:	bf00      	nop
 8008b80:	e004      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008b82:	bf00      	nop
 8008b84:	e002      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008b86:	bf00      	nop
 8008b88:	e000      	b.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008b8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008b8c:	7dfb      	ldrb	r3, [r7, #23]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d10a      	bne.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008b92:	4b2e      	ldr	r3, [pc, #184]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b96:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ba0:	492a      	ldr	r1, [pc, #168]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	654b      	str	r3, [r1, #84]	; 0x54
 8008ba6:	e001      	b.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ba8:	7dfb      	ldrb	r3, [r7, #23]
 8008baa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d04d      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008bbe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008bc2:	d02e      	beq.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008bc4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008bc8:	d828      	bhi.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bce:	d02a      	beq.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008bd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bd4:	d822      	bhi.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008bd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bda:	d026      	beq.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8008bdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008be0:	d81c      	bhi.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008be2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008be6:	d010      	beq.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8008be8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bec:	d816      	bhi.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d01d      	beq.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8008bf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bf6:	d111      	bne.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	2100      	movs	r1, #0
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f001 fafa 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008c04:	4603      	mov	r3, r0
 8008c06:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008c08:	e012      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	3324      	adds	r3, #36	; 0x24
 8008c0e:	2102      	movs	r1, #2
 8008c10:	4618      	mov	r0, r3
 8008c12:	f001 fba3 	bl	800a35c <RCCEx_PLL3_Config>
 8008c16:	4603      	mov	r3, r0
 8008c18:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008c1a:	e009      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8008c20:	e006      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008c22:	bf00      	nop
 8008c24:	e004      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008c26:	bf00      	nop
 8008c28:	e002      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008c2a:	bf00      	nop
 8008c2c:	e000      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008c2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008c30:	7dfb      	ldrb	r3, [r7, #23]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10c      	bne.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008c36:	4b05      	ldr	r3, [pc, #20]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c3a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c44:	4901      	ldr	r1, [pc, #4]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008c46:	4313      	orrs	r3, r2
 8008c48:	658b      	str	r3, [r1, #88]	; 0x58
 8008c4a:	e003      	b.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8008c4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c50:	7dfb      	ldrb	r3, [r7, #23]
 8008c52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d04b      	beq.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008c66:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008c6a:	d02e      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008c6c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008c70:	d828      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008c72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c76:	d02a      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008c78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c7c:	d822      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008c7e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c82:	d026      	beq.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8008c84:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c88:	d81c      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008c8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c8e:	d010      	beq.n	8008cb2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8008c90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c94:	d816      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d01d      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8008c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c9e:	d111      	bne.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	3304      	adds	r3, #4
 8008ca4:	2100      	movs	r1, #0
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f001 faa6 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008cac:	4603      	mov	r3, r0
 8008cae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008cb0:	e012      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	3324      	adds	r3, #36	; 0x24
 8008cb6:	2102      	movs	r1, #2
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f001 fb4f 	bl	800a35c <RCCEx_PLL3_Config>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008cc2:	e009      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	75fb      	strb	r3, [r7, #23]
      break;
 8008cc8:	e006      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008cca:	bf00      	nop
 8008ccc:	e004      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008cce:	bf00      	nop
 8008cd0:	e002      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008cd2:	bf00      	nop
 8008cd4:	e000      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008cd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008cd8:	7dfb      	ldrb	r3, [r7, #23]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d10a      	bne.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008cde:	4b9d      	ldr	r3, [pc, #628]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ce2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008cec:	4999      	ldr	r1, [pc, #612]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	658b      	str	r3, [r1, #88]	; 0x58
 8008cf2:	e001      	b.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cf4:	7dfb      	ldrb	r3, [r7, #23]
 8008cf6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0308 	and.w	r3, r3, #8
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d01a      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d0e:	d10a      	bne.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	3324      	adds	r3, #36	; 0x24
 8008d14:	2102      	movs	r1, #2
 8008d16:	4618      	mov	r0, r3
 8008d18:	f001 fb20 	bl	800a35c <RCCEx_PLL3_Config>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d001      	beq.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8008d22:	2301      	movs	r3, #1
 8008d24:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008d26:	4b8b      	ldr	r3, [pc, #556]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d2a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d34:	4987      	ldr	r1, [pc, #540]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d36:	4313      	orrs	r3, r2
 8008d38:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0310 	and.w	r3, r3, #16
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d01a      	beq.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d50:	d10a      	bne.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	3324      	adds	r3, #36	; 0x24
 8008d56:	2102      	movs	r1, #2
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 faff 	bl	800a35c <RCCEx_PLL3_Config>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008d68:	4b7a      	ldr	r3, [pc, #488]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d76:	4977      	ldr	r1, [pc, #476]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d034      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008d8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d92:	d01d      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008d94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d98:	d817      	bhi.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d003      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8008d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008da2:	d009      	beq.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008da4:	e011      	b.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	3304      	adds	r3, #4
 8008daa:	2100      	movs	r1, #0
 8008dac:	4618      	mov	r0, r3
 8008dae:	f001 fa23 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008db2:	4603      	mov	r3, r0
 8008db4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008db6:	e00c      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	3324      	adds	r3, #36	; 0x24
 8008dbc:	2102      	movs	r1, #2
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f001 facc 	bl	800a35c <RCCEx_PLL3_Config>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008dc8:	e003      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	75fb      	strb	r3, [r7, #23]
      break;
 8008dce:	e000      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8008dd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008dd2:	7dfb      	ldrb	r3, [r7, #23]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d10a      	bne.n	8008dee <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008dd8:	4b5e      	ldr	r3, [pc, #376]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ddc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008de6:	495b      	ldr	r1, [pc, #364]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008de8:	4313      	orrs	r3, r2
 8008dea:	658b      	str	r3, [r1, #88]	; 0x58
 8008dec:	e001      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dee:	7dfb      	ldrb	r3, [r7, #23]
 8008df0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d033      	beq.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e04:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e08:	d01c      	beq.n	8008e44 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8008e0a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e0e:	d816      	bhi.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8008e10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e14:	d003      	beq.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8008e16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008e1a:	d007      	beq.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8008e1c:	e00f      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e1e:	4b4d      	ldr	r3, [pc, #308]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e22:	4a4c      	ldr	r2, [pc, #304]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e28:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008e2a:	e00c      	b.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3324      	adds	r3, #36	; 0x24
 8008e30:	2101      	movs	r1, #1
 8008e32:	4618      	mov	r0, r3
 8008e34:	f001 fa92 	bl	800a35c <RCCEx_PLL3_Config>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008e3c:	e003      	b.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	75fb      	strb	r3, [r7, #23]
      break;
 8008e42:	e000      	b.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8008e44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008e46:	7dfb      	ldrb	r3, [r7, #23]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d10a      	bne.n	8008e62 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008e4c:	4b41      	ldr	r3, [pc, #260]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e5a:	493e      	ldr	r1, [pc, #248]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	654b      	str	r3, [r1, #84]	; 0x54
 8008e60:	e001      	b.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e62:	7dfb      	ldrb	r3, [r7, #23]
 8008e64:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d029      	beq.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8008e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e7e:	d007      	beq.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8008e80:	e00f      	b.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e82:	4b34      	ldr	r3, [pc, #208]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e86:	4a33      	ldr	r2, [pc, #204]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008e8e:	e00b      	b.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	3304      	adds	r3, #4
 8008e94:	2102      	movs	r1, #2
 8008e96:	4618      	mov	r0, r3
 8008e98:	f001 f9ae 	bl	800a1f8 <RCCEx_PLL2_Config>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008ea0:	e002      	b.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	75fb      	strb	r3, [r7, #23]
      break;
 8008ea6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ea8:	7dfb      	ldrb	r3, [r7, #23]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d109      	bne.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008eae:	4b29      	ldr	r3, [pc, #164]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eb2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eba:	4926      	ldr	r1, [pc, #152]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008ec0:	e001      	b.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ec2:	7dfb      	ldrb	r3, [r7, #23]
 8008ec4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d00a      	beq.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	3324      	adds	r3, #36	; 0x24
 8008ed6:	2102      	movs	r1, #2
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f001 fa3f 	bl	800a35c <RCCEx_PLL3_Config>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d001      	beq.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d033      	beq.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ef8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008efc:	d017      	beq.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8008efe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f02:	d811      	bhi.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f08:	d013      	beq.n	8008f32 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8008f0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f0e:	d80b      	bhi.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d010      	beq.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8008f14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f18:	d106      	bne.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f1a:	4b0e      	ldr	r3, [pc, #56]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f1e:	4a0d      	ldr	r2, [pc, #52]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f24:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8008f26:	e007      	b.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	75fb      	strb	r3, [r7, #23]
      break;
 8008f2c:	e004      	b.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008f2e:	bf00      	nop
 8008f30:	e002      	b.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008f32:	bf00      	nop
 8008f34:	e000      	b.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008f36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008f38:	7dfb      	ldrb	r3, [r7, #23]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d10c      	bne.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008f3e:	4b05      	ldr	r3, [pc, #20]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f4a:	4902      	ldr	r1, [pc, #8]	; (8008f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	654b      	str	r3, [r1, #84]	; 0x54
 8008f50:	e004      	b.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8008f52:	bf00      	nop
 8008f54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f58:	7dfb      	ldrb	r3, [r7, #23]
 8008f5a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d008      	beq.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008f68:	4b31      	ldr	r3, [pc, #196]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f6c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f74:	492e      	ldr	r1, [pc, #184]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f76:	4313      	orrs	r3, r2
 8008f78:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d009      	beq.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008f86:	4b2a      	ldr	r3, [pc, #168]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f88:	691b      	ldr	r3, [r3, #16]
 8008f8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008f94:	4926      	ldr	r1, [pc, #152]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f96:	4313      	orrs	r3, r2
 8008f98:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d008      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008fa6:	4b22      	ldr	r3, [pc, #136]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008faa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008fb2:	491f      	ldr	r1, [pc, #124]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00d      	beq.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008fc4:	4b1a      	ldr	r3, [pc, #104]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	4a19      	ldr	r2, [pc, #100]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008fce:	6113      	str	r3, [r2, #16]
 8008fd0:	4b17      	ldr	r3, [pc, #92]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fd2:	691a      	ldr	r2, [r3, #16]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008fda:	4915      	ldr	r1, [pc, #84]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	da08      	bge.n	8008ffa <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008fe8:	4b11      	ldr	r3, [pc, #68]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ff4:	490e      	ldr	r1, [pc, #56]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009002:	2b00      	cmp	r3, #0
 8009004:	d009      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009006:	4b0a      	ldr	r3, [pc, #40]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800900a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009014:	4906      	ldr	r1, [pc, #24]	; (8009030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009016:	4313      	orrs	r3, r2
 8009018:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800901a:	7dbb      	ldrb	r3, [r7, #22]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8009020:	2300      	movs	r3, #0
 8009022:	e000      	b.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
}
 8009026:	4618      	mov	r0, r3
 8009028:	3718      	adds	r7, #24
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	58024400 	.word	0x58024400

08009034 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b090      	sub	sp, #64	; 0x40
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009042:	f040 8095 	bne.w	8009170 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009046:	4b97      	ldr	r3, [pc, #604]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009048:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800904a:	f003 0307 	and.w	r3, r3, #7
 800904e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009052:	2b04      	cmp	r3, #4
 8009054:	f200 8088 	bhi.w	8009168 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8009058:	a201      	add	r2, pc, #4	; (adr r2, 8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800905a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800905e:	bf00      	nop
 8009060:	08009075 	.word	0x08009075
 8009064:	0800909d 	.word	0x0800909d
 8009068:	080090c5 	.word	0x080090c5
 800906c:	08009161 	.word	0x08009161
 8009070:	080090ed 	.word	0x080090ed
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009074:	4b8b      	ldr	r3, [pc, #556]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800907c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009080:	d108      	bne.n	8009094 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009082:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009086:	4618      	mov	r0, r3
 8009088:	f000 ff64 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800908c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009090:	f000 bc94 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009094:	2300      	movs	r3, #0
 8009096:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009098:	f000 bc90 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800909c:	4b81      	ldr	r3, [pc, #516]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80090a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80090a8:	d108      	bne.n	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090aa:	f107 0318 	add.w	r3, r7, #24
 80090ae:	4618      	mov	r0, r3
 80090b0:	f000 fca8 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80090b8:	f000 bc80 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80090bc:	2300      	movs	r3, #0
 80090be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80090c0:	f000 bc7c 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80090c4:	4b77      	ldr	r3, [pc, #476]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80090cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090d0:	d108      	bne.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090d2:	f107 030c 	add.w	r3, r7, #12
 80090d6:	4618      	mov	r0, r3
 80090d8:	f000 fde8 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80090e0:	f000 bc6c 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80090e4:	2300      	movs	r3, #0
 80090e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80090e8:	f000 bc68 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80090ec:	4b6d      	ldr	r3, [pc, #436]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80090f4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80090f6:	4b6b      	ldr	r3, [pc, #428]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 0304 	and.w	r3, r3, #4
 80090fe:	2b04      	cmp	r3, #4
 8009100:	d10c      	bne.n	800911c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8009102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009104:	2b00      	cmp	r3, #0
 8009106:	d109      	bne.n	800911c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009108:	4b66      	ldr	r3, [pc, #408]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	08db      	lsrs	r3, r3, #3
 800910e:	f003 0303 	and.w	r3, r3, #3
 8009112:	4a65      	ldr	r2, [pc, #404]	; (80092a8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8009114:	fa22 f303 	lsr.w	r3, r2, r3
 8009118:	63fb      	str	r3, [r7, #60]	; 0x3c
 800911a:	e01f      	b.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800911c:	4b61      	ldr	r3, [pc, #388]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009128:	d106      	bne.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800912a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800912c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009130:	d102      	bne.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009132:	4b5e      	ldr	r3, [pc, #376]	; (80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009134:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009136:	e011      	b.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009138:	4b5a      	ldr	r3, [pc, #360]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009140:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009144:	d106      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8009146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009148:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800914c:	d102      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800914e:	4b58      	ldr	r3, [pc, #352]	; (80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8009150:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009152:	e003      	b.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009154:	2300      	movs	r3, #0
 8009156:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009158:	f000 bc30 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800915c:	f000 bc2e 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009160:	4b54      	ldr	r3, [pc, #336]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8009162:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009164:	f000 bc2a 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8009168:	2300      	movs	r3, #0
 800916a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800916c:	f000 bc26 	b.w	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009176:	f040 809f 	bne.w	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800917a:	4b4a      	ldr	r3, [pc, #296]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800917c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800917e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8009182:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009186:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800918a:	d04d      	beq.n	8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800918c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800918e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009192:	f200 8084 	bhi.w	800929e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8009196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009198:	2bc0      	cmp	r3, #192	; 0xc0
 800919a:	d07d      	beq.n	8009298 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800919c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919e:	2bc0      	cmp	r3, #192	; 0xc0
 80091a0:	d87d      	bhi.n	800929e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80091a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a4:	2b80      	cmp	r3, #128	; 0x80
 80091a6:	d02d      	beq.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 80091a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091aa:	2b80      	cmp	r3, #128	; 0x80
 80091ac:	d877      	bhi.n	800929e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80091ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d003      	beq.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 80091b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091b6:	2b40      	cmp	r3, #64	; 0x40
 80091b8:	d012      	beq.n	80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80091ba:	e070      	b.n	800929e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091bc:	4b39      	ldr	r3, [pc, #228]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091c8:	d107      	bne.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091ce:	4618      	mov	r0, r3
 80091d0:	f000 fec0 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80091d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80091d8:	e3f0      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80091da:	2300      	movs	r3, #0
 80091dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80091de:	e3ed      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091e0:	4b30      	ldr	r3, [pc, #192]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80091ec:	d107      	bne.n	80091fe <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091ee:	f107 0318 	add.w	r3, r7, #24
 80091f2:	4618      	mov	r0, r3
 80091f4:	f000 fc06 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80091f8:	69bb      	ldr	r3, [r7, #24]
 80091fa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80091fc:	e3de      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80091fe:	2300      	movs	r3, #0
 8009200:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009202:	e3db      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009204:	4b27      	ldr	r3, [pc, #156]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800920c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009210:	d107      	bne.n	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009212:	f107 030c 	add.w	r3, r7, #12
 8009216:	4618      	mov	r0, r3
 8009218:	f000 fd48 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009220:	e3cc      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009222:	2300      	movs	r3, #0
 8009224:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009226:	e3c9      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009228:	4b1e      	ldr	r3, [pc, #120]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800922a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800922c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009230:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009232:	4b1c      	ldr	r3, [pc, #112]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f003 0304 	and.w	r3, r3, #4
 800923a:	2b04      	cmp	r3, #4
 800923c:	d10c      	bne.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800923e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009240:	2b00      	cmp	r3, #0
 8009242:	d109      	bne.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009244:	4b17      	ldr	r3, [pc, #92]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	08db      	lsrs	r3, r3, #3
 800924a:	f003 0303 	and.w	r3, r3, #3
 800924e:	4a16      	ldr	r2, [pc, #88]	; (80092a8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8009250:	fa22 f303 	lsr.w	r3, r2, r3
 8009254:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009256:	e01e      	b.n	8009296 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009258:	4b12      	ldr	r3, [pc, #72]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009264:	d106      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8009266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009268:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800926c:	d102      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800926e:	4b0f      	ldr	r3, [pc, #60]	; (80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009270:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009272:	e010      	b.n	8009296 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009274:	4b0b      	ldr	r3, [pc, #44]	; (80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800927c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009280:	d106      	bne.n	8009290 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8009282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009284:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009288:	d102      	bne.n	8009290 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800928a:	4b09      	ldr	r3, [pc, #36]	; (80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800928c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800928e:	e002      	b.n	8009296 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009290:	2300      	movs	r3, #0
 8009292:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009294:	e392      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8009296:	e391      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009298:	4b06      	ldr	r3, [pc, #24]	; (80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800929a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800929c:	e38e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800929e:	2300      	movs	r3, #0
 80092a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092a2:	e38b      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80092a4:	58024400 	.word	0x58024400
 80092a8:	03d09000 	.word	0x03d09000
 80092ac:	003d0900 	.word	0x003d0900
 80092b0:	007a1200 	.word	0x007a1200
 80092b4:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092be:	f040 809c 	bne.w	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80092c2:	4b9d      	ldr	r3, [pc, #628]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80092c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092c6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80092ca:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80092cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80092d2:	d054      	beq.n	800937e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 80092d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80092da:	f200 808b 	bhi.w	80093f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80092de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80092e4:	f000 8083 	beq.w	80093ee <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 80092e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ea:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80092ee:	f200 8081 	bhi.w	80093f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80092f8:	d02f      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 80092fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009300:	d878      	bhi.n	80093f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8009302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009304:	2b00      	cmp	r3, #0
 8009306:	d004      	beq.n	8009312 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800930e:	d012      	beq.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8009310:	e070      	b.n	80093f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009312:	4b89      	ldr	r3, [pc, #548]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800931a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800931e:	d107      	bne.n	8009330 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009320:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009324:	4618      	mov	r0, r3
 8009326:	f000 fe15 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800932a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800932c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800932e:	e345      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009330:	2300      	movs	r3, #0
 8009332:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009334:	e342      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009336:	4b80      	ldr	r3, [pc, #512]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800933e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009342:	d107      	bne.n	8009354 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009344:	f107 0318 	add.w	r3, r7, #24
 8009348:	4618      	mov	r0, r3
 800934a:	f000 fb5b 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009352:	e333      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009354:	2300      	movs	r3, #0
 8009356:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009358:	e330      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800935a:	4b77      	ldr	r3, [pc, #476]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009362:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009366:	d107      	bne.n	8009378 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009368:	f107 030c 	add.w	r3, r7, #12
 800936c:	4618      	mov	r0, r3
 800936e:	f000 fc9d 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009376:	e321      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009378:	2300      	movs	r3, #0
 800937a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800937c:	e31e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800937e:	4b6e      	ldr	r3, [pc, #440]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8009380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009382:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009386:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009388:	4b6b      	ldr	r3, [pc, #428]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f003 0304 	and.w	r3, r3, #4
 8009390:	2b04      	cmp	r3, #4
 8009392:	d10c      	bne.n	80093ae <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8009394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009396:	2b00      	cmp	r3, #0
 8009398:	d109      	bne.n	80093ae <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800939a:	4b67      	ldr	r3, [pc, #412]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	08db      	lsrs	r3, r3, #3
 80093a0:	f003 0303 	and.w	r3, r3, #3
 80093a4:	4a65      	ldr	r2, [pc, #404]	; (800953c <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80093a6:	fa22 f303 	lsr.w	r3, r2, r3
 80093aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093ac:	e01e      	b.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80093ae:	4b62      	ldr	r3, [pc, #392]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093ba:	d106      	bne.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80093bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093c2:	d102      	bne.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80093c4:	4b5e      	ldr	r3, [pc, #376]	; (8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80093c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093c8:	e010      	b.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80093ca:	4b5b      	ldr	r3, [pc, #364]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80093d6:	d106      	bne.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80093d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093de:	d102      	bne.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80093e0:	4b58      	ldr	r3, [pc, #352]	; (8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80093e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093e4:	e002      	b.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80093e6:	2300      	movs	r3, #0
 80093e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80093ea:	e2e7      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80093ec:	e2e6      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80093ee:	4b56      	ldr	r3, [pc, #344]	; (8009548 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80093f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80093f2:	e2e3      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 80093f4:	2300      	movs	r3, #0
 80093f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80093f8:	e2e0      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009400:	f040 80a7 	bne.w	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009404:	4b4c      	ldr	r3, [pc, #304]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8009406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009408:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800940c:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800940e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009410:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009414:	d055      	beq.n	80094c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8009416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009418:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800941c:	f200 8096 	bhi.w	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8009420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009422:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009426:	f000 8084 	beq.w	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800942a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800942c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009430:	f200 808c 	bhi.w	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8009434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009436:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800943a:	d030      	beq.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800943c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009442:	f200 8083 	bhi.w	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8009446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009448:	2b00      	cmp	r3, #0
 800944a:	d004      	beq.n	8009456 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800944c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009452:	d012      	beq.n	800947a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8009454:	e07a      	b.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009456:	4b38      	ldr	r3, [pc, #224]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800945e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009462:	d107      	bne.n	8009474 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009468:	4618      	mov	r0, r3
 800946a:	f000 fd73 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800946e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009470:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009472:	e2a3      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009474:	2300      	movs	r3, #0
 8009476:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009478:	e2a0      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800947a:	4b2f      	ldr	r3, [pc, #188]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009482:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009486:	d107      	bne.n	8009498 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009488:	f107 0318 	add.w	r3, r7, #24
 800948c:	4618      	mov	r0, r3
 800948e:	f000 fab9 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009492:	69bb      	ldr	r3, [r7, #24]
 8009494:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8009496:	e291      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009498:	2300      	movs	r3, #0
 800949a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800949c:	e28e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800949e:	4b26      	ldr	r3, [pc, #152]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80094a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094aa:	d107      	bne.n	80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094ac:	f107 030c 	add.w	r3, r7, #12
 80094b0:	4618      	mov	r0, r3
 80094b2:	f000 fbfb 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80094ba:	e27f      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80094bc:	2300      	movs	r3, #0
 80094be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80094c0:	e27c      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80094c2:	4b1d      	ldr	r3, [pc, #116]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80094c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80094ca:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094cc:	4b1a      	ldr	r3, [pc, #104]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f003 0304 	and.w	r3, r3, #4
 80094d4:	2b04      	cmp	r3, #4
 80094d6:	d10c      	bne.n	80094f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 80094d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d109      	bne.n	80094f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80094de:	4b16      	ldr	r3, [pc, #88]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	08db      	lsrs	r3, r3, #3
 80094e4:	f003 0303 	and.w	r3, r3, #3
 80094e8:	4a14      	ldr	r2, [pc, #80]	; (800953c <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80094ea:	fa22 f303 	lsr.w	r3, r2, r3
 80094ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094f0:	e01e      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094f2:	4b11      	ldr	r3, [pc, #68]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094fe:	d106      	bne.n	800950e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8009500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009502:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009506:	d102      	bne.n	800950e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009508:	4b0d      	ldr	r3, [pc, #52]	; (8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800950a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800950c:	e010      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800950e:	4b0a      	ldr	r3, [pc, #40]	; (8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009516:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800951a:	d106      	bne.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800951c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800951e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009522:	d102      	bne.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009524:	4b07      	ldr	r3, [pc, #28]	; (8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8009526:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009528:	e002      	b.n	8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800952a:	2300      	movs	r3, #0
 800952c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800952e:	e245      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8009530:	e244      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009532:	4b05      	ldr	r3, [pc, #20]	; (8009548 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8009534:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009536:	e241      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8009538:	58024400 	.word	0x58024400
 800953c:	03d09000 	.word	0x03d09000
 8009540:	003d0900 	.word	0x003d0900
 8009544:	007a1200 	.word	0x007a1200
 8009548:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 800954c:	2300      	movs	r3, #0
 800954e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009550:	e234      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009558:	f040 809c 	bne.w	8009694 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800955c:	4b9b      	ldr	r3, [pc, #620]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800955e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009560:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8009564:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009568:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800956c:	d054      	beq.n	8009618 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800956e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009570:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009574:	f200 808b 	bhi.w	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8009578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800957e:	f000 8083 	beq.w	8009688 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8009582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009584:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009588:	f200 8081 	bhi.w	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800958c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800958e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009592:	d02f      	beq.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8009594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800959a:	d878      	bhi.n	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800959c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d004      	beq.n	80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80095a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095a8:	d012      	beq.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 80095aa:	e070      	b.n	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80095ac:	4b87      	ldr	r3, [pc, #540]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095b8:	d107      	bne.n	80095ca <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80095ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80095be:	4618      	mov	r0, r3
 80095c0:	f000 fcc8 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80095c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80095c8:	e1f8      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80095ca:	2300      	movs	r3, #0
 80095cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095ce:	e1f5      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095d0:	4b7e      	ldr	r3, [pc, #504]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80095d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80095dc:	d107      	bne.n	80095ee <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095de:	f107 0318 	add.w	r3, r7, #24
 80095e2:	4618      	mov	r0, r3
 80095e4:	f000 fa0e 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80095e8:	69bb      	ldr	r3, [r7, #24]
 80095ea:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80095ec:	e1e6      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80095ee:	2300      	movs	r3, #0
 80095f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095f2:	e1e3      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80095f4:	4b75      	ldr	r3, [pc, #468]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80095fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009600:	d107      	bne.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009602:	f107 030c 	add.w	r3, r7, #12
 8009606:	4618      	mov	r0, r3
 8009608:	f000 fb50 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009610:	e1d4      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009612:	2300      	movs	r3, #0
 8009614:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009616:	e1d1      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009618:	4b6c      	ldr	r3, [pc, #432]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800961a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800961c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009620:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009622:	4b6a      	ldr	r3, [pc, #424]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 0304 	and.w	r3, r3, #4
 800962a:	2b04      	cmp	r3, #4
 800962c:	d10c      	bne.n	8009648 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800962e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009630:	2b00      	cmp	r3, #0
 8009632:	d109      	bne.n	8009648 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009634:	4b65      	ldr	r3, [pc, #404]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	08db      	lsrs	r3, r3, #3
 800963a:	f003 0303 	and.w	r3, r3, #3
 800963e:	4a64      	ldr	r2, [pc, #400]	; (80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8009640:	fa22 f303 	lsr.w	r3, r2, r3
 8009644:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009646:	e01e      	b.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009648:	4b60      	ldr	r3, [pc, #384]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009654:	d106      	bne.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8009656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009658:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800965c:	d102      	bne.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800965e:	4b5d      	ldr	r3, [pc, #372]	; (80097d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8009660:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009662:	e010      	b.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009664:	4b59      	ldr	r3, [pc, #356]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800966c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009670:	d106      	bne.n	8009680 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8009672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009674:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009678:	d102      	bne.n	8009680 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800967a:	4b57      	ldr	r3, [pc, #348]	; (80097d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800967c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800967e:	e002      	b.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009680:	2300      	movs	r3, #0
 8009682:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009684:	e19a      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8009686:	e199      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009688:	4b54      	ldr	r3, [pc, #336]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800968a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800968c:	e196      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800968e:	2300      	movs	r3, #0
 8009690:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009692:	e193      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800969a:	d173      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800969c:	4b4b      	ldr	r3, [pc, #300]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800969e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80096a4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80096a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80096ac:	d02f      	beq.n	800970e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 80096ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80096b4:	d863      	bhi.n	800977e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 80096b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d004      	beq.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 80096bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096c2:	d012      	beq.n	80096ea <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 80096c4:	e05b      	b.n	800977e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096c6:	4b41      	ldr	r3, [pc, #260]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80096d2:	d107      	bne.n	80096e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096d4:	f107 0318 	add.w	r3, r7, #24
 80096d8:	4618      	mov	r0, r3
 80096da:	f000 f993 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80096e2:	e16b      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80096e4:	2300      	movs	r3, #0
 80096e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80096e8:	e168      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096ea:	4b38      	ldr	r3, [pc, #224]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80096f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096f6:	d107      	bne.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096f8:	f107 030c 	add.w	r3, r7, #12
 80096fc:	4618      	mov	r0, r3
 80096fe:	f000 fad5 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009706:	e159      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800970c:	e156      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800970e:	4b2f      	ldr	r3, [pc, #188]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009712:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009716:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009718:	4b2c      	ldr	r3, [pc, #176]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0304 	and.w	r3, r3, #4
 8009720:	2b04      	cmp	r3, #4
 8009722:	d10c      	bne.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8009724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009726:	2b00      	cmp	r3, #0
 8009728:	d109      	bne.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800972a:	4b28      	ldr	r3, [pc, #160]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	08db      	lsrs	r3, r3, #3
 8009730:	f003 0303 	and.w	r3, r3, #3
 8009734:	4a26      	ldr	r2, [pc, #152]	; (80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8009736:	fa22 f303 	lsr.w	r3, r2, r3
 800973a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800973c:	e01e      	b.n	800977c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800973e:	4b23      	ldr	r3, [pc, #140]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800974a:	d106      	bne.n	800975a <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 800974c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800974e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009752:	d102      	bne.n	800975a <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009754:	4b1f      	ldr	r3, [pc, #124]	; (80097d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8009756:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009758:	e010      	b.n	800977c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800975a:	4b1c      	ldr	r3, [pc, #112]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009762:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009766:	d106      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8009768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800976a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800976e:	d102      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009770:	4b19      	ldr	r3, [pc, #100]	; (80097d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8009772:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009774:	e002      	b.n	800977c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009776:	2300      	movs	r3, #0
 8009778:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800977a:	e11f      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800977c:	e11e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800977e:	2300      	movs	r3, #0
 8009780:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009782:	e11b      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800978a:	d13e      	bne.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800978c:	4b0f      	ldr	r3, [pc, #60]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800978e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009794:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009798:	2b00      	cmp	r3, #0
 800979a:	d004      	beq.n	80097a6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 800979c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800979e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097a2:	d01d      	beq.n	80097e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80097a4:	e02e      	b.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097a6:	4b09      	ldr	r3, [pc, #36]	; (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80097b2:	d107      	bne.n	80097c4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80097b8:	4618      	mov	r0, r3
 80097ba:	f000 fbcb 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80097be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80097c2:	e0fb      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 80097c4:	2300      	movs	r3, #0
 80097c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097c8:	e0f8      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80097ca:	bf00      	nop
 80097cc:	58024400 	.word	0x58024400
 80097d0:	03d09000 	.word	0x03d09000
 80097d4:	003d0900 	.word	0x003d0900
 80097d8:	007a1200 	.word	0x007a1200
 80097dc:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097e0:	4b79      	ldr	r3, [pc, #484]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80097e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80097ec:	d107      	bne.n	80097fe <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097ee:	f107 0318 	add.w	r3, r7, #24
 80097f2:	4618      	mov	r0, r3
 80097f4:	f000 f906 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80097f8:	6a3b      	ldr	r3, [r7, #32]
 80097fa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80097fc:	e0de      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 80097fe:	2300      	movs	r3, #0
 8009800:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009802:	e0db      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8009804:	2300      	movs	r3, #0
 8009806:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009808:	e0d8      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009810:	f040 8085 	bne.w	800991e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009814:	4b6c      	ldr	r3, [pc, #432]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009818:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800981c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800981e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009820:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009824:	d06b      	beq.n	80098fe <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8009826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009828:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800982c:	d874      	bhi.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800982e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009834:	d056      	beq.n	80098e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 8009836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800983c:	d86c      	bhi.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800983e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009840:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009844:	d03b      	beq.n	80098be <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8009846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009848:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800984c:	d864      	bhi.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800984e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009850:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009854:	d021      	beq.n	800989a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8009856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009858:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800985c:	d85c      	bhi.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800985e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009860:	2b00      	cmp	r3, #0
 8009862:	d004      	beq.n	800986e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009866:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800986a:	d004      	beq.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 800986c:	e054      	b.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800986e:	f000 f8b3 	bl	80099d8 <HAL_RCCEx_GetD3PCLK1Freq>
 8009872:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8009874:	e0a2      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009876:	4b54      	ldr	r3, [pc, #336]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800987e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009882:	d107      	bne.n	8009894 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009884:	f107 0318 	add.w	r3, r7, #24
 8009888:	4618      	mov	r0, r3
 800988a:	f000 f8bb 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009892:	e093      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8009894:	2300      	movs	r3, #0
 8009896:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009898:	e090      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800989a:	4b4b      	ldr	r3, [pc, #300]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098a6:	d107      	bne.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098a8:	f107 030c 	add.w	r3, r7, #12
 80098ac:	4618      	mov	r0, r3
 80098ae:	f000 f9fd 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80098b6:	e081      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80098bc:	e07e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80098be:	4b42      	ldr	r3, [pc, #264]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 0304 	and.w	r3, r3, #4
 80098c6:	2b04      	cmp	r3, #4
 80098c8:	d109      	bne.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80098ca:	4b3f      	ldr	r3, [pc, #252]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	08db      	lsrs	r3, r3, #3
 80098d0:	f003 0303 	and.w	r3, r3, #3
 80098d4:	4a3d      	ldr	r2, [pc, #244]	; (80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80098d6:	fa22 f303 	lsr.w	r3, r2, r3
 80098da:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80098dc:	e06e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 80098de:	2300      	movs	r3, #0
 80098e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80098e2:	e06b      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80098e4:	4b38      	ldr	r3, [pc, #224]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f0:	d102      	bne.n	80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 80098f2:	4b37      	ldr	r3, [pc, #220]	; (80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80098f4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80098f6:	e061      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80098f8:	2300      	movs	r3, #0
 80098fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80098fc:	e05e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80098fe:	4b32      	ldr	r3, [pc, #200]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009906:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800990a:	d102      	bne.n	8009912 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 800990c:	4b31      	ldr	r3, [pc, #196]	; (80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800990e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009910:	e054      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8009912:	2300      	movs	r3, #0
 8009914:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009916:	e051      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8009918:	2300      	movs	r3, #0
 800991a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800991c:	e04e      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009924:	d148      	bne.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009926:	4b28      	ldr	r3, [pc, #160]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800992a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800992e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009932:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009936:	d02a      	beq.n	800998e <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8009938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800993e:	d838      	bhi.n	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8009940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009942:	2b00      	cmp	r3, #0
 8009944:	d004      	beq.n	8009950 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8009946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009948:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800994c:	d00d      	beq.n	800996a <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800994e:	e030      	b.n	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009950:	4b1d      	ldr	r3, [pc, #116]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009958:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800995c:	d102      	bne.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 800995e:	4b1d      	ldr	r3, [pc, #116]	; (80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8009960:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009962:	e02b      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8009964:	2300      	movs	r3, #0
 8009966:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009968:	e028      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800996a:	4b17      	ldr	r3, [pc, #92]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009972:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009976:	d107      	bne.n	8009988 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800997c:	4618      	mov	r0, r3
 800997e:	f000 fae9 	bl	8009f54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009984:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009986:	e019      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8009988:	2300      	movs	r3, #0
 800998a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800998c:	e016      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800998e:	4b0e      	ldr	r3, [pc, #56]	; (80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009996:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800999a:	d107      	bne.n	80099ac <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800999c:	f107 0318 	add.w	r3, r7, #24
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 f82f 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80099a6:	69fb      	ldr	r3, [r7, #28]
 80099a8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80099aa:	e007      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 80099ac:	2300      	movs	r3, #0
 80099ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80099b0:	e004      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 80099b2:	2300      	movs	r3, #0
 80099b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80099b6:	e001      	b.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 80099b8:	2300      	movs	r3, #0
 80099ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 80099bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3740      	adds	r7, #64	; 0x40
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	58024400 	.word	0x58024400
 80099cc:	03d09000 	.word	0x03d09000
 80099d0:	003d0900 	.word	0x003d0900
 80099d4:	007a1200 	.word	0x007a1200

080099d8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80099dc:	f7fe fb88 	bl	80080f0 <HAL_RCC_GetHCLKFreq>
 80099e0:	4602      	mov	r2, r0
 80099e2:	4b06      	ldr	r3, [pc, #24]	; (80099fc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80099e4:	6a1b      	ldr	r3, [r3, #32]
 80099e6:	091b      	lsrs	r3, r3, #4
 80099e8:	f003 0307 	and.w	r3, r3, #7
 80099ec:	4904      	ldr	r1, [pc, #16]	; (8009a00 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80099ee:	5ccb      	ldrb	r3, [r1, r3]
 80099f0:	f003 031f 	and.w	r3, r3, #31
 80099f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	bd80      	pop	{r7, pc}
 80099fc:	58024400 	.word	0x58024400
 8009a00:	0800fd68 	.word	0x0800fd68

08009a04 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b089      	sub	sp, #36	; 0x24
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a0c:	4ba1      	ldr	r3, [pc, #644]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a10:	f003 0303 	and.w	r3, r3, #3
 8009a14:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009a16:	4b9f      	ldr	r3, [pc, #636]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a1a:	0b1b      	lsrs	r3, r3, #12
 8009a1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a20:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009a22:	4b9c      	ldr	r3, [pc, #624]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a26:	091b      	lsrs	r3, r3, #4
 8009a28:	f003 0301 	and.w	r3, r3, #1
 8009a2c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009a2e:	4b99      	ldr	r3, [pc, #612]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a32:	08db      	lsrs	r3, r3, #3
 8009a34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	fb02 f303 	mul.w	r3, r2, r3
 8009a3e:	ee07 3a90 	vmov	s15, r3
 8009a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f000 8111 	beq.w	8009c74 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	2b02      	cmp	r3, #2
 8009a56:	f000 8083 	beq.w	8009b60 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	f200 80a1 	bhi.w	8009ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d003      	beq.n	8009a70 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d056      	beq.n	8009b1c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009a6e:	e099      	b.n	8009ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a70:	4b88      	ldr	r3, [pc, #544]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f003 0320 	and.w	r3, r3, #32
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d02d      	beq.n	8009ad8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009a7c:	4b85      	ldr	r3, [pc, #532]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	08db      	lsrs	r3, r3, #3
 8009a82:	f003 0303 	and.w	r3, r3, #3
 8009a86:	4a84      	ldr	r2, [pc, #528]	; (8009c98 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009a88:	fa22 f303 	lsr.w	r3, r2, r3
 8009a8c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	ee07 3a90 	vmov	s15, r3
 8009a94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	ee07 3a90 	vmov	s15, r3
 8009a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009aa6:	4b7b      	ldr	r3, [pc, #492]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aae:	ee07 3a90 	vmov	s15, r3
 8009ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ab6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009aba:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009c9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ac6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ad2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009ad6:	e087      	b.n	8009be8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	ee07 3a90 	vmov	s15, r3
 8009ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ae2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009aea:	4b6a      	ldr	r3, [pc, #424]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009af2:	ee07 3a90 	vmov	s15, r3
 8009af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009afa:	ed97 6a03 	vldr	s12, [r7, #12]
 8009afe:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009c9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009b1a:	e065      	b.n	8009be8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	ee07 3a90 	vmov	s15, r3
 8009b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b26:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b2e:	4b59      	ldr	r3, [pc, #356]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b36:	ee07 3a90 	vmov	s15, r3
 8009b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b42:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009c9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009b5e:	e043      	b.n	8009be8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	ee07 3a90 	vmov	s15, r3
 8009b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b6a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b72:	4b48      	ldr	r3, [pc, #288]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b7a:	ee07 3a90 	vmov	s15, r3
 8009b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b82:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b86:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009c9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009ba2:	e021      	b.n	8009be8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	ee07 3a90 	vmov	s15, r3
 8009baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009bb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bb6:	4b37      	ldr	r3, [pc, #220]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bbe:	ee07 3a90 	vmov	s15, r3
 8009bc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bca:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009c9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009bce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009bda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009be2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009be6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009be8:	4b2a      	ldr	r3, [pc, #168]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	0a5b      	lsrs	r3, r3, #9
 8009bee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bf2:	ee07 3a90 	vmov	s15, r3
 8009bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bfa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009bfe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c02:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c0e:	ee17 2a90 	vmov	r2, s15
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009c16:	4b1f      	ldr	r3, [pc, #124]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c1a:	0c1b      	lsrs	r3, r3, #16
 8009c1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c20:	ee07 3a90 	vmov	s15, r3
 8009c24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c28:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009c2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c30:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c3c:	ee17 2a90 	vmov	r2, s15
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009c44:	4b13      	ldr	r3, [pc, #76]	; (8009c94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c48:	0e1b      	lsrs	r3, r3, #24
 8009c4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c4e:	ee07 3a90 	vmov	s15, r3
 8009c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009c5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c6a:	ee17 2a90 	vmov	r2, s15
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009c72:	e008      	b.n	8009c86 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	609a      	str	r2, [r3, #8]
}
 8009c86:	bf00      	nop
 8009c88:	3724      	adds	r7, #36	; 0x24
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop
 8009c94:	58024400 	.word	0x58024400
 8009c98:	03d09000 	.word	0x03d09000
 8009c9c:	46000000 	.word	0x46000000
 8009ca0:	4c742400 	.word	0x4c742400
 8009ca4:	4a742400 	.word	0x4a742400
 8009ca8:	4af42400 	.word	0x4af42400

08009cac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b089      	sub	sp, #36	; 0x24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009cb4:	4ba1      	ldr	r3, [pc, #644]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cb8:	f003 0303 	and.w	r3, r3, #3
 8009cbc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009cbe:	4b9f      	ldr	r3, [pc, #636]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cc2:	0d1b      	lsrs	r3, r3, #20
 8009cc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009cc8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009cca:	4b9c      	ldr	r3, [pc, #624]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cce:	0a1b      	lsrs	r3, r3, #8
 8009cd0:	f003 0301 	and.w	r3, r3, #1
 8009cd4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009cd6:	4b99      	ldr	r3, [pc, #612]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cda:	08db      	lsrs	r3, r3, #3
 8009cdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009ce0:	693a      	ldr	r2, [r7, #16]
 8009ce2:	fb02 f303 	mul.w	r3, r2, r3
 8009ce6:	ee07 3a90 	vmov	s15, r3
 8009cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f000 8111 	beq.w	8009f1c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009cfa:	69bb      	ldr	r3, [r7, #24]
 8009cfc:	2b02      	cmp	r3, #2
 8009cfe:	f000 8083 	beq.w	8009e08 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	2b02      	cmp	r3, #2
 8009d06:	f200 80a1 	bhi.w	8009e4c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009d0a:	69bb      	ldr	r3, [r7, #24]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d003      	beq.n	8009d18 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009d10:	69bb      	ldr	r3, [r7, #24]
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	d056      	beq.n	8009dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009d16:	e099      	b.n	8009e4c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d18:	4b88      	ldr	r3, [pc, #544]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f003 0320 	and.w	r3, r3, #32
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d02d      	beq.n	8009d80 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009d24:	4b85      	ldr	r3, [pc, #532]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	08db      	lsrs	r3, r3, #3
 8009d2a:	f003 0303 	and.w	r3, r3, #3
 8009d2e:	4a84      	ldr	r2, [pc, #528]	; (8009f40 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009d30:	fa22 f303 	lsr.w	r3, r2, r3
 8009d34:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	ee07 3a90 	vmov	s15, r3
 8009d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	ee07 3a90 	vmov	s15, r3
 8009d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d4e:	4b7b      	ldr	r3, [pc, #492]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d56:	ee07 3a90 	vmov	s15, r3
 8009d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d62:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009f44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d7a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009d7e:	e087      	b.n	8009e90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	ee07 3a90 	vmov	s15, r3
 8009d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d8a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009f48 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d92:	4b6a      	ldr	r3, [pc, #424]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d9a:	ee07 3a90 	vmov	s15, r3
 8009d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009da2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009da6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009f44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009db2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dbe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009dc2:	e065      	b.n	8009e90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	ee07 3a90 	vmov	s15, r3
 8009dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dce:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009f4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dd6:	4b59      	ldr	r3, [pc, #356]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dde:	ee07 3a90 	vmov	s15, r3
 8009de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009de6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009dea:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009f44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009df6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009e06:	e043      	b.n	8009e90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	ee07 3a90 	vmov	s15, r3
 8009e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e12:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009f50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e1a:	4b48      	ldr	r3, [pc, #288]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e22:	ee07 3a90 	vmov	s15, r3
 8009e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e2e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009f44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009e4a:	e021      	b.n	8009e90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	ee07 3a90 	vmov	s15, r3
 8009e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e56:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009f4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e5e:	4b37      	ldr	r3, [pc, #220]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e66:	ee07 3a90 	vmov	s15, r3
 8009e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e72:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009f44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e8a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009e8e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009e90:	4b2a      	ldr	r3, [pc, #168]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e94:	0a5b      	lsrs	r3, r3, #9
 8009e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e9a:	ee07 3a90 	vmov	s15, r3
 8009e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ea2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009ea6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009eaa:	edd7 6a07 	vldr	s13, [r7, #28]
 8009eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009eb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009eb6:	ee17 2a90 	vmov	r2, s15
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8009ebe:	4b1f      	ldr	r3, [pc, #124]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec2:	0c1b      	lsrs	r3, r3, #16
 8009ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ec8:	ee07 3a90 	vmov	s15, r3
 8009ecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ed0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009ed4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ed8:	edd7 6a07 	vldr	s13, [r7, #28]
 8009edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ee4:	ee17 2a90 	vmov	r2, s15
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009eec:	4b13      	ldr	r3, [pc, #76]	; (8009f3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef0:	0e1b      	lsrs	r3, r3, #24
 8009ef2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ef6:	ee07 3a90 	vmov	s15, r3
 8009efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009efe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f06:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f12:	ee17 2a90 	vmov	r2, s15
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009f1a:	e008      	b.n	8009f2e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	609a      	str	r2, [r3, #8]
}
 8009f2e:	bf00      	nop
 8009f30:	3724      	adds	r7, #36	; 0x24
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	58024400 	.word	0x58024400
 8009f40:	03d09000 	.word	0x03d09000
 8009f44:	46000000 	.word	0x46000000
 8009f48:	4c742400 	.word	0x4c742400
 8009f4c:	4a742400 	.word	0x4a742400
 8009f50:	4af42400 	.word	0x4af42400

08009f54 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b089      	sub	sp, #36	; 0x24
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009f5c:	4ba0      	ldr	r3, [pc, #640]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f60:	f003 0303 	and.w	r3, r3, #3
 8009f64:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009f66:	4b9e      	ldr	r3, [pc, #632]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f6a:	091b      	lsrs	r3, r3, #4
 8009f6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009f70:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009f72:	4b9b      	ldr	r3, [pc, #620]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f76:	f003 0301 	and.w	r3, r3, #1
 8009f7a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009f7c:	4b98      	ldr	r3, [pc, #608]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f80:	08db      	lsrs	r3, r3, #3
 8009f82:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009f86:	693a      	ldr	r2, [r7, #16]
 8009f88:	fb02 f303 	mul.w	r3, r2, r3
 8009f8c:	ee07 3a90 	vmov	s15, r3
 8009f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f94:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f000 8111 	beq.w	800a1c2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	f000 8083 	beq.w	800a0ae <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009fa8:	69bb      	ldr	r3, [r7, #24]
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	f200 80a1 	bhi.w	800a0f2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d003      	beq.n	8009fbe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009fb6:	69bb      	ldr	r3, [r7, #24]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d056      	beq.n	800a06a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009fbc:	e099      	b.n	800a0f2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fbe:	4b88      	ldr	r3, [pc, #544]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f003 0320 	and.w	r3, r3, #32
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d02d      	beq.n	800a026 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009fca:	4b85      	ldr	r3, [pc, #532]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	08db      	lsrs	r3, r3, #3
 8009fd0:	f003 0303 	and.w	r3, r3, #3
 8009fd4:	4a83      	ldr	r2, [pc, #524]	; (800a1e4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8009fda:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	ee07 3a90 	vmov	s15, r3
 8009fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	ee07 3a90 	vmov	s15, r3
 8009fec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ff0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ff4:	4b7a      	ldr	r3, [pc, #488]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ffc:	ee07 3a90 	vmov	s15, r3
 800a000:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a004:	ed97 6a03 	vldr	s12, [r7, #12]
 800a008:	eddf 5a77 	vldr	s11, [pc, #476]	; 800a1e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a00c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a010:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a014:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a018:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a01c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a020:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800a024:	e087      	b.n	800a136 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	ee07 3a90 	vmov	s15, r3
 800a02c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a030:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800a1ec <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a034:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a038:	4b69      	ldr	r3, [pc, #420]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a03c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a040:	ee07 3a90 	vmov	s15, r3
 800a044:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a048:	ed97 6a03 	vldr	s12, [r7, #12]
 800a04c:	eddf 5a66 	vldr	s11, [pc, #408]	; 800a1e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a050:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a054:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a058:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a05c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a060:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a064:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a068:	e065      	b.n	800a136 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	ee07 3a90 	vmov	s15, r3
 800a070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a074:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800a1f0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a078:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a07c:	4b58      	ldr	r3, [pc, #352]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a07e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a080:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a084:	ee07 3a90 	vmov	s15, r3
 800a088:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a08c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a090:	eddf 5a55 	vldr	s11, [pc, #340]	; 800a1e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a094:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a098:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a09c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a0ac:	e043      	b.n	800a136 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	ee07 3a90 	vmov	s15, r3
 800a0b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800a1f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a0bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0c0:	4b47      	ldr	r3, [pc, #284]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c8:	ee07 3a90 	vmov	s15, r3
 800a0cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0d0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0d4:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a1e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a0d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a0f0:	e021      	b.n	800a136 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	ee07 3a90 	vmov	s15, r3
 800a0f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0fc:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a1ec <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a100:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a104:	4b36      	ldr	r3, [pc, #216]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a10c:	ee07 3a90 	vmov	s15, r3
 800a110:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a114:	ed97 6a03 	vldr	s12, [r7, #12]
 800a118:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a1e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a11c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a120:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a124:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a128:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a12c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a130:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a134:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800a136:	4b2a      	ldr	r3, [pc, #168]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a13a:	0a5b      	lsrs	r3, r3, #9
 800a13c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a140:	ee07 3a90 	vmov	s15, r3
 800a144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a148:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a14c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a150:	edd7 6a07 	vldr	s13, [r7, #28]
 800a154:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a15c:	ee17 2a90 	vmov	r2, s15
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800a164:	4b1e      	ldr	r3, [pc, #120]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a168:	0c1b      	lsrs	r3, r3, #16
 800a16a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a16e:	ee07 3a90 	vmov	s15, r3
 800a172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a176:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a17a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a17e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a186:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a18a:	ee17 2a90 	vmov	r2, s15
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800a192:	4b13      	ldr	r3, [pc, #76]	; (800a1e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a196:	0e1b      	lsrs	r3, r3, #24
 800a198:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a19c:	ee07 3a90 	vmov	s15, r3
 800a1a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a1a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1b8:	ee17 2a90 	vmov	r2, s15
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a1c0:	e008      	b.n	800a1d4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	609a      	str	r2, [r3, #8]
}
 800a1d4:	bf00      	nop
 800a1d6:	3724      	adds	r7, #36	; 0x24
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1de:	4770      	bx	lr
 800a1e0:	58024400 	.word	0x58024400
 800a1e4:	03d09000 	.word	0x03d09000
 800a1e8:	46000000 	.word	0x46000000
 800a1ec:	4c742400 	.word	0x4c742400
 800a1f0:	4a742400 	.word	0x4a742400
 800a1f4:	4af42400 	.word	0x4af42400

0800a1f8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a202:	2300      	movs	r3, #0
 800a204:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a206:	4b53      	ldr	r3, [pc, #332]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a20a:	f003 0303 	and.w	r3, r3, #3
 800a20e:	2b03      	cmp	r3, #3
 800a210:	d101      	bne.n	800a216 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e099      	b.n	800a34a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a216:	4b4f      	ldr	r3, [pc, #316]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a4e      	ldr	r2, [pc, #312]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a21c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a220:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a222:	f7f8 ff97 	bl	8003154 <HAL_GetTick>
 800a226:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a228:	e008      	b.n	800a23c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a22a:	f7f8 ff93 	bl	8003154 <HAL_GetTick>
 800a22e:	4602      	mov	r2, r0
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	1ad3      	subs	r3, r2, r3
 800a234:	2b02      	cmp	r3, #2
 800a236:	d901      	bls.n	800a23c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a238:	2303      	movs	r3, #3
 800a23a:	e086      	b.n	800a34a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a23c:	4b45      	ldr	r3, [pc, #276]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1f0      	bne.n	800a22a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a248:	4b42      	ldr	r3, [pc, #264]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a24a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a24c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	031b      	lsls	r3, r3, #12
 800a256:	493f      	ldr	r1, [pc, #252]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a258:	4313      	orrs	r3, r2
 800a25a:	628b      	str	r3, [r1, #40]	; 0x28
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	3b01      	subs	r3, #1
 800a262:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	689b      	ldr	r3, [r3, #8]
 800a26a:	3b01      	subs	r3, #1
 800a26c:	025b      	lsls	r3, r3, #9
 800a26e:	b29b      	uxth	r3, r3
 800a270:	431a      	orrs	r2, r3
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	3b01      	subs	r3, #1
 800a278:	041b      	lsls	r3, r3, #16
 800a27a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a27e:	431a      	orrs	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	691b      	ldr	r3, [r3, #16]
 800a284:	3b01      	subs	r3, #1
 800a286:	061b      	lsls	r3, r3, #24
 800a288:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a28c:	4931      	ldr	r1, [pc, #196]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a28e:	4313      	orrs	r3, r2
 800a290:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a292:	4b30      	ldr	r3, [pc, #192]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a296:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	695b      	ldr	r3, [r3, #20]
 800a29e:	492d      	ldr	r1, [pc, #180]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a2a4:	4b2b      	ldr	r3, [pc, #172]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2a8:	f023 0220 	bic.w	r2, r3, #32
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	4928      	ldr	r1, [pc, #160]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a2b6:	4b27      	ldr	r3, [pc, #156]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2ba:	4a26      	ldr	r2, [pc, #152]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2bc:	f023 0310 	bic.w	r3, r3, #16
 800a2c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a2c2:	4b24      	ldr	r3, [pc, #144]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2c6:	4b24      	ldr	r3, [pc, #144]	; (800a358 <RCCEx_PLL2_Config+0x160>)
 800a2c8:	4013      	ands	r3, r2
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	69d2      	ldr	r2, [r2, #28]
 800a2ce:	00d2      	lsls	r2, r2, #3
 800a2d0:	4920      	ldr	r1, [pc, #128]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a2d6:	4b1f      	ldr	r3, [pc, #124]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2da:	4a1e      	ldr	r2, [pc, #120]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2dc:	f043 0310 	orr.w	r3, r3, #16
 800a2e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d106      	bne.n	800a2f6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a2e8:	4b1a      	ldr	r3, [pc, #104]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2ec:	4a19      	ldr	r2, [pc, #100]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a2f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a2f4:	e00f      	b.n	800a316 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d106      	bne.n	800a30a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a2fc:	4b15      	ldr	r3, [pc, #84]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a300:	4a14      	ldr	r2, [pc, #80]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a306:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a308:	e005      	b.n	800a316 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a30a:	4b12      	ldr	r3, [pc, #72]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a30c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a30e:	4a11      	ldr	r2, [pc, #68]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a310:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a314:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a316:	4b0f      	ldr	r3, [pc, #60]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a0e      	ldr	r2, [pc, #56]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a31c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a320:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a322:	f7f8 ff17 	bl	8003154 <HAL_GetTick>
 800a326:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a328:	e008      	b.n	800a33c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a32a:	f7f8 ff13 	bl	8003154 <HAL_GetTick>
 800a32e:	4602      	mov	r2, r0
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	1ad3      	subs	r3, r2, r3
 800a334:	2b02      	cmp	r3, #2
 800a336:	d901      	bls.n	800a33c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a338:	2303      	movs	r3, #3
 800a33a:	e006      	b.n	800a34a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a33c:	4b05      	ldr	r3, [pc, #20]	; (800a354 <RCCEx_PLL2_Config+0x15c>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a344:	2b00      	cmp	r3, #0
 800a346:	d0f0      	beq.n	800a32a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a348:	7bfb      	ldrb	r3, [r7, #15]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3710      	adds	r7, #16
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	58024400 	.word	0x58024400
 800a358:	ffff0007 	.word	0xffff0007

0800a35c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a366:	2300      	movs	r3, #0
 800a368:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a36a:	4b53      	ldr	r3, [pc, #332]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a36c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a36e:	f003 0303 	and.w	r3, r3, #3
 800a372:	2b03      	cmp	r3, #3
 800a374:	d101      	bne.n	800a37a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	e099      	b.n	800a4ae <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a37a:	4b4f      	ldr	r3, [pc, #316]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a4e      	ldr	r2, [pc, #312]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a380:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a384:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a386:	f7f8 fee5 	bl	8003154 <HAL_GetTick>
 800a38a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a38c:	e008      	b.n	800a3a0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a38e:	f7f8 fee1 	bl	8003154 <HAL_GetTick>
 800a392:	4602      	mov	r2, r0
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	1ad3      	subs	r3, r2, r3
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d901      	bls.n	800a3a0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a39c:	2303      	movs	r3, #3
 800a39e:	e086      	b.n	800a4ae <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a3a0:	4b45      	ldr	r3, [pc, #276]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1f0      	bne.n	800a38e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a3ac:	4b42      	ldr	r3, [pc, #264]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a3ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3b0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	051b      	lsls	r3, r3, #20
 800a3ba:	493f      	ldr	r1, [pc, #252]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	628b      	str	r3, [r1, #40]	; 0x28
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	3b01      	subs	r3, #1
 800a3c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	3b01      	subs	r3, #1
 800a3d0:	025b      	lsls	r3, r3, #9
 800a3d2:	b29b      	uxth	r3, r3
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	68db      	ldr	r3, [r3, #12]
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	041b      	lsls	r3, r3, #16
 800a3de:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a3e2:	431a      	orrs	r2, r3
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	691b      	ldr	r3, [r3, #16]
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	061b      	lsls	r3, r3, #24
 800a3ec:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a3f0:	4931      	ldr	r1, [pc, #196]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a3f6:	4b30      	ldr	r3, [pc, #192]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a3f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3fa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	695b      	ldr	r3, [r3, #20]
 800a402:	492d      	ldr	r1, [pc, #180]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a404:	4313      	orrs	r3, r2
 800a406:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a408:	4b2b      	ldr	r3, [pc, #172]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a40c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	699b      	ldr	r3, [r3, #24]
 800a414:	4928      	ldr	r1, [pc, #160]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a416:	4313      	orrs	r3, r2
 800a418:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a41a:	4b27      	ldr	r3, [pc, #156]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a41c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a41e:	4a26      	ldr	r2, [pc, #152]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a424:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a426:	4b24      	ldr	r3, [pc, #144]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a42a:	4b24      	ldr	r3, [pc, #144]	; (800a4bc <RCCEx_PLL3_Config+0x160>)
 800a42c:	4013      	ands	r3, r2
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	69d2      	ldr	r2, [r2, #28]
 800a432:	00d2      	lsls	r2, r2, #3
 800a434:	4920      	ldr	r1, [pc, #128]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a436:	4313      	orrs	r3, r2
 800a438:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a43a:	4b1f      	ldr	r3, [pc, #124]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a43c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a43e:	4a1e      	ldr	r2, [pc, #120]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a444:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d106      	bne.n	800a45a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a44c:	4b1a      	ldr	r3, [pc, #104]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a450:	4a19      	ldr	r2, [pc, #100]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a452:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a456:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a458:	e00f      	b.n	800a47a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d106      	bne.n	800a46e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a460:	4b15      	ldr	r3, [pc, #84]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a464:	4a14      	ldr	r2, [pc, #80]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a466:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a46a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a46c:	e005      	b.n	800a47a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a46e:	4b12      	ldr	r3, [pc, #72]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a472:	4a11      	ldr	r2, [pc, #68]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a474:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a478:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a47a:	4b0f      	ldr	r3, [pc, #60]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a0e      	ldr	r2, [pc, #56]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a484:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a486:	f7f8 fe65 	bl	8003154 <HAL_GetTick>
 800a48a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a48c:	e008      	b.n	800a4a0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a48e:	f7f8 fe61 	bl	8003154 <HAL_GetTick>
 800a492:	4602      	mov	r2, r0
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	1ad3      	subs	r3, r2, r3
 800a498:	2b02      	cmp	r3, #2
 800a49a:	d901      	bls.n	800a4a0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a49c:	2303      	movs	r3, #3
 800a49e:	e006      	b.n	800a4ae <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a4a0:	4b05      	ldr	r3, [pc, #20]	; (800a4b8 <RCCEx_PLL3_Config+0x15c>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d0f0      	beq.n	800a48e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3710      	adds	r7, #16
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}
 800a4b6:	bf00      	nop
 800a4b8:	58024400 	.word	0x58024400
 800a4bc:	ffff0007 	.word	0xffff0007

0800a4c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b082      	sub	sp, #8
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d101      	bne.n	800a4d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e049      	b.n	800a566 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d106      	bne.n	800a4ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7f7 fa3e 	bl	8001968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2202      	movs	r2, #2
 800a4f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	3304      	adds	r3, #4
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	4610      	mov	r0, r2
 800a500:	f000 faf8 	bl	800aaf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2201      	movs	r2, #1
 800a508:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2201      	movs	r2, #1
 800a518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2201      	movs	r2, #1
 800a530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
	...

0800a570 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a570:	b480      	push	{r7}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	2b01      	cmp	r3, #1
 800a582:	d001      	beq.n	800a588 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	e054      	b.n	800a632 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2202      	movs	r2, #2
 800a58c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	68da      	ldr	r2, [r3, #12]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f042 0201 	orr.w	r2, r2, #1
 800a59e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a26      	ldr	r2, [pc, #152]	; (800a640 <HAL_TIM_Base_Start_IT+0xd0>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d022      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5b2:	d01d      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a22      	ldr	r2, [pc, #136]	; (800a644 <HAL_TIM_Base_Start_IT+0xd4>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d018      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a21      	ldr	r2, [pc, #132]	; (800a648 <HAL_TIM_Base_Start_IT+0xd8>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d013      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a1f      	ldr	r2, [pc, #124]	; (800a64c <HAL_TIM_Base_Start_IT+0xdc>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d00e      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a1e      	ldr	r2, [pc, #120]	; (800a650 <HAL_TIM_Base_Start_IT+0xe0>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d009      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a1c      	ldr	r2, [pc, #112]	; (800a654 <HAL_TIM_Base_Start_IT+0xe4>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d004      	beq.n	800a5f0 <HAL_TIM_Base_Start_IT+0x80>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a1b      	ldr	r2, [pc, #108]	; (800a658 <HAL_TIM_Base_Start_IT+0xe8>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d115      	bne.n	800a61c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	689a      	ldr	r2, [r3, #8]
 800a5f6:	4b19      	ldr	r3, [pc, #100]	; (800a65c <HAL_TIM_Base_Start_IT+0xec>)
 800a5f8:	4013      	ands	r3, r2
 800a5fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2b06      	cmp	r3, #6
 800a600:	d015      	beq.n	800a62e <HAL_TIM_Base_Start_IT+0xbe>
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a608:	d011      	beq.n	800a62e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f042 0201 	orr.w	r2, r2, #1
 800a618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a61a:	e008      	b.n	800a62e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f042 0201 	orr.w	r2, r2, #1
 800a62a:	601a      	str	r2, [r3, #0]
 800a62c:	e000      	b.n	800a630 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a62e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a630:	2300      	movs	r3, #0
}
 800a632:	4618      	mov	r0, r3
 800a634:	3714      	adds	r7, #20
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
 800a63e:	bf00      	nop
 800a640:	40010000 	.word	0x40010000
 800a644:	40000400 	.word	0x40000400
 800a648:	40000800 	.word	0x40000800
 800a64c:	40000c00 	.word	0x40000c00
 800a650:	40010400 	.word	0x40010400
 800a654:	40001800 	.word	0x40001800
 800a658:	40014000 	.word	0x40014000
 800a65c:	00010007 	.word	0x00010007

0800a660 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	691b      	ldr	r3, [r3, #16]
 800a66e:	f003 0302 	and.w	r3, r3, #2
 800a672:	2b02      	cmp	r3, #2
 800a674:	d122      	bne.n	800a6bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	68db      	ldr	r3, [r3, #12]
 800a67c:	f003 0302 	and.w	r3, r3, #2
 800a680:	2b02      	cmp	r3, #2
 800a682:	d11b      	bne.n	800a6bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f06f 0202 	mvn.w	r2, #2
 800a68c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2201      	movs	r2, #1
 800a692:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	f003 0303 	and.w	r3, r3, #3
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d003      	beq.n	800a6aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 fa08 	bl	800aab8 <HAL_TIM_IC_CaptureCallback>
 800a6a8:	e005      	b.n	800a6b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 f9fa 	bl	800aaa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 fa0b 	bl	800aacc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	691b      	ldr	r3, [r3, #16]
 800a6c2:	f003 0304 	and.w	r3, r3, #4
 800a6c6:	2b04      	cmp	r3, #4
 800a6c8:	d122      	bne.n	800a710 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	f003 0304 	and.w	r3, r3, #4
 800a6d4:	2b04      	cmp	r3, #4
 800a6d6:	d11b      	bne.n	800a710 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f06f 0204 	mvn.w	r2, #4
 800a6e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2202      	movs	r2, #2
 800a6e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	699b      	ldr	r3, [r3, #24]
 800a6ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d003      	beq.n	800a6fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 f9de 	bl	800aab8 <HAL_TIM_IC_CaptureCallback>
 800a6fc:	e005      	b.n	800a70a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 f9d0 	bl	800aaa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 f9e1 	bl	800aacc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2200      	movs	r2, #0
 800a70e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	f003 0308 	and.w	r3, r3, #8
 800a71a:	2b08      	cmp	r3, #8
 800a71c:	d122      	bne.n	800a764 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	68db      	ldr	r3, [r3, #12]
 800a724:	f003 0308 	and.w	r3, r3, #8
 800a728:	2b08      	cmp	r3, #8
 800a72a:	d11b      	bne.n	800a764 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f06f 0208 	mvn.w	r2, #8
 800a734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2204      	movs	r2, #4
 800a73a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	69db      	ldr	r3, [r3, #28]
 800a742:	f003 0303 	and.w	r3, r3, #3
 800a746:	2b00      	cmp	r3, #0
 800a748:	d003      	beq.n	800a752 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f9b4 	bl	800aab8 <HAL_TIM_IC_CaptureCallback>
 800a750:	e005      	b.n	800a75e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 f9a6 	bl	800aaa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 f9b7 	bl	800aacc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2200      	movs	r2, #0
 800a762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	691b      	ldr	r3, [r3, #16]
 800a76a:	f003 0310 	and.w	r3, r3, #16
 800a76e:	2b10      	cmp	r3, #16
 800a770:	d122      	bne.n	800a7b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	68db      	ldr	r3, [r3, #12]
 800a778:	f003 0310 	and.w	r3, r3, #16
 800a77c:	2b10      	cmp	r3, #16
 800a77e:	d11b      	bne.n	800a7b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f06f 0210 	mvn.w	r2, #16
 800a788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2208      	movs	r2, #8
 800a78e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	69db      	ldr	r3, [r3, #28]
 800a796:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d003      	beq.n	800a7a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 f98a 	bl	800aab8 <HAL_TIM_IC_CaptureCallback>
 800a7a4:	e005      	b.n	800a7b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 f97c 	bl	800aaa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f000 f98d 	bl	800aacc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	691b      	ldr	r3, [r3, #16]
 800a7be:	f003 0301 	and.w	r3, r3, #1
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d10e      	bne.n	800a7e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	f003 0301 	and.w	r3, r3, #1
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d107      	bne.n	800a7e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f06f 0201 	mvn.w	r2, #1
 800a7dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 f956 	bl	800aa90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7ee:	2b80      	cmp	r3, #128	; 0x80
 800a7f0:	d10e      	bne.n	800a810 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7fc:	2b80      	cmp	r3, #128	; 0x80
 800a7fe:	d107      	bne.n	800a810 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 fb42 	bl	800ae94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	691b      	ldr	r3, [r3, #16]
 800a816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a81a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a81e:	d10e      	bne.n	800a83e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	68db      	ldr	r3, [r3, #12]
 800a826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a82a:	2b80      	cmp	r3, #128	; 0x80
 800a82c:	d107      	bne.n	800a83e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 fb35 	bl	800aea8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	691b      	ldr	r3, [r3, #16]
 800a844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a848:	2b40      	cmp	r3, #64	; 0x40
 800a84a:	d10e      	bne.n	800a86a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a856:	2b40      	cmp	r3, #64	; 0x40
 800a858:	d107      	bne.n	800a86a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 f93b 	bl	800aae0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	691b      	ldr	r3, [r3, #16]
 800a870:	f003 0320 	and.w	r3, r3, #32
 800a874:	2b20      	cmp	r3, #32
 800a876:	d10e      	bne.n	800a896 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	68db      	ldr	r3, [r3, #12]
 800a87e:	f003 0320 	and.w	r3, r3, #32
 800a882:	2b20      	cmp	r3, #32
 800a884:	d107      	bne.n	800a896 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f06f 0220 	mvn.w	r2, #32
 800a88e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 faf5 	bl	800ae80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a896:	bf00      	nop
 800a898:	3708      	adds	r7, #8
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
	...

0800a8a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d101      	bne.n	800a8bc <HAL_TIM_ConfigClockSource+0x1c>
 800a8b8:	2302      	movs	r3, #2
 800a8ba:	e0dc      	b.n	800aa76 <HAL_TIM_ConfigClockSource+0x1d6>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2202      	movs	r2, #2
 800a8c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a8d4:	68ba      	ldr	r2, [r7, #8]
 800a8d6:	4b6a      	ldr	r3, [pc, #424]	; (800aa80 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a8d8:	4013      	ands	r3, r2
 800a8da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a8e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	68ba      	ldr	r2, [r7, #8]
 800a8ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a64      	ldr	r2, [pc, #400]	; (800aa84 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	f000 80a9 	beq.w	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a8f8:	4a62      	ldr	r2, [pc, #392]	; (800aa84 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	f200 80ae 	bhi.w	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a900:	4a61      	ldr	r2, [pc, #388]	; (800aa88 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a902:	4293      	cmp	r3, r2
 800a904:	f000 80a1 	beq.w	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a908:	4a5f      	ldr	r2, [pc, #380]	; (800aa88 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	f200 80a6 	bhi.w	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a910:	4a5e      	ldr	r2, [pc, #376]	; (800aa8c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a912:	4293      	cmp	r3, r2
 800a914:	f000 8099 	beq.w	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a918:	4a5c      	ldr	r2, [pc, #368]	; (800aa8c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	f200 809e 	bhi.w	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a920:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a924:	f000 8091 	beq.w	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a928:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a92c:	f200 8096 	bhi.w	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a930:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a934:	f000 8089 	beq.w	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a93c:	f200 808e 	bhi.w	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a940:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a944:	d03e      	beq.n	800a9c4 <HAL_TIM_ConfigClockSource+0x124>
 800a946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a94a:	f200 8087 	bhi.w	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a94e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a952:	f000 8086 	beq.w	800aa62 <HAL_TIM_ConfigClockSource+0x1c2>
 800a956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a95a:	d87f      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a95c:	2b70      	cmp	r3, #112	; 0x70
 800a95e:	d01a      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0xf6>
 800a960:	2b70      	cmp	r3, #112	; 0x70
 800a962:	d87b      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a964:	2b60      	cmp	r3, #96	; 0x60
 800a966:	d050      	beq.n	800aa0a <HAL_TIM_ConfigClockSource+0x16a>
 800a968:	2b60      	cmp	r3, #96	; 0x60
 800a96a:	d877      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a96c:	2b50      	cmp	r3, #80	; 0x50
 800a96e:	d03c      	beq.n	800a9ea <HAL_TIM_ConfigClockSource+0x14a>
 800a970:	2b50      	cmp	r3, #80	; 0x50
 800a972:	d873      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a974:	2b40      	cmp	r3, #64	; 0x40
 800a976:	d058      	beq.n	800aa2a <HAL_TIM_ConfigClockSource+0x18a>
 800a978:	2b40      	cmp	r3, #64	; 0x40
 800a97a:	d86f      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a97c:	2b30      	cmp	r3, #48	; 0x30
 800a97e:	d064      	beq.n	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a980:	2b30      	cmp	r3, #48	; 0x30
 800a982:	d86b      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a984:	2b20      	cmp	r3, #32
 800a986:	d060      	beq.n	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a988:	2b20      	cmp	r3, #32
 800a98a:	d867      	bhi.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d05c      	beq.n	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a990:	2b10      	cmp	r3, #16
 800a992:	d05a      	beq.n	800aa4a <HAL_TIM_ConfigClockSource+0x1aa>
 800a994:	e062      	b.n	800aa5c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6818      	ldr	r0, [r3, #0]
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	6899      	ldr	r1, [r3, #8]
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	685a      	ldr	r2, [r3, #4]
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	f000 f9bd 	bl	800ad24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a9b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	68ba      	ldr	r2, [r7, #8]
 800a9c0:	609a      	str	r2, [r3, #8]
      break;
 800a9c2:	e04f      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6818      	ldr	r0, [r3, #0]
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	6899      	ldr	r1, [r3, #8]
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	685a      	ldr	r2, [r3, #4]
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	f000 f9a6 	bl	800ad24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	689a      	ldr	r2, [r3, #8]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a9e6:	609a      	str	r2, [r3, #8]
      break;
 800a9e8:	e03c      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6818      	ldr	r0, [r3, #0]
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	6859      	ldr	r1, [r3, #4]
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	f000 f916 	bl	800ac28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2150      	movs	r1, #80	; 0x50
 800aa02:	4618      	mov	r0, r3
 800aa04:	f000 f970 	bl	800ace8 <TIM_ITRx_SetConfig>
      break;
 800aa08:	e02c      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6818      	ldr	r0, [r3, #0]
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	6859      	ldr	r1, [r3, #4]
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	68db      	ldr	r3, [r3, #12]
 800aa16:	461a      	mov	r2, r3
 800aa18:	f000 f935 	bl	800ac86 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	2160      	movs	r1, #96	; 0x60
 800aa22:	4618      	mov	r0, r3
 800aa24:	f000 f960 	bl	800ace8 <TIM_ITRx_SetConfig>
      break;
 800aa28:	e01c      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6818      	ldr	r0, [r3, #0]
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	6859      	ldr	r1, [r3, #4]
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	461a      	mov	r2, r3
 800aa38:	f000 f8f6 	bl	800ac28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2140      	movs	r1, #64	; 0x40
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 f950 	bl	800ace8 <TIM_ITRx_SetConfig>
      break;
 800aa48:	e00c      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4619      	mov	r1, r3
 800aa54:	4610      	mov	r0, r2
 800aa56:	f000 f947 	bl	800ace8 <TIM_ITRx_SetConfig>
      break;
 800aa5a:	e003      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	73fb      	strb	r3, [r7, #15]
      break;
 800aa60:	e000      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800aa62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2201      	movs	r2, #1
 800aa68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aa74:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3710      	adds	r7, #16
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	ffceff88 	.word	0xffceff88
 800aa84:	00100040 	.word	0x00100040
 800aa88:	00100030 	.word	0x00100030
 800aa8c:	00100020 	.word	0x00100020

0800aa90 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b083      	sub	sp, #12
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800aa98:	bf00      	nop
 800aa9a:	370c      	adds	r7, #12
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr

0800aaa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aaac:	bf00      	nop
 800aaae:	370c      	adds	r7, #12
 800aab0:	46bd      	mov	sp, r7
 800aab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab6:	4770      	bx	lr

0800aab8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b083      	sub	sp, #12
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aac0:	bf00      	nop
 800aac2:	370c      	adds	r7, #12
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr

0800aacc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aacc:	b480      	push	{r7}
 800aace:	b083      	sub	sp, #12
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aad4:	bf00      	nop
 800aad6:	370c      	adds	r7, #12
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr

0800aae0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b083      	sub	sp, #12
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aae8:	bf00      	nop
 800aaea:	370c      	adds	r7, #12
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr

0800aaf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b085      	sub	sp, #20
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	4a40      	ldr	r2, [pc, #256]	; (800ac08 <TIM_Base_SetConfig+0x114>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d013      	beq.n	800ab34 <TIM_Base_SetConfig+0x40>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab12:	d00f      	beq.n	800ab34 <TIM_Base_SetConfig+0x40>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	4a3d      	ldr	r2, [pc, #244]	; (800ac0c <TIM_Base_SetConfig+0x118>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d00b      	beq.n	800ab34 <TIM_Base_SetConfig+0x40>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	4a3c      	ldr	r2, [pc, #240]	; (800ac10 <TIM_Base_SetConfig+0x11c>)
 800ab20:	4293      	cmp	r3, r2
 800ab22:	d007      	beq.n	800ab34 <TIM_Base_SetConfig+0x40>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	4a3b      	ldr	r2, [pc, #236]	; (800ac14 <TIM_Base_SetConfig+0x120>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d003      	beq.n	800ab34 <TIM_Base_SetConfig+0x40>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	4a3a      	ldr	r2, [pc, #232]	; (800ac18 <TIM_Base_SetConfig+0x124>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d108      	bne.n	800ab46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	68fa      	ldr	r2, [r7, #12]
 800ab42:	4313      	orrs	r3, r2
 800ab44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	4a2f      	ldr	r2, [pc, #188]	; (800ac08 <TIM_Base_SetConfig+0x114>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d01f      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab54:	d01b      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	4a2c      	ldr	r2, [pc, #176]	; (800ac0c <TIM_Base_SetConfig+0x118>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d017      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	4a2b      	ldr	r2, [pc, #172]	; (800ac10 <TIM_Base_SetConfig+0x11c>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d013      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	4a2a      	ldr	r2, [pc, #168]	; (800ac14 <TIM_Base_SetConfig+0x120>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d00f      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	4a29      	ldr	r2, [pc, #164]	; (800ac18 <TIM_Base_SetConfig+0x124>)
 800ab72:	4293      	cmp	r3, r2
 800ab74:	d00b      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	4a28      	ldr	r2, [pc, #160]	; (800ac1c <TIM_Base_SetConfig+0x128>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d007      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	4a27      	ldr	r2, [pc, #156]	; (800ac20 <TIM_Base_SetConfig+0x12c>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d003      	beq.n	800ab8e <TIM_Base_SetConfig+0x9a>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	4a26      	ldr	r2, [pc, #152]	; (800ac24 <TIM_Base_SetConfig+0x130>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d108      	bne.n	800aba0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	4313      	orrs	r3, r2
 800ab9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	695b      	ldr	r3, [r3, #20]
 800abaa:	4313      	orrs	r3, r2
 800abac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	689a      	ldr	r2, [r3, #8]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a10      	ldr	r2, [pc, #64]	; (800ac08 <TIM_Base_SetConfig+0x114>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d00f      	beq.n	800abec <TIM_Base_SetConfig+0xf8>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a12      	ldr	r2, [pc, #72]	; (800ac18 <TIM_Base_SetConfig+0x124>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d00b      	beq.n	800abec <TIM_Base_SetConfig+0xf8>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a11      	ldr	r2, [pc, #68]	; (800ac1c <TIM_Base_SetConfig+0x128>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d007      	beq.n	800abec <TIM_Base_SetConfig+0xf8>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a10      	ldr	r2, [pc, #64]	; (800ac20 <TIM_Base_SetConfig+0x12c>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d003      	beq.n	800abec <TIM_Base_SetConfig+0xf8>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a0f      	ldr	r2, [pc, #60]	; (800ac24 <TIM_Base_SetConfig+0x130>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d103      	bne.n	800abf4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	691a      	ldr	r2, [r3, #16]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2201      	movs	r2, #1
 800abf8:	615a      	str	r2, [r3, #20]
}
 800abfa:	bf00      	nop
 800abfc:	3714      	adds	r7, #20
 800abfe:	46bd      	mov	sp, r7
 800ac00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac04:	4770      	bx	lr
 800ac06:	bf00      	nop
 800ac08:	40010000 	.word	0x40010000
 800ac0c:	40000400 	.word	0x40000400
 800ac10:	40000800 	.word	0x40000800
 800ac14:	40000c00 	.word	0x40000c00
 800ac18:	40010400 	.word	0x40010400
 800ac1c:	40014000 	.word	0x40014000
 800ac20:	40014400 	.word	0x40014400
 800ac24:	40014800 	.word	0x40014800

0800ac28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b087      	sub	sp, #28
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	60b9      	str	r1, [r7, #8]
 800ac32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6a1b      	ldr	r3, [r3, #32]
 800ac38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	6a1b      	ldr	r3, [r3, #32]
 800ac3e:	f023 0201 	bic.w	r2, r3, #1
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	699b      	ldr	r3, [r3, #24]
 800ac4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ac52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	011b      	lsls	r3, r3, #4
 800ac58:	693a      	ldr	r2, [r7, #16]
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	f023 030a 	bic.w	r3, r3, #10
 800ac64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	697a      	ldr	r2, [r7, #20]
 800ac78:	621a      	str	r2, [r3, #32]
}
 800ac7a:	bf00      	nop
 800ac7c:	371c      	adds	r7, #28
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b087      	sub	sp, #28
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	60f8      	str	r0, [r7, #12]
 800ac8e:	60b9      	str	r1, [r7, #8]
 800ac90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	6a1b      	ldr	r3, [r3, #32]
 800ac96:	f023 0210 	bic.w	r2, r3, #16
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	699b      	ldr	r3, [r3, #24]
 800aca2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6a1b      	ldr	r3, [r3, #32]
 800aca8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800acb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	031b      	lsls	r3, r3, #12
 800acb6:	697a      	ldr	r2, [r7, #20]
 800acb8:	4313      	orrs	r3, r2
 800acba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800acc2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	011b      	lsls	r3, r3, #4
 800acc8:	693a      	ldr	r2, [r7, #16]
 800acca:	4313      	orrs	r3, r2
 800accc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	697a      	ldr	r2, [r7, #20]
 800acd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	693a      	ldr	r2, [r7, #16]
 800acd8:	621a      	str	r2, [r3, #32]
}
 800acda:	bf00      	nop
 800acdc:	371c      	adds	r7, #28
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
	...

0800ace8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	689b      	ldr	r3, [r3, #8]
 800acf6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800acf8:	68fa      	ldr	r2, [r7, #12]
 800acfa:	4b09      	ldr	r3, [pc, #36]	; (800ad20 <TIM_ITRx_SetConfig+0x38>)
 800acfc:	4013      	ands	r3, r2
 800acfe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	4313      	orrs	r3, r2
 800ad06:	f043 0307 	orr.w	r3, r3, #7
 800ad0a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	609a      	str	r2, [r3, #8]
}
 800ad12:	bf00      	nop
 800ad14:	3714      	adds	r7, #20
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	ffcfff8f 	.word	0xffcfff8f

0800ad24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b087      	sub	sp, #28
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	607a      	str	r2, [r7, #4]
 800ad30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	021a      	lsls	r2, r3, #8
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	431a      	orrs	r2, r3
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	697a      	ldr	r2, [r7, #20]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	697a      	ldr	r2, [r7, #20]
 800ad56:	609a      	str	r2, [r3, #8]
}
 800ad58:	bf00      	nop
 800ad5a:	371c      	adds	r7, #28
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr

0800ad64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b085      	sub	sp, #20
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad74:	2b01      	cmp	r3, #1
 800ad76:	d101      	bne.n	800ad7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ad78:	2302      	movs	r3, #2
 800ad7a:	e06d      	b.n	800ae58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2202      	movs	r2, #2
 800ad88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a30      	ldr	r2, [pc, #192]	; (800ae64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d004      	beq.n	800adb0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a2f      	ldr	r2, [pc, #188]	; (800ae68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d108      	bne.n	800adc2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800adb6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	68fa      	ldr	r2, [r7, #12]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adc8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	4313      	orrs	r3, r2
 800add2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4a20      	ldr	r2, [pc, #128]	; (800ae64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d022      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adee:	d01d      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a1d      	ldr	r2, [pc, #116]	; (800ae6c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d018      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	4a1c      	ldr	r2, [pc, #112]	; (800ae70 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d013      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a1a      	ldr	r2, [pc, #104]	; (800ae74 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d00e      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4a15      	ldr	r2, [pc, #84]	; (800ae68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d009      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a16      	ldr	r2, [pc, #88]	; (800ae78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d004      	beq.n	800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	4a15      	ldr	r2, [pc, #84]	; (800ae7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d10c      	bne.n	800ae46 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ae32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	68ba      	ldr	r2, [r7, #8]
 800ae44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2201      	movs	r2, #1
 800ae4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2200      	movs	r2, #0
 800ae52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3714      	adds	r7, #20
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr
 800ae64:	40010000 	.word	0x40010000
 800ae68:	40010400 	.word	0x40010400
 800ae6c:	40000400 	.word	0x40000400
 800ae70:	40000800 	.word	0x40000800
 800ae74:	40000c00 	.word	0x40000c00
 800ae78:	40001800 	.word	0x40001800
 800ae7c:	40014000 	.word	0x40014000

0800ae80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b083      	sub	sp, #12
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae88:	bf00      	nop
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr

0800ae94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b083      	sub	sp, #12
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae9c:	bf00      	nop
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr

0800aea8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aeb0:	bf00      	nop
 800aeb2:	370c      	adds	r7, #12
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr

0800aebc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b082      	sub	sp, #8
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d101      	bne.n	800aece <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aeca:	2301      	movs	r3, #1
 800aecc:	e042      	b.n	800af54 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d106      	bne.n	800aee6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2200      	movs	r2, #0
 800aedc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f7f6 fd69 	bl	80019b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2224      	movs	r2, #36	; 0x24
 800aeea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	681a      	ldr	r2, [r3, #0]
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f022 0201 	bic.w	r2, r2, #1
 800aefc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 fbea 	bl	800b6d8 <UART_SetConfig>
 800af04:	4603      	mov	r3, r0
 800af06:	2b01      	cmp	r3, #1
 800af08:	d101      	bne.n	800af0e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800af0a:	2301      	movs	r3, #1
 800af0c:	e022      	b.n	800af54 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af12:	2b00      	cmp	r3, #0
 800af14:	d002      	beq.n	800af1c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f001 f946 	bl	800c1a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	685a      	ldr	r2, [r3, #4]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800af2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	689a      	ldr	r2, [r3, #8]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800af3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f042 0201 	orr.w	r2, r2, #1
 800af4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f001 f9cd 	bl	800c2ec <UART_CheckIdleState>
 800af52:	4603      	mov	r3, r0
}
 800af54:	4618      	mov	r0, r3
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b0ba      	sub	sp, #232	; 0xe8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	69db      	ldr	r3, [r3, #28]
 800af6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800af82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800af86:	f640 030f 	movw	r3, #2063	; 0x80f
 800af8a:	4013      	ands	r3, r2
 800af8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800af90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800af94:	2b00      	cmp	r3, #0
 800af96:	d11b      	bne.n	800afd0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800af98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af9c:	f003 0320 	and.w	r3, r3, #32
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d015      	beq.n	800afd0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800afa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afa8:	f003 0320 	and.w	r3, r3, #32
 800afac:	2b00      	cmp	r3, #0
 800afae:	d105      	bne.n	800afbc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800afb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800afb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d009      	beq.n	800afd0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f000 835a 	beq.w	800b67a <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	4798      	blx	r3
      }
      return;
 800afce:	e354      	b.n	800b67a <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800afd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	f000 811f 	beq.w	800b218 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800afda:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800afde:	4b8b      	ldr	r3, [pc, #556]	; (800b20c <HAL_UART_IRQHandler+0x2b0>)
 800afe0:	4013      	ands	r3, r2
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d106      	bne.n	800aff4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800afe6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800afea:	4b89      	ldr	r3, [pc, #548]	; (800b210 <HAL_UART_IRQHandler+0x2b4>)
 800afec:	4013      	ands	r3, r2
 800afee:	2b00      	cmp	r3, #0
 800aff0:	f000 8112 	beq.w	800b218 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aff8:	f003 0301 	and.w	r3, r3, #1
 800affc:	2b00      	cmp	r3, #0
 800affe:	d011      	beq.n	800b024 <HAL_UART_IRQHandler+0xc8>
 800b000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d00b      	beq.n	800b024 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2201      	movs	r2, #1
 800b012:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b01a:	f043 0201 	orr.w	r2, r3, #1
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b028:	f003 0302 	and.w	r3, r3, #2
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d011      	beq.n	800b054 <HAL_UART_IRQHandler+0xf8>
 800b030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b034:	f003 0301 	and.w	r3, r3, #1
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00b      	beq.n	800b054 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2202      	movs	r2, #2
 800b042:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b04a:	f043 0204 	orr.w	r2, r3, #4
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b058:	f003 0304 	and.w	r3, r3, #4
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d011      	beq.n	800b084 <HAL_UART_IRQHandler+0x128>
 800b060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b064:	f003 0301 	and.w	r3, r3, #1
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d00b      	beq.n	800b084 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2204      	movs	r2, #4
 800b072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b07a:	f043 0202 	orr.w	r2, r3, #2
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b088:	f003 0308 	and.w	r3, r3, #8
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d017      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b094:	f003 0320 	and.w	r3, r3, #32
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d105      	bne.n	800b0a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b09c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800b0a0:	4b5a      	ldr	r3, [pc, #360]	; (800b20c <HAL_UART_IRQHandler+0x2b0>)
 800b0a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00b      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	2208      	movs	r2, #8
 800b0ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0b6:	f043 0208 	orr.w	r2, r3, #8
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b0c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d012      	beq.n	800b0f2 <HAL_UART_IRQHandler+0x196>
 800b0cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d00c      	beq.n	800b0f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b0e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0e8:	f043 0220 	orr.w	r2, r3, #32
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f000 82c0 	beq.w	800b67e <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b0fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b102:	f003 0320 	and.w	r3, r3, #32
 800b106:	2b00      	cmp	r3, #0
 800b108:	d013      	beq.n	800b132 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b10a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b10e:	f003 0320 	and.w	r3, r3, #32
 800b112:	2b00      	cmp	r3, #0
 800b114:	d105      	bne.n	800b122 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b11a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d007      	beq.n	800b132 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b126:	2b00      	cmp	r3, #0
 800b128:	d003      	beq.n	800b132 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b138:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b146:	2b40      	cmp	r3, #64	; 0x40
 800b148:	d005      	beq.n	800b156 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b14a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b14e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b152:	2b00      	cmp	r3, #0
 800b154:	d04f      	beq.n	800b1f6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f001 f9dc 	bl	800c514 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b166:	2b40      	cmp	r3, #64	; 0x40
 800b168:	d141      	bne.n	800b1ee <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3308      	adds	r3, #8
 800b170:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b174:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b178:	e853 3f00 	ldrex	r3, [r3]
 800b17c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b180:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b184:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b188:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	3308      	adds	r3, #8
 800b192:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b196:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b19a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b19e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b1a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b1a6:	e841 2300 	strex	r3, r2, [r1]
 800b1aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b1ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d1d9      	bne.n	800b16a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d013      	beq.n	800b1e6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1c2:	4a14      	ldr	r2, [pc, #80]	; (800b214 <HAL_UART_IRQHandler+0x2b8>)
 800b1c4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	f7fa fdea 	bl	8005da4 <HAL_DMA_Abort_IT>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d017      	beq.n	800b206 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800b1e0:	4610      	mov	r0, r2
 800b1e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1e4:	e00f      	b.n	800b206 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 fa60 	bl	800b6ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1ec:	e00b      	b.n	800b206 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 fa5c 	bl	800b6ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1f4:	e007      	b.n	800b206 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 fa58 	bl	800b6ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2200      	movs	r2, #0
 800b200:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800b204:	e23b      	b.n	800b67e <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b206:	bf00      	nop
    return;
 800b208:	e239      	b.n	800b67e <HAL_UART_IRQHandler+0x722>
 800b20a:	bf00      	nop
 800b20c:	10000001 	.word	0x10000001
 800b210:	04000120 	.word	0x04000120
 800b214:	0800c5e1 	.word	0x0800c5e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b21c:	2b01      	cmp	r3, #1
 800b21e:	f040 81ce 	bne.w	800b5be <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b226:	f003 0310 	and.w	r3, r3, #16
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	f000 81c7 	beq.w	800b5be <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b234:	f003 0310 	and.w	r3, r3, #16
 800b238:	2b00      	cmp	r3, #0
 800b23a:	f000 81c0 	beq.w	800b5be <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2210      	movs	r2, #16
 800b244:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	689b      	ldr	r3, [r3, #8]
 800b24c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b250:	2b40      	cmp	r3, #64	; 0x40
 800b252:	f040 813b 	bne.w	800b4cc <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	4a8b      	ldr	r2, [pc, #556]	; (800b48c <HAL_UART_IRQHandler+0x530>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d059      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	4a89      	ldr	r2, [pc, #548]	; (800b490 <HAL_UART_IRQHandler+0x534>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d053      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a87      	ldr	r2, [pc, #540]	; (800b494 <HAL_UART_IRQHandler+0x538>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d04d      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	4a85      	ldr	r2, [pc, #532]	; (800b498 <HAL_UART_IRQHandler+0x53c>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d047      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	4a83      	ldr	r2, [pc, #524]	; (800b49c <HAL_UART_IRQHandler+0x540>)
 800b28e:	4293      	cmp	r3, r2
 800b290:	d041      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	4a81      	ldr	r2, [pc, #516]	; (800b4a0 <HAL_UART_IRQHandler+0x544>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d03b      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4a7f      	ldr	r2, [pc, #508]	; (800b4a4 <HAL_UART_IRQHandler+0x548>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d035      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a7d      	ldr	r2, [pc, #500]	; (800b4a8 <HAL_UART_IRQHandler+0x54c>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d02f      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	4a7b      	ldr	r2, [pc, #492]	; (800b4ac <HAL_UART_IRQHandler+0x550>)
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d029      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a79      	ldr	r2, [pc, #484]	; (800b4b0 <HAL_UART_IRQHandler+0x554>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d023      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4a77      	ldr	r2, [pc, #476]	; (800b4b4 <HAL_UART_IRQHandler+0x558>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d01d      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	4a75      	ldr	r2, [pc, #468]	; (800b4b8 <HAL_UART_IRQHandler+0x55c>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d017      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a73      	ldr	r2, [pc, #460]	; (800b4bc <HAL_UART_IRQHandler+0x560>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d011      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	4a71      	ldr	r2, [pc, #452]	; (800b4c0 <HAL_UART_IRQHandler+0x564>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d00b      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a6f      	ldr	r2, [pc, #444]	; (800b4c4 <HAL_UART_IRQHandler+0x568>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d005      	beq.n	800b316 <HAL_UART_IRQHandler+0x3ba>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a6d      	ldr	r2, [pc, #436]	; (800b4c8 <HAL_UART_IRQHandler+0x56c>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d105      	bne.n	800b322 <HAL_UART_IRQHandler+0x3c6>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	b29b      	uxth	r3, r3
 800b320:	e004      	b.n	800b32c <HAL_UART_IRQHandler+0x3d0>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b330:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b334:	2b00      	cmp	r3, #0
 800b336:	f000 81a4 	beq.w	800b682 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b340:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b344:	429a      	cmp	r2, r3
 800b346:	f080 819c 	bcs.w	800b682 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b350:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b358:	69db      	ldr	r3, [r3, #28]
 800b35a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b35e:	f000 8086 	beq.w	800b46e <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b36a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b36e:	e853 3f00 	ldrex	r3, [r3]
 800b372:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b376:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b37a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b37e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	461a      	mov	r2, r3
 800b388:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b38c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b390:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b394:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b398:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b39c:	e841 2300 	strex	r3, r2, [r1]
 800b3a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b3a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1da      	bne.n	800b362 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	3308      	adds	r3, #8
 800b3b2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b3b6:	e853 3f00 	ldrex	r3, [r3]
 800b3ba:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b3bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b3be:	f023 0301 	bic.w	r3, r3, #1
 800b3c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b3d0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b3d4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b3d8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b3dc:	e841 2300 	strex	r3, r2, [r1]
 800b3e0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b3e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d1e1      	bne.n	800b3ac <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	3308      	adds	r3, #8
 800b3ee:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b3f2:	e853 3f00 	ldrex	r3, [r3]
 800b3f6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b3f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b3fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	3308      	adds	r3, #8
 800b408:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b40c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b40e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b410:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b412:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b414:	e841 2300 	strex	r3, r2, [r1]
 800b418:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b41a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d1e3      	bne.n	800b3e8 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2220      	movs	r2, #32
 800b424:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b434:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b436:	e853 3f00 	ldrex	r3, [r3]
 800b43a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b43c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b43e:	f023 0310 	bic.w	r3, r3, #16
 800b442:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	461a      	mov	r2, r3
 800b44c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b450:	65bb      	str	r3, [r7, #88]	; 0x58
 800b452:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b454:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b456:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b458:	e841 2300 	strex	r3, r2, [r1]
 800b45c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b45e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b460:	2b00      	cmp	r3, #0
 800b462:	d1e4      	bne.n	800b42e <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b468:	4618      	mov	r0, r3
 800b46a:	f7fa f97d 	bl	8005768 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b47a:	b29b      	uxth	r3, r3
 800b47c:	1ad3      	subs	r3, r2, r3
 800b47e:	b29b      	uxth	r3, r3
 800b480:	4619      	mov	r1, r3
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f000 f91c 	bl	800b6c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b488:	e0fb      	b.n	800b682 <HAL_UART_IRQHandler+0x726>
 800b48a:	bf00      	nop
 800b48c:	40020010 	.word	0x40020010
 800b490:	40020028 	.word	0x40020028
 800b494:	40020040 	.word	0x40020040
 800b498:	40020058 	.word	0x40020058
 800b49c:	40020070 	.word	0x40020070
 800b4a0:	40020088 	.word	0x40020088
 800b4a4:	400200a0 	.word	0x400200a0
 800b4a8:	400200b8 	.word	0x400200b8
 800b4ac:	40020410 	.word	0x40020410
 800b4b0:	40020428 	.word	0x40020428
 800b4b4:	40020440 	.word	0x40020440
 800b4b8:	40020458 	.word	0x40020458
 800b4bc:	40020470 	.word	0x40020470
 800b4c0:	40020488 	.word	0x40020488
 800b4c4:	400204a0 	.word	0x400204a0
 800b4c8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	1ad3      	subs	r3, r2, r3
 800b4dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	f000 80cc 	beq.w	800b686 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800b4ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f000 80c7 	beq.w	800b686 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b500:	e853 3f00 	ldrex	r3, [r3]
 800b504:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b508:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b50c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	461a      	mov	r2, r3
 800b516:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b51a:	647b      	str	r3, [r7, #68]	; 0x44
 800b51c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b51e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b520:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b522:	e841 2300 	strex	r3, r2, [r1]
 800b526:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d1e4      	bne.n	800b4f8 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	3308      	adds	r3, #8
 800b534:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b538:	e853 3f00 	ldrex	r3, [r3]
 800b53c:	623b      	str	r3, [r7, #32]
   return(result);
 800b53e:	6a3a      	ldr	r2, [r7, #32]
 800b540:	4b54      	ldr	r3, [pc, #336]	; (800b694 <HAL_UART_IRQHandler+0x738>)
 800b542:	4013      	ands	r3, r2
 800b544:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	3308      	adds	r3, #8
 800b54e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b552:	633a      	str	r2, [r7, #48]	; 0x30
 800b554:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b556:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b55a:	e841 2300 	strex	r3, r2, [r1]
 800b55e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b562:	2b00      	cmp	r3, #0
 800b564:	d1e3      	bne.n	800b52e <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2220      	movs	r2, #32
 800b56a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	e853 3f00 	ldrex	r3, [r3]
 800b586:	60fb      	str	r3, [r7, #12]
   return(result);
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f023 0310 	bic.w	r3, r3, #16
 800b58e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	461a      	mov	r2, r3
 800b598:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b59c:	61fb      	str	r3, [r7, #28]
 800b59e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a0:	69b9      	ldr	r1, [r7, #24]
 800b5a2:	69fa      	ldr	r2, [r7, #28]
 800b5a4:	e841 2300 	strex	r3, r2, [r1]
 800b5a8:	617b      	str	r3, [r7, #20]
   return(result);
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d1e4      	bne.n	800b57a <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b5b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 f882 	bl	800b6c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b5bc:	e063      	b.n	800b686 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b5be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d00e      	beq.n	800b5e8 <HAL_UART_IRQHandler+0x68c>
 800b5ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b5ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d008      	beq.n	800b5e8 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b5de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f001 f83e 	bl	800c662 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b5e6:	e051      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b5e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d014      	beq.n	800b61e <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b5f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b5f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d105      	bne.n	800b60c <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b604:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d008      	beq.n	800b61e <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b610:	2b00      	cmp	r3, #0
 800b612:	d03a      	beq.n	800b68a <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	4798      	blx	r3
    }
    return;
 800b61c:	e035      	b.n	800b68a <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b61e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b626:	2b00      	cmp	r3, #0
 800b628:	d009      	beq.n	800b63e <HAL_UART_IRQHandler+0x6e2>
 800b62a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b62e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b632:	2b00      	cmp	r3, #0
 800b634:	d003      	beq.n	800b63e <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 ffe8 	bl	800c60c <UART_EndTransmit_IT>
    return;
 800b63c:	e026      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b63e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b642:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b646:	2b00      	cmp	r3, #0
 800b648:	d009      	beq.n	800b65e <HAL_UART_IRQHandler+0x702>
 800b64a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b64e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b652:	2b00      	cmp	r3, #0
 800b654:	d003      	beq.n	800b65e <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	f001 f817 	bl	800c68a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b65c:	e016      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b65e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b662:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b666:	2b00      	cmp	r3, #0
 800b668:	d010      	beq.n	800b68c <HAL_UART_IRQHandler+0x730>
 800b66a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b66e:	2b00      	cmp	r3, #0
 800b670:	da0c      	bge.n	800b68c <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f000 ffff 	bl	800c676 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b678:	e008      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
      return;
 800b67a:	bf00      	nop
 800b67c:	e006      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
    return;
 800b67e:	bf00      	nop
 800b680:	e004      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
      return;
 800b682:	bf00      	nop
 800b684:	e002      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
      return;
 800b686:	bf00      	nop
 800b688:	e000      	b.n	800b68c <HAL_UART_IRQHandler+0x730>
    return;
 800b68a:	bf00      	nop
  }
}
 800b68c:	37e8      	adds	r7, #232	; 0xe8
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}
 800b692:	bf00      	nop
 800b694:	effffffe 	.word	0xeffffffe

0800b698 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b6a0:	bf00      	nop
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b083      	sub	sp, #12
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b6b4:	bf00      	nop
 800b6b6:	370c      	adds	r7, #12
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b6cc:	bf00      	nop
 800b6ce:	370c      	adds	r7, #12
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr

0800b6d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b6d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6dc:	b092      	sub	sp, #72	; 0x48
 800b6de:	af00      	add	r7, sp, #0
 800b6e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	689a      	ldr	r2, [r3, #8]
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	691b      	ldr	r3, [r3, #16]
 800b6f0:	431a      	orrs	r2, r3
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	695b      	ldr	r3, [r3, #20]
 800b6f6:	431a      	orrs	r2, r3
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	69db      	ldr	r3, [r3, #28]
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	681a      	ldr	r2, [r3, #0]
 800b706:	4bbe      	ldr	r3, [pc, #760]	; (800ba00 <UART_SetConfig+0x328>)
 800b708:	4013      	ands	r3, r2
 800b70a:	697a      	ldr	r2, [r7, #20]
 800b70c:	6812      	ldr	r2, [r2, #0]
 800b70e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b710:	430b      	orrs	r3, r1
 800b712:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b714:	697b      	ldr	r3, [r7, #20]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	68da      	ldr	r2, [r3, #12]
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	430a      	orrs	r2, r1
 800b728:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	699b      	ldr	r3, [r3, #24]
 800b72e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b730:	697b      	ldr	r3, [r7, #20]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4ab3      	ldr	r2, [pc, #716]	; (800ba04 <UART_SetConfig+0x32c>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d004      	beq.n	800b744 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	6a1b      	ldr	r3, [r3, #32]
 800b73e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b740:	4313      	orrs	r3, r2
 800b742:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	689a      	ldr	r2, [r3, #8]
 800b74a:	4baf      	ldr	r3, [pc, #700]	; (800ba08 <UART_SetConfig+0x330>)
 800b74c:	4013      	ands	r3, r2
 800b74e:	697a      	ldr	r2, [r7, #20]
 800b750:	6812      	ldr	r2, [r2, #0]
 800b752:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b754:	430b      	orrs	r3, r1
 800b756:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b75e:	f023 010f 	bic.w	r1, r3, #15
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	430a      	orrs	r2, r1
 800b76c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b76e:	697b      	ldr	r3, [r7, #20]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	4aa6      	ldr	r2, [pc, #664]	; (800ba0c <UART_SetConfig+0x334>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d177      	bne.n	800b868 <UART_SetConfig+0x190>
 800b778:	4ba5      	ldr	r3, [pc, #660]	; (800ba10 <UART_SetConfig+0x338>)
 800b77a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b77c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b780:	2b28      	cmp	r3, #40	; 0x28
 800b782:	d86d      	bhi.n	800b860 <UART_SetConfig+0x188>
 800b784:	a201      	add	r2, pc, #4	; (adr r2, 800b78c <UART_SetConfig+0xb4>)
 800b786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b78a:	bf00      	nop
 800b78c:	0800b831 	.word	0x0800b831
 800b790:	0800b861 	.word	0x0800b861
 800b794:	0800b861 	.word	0x0800b861
 800b798:	0800b861 	.word	0x0800b861
 800b79c:	0800b861 	.word	0x0800b861
 800b7a0:	0800b861 	.word	0x0800b861
 800b7a4:	0800b861 	.word	0x0800b861
 800b7a8:	0800b861 	.word	0x0800b861
 800b7ac:	0800b839 	.word	0x0800b839
 800b7b0:	0800b861 	.word	0x0800b861
 800b7b4:	0800b861 	.word	0x0800b861
 800b7b8:	0800b861 	.word	0x0800b861
 800b7bc:	0800b861 	.word	0x0800b861
 800b7c0:	0800b861 	.word	0x0800b861
 800b7c4:	0800b861 	.word	0x0800b861
 800b7c8:	0800b861 	.word	0x0800b861
 800b7cc:	0800b841 	.word	0x0800b841
 800b7d0:	0800b861 	.word	0x0800b861
 800b7d4:	0800b861 	.word	0x0800b861
 800b7d8:	0800b861 	.word	0x0800b861
 800b7dc:	0800b861 	.word	0x0800b861
 800b7e0:	0800b861 	.word	0x0800b861
 800b7e4:	0800b861 	.word	0x0800b861
 800b7e8:	0800b861 	.word	0x0800b861
 800b7ec:	0800b849 	.word	0x0800b849
 800b7f0:	0800b861 	.word	0x0800b861
 800b7f4:	0800b861 	.word	0x0800b861
 800b7f8:	0800b861 	.word	0x0800b861
 800b7fc:	0800b861 	.word	0x0800b861
 800b800:	0800b861 	.word	0x0800b861
 800b804:	0800b861 	.word	0x0800b861
 800b808:	0800b861 	.word	0x0800b861
 800b80c:	0800b851 	.word	0x0800b851
 800b810:	0800b861 	.word	0x0800b861
 800b814:	0800b861 	.word	0x0800b861
 800b818:	0800b861 	.word	0x0800b861
 800b81c:	0800b861 	.word	0x0800b861
 800b820:	0800b861 	.word	0x0800b861
 800b824:	0800b861 	.word	0x0800b861
 800b828:	0800b861 	.word	0x0800b861
 800b82c:	0800b859 	.word	0x0800b859
 800b830:	2301      	movs	r3, #1
 800b832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b836:	e222      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b838:	2304      	movs	r3, #4
 800b83a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b83e:	e21e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b840:	2308      	movs	r3, #8
 800b842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b846:	e21a      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b848:	2310      	movs	r3, #16
 800b84a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b84e:	e216      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b850:	2320      	movs	r3, #32
 800b852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b856:	e212      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b858:	2340      	movs	r3, #64	; 0x40
 800b85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b85e:	e20e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b860:	2380      	movs	r3, #128	; 0x80
 800b862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b866:	e20a      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a69      	ldr	r2, [pc, #420]	; (800ba14 <UART_SetConfig+0x33c>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d130      	bne.n	800b8d4 <UART_SetConfig+0x1fc>
 800b872:	4b67      	ldr	r3, [pc, #412]	; (800ba10 <UART_SetConfig+0x338>)
 800b874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b876:	f003 0307 	and.w	r3, r3, #7
 800b87a:	2b05      	cmp	r3, #5
 800b87c:	d826      	bhi.n	800b8cc <UART_SetConfig+0x1f4>
 800b87e:	a201      	add	r2, pc, #4	; (adr r2, 800b884 <UART_SetConfig+0x1ac>)
 800b880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b884:	0800b89d 	.word	0x0800b89d
 800b888:	0800b8a5 	.word	0x0800b8a5
 800b88c:	0800b8ad 	.word	0x0800b8ad
 800b890:	0800b8b5 	.word	0x0800b8b5
 800b894:	0800b8bd 	.word	0x0800b8bd
 800b898:	0800b8c5 	.word	0x0800b8c5
 800b89c:	2300      	movs	r3, #0
 800b89e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8a2:	e1ec      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8a4:	2304      	movs	r3, #4
 800b8a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8aa:	e1e8      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8ac:	2308      	movs	r3, #8
 800b8ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8b2:	e1e4      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8b4:	2310      	movs	r3, #16
 800b8b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8ba:	e1e0      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8bc:	2320      	movs	r3, #32
 800b8be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8c2:	e1dc      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8c4:	2340      	movs	r3, #64	; 0x40
 800b8c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8ca:	e1d8      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8cc:	2380      	movs	r3, #128	; 0x80
 800b8ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b8d2:	e1d4      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a4f      	ldr	r2, [pc, #316]	; (800ba18 <UART_SetConfig+0x340>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d130      	bne.n	800b940 <UART_SetConfig+0x268>
 800b8de:	4b4c      	ldr	r3, [pc, #304]	; (800ba10 <UART_SetConfig+0x338>)
 800b8e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8e2:	f003 0307 	and.w	r3, r3, #7
 800b8e6:	2b05      	cmp	r3, #5
 800b8e8:	d826      	bhi.n	800b938 <UART_SetConfig+0x260>
 800b8ea:	a201      	add	r2, pc, #4	; (adr r2, 800b8f0 <UART_SetConfig+0x218>)
 800b8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f0:	0800b909 	.word	0x0800b909
 800b8f4:	0800b911 	.word	0x0800b911
 800b8f8:	0800b919 	.word	0x0800b919
 800b8fc:	0800b921 	.word	0x0800b921
 800b900:	0800b929 	.word	0x0800b929
 800b904:	0800b931 	.word	0x0800b931
 800b908:	2300      	movs	r3, #0
 800b90a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b90e:	e1b6      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b910:	2304      	movs	r3, #4
 800b912:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b916:	e1b2      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b918:	2308      	movs	r3, #8
 800b91a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b91e:	e1ae      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b920:	2310      	movs	r3, #16
 800b922:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b926:	e1aa      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b928:	2320      	movs	r3, #32
 800b92a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b92e:	e1a6      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b930:	2340      	movs	r3, #64	; 0x40
 800b932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b936:	e1a2      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b938:	2380      	movs	r3, #128	; 0x80
 800b93a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b93e:	e19e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a35      	ldr	r2, [pc, #212]	; (800ba1c <UART_SetConfig+0x344>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d130      	bne.n	800b9ac <UART_SetConfig+0x2d4>
 800b94a:	4b31      	ldr	r3, [pc, #196]	; (800ba10 <UART_SetConfig+0x338>)
 800b94c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b94e:	f003 0307 	and.w	r3, r3, #7
 800b952:	2b05      	cmp	r3, #5
 800b954:	d826      	bhi.n	800b9a4 <UART_SetConfig+0x2cc>
 800b956:	a201      	add	r2, pc, #4	; (adr r2, 800b95c <UART_SetConfig+0x284>)
 800b958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95c:	0800b975 	.word	0x0800b975
 800b960:	0800b97d 	.word	0x0800b97d
 800b964:	0800b985 	.word	0x0800b985
 800b968:	0800b98d 	.word	0x0800b98d
 800b96c:	0800b995 	.word	0x0800b995
 800b970:	0800b99d 	.word	0x0800b99d
 800b974:	2300      	movs	r3, #0
 800b976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b97a:	e180      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b97c:	2304      	movs	r3, #4
 800b97e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b982:	e17c      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b984:	2308      	movs	r3, #8
 800b986:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b98a:	e178      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b98c:	2310      	movs	r3, #16
 800b98e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b992:	e174      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b994:	2320      	movs	r3, #32
 800b996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b99a:	e170      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b99c:	2340      	movs	r3, #64	; 0x40
 800b99e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b9a2:	e16c      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b9a4:	2380      	movs	r3, #128	; 0x80
 800b9a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b9aa:	e168      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	4a1b      	ldr	r2, [pc, #108]	; (800ba20 <UART_SetConfig+0x348>)
 800b9b2:	4293      	cmp	r3, r2
 800b9b4:	d142      	bne.n	800ba3c <UART_SetConfig+0x364>
 800b9b6:	4b16      	ldr	r3, [pc, #88]	; (800ba10 <UART_SetConfig+0x338>)
 800b9b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9ba:	f003 0307 	and.w	r3, r3, #7
 800b9be:	2b05      	cmp	r3, #5
 800b9c0:	d838      	bhi.n	800ba34 <UART_SetConfig+0x35c>
 800b9c2:	a201      	add	r2, pc, #4	; (adr r2, 800b9c8 <UART_SetConfig+0x2f0>)
 800b9c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9c8:	0800b9e1 	.word	0x0800b9e1
 800b9cc:	0800b9e9 	.word	0x0800b9e9
 800b9d0:	0800b9f1 	.word	0x0800b9f1
 800b9d4:	0800b9f9 	.word	0x0800b9f9
 800b9d8:	0800ba25 	.word	0x0800ba25
 800b9dc:	0800ba2d 	.word	0x0800ba2d
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b9e6:	e14a      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b9e8:	2304      	movs	r3, #4
 800b9ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b9ee:	e146      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b9f0:	2308      	movs	r3, #8
 800b9f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b9f6:	e142      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800b9f8:	2310      	movs	r3, #16
 800b9fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b9fe:	e13e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800ba00:	cfff69f3 	.word	0xcfff69f3
 800ba04:	58000c00 	.word	0x58000c00
 800ba08:	11fff4ff 	.word	0x11fff4ff
 800ba0c:	40011000 	.word	0x40011000
 800ba10:	58024400 	.word	0x58024400
 800ba14:	40004400 	.word	0x40004400
 800ba18:	40004800 	.word	0x40004800
 800ba1c:	40004c00 	.word	0x40004c00
 800ba20:	40005000 	.word	0x40005000
 800ba24:	2320      	movs	r3, #32
 800ba26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ba2a:	e128      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800ba2c:	2340      	movs	r3, #64	; 0x40
 800ba2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ba32:	e124      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800ba34:	2380      	movs	r3, #128	; 0x80
 800ba36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ba3a:	e120      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4acb      	ldr	r2, [pc, #812]	; (800bd70 <UART_SetConfig+0x698>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d176      	bne.n	800bb34 <UART_SetConfig+0x45c>
 800ba46:	4bcb      	ldr	r3, [pc, #812]	; (800bd74 <UART_SetConfig+0x69c>)
 800ba48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ba4e:	2b28      	cmp	r3, #40	; 0x28
 800ba50:	d86c      	bhi.n	800bb2c <UART_SetConfig+0x454>
 800ba52:	a201      	add	r2, pc, #4	; (adr r2, 800ba58 <UART_SetConfig+0x380>)
 800ba54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba58:	0800bafd 	.word	0x0800bafd
 800ba5c:	0800bb2d 	.word	0x0800bb2d
 800ba60:	0800bb2d 	.word	0x0800bb2d
 800ba64:	0800bb2d 	.word	0x0800bb2d
 800ba68:	0800bb2d 	.word	0x0800bb2d
 800ba6c:	0800bb2d 	.word	0x0800bb2d
 800ba70:	0800bb2d 	.word	0x0800bb2d
 800ba74:	0800bb2d 	.word	0x0800bb2d
 800ba78:	0800bb05 	.word	0x0800bb05
 800ba7c:	0800bb2d 	.word	0x0800bb2d
 800ba80:	0800bb2d 	.word	0x0800bb2d
 800ba84:	0800bb2d 	.word	0x0800bb2d
 800ba88:	0800bb2d 	.word	0x0800bb2d
 800ba8c:	0800bb2d 	.word	0x0800bb2d
 800ba90:	0800bb2d 	.word	0x0800bb2d
 800ba94:	0800bb2d 	.word	0x0800bb2d
 800ba98:	0800bb0d 	.word	0x0800bb0d
 800ba9c:	0800bb2d 	.word	0x0800bb2d
 800baa0:	0800bb2d 	.word	0x0800bb2d
 800baa4:	0800bb2d 	.word	0x0800bb2d
 800baa8:	0800bb2d 	.word	0x0800bb2d
 800baac:	0800bb2d 	.word	0x0800bb2d
 800bab0:	0800bb2d 	.word	0x0800bb2d
 800bab4:	0800bb2d 	.word	0x0800bb2d
 800bab8:	0800bb15 	.word	0x0800bb15
 800babc:	0800bb2d 	.word	0x0800bb2d
 800bac0:	0800bb2d 	.word	0x0800bb2d
 800bac4:	0800bb2d 	.word	0x0800bb2d
 800bac8:	0800bb2d 	.word	0x0800bb2d
 800bacc:	0800bb2d 	.word	0x0800bb2d
 800bad0:	0800bb2d 	.word	0x0800bb2d
 800bad4:	0800bb2d 	.word	0x0800bb2d
 800bad8:	0800bb1d 	.word	0x0800bb1d
 800badc:	0800bb2d 	.word	0x0800bb2d
 800bae0:	0800bb2d 	.word	0x0800bb2d
 800bae4:	0800bb2d 	.word	0x0800bb2d
 800bae8:	0800bb2d 	.word	0x0800bb2d
 800baec:	0800bb2d 	.word	0x0800bb2d
 800baf0:	0800bb2d 	.word	0x0800bb2d
 800baf4:	0800bb2d 	.word	0x0800bb2d
 800baf8:	0800bb25 	.word	0x0800bb25
 800bafc:	2301      	movs	r3, #1
 800bafe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb02:	e0bc      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb04:	2304      	movs	r3, #4
 800bb06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb0a:	e0b8      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb0c:	2308      	movs	r3, #8
 800bb0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb12:	e0b4      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb14:	2310      	movs	r3, #16
 800bb16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb1a:	e0b0      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb1c:	2320      	movs	r3, #32
 800bb1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb22:	e0ac      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb24:	2340      	movs	r3, #64	; 0x40
 800bb26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb2a:	e0a8      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb2c:	2380      	movs	r3, #128	; 0x80
 800bb2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb32:	e0a4      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	4a8f      	ldr	r2, [pc, #572]	; (800bd78 <UART_SetConfig+0x6a0>)
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	d130      	bne.n	800bba0 <UART_SetConfig+0x4c8>
 800bb3e:	4b8d      	ldr	r3, [pc, #564]	; (800bd74 <UART_SetConfig+0x69c>)
 800bb40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb42:	f003 0307 	and.w	r3, r3, #7
 800bb46:	2b05      	cmp	r3, #5
 800bb48:	d826      	bhi.n	800bb98 <UART_SetConfig+0x4c0>
 800bb4a:	a201      	add	r2, pc, #4	; (adr r2, 800bb50 <UART_SetConfig+0x478>)
 800bb4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb50:	0800bb69 	.word	0x0800bb69
 800bb54:	0800bb71 	.word	0x0800bb71
 800bb58:	0800bb79 	.word	0x0800bb79
 800bb5c:	0800bb81 	.word	0x0800bb81
 800bb60:	0800bb89 	.word	0x0800bb89
 800bb64:	0800bb91 	.word	0x0800bb91
 800bb68:	2300      	movs	r3, #0
 800bb6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb6e:	e086      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb70:	2304      	movs	r3, #4
 800bb72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb76:	e082      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb78:	2308      	movs	r3, #8
 800bb7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb7e:	e07e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb80:	2310      	movs	r3, #16
 800bb82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb86:	e07a      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb88:	2320      	movs	r3, #32
 800bb8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb8e:	e076      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb90:	2340      	movs	r3, #64	; 0x40
 800bb92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb96:	e072      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bb98:	2380      	movs	r3, #128	; 0x80
 800bb9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bb9e:	e06e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	4a75      	ldr	r2, [pc, #468]	; (800bd7c <UART_SetConfig+0x6a4>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d130      	bne.n	800bc0c <UART_SetConfig+0x534>
 800bbaa:	4b72      	ldr	r3, [pc, #456]	; (800bd74 <UART_SetConfig+0x69c>)
 800bbac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbae:	f003 0307 	and.w	r3, r3, #7
 800bbb2:	2b05      	cmp	r3, #5
 800bbb4:	d826      	bhi.n	800bc04 <UART_SetConfig+0x52c>
 800bbb6:	a201      	add	r2, pc, #4	; (adr r2, 800bbbc <UART_SetConfig+0x4e4>)
 800bbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbbc:	0800bbd5 	.word	0x0800bbd5
 800bbc0:	0800bbdd 	.word	0x0800bbdd
 800bbc4:	0800bbe5 	.word	0x0800bbe5
 800bbc8:	0800bbed 	.word	0x0800bbed
 800bbcc:	0800bbf5 	.word	0x0800bbf5
 800bbd0:	0800bbfd 	.word	0x0800bbfd
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbda:	e050      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bbdc:	2304      	movs	r3, #4
 800bbde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbe2:	e04c      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bbe4:	2308      	movs	r3, #8
 800bbe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbea:	e048      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bbec:	2310      	movs	r3, #16
 800bbee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbf2:	e044      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bbf4:	2320      	movs	r3, #32
 800bbf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbfa:	e040      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bbfc:	2340      	movs	r3, #64	; 0x40
 800bbfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc02:	e03c      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc04:	2380      	movs	r3, #128	; 0x80
 800bc06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc0a:	e038      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	4a5b      	ldr	r2, [pc, #364]	; (800bd80 <UART_SetConfig+0x6a8>)
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d130      	bne.n	800bc78 <UART_SetConfig+0x5a0>
 800bc16:	4b57      	ldr	r3, [pc, #348]	; (800bd74 <UART_SetConfig+0x69c>)
 800bc18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc1a:	f003 0307 	and.w	r3, r3, #7
 800bc1e:	2b05      	cmp	r3, #5
 800bc20:	d826      	bhi.n	800bc70 <UART_SetConfig+0x598>
 800bc22:	a201      	add	r2, pc, #4	; (adr r2, 800bc28 <UART_SetConfig+0x550>)
 800bc24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc28:	0800bc41 	.word	0x0800bc41
 800bc2c:	0800bc49 	.word	0x0800bc49
 800bc30:	0800bc51 	.word	0x0800bc51
 800bc34:	0800bc59 	.word	0x0800bc59
 800bc38:	0800bc61 	.word	0x0800bc61
 800bc3c:	0800bc69 	.word	0x0800bc69
 800bc40:	2302      	movs	r3, #2
 800bc42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc46:	e01a      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc48:	2304      	movs	r3, #4
 800bc4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc4e:	e016      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc50:	2308      	movs	r3, #8
 800bc52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc56:	e012      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc58:	2310      	movs	r3, #16
 800bc5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc5e:	e00e      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc60:	2320      	movs	r3, #32
 800bc62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc66:	e00a      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc68:	2340      	movs	r3, #64	; 0x40
 800bc6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc6e:	e006      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc70:	2380      	movs	r3, #128	; 0x80
 800bc72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc76:	e002      	b.n	800bc7e <UART_SetConfig+0x5a6>
 800bc78:	2380      	movs	r3, #128	; 0x80
 800bc7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a3f      	ldr	r2, [pc, #252]	; (800bd80 <UART_SetConfig+0x6a8>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	f040 80f8 	bne.w	800be7a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc8a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800bc8e:	2b20      	cmp	r3, #32
 800bc90:	dc46      	bgt.n	800bd20 <UART_SetConfig+0x648>
 800bc92:	2b02      	cmp	r3, #2
 800bc94:	f2c0 8082 	blt.w	800bd9c <UART_SetConfig+0x6c4>
 800bc98:	3b02      	subs	r3, #2
 800bc9a:	2b1e      	cmp	r3, #30
 800bc9c:	d87e      	bhi.n	800bd9c <UART_SetConfig+0x6c4>
 800bc9e:	a201      	add	r2, pc, #4	; (adr r2, 800bca4 <UART_SetConfig+0x5cc>)
 800bca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca4:	0800bd27 	.word	0x0800bd27
 800bca8:	0800bd9d 	.word	0x0800bd9d
 800bcac:	0800bd2f 	.word	0x0800bd2f
 800bcb0:	0800bd9d 	.word	0x0800bd9d
 800bcb4:	0800bd9d 	.word	0x0800bd9d
 800bcb8:	0800bd9d 	.word	0x0800bd9d
 800bcbc:	0800bd3f 	.word	0x0800bd3f
 800bcc0:	0800bd9d 	.word	0x0800bd9d
 800bcc4:	0800bd9d 	.word	0x0800bd9d
 800bcc8:	0800bd9d 	.word	0x0800bd9d
 800bccc:	0800bd9d 	.word	0x0800bd9d
 800bcd0:	0800bd9d 	.word	0x0800bd9d
 800bcd4:	0800bd9d 	.word	0x0800bd9d
 800bcd8:	0800bd9d 	.word	0x0800bd9d
 800bcdc:	0800bd4f 	.word	0x0800bd4f
 800bce0:	0800bd9d 	.word	0x0800bd9d
 800bce4:	0800bd9d 	.word	0x0800bd9d
 800bce8:	0800bd9d 	.word	0x0800bd9d
 800bcec:	0800bd9d 	.word	0x0800bd9d
 800bcf0:	0800bd9d 	.word	0x0800bd9d
 800bcf4:	0800bd9d 	.word	0x0800bd9d
 800bcf8:	0800bd9d 	.word	0x0800bd9d
 800bcfc:	0800bd9d 	.word	0x0800bd9d
 800bd00:	0800bd9d 	.word	0x0800bd9d
 800bd04:	0800bd9d 	.word	0x0800bd9d
 800bd08:	0800bd9d 	.word	0x0800bd9d
 800bd0c:	0800bd9d 	.word	0x0800bd9d
 800bd10:	0800bd9d 	.word	0x0800bd9d
 800bd14:	0800bd9d 	.word	0x0800bd9d
 800bd18:	0800bd9d 	.word	0x0800bd9d
 800bd1c:	0800bd8f 	.word	0x0800bd8f
 800bd20:	2b40      	cmp	r3, #64	; 0x40
 800bd22:	d037      	beq.n	800bd94 <UART_SetConfig+0x6bc>
 800bd24:	e03a      	b.n	800bd9c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bd26:	f7fd fe57 	bl	80099d8 <HAL_RCCEx_GetD3PCLK1Freq>
 800bd2a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800bd2c:	e03c      	b.n	800bda8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd32:	4618      	mov	r0, r3
 800bd34:	f7fd fe66 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd3c:	e034      	b.n	800bda8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd3e:	f107 0318 	add.w	r3, r7, #24
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7fd ffb2 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd48:	69fb      	ldr	r3, [r7, #28]
 800bd4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd4c:	e02c      	b.n	800bda8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd4e:	4b09      	ldr	r3, [pc, #36]	; (800bd74 <UART_SetConfig+0x69c>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f003 0320 	and.w	r3, r3, #32
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d016      	beq.n	800bd88 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd5a:	4b06      	ldr	r3, [pc, #24]	; (800bd74 <UART_SetConfig+0x69c>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	08db      	lsrs	r3, r3, #3
 800bd60:	f003 0303 	and.w	r3, r3, #3
 800bd64:	4a07      	ldr	r2, [pc, #28]	; (800bd84 <UART_SetConfig+0x6ac>)
 800bd66:	fa22 f303 	lsr.w	r3, r2, r3
 800bd6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd6c:	e01c      	b.n	800bda8 <UART_SetConfig+0x6d0>
 800bd6e:	bf00      	nop
 800bd70:	40011400 	.word	0x40011400
 800bd74:	58024400 	.word	0x58024400
 800bd78:	40007800 	.word	0x40007800
 800bd7c:	40007c00 	.word	0x40007c00
 800bd80:	58000c00 	.word	0x58000c00
 800bd84:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800bd88:	4b9d      	ldr	r3, [pc, #628]	; (800c000 <UART_SetConfig+0x928>)
 800bd8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd8c:	e00c      	b.n	800bda8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd8e:	4b9d      	ldr	r3, [pc, #628]	; (800c004 <UART_SetConfig+0x92c>)
 800bd90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd92:	e009      	b.n	800bda8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd98:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd9a:	e005      	b.n	800bda8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800bda0:	2301      	movs	r3, #1
 800bda2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800bda6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bda8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	f000 81de 	beq.w	800c16c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdb4:	4a94      	ldr	r2, [pc, #592]	; (800c008 <UART_SetConfig+0x930>)
 800bdb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdba:	461a      	mov	r2, r3
 800bdbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdbe:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdc2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bdc4:	697b      	ldr	r3, [r7, #20]
 800bdc6:	685a      	ldr	r2, [r3, #4]
 800bdc8:	4613      	mov	r3, r2
 800bdca:	005b      	lsls	r3, r3, #1
 800bdcc:	4413      	add	r3, r2
 800bdce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdd0:	429a      	cmp	r2, r3
 800bdd2:	d305      	bcc.n	800bde0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bdda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d903      	bls.n	800bde8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800bde0:	2301      	movs	r3, #1
 800bde2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800bde6:	e1c1      	b.n	800c16c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bde8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdea:	2200      	movs	r2, #0
 800bdec:	60bb      	str	r3, [r7, #8]
 800bdee:	60fa      	str	r2, [r7, #12]
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdf4:	4a84      	ldr	r2, [pc, #528]	; (800c008 <UART_SetConfig+0x930>)
 800bdf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdfa:	b29b      	uxth	r3, r3
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	603b      	str	r3, [r7, #0]
 800be00:	607a      	str	r2, [r7, #4]
 800be02:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be0a:	f7f4 fac1 	bl	8000390 <__aeabi_uldivmod>
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	4610      	mov	r0, r2
 800be14:	4619      	mov	r1, r3
 800be16:	f04f 0200 	mov.w	r2, #0
 800be1a:	f04f 0300 	mov.w	r3, #0
 800be1e:	020b      	lsls	r3, r1, #8
 800be20:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800be24:	0202      	lsls	r2, r0, #8
 800be26:	6979      	ldr	r1, [r7, #20]
 800be28:	6849      	ldr	r1, [r1, #4]
 800be2a:	0849      	lsrs	r1, r1, #1
 800be2c:	2000      	movs	r0, #0
 800be2e:	460c      	mov	r4, r1
 800be30:	4605      	mov	r5, r0
 800be32:	eb12 0804 	adds.w	r8, r2, r4
 800be36:	eb43 0905 	adc.w	r9, r3, r5
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	685b      	ldr	r3, [r3, #4]
 800be3e:	2200      	movs	r2, #0
 800be40:	469a      	mov	sl, r3
 800be42:	4693      	mov	fp, r2
 800be44:	4652      	mov	r2, sl
 800be46:	465b      	mov	r3, fp
 800be48:	4640      	mov	r0, r8
 800be4a:	4649      	mov	r1, r9
 800be4c:	f7f4 faa0 	bl	8000390 <__aeabi_uldivmod>
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	4613      	mov	r3, r2
 800be56:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800be58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be5e:	d308      	bcc.n	800be72 <UART_SetConfig+0x79a>
 800be60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be66:	d204      	bcs.n	800be72 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be6e:	60da      	str	r2, [r3, #12]
 800be70:	e17c      	b.n	800c16c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800be72:	2301      	movs	r3, #1
 800be74:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800be78:	e178      	b.n	800c16c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	69db      	ldr	r3, [r3, #28]
 800be7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be82:	f040 80c5 	bne.w	800c010 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800be86:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800be8a:	2b20      	cmp	r3, #32
 800be8c:	dc48      	bgt.n	800bf20 <UART_SetConfig+0x848>
 800be8e:	2b00      	cmp	r3, #0
 800be90:	db7b      	blt.n	800bf8a <UART_SetConfig+0x8b2>
 800be92:	2b20      	cmp	r3, #32
 800be94:	d879      	bhi.n	800bf8a <UART_SetConfig+0x8b2>
 800be96:	a201      	add	r2, pc, #4	; (adr r2, 800be9c <UART_SetConfig+0x7c4>)
 800be98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be9c:	0800bf27 	.word	0x0800bf27
 800bea0:	0800bf2f 	.word	0x0800bf2f
 800bea4:	0800bf8b 	.word	0x0800bf8b
 800bea8:	0800bf8b 	.word	0x0800bf8b
 800beac:	0800bf37 	.word	0x0800bf37
 800beb0:	0800bf8b 	.word	0x0800bf8b
 800beb4:	0800bf8b 	.word	0x0800bf8b
 800beb8:	0800bf8b 	.word	0x0800bf8b
 800bebc:	0800bf47 	.word	0x0800bf47
 800bec0:	0800bf8b 	.word	0x0800bf8b
 800bec4:	0800bf8b 	.word	0x0800bf8b
 800bec8:	0800bf8b 	.word	0x0800bf8b
 800becc:	0800bf8b 	.word	0x0800bf8b
 800bed0:	0800bf8b 	.word	0x0800bf8b
 800bed4:	0800bf8b 	.word	0x0800bf8b
 800bed8:	0800bf8b 	.word	0x0800bf8b
 800bedc:	0800bf57 	.word	0x0800bf57
 800bee0:	0800bf8b 	.word	0x0800bf8b
 800bee4:	0800bf8b 	.word	0x0800bf8b
 800bee8:	0800bf8b 	.word	0x0800bf8b
 800beec:	0800bf8b 	.word	0x0800bf8b
 800bef0:	0800bf8b 	.word	0x0800bf8b
 800bef4:	0800bf8b 	.word	0x0800bf8b
 800bef8:	0800bf8b 	.word	0x0800bf8b
 800befc:	0800bf8b 	.word	0x0800bf8b
 800bf00:	0800bf8b 	.word	0x0800bf8b
 800bf04:	0800bf8b 	.word	0x0800bf8b
 800bf08:	0800bf8b 	.word	0x0800bf8b
 800bf0c:	0800bf8b 	.word	0x0800bf8b
 800bf10:	0800bf8b 	.word	0x0800bf8b
 800bf14:	0800bf8b 	.word	0x0800bf8b
 800bf18:	0800bf8b 	.word	0x0800bf8b
 800bf1c:	0800bf7d 	.word	0x0800bf7d
 800bf20:	2b40      	cmp	r3, #64	; 0x40
 800bf22:	d02e      	beq.n	800bf82 <UART_SetConfig+0x8aa>
 800bf24:	e031      	b.n	800bf8a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf26:	f7fc f913 	bl	8008150 <HAL_RCC_GetPCLK1Freq>
 800bf2a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800bf2c:	e033      	b.n	800bf96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf2e:	f7fc f925 	bl	800817c <HAL_RCC_GetPCLK2Freq>
 800bf32:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800bf34:	e02f      	b.n	800bf96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7fd fd62 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bf40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf44:	e027      	b.n	800bf96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf46:	f107 0318 	add.w	r3, r7, #24
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f7fd feae 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bf50:	69fb      	ldr	r3, [r7, #28]
 800bf52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf54:	e01f      	b.n	800bf96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf56:	4b2d      	ldr	r3, [pc, #180]	; (800c00c <UART_SetConfig+0x934>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f003 0320 	and.w	r3, r3, #32
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d009      	beq.n	800bf76 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bf62:	4b2a      	ldr	r3, [pc, #168]	; (800c00c <UART_SetConfig+0x934>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	08db      	lsrs	r3, r3, #3
 800bf68:	f003 0303 	and.w	r3, r3, #3
 800bf6c:	4a24      	ldr	r2, [pc, #144]	; (800c000 <UART_SetConfig+0x928>)
 800bf6e:	fa22 f303 	lsr.w	r3, r2, r3
 800bf72:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bf74:	e00f      	b.n	800bf96 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bf76:	4b22      	ldr	r3, [pc, #136]	; (800c000 <UART_SetConfig+0x928>)
 800bf78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf7a:	e00c      	b.n	800bf96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bf7c:	4b21      	ldr	r3, [pc, #132]	; (800c004 <UART_SetConfig+0x92c>)
 800bf7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf80:	e009      	b.n	800bf96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf88:	e005      	b.n	800bf96 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800bf8e:	2301      	movs	r3, #1
 800bf90:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800bf94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bf96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	f000 80e7 	beq.w	800c16c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfa2:	4a19      	ldr	r2, [pc, #100]	; (800c008 <UART_SetConfig+0x930>)
 800bfa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfa8:	461a      	mov	r2, r3
 800bfaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfac:	fbb3 f3f2 	udiv	r3, r3, r2
 800bfb0:	005a      	lsls	r2, r3, #1
 800bfb2:	697b      	ldr	r3, [r7, #20]
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	085b      	lsrs	r3, r3, #1
 800bfb8:	441a      	add	r2, r3
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfc2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bfc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc6:	2b0f      	cmp	r3, #15
 800bfc8:	d916      	bls.n	800bff8 <UART_SetConfig+0x920>
 800bfca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bfd0:	d212      	bcs.n	800bff8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bfd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfd4:	b29b      	uxth	r3, r3
 800bfd6:	f023 030f 	bic.w	r3, r3, #15
 800bfda:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bfdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfde:	085b      	lsrs	r3, r3, #1
 800bfe0:	b29b      	uxth	r3, r3
 800bfe2:	f003 0307 	and.w	r3, r3, #7
 800bfe6:	b29a      	uxth	r2, r3
 800bfe8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bfea:	4313      	orrs	r3, r2
 800bfec:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800bfee:	697b      	ldr	r3, [r7, #20]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800bff4:	60da      	str	r2, [r3, #12]
 800bff6:	e0b9      	b.n	800c16c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bff8:	2301      	movs	r3, #1
 800bffa:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800bffe:	e0b5      	b.n	800c16c <UART_SetConfig+0xa94>
 800c000:	03d09000 	.word	0x03d09000
 800c004:	003d0900 	.word	0x003d0900
 800c008:	0800fd78 	.word	0x0800fd78
 800c00c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c010:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c014:	2b20      	cmp	r3, #32
 800c016:	dc49      	bgt.n	800c0ac <UART_SetConfig+0x9d4>
 800c018:	2b00      	cmp	r3, #0
 800c01a:	db7c      	blt.n	800c116 <UART_SetConfig+0xa3e>
 800c01c:	2b20      	cmp	r3, #32
 800c01e:	d87a      	bhi.n	800c116 <UART_SetConfig+0xa3e>
 800c020:	a201      	add	r2, pc, #4	; (adr r2, 800c028 <UART_SetConfig+0x950>)
 800c022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c026:	bf00      	nop
 800c028:	0800c0b3 	.word	0x0800c0b3
 800c02c:	0800c0bb 	.word	0x0800c0bb
 800c030:	0800c117 	.word	0x0800c117
 800c034:	0800c117 	.word	0x0800c117
 800c038:	0800c0c3 	.word	0x0800c0c3
 800c03c:	0800c117 	.word	0x0800c117
 800c040:	0800c117 	.word	0x0800c117
 800c044:	0800c117 	.word	0x0800c117
 800c048:	0800c0d3 	.word	0x0800c0d3
 800c04c:	0800c117 	.word	0x0800c117
 800c050:	0800c117 	.word	0x0800c117
 800c054:	0800c117 	.word	0x0800c117
 800c058:	0800c117 	.word	0x0800c117
 800c05c:	0800c117 	.word	0x0800c117
 800c060:	0800c117 	.word	0x0800c117
 800c064:	0800c117 	.word	0x0800c117
 800c068:	0800c0e3 	.word	0x0800c0e3
 800c06c:	0800c117 	.word	0x0800c117
 800c070:	0800c117 	.word	0x0800c117
 800c074:	0800c117 	.word	0x0800c117
 800c078:	0800c117 	.word	0x0800c117
 800c07c:	0800c117 	.word	0x0800c117
 800c080:	0800c117 	.word	0x0800c117
 800c084:	0800c117 	.word	0x0800c117
 800c088:	0800c117 	.word	0x0800c117
 800c08c:	0800c117 	.word	0x0800c117
 800c090:	0800c117 	.word	0x0800c117
 800c094:	0800c117 	.word	0x0800c117
 800c098:	0800c117 	.word	0x0800c117
 800c09c:	0800c117 	.word	0x0800c117
 800c0a0:	0800c117 	.word	0x0800c117
 800c0a4:	0800c117 	.word	0x0800c117
 800c0a8:	0800c109 	.word	0x0800c109
 800c0ac:	2b40      	cmp	r3, #64	; 0x40
 800c0ae:	d02e      	beq.n	800c10e <UART_SetConfig+0xa36>
 800c0b0:	e031      	b.n	800c116 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0b2:	f7fc f84d 	bl	8008150 <HAL_RCC_GetPCLK1Freq>
 800c0b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c0b8:	e033      	b.n	800c122 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c0ba:	f7fc f85f 	bl	800817c <HAL_RCC_GetPCLK2Freq>
 800c0be:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c0c0:	e02f      	b.n	800c122 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f7fd fc9c 	bl	8009a04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0d0:	e027      	b.n	800c122 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0d2:	f107 0318 	add.w	r3, r7, #24
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f7fd fde8 	bl	8009cac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0e0:	e01f      	b.n	800c122 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c0e2:	4b2d      	ldr	r3, [pc, #180]	; (800c198 <UART_SetConfig+0xac0>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f003 0320 	and.w	r3, r3, #32
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d009      	beq.n	800c102 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c0ee:	4b2a      	ldr	r3, [pc, #168]	; (800c198 <UART_SetConfig+0xac0>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	08db      	lsrs	r3, r3, #3
 800c0f4:	f003 0303 	and.w	r3, r3, #3
 800c0f8:	4a28      	ldr	r2, [pc, #160]	; (800c19c <UART_SetConfig+0xac4>)
 800c0fa:	fa22 f303 	lsr.w	r3, r2, r3
 800c0fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c100:	e00f      	b.n	800c122 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c102:	4b26      	ldr	r3, [pc, #152]	; (800c19c <UART_SetConfig+0xac4>)
 800c104:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c106:	e00c      	b.n	800c122 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c108:	4b25      	ldr	r3, [pc, #148]	; (800c1a0 <UART_SetConfig+0xac8>)
 800c10a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c10c:	e009      	b.n	800c122 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c10e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c112:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c114:	e005      	b.n	800c122 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c116:	2300      	movs	r3, #0
 800c118:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c11a:	2301      	movs	r3, #1
 800c11c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c120:	bf00      	nop
    }

    if (pclk != 0U)
 800c122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c124:	2b00      	cmp	r3, #0
 800c126:	d021      	beq.n	800c16c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c12c:	4a1d      	ldr	r2, [pc, #116]	; (800c1a4 <UART_SetConfig+0xacc>)
 800c12e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c132:	461a      	mov	r2, r3
 800c134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c136:	fbb3 f2f2 	udiv	r2, r3, r2
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	685b      	ldr	r3, [r3, #4]
 800c13e:	085b      	lsrs	r3, r3, #1
 800c140:	441a      	add	r2, r3
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	fbb2 f3f3 	udiv	r3, r2, r3
 800c14a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c14e:	2b0f      	cmp	r3, #15
 800c150:	d909      	bls.n	800c166 <UART_SetConfig+0xa8e>
 800c152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c158:	d205      	bcs.n	800c166 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c15c:	b29a      	uxth	r2, r3
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	60da      	str	r2, [r3, #12]
 800c164:	e002      	b.n	800c16c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c166:	2301      	movs	r3, #1
 800c168:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	2201      	movs	r2, #1
 800c170:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	2201      	movs	r2, #1
 800c178:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c17c:	697b      	ldr	r3, [r7, #20]
 800c17e:	2200      	movs	r2, #0
 800c180:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	2200      	movs	r2, #0
 800c186:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c188:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3748      	adds	r7, #72	; 0x48
 800c190:	46bd      	mov	sp, r7
 800c192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c196:	bf00      	nop
 800c198:	58024400 	.word	0x58024400
 800c19c:	03d09000 	.word	0x03d09000
 800c1a0:	003d0900 	.word	0x003d0900
 800c1a4:	0800fd78 	.word	0x0800fd78

0800c1a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b083      	sub	sp, #12
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1b4:	f003 0301 	and.w	r3, r3, #1
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d00a      	beq.n	800c1d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	685b      	ldr	r3, [r3, #4]
 800c1c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	430a      	orrs	r2, r1
 800c1d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1d6:	f003 0302 	and.w	r3, r3, #2
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d00a      	beq.n	800c1f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	430a      	orrs	r2, r1
 800c1f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1f8:	f003 0304 	and.w	r3, r3, #4
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d00a      	beq.n	800c216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	685b      	ldr	r3, [r3, #4]
 800c206:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	430a      	orrs	r2, r1
 800c214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c21a:	f003 0308 	and.w	r3, r3, #8
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d00a      	beq.n	800c238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	430a      	orrs	r2, r1
 800c236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c23c:	f003 0310 	and.w	r3, r3, #16
 800c240:	2b00      	cmp	r3, #0
 800c242:	d00a      	beq.n	800c25a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	689b      	ldr	r3, [r3, #8]
 800c24a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	430a      	orrs	r2, r1
 800c258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c25e:	f003 0320 	and.w	r3, r3, #32
 800c262:	2b00      	cmp	r3, #0
 800c264:	d00a      	beq.n	800c27c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	689b      	ldr	r3, [r3, #8]
 800c26c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	430a      	orrs	r2, r1
 800c27a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c284:	2b00      	cmp	r3, #0
 800c286:	d01a      	beq.n	800c2be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	685b      	ldr	r3, [r3, #4]
 800c28e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	430a      	orrs	r2, r1
 800c29c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2a6:	d10a      	bne.n	800c2be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	430a      	orrs	r2, r1
 800c2bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d00a      	beq.n	800c2e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	685b      	ldr	r3, [r3, #4]
 800c2d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	430a      	orrs	r2, r1
 800c2de:	605a      	str	r2, [r3, #4]
  }
}
 800c2e0:	bf00      	nop
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr

0800c2ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b086      	sub	sp, #24
 800c2f0:	af02      	add	r7, sp, #8
 800c2f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c2fc:	f7f6 ff2a 	bl	8003154 <HAL_GetTick>
 800c300:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f003 0308 	and.w	r3, r3, #8
 800c30c:	2b08      	cmp	r3, #8
 800c30e:	d10e      	bne.n	800c32e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c310:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c314:	9300      	str	r3, [sp, #0]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	2200      	movs	r2, #0
 800c31a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f000 f82f 	bl	800c382 <UART_WaitOnFlagUntilTimeout>
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	d001      	beq.n	800c32e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c32a:	2303      	movs	r3, #3
 800c32c:	e025      	b.n	800c37a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f003 0304 	and.w	r3, r3, #4
 800c338:	2b04      	cmp	r3, #4
 800c33a:	d10e      	bne.n	800c35a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c33c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c340:	9300      	str	r3, [sp, #0]
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	2200      	movs	r2, #0
 800c346:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c34a:	6878      	ldr	r0, [r7, #4]
 800c34c:	f000 f819 	bl	800c382 <UART_WaitOnFlagUntilTimeout>
 800c350:	4603      	mov	r3, r0
 800c352:	2b00      	cmp	r3, #0
 800c354:	d001      	beq.n	800c35a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c356:	2303      	movs	r3, #3
 800c358:	e00f      	b.n	800c37a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2220      	movs	r2, #32
 800c35e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2220      	movs	r2, #32
 800c366:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2200      	movs	r2, #0
 800c36e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2200      	movs	r2, #0
 800c374:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c378:	2300      	movs	r3, #0
}
 800c37a:	4618      	mov	r0, r3
 800c37c:	3710      	adds	r7, #16
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}

0800c382 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c382:	b580      	push	{r7, lr}
 800c384:	b09c      	sub	sp, #112	; 0x70
 800c386:	af00      	add	r7, sp, #0
 800c388:	60f8      	str	r0, [r7, #12]
 800c38a:	60b9      	str	r1, [r7, #8]
 800c38c:	603b      	str	r3, [r7, #0]
 800c38e:	4613      	mov	r3, r2
 800c390:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c392:	e0a9      	b.n	800c4e8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c394:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c39a:	f000 80a5 	beq.w	800c4e8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c39e:	f7f6 fed9 	bl	8003154 <HAL_GetTick>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	1ad3      	subs	r3, r2, r3
 800c3a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d302      	bcc.n	800c3b4 <UART_WaitOnFlagUntilTimeout+0x32>
 800c3ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d140      	bne.n	800c436 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3bc:	e853 3f00 	ldrex	r3, [r3]
 800c3c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c3c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c3c8:	667b      	str	r3, [r7, #100]	; 0x64
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c3d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c3d4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c3d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c3da:	e841 2300 	strex	r3, r2, [r1]
 800c3de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c3e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d1e6      	bne.n	800c3b4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	3308      	adds	r3, #8
 800c3ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3f0:	e853 3f00 	ldrex	r3, [r3]
 800c3f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3f8:	f023 0301 	bic.w	r3, r3, #1
 800c3fc:	663b      	str	r3, [r7, #96]	; 0x60
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	3308      	adds	r3, #8
 800c404:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c406:	64ba      	str	r2, [r7, #72]	; 0x48
 800c408:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c40a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c40c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c40e:	e841 2300 	strex	r3, r2, [r1]
 800c412:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c414:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c416:	2b00      	cmp	r3, #0
 800c418:	d1e5      	bne.n	800c3e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	2220      	movs	r2, #32
 800c41e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	2220      	movs	r2, #32
 800c426:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	2200      	movs	r2, #0
 800c42e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c432:	2303      	movs	r3, #3
 800c434:	e069      	b.n	800c50a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	f003 0304 	and.w	r3, r3, #4
 800c440:	2b00      	cmp	r3, #0
 800c442:	d051      	beq.n	800c4e8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	69db      	ldr	r3, [r3, #28]
 800c44a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c44e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c452:	d149      	bne.n	800c4e8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c45c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c466:	e853 3f00 	ldrex	r3, [r3]
 800c46a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c46e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c472:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	461a      	mov	r2, r3
 800c47a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c47c:	637b      	str	r3, [r7, #52]	; 0x34
 800c47e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c480:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c482:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c484:	e841 2300 	strex	r3, r2, [r1]
 800c488:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c48a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d1e6      	bne.n	800c45e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	3308      	adds	r3, #8
 800c496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	e853 3f00 	ldrex	r3, [r3]
 800c49e:	613b      	str	r3, [r7, #16]
   return(result);
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	f023 0301 	bic.w	r3, r3, #1
 800c4a6:	66bb      	str	r3, [r7, #104]	; 0x68
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	3308      	adds	r3, #8
 800c4ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c4b0:	623a      	str	r2, [r7, #32]
 800c4b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b4:	69f9      	ldr	r1, [r7, #28]
 800c4b6:	6a3a      	ldr	r2, [r7, #32]
 800c4b8:	e841 2300 	strex	r3, r2, [r1]
 800c4bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c4be:	69bb      	ldr	r3, [r7, #24]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d1e5      	bne.n	800c490 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2220      	movs	r2, #32
 800c4c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	2220      	movs	r2, #32
 800c4d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2220      	movs	r2, #32
 800c4d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c4e4:	2303      	movs	r3, #3
 800c4e6:	e010      	b.n	800c50a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	69da      	ldr	r2, [r3, #28]
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	4013      	ands	r3, r2
 800c4f2:	68ba      	ldr	r2, [r7, #8]
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	bf0c      	ite	eq
 800c4f8:	2301      	moveq	r3, #1
 800c4fa:	2300      	movne	r3, #0
 800c4fc:	b2db      	uxtb	r3, r3
 800c4fe:	461a      	mov	r2, r3
 800c500:	79fb      	ldrb	r3, [r7, #7]
 800c502:	429a      	cmp	r2, r3
 800c504:	f43f af46 	beq.w	800c394 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c508:	2300      	movs	r3, #0
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3770      	adds	r7, #112	; 0x70
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}
	...

0800c514 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c514:	b480      	push	{r7}
 800c516:	b095      	sub	sp, #84	; 0x54
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c524:	e853 3f00 	ldrex	r3, [r3]
 800c528:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c52c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c530:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	461a      	mov	r2, r3
 800c538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c53a:	643b      	str	r3, [r7, #64]	; 0x40
 800c53c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c53e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c540:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c542:	e841 2300 	strex	r3, r2, [r1]
 800c546:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d1e6      	bne.n	800c51c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	3308      	adds	r3, #8
 800c554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c556:	6a3b      	ldr	r3, [r7, #32]
 800c558:	e853 3f00 	ldrex	r3, [r3]
 800c55c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c55e:	69fa      	ldr	r2, [r7, #28]
 800c560:	4b1e      	ldr	r3, [pc, #120]	; (800c5dc <UART_EndRxTransfer+0xc8>)
 800c562:	4013      	ands	r3, r2
 800c564:	64bb      	str	r3, [r7, #72]	; 0x48
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	3308      	adds	r3, #8
 800c56c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c56e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c570:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c572:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c574:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c576:	e841 2300 	strex	r3, r2, [r1]
 800c57a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d1e5      	bne.n	800c54e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c586:	2b01      	cmp	r3, #1
 800c588:	d118      	bne.n	800c5bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	e853 3f00 	ldrex	r3, [r3]
 800c596:	60bb      	str	r3, [r7, #8]
   return(result);
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	f023 0310 	bic.w	r3, r3, #16
 800c59e:	647b      	str	r3, [r7, #68]	; 0x44
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	461a      	mov	r2, r3
 800c5a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c5a8:	61bb      	str	r3, [r7, #24]
 800c5aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5ac:	6979      	ldr	r1, [r7, #20]
 800c5ae:	69ba      	ldr	r2, [r7, #24]
 800c5b0:	e841 2300 	strex	r3, r2, [r1]
 800c5b4:	613b      	str	r3, [r7, #16]
   return(result);
 800c5b6:	693b      	ldr	r3, [r7, #16]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d1e6      	bne.n	800c58a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2220      	movs	r2, #32
 800c5c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	671a      	str	r2, [r3, #112]	; 0x70
}
 800c5d0:	bf00      	nop
 800c5d2:	3754      	adds	r7, #84	; 0x54
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr
 800c5dc:	effffffe 	.word	0xeffffffe

0800c5e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b084      	sub	sp, #16
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f7ff f854 	bl	800b6ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c604:	bf00      	nop
 800c606:	3710      	adds	r7, #16
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}

0800c60c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b088      	sub	sp, #32
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	e853 3f00 	ldrex	r3, [r3]
 800c620:	60bb      	str	r3, [r7, #8]
   return(result);
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c628:	61fb      	str	r3, [r7, #28]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	461a      	mov	r2, r3
 800c630:	69fb      	ldr	r3, [r7, #28]
 800c632:	61bb      	str	r3, [r7, #24]
 800c634:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c636:	6979      	ldr	r1, [r7, #20]
 800c638:	69ba      	ldr	r2, [r7, #24]
 800c63a:	e841 2300 	strex	r3, r2, [r1]
 800c63e:	613b      	str	r3, [r7, #16]
   return(result);
 800c640:	693b      	ldr	r3, [r7, #16]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d1e6      	bne.n	800c614 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2220      	movs	r2, #32
 800c64a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2200      	movs	r2, #0
 800c652:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f7ff f81f 	bl	800b698 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c65a:	bf00      	nop
 800c65c:	3720      	adds	r7, #32
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}

0800c662 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c662:	b480      	push	{r7}
 800c664:	b083      	sub	sp, #12
 800c666:	af00      	add	r7, sp, #0
 800c668:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c66a:	bf00      	nop
 800c66c:	370c      	adds	r7, #12
 800c66e:	46bd      	mov	sp, r7
 800c670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c674:	4770      	bx	lr

0800c676 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c676:	b480      	push	{r7}
 800c678:	b083      	sub	sp, #12
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c67e:	bf00      	nop
 800c680:	370c      	adds	r7, #12
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr

0800c68a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c68a:	b480      	push	{r7}
 800c68c:	b083      	sub	sp, #12
 800c68e:	af00      	add	r7, sp, #0
 800c690:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c692:	bf00      	nop
 800c694:	370c      	adds	r7, #12
 800c696:	46bd      	mov	sp, r7
 800c698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69c:	4770      	bx	lr

0800c69e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c69e:	b480      	push	{r7}
 800c6a0:	b085      	sub	sp, #20
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d101      	bne.n	800c6b4 <HAL_UARTEx_DisableFifoMode+0x16>
 800c6b0:	2302      	movs	r3, #2
 800c6b2:	e027      	b.n	800c704 <HAL_UARTEx_DisableFifoMode+0x66>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2224      	movs	r2, #36	; 0x24
 800c6c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	f022 0201 	bic.w	r2, r2, #1
 800c6da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c6e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	68fa      	ldr	r2, [r7, #12]
 800c6f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2220      	movs	r2, #32
 800c6f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c702:	2300      	movs	r3, #0
}
 800c704:	4618      	mov	r0, r3
 800c706:	3714      	adds	r7, #20
 800c708:	46bd      	mov	sp, r7
 800c70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70e:	4770      	bx	lr

0800c710 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c720:	2b01      	cmp	r3, #1
 800c722:	d101      	bne.n	800c728 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c724:	2302      	movs	r3, #2
 800c726:	e02d      	b.n	800c784 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2201      	movs	r2, #1
 800c72c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2224      	movs	r2, #36	; 0x24
 800c734:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	681a      	ldr	r2, [r3, #0]
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f022 0201 	bic.w	r2, r2, #1
 800c74e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	689b      	ldr	r3, [r3, #8]
 800c756:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	683a      	ldr	r2, [r7, #0]
 800c760:	430a      	orrs	r2, r1
 800c762:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f000 f84f 	bl	800c808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	68fa      	ldr	r2, [r7, #12]
 800c770:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2220      	movs	r2, #32
 800c776:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2200      	movs	r2, #0
 800c77e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c782:	2300      	movs	r3, #0
}
 800c784:	4618      	mov	r0, r3
 800c786:	3710      	adds	r7, #16
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}

0800c78c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b084      	sub	sp, #16
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c79c:	2b01      	cmp	r3, #1
 800c79e:	d101      	bne.n	800c7a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c7a0:	2302      	movs	r3, #2
 800c7a2:	e02d      	b.n	800c800 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2201      	movs	r2, #1
 800c7a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2224      	movs	r2, #36	; 0x24
 800c7b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f022 0201 	bic.w	r2, r2, #1
 800c7ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	689b      	ldr	r3, [r3, #8]
 800c7d2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	683a      	ldr	r2, [r7, #0]
 800c7dc:	430a      	orrs	r2, r1
 800c7de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 f811 	bl	800c808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2220      	movs	r2, #32
 800c7f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c7fe:	2300      	movs	r3, #0
}
 800c800:	4618      	mov	r0, r3
 800c802:	3710      	adds	r7, #16
 800c804:	46bd      	mov	sp, r7
 800c806:	bd80      	pop	{r7, pc}

0800c808 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c808:	b480      	push	{r7}
 800c80a:	b085      	sub	sp, #20
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c814:	2b00      	cmp	r3, #0
 800c816:	d108      	bne.n	800c82a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	2201      	movs	r2, #1
 800c81c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2201      	movs	r2, #1
 800c824:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c828:	e031      	b.n	800c88e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c82a:	2310      	movs	r3, #16
 800c82c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c82e:	2310      	movs	r3, #16
 800c830:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	689b      	ldr	r3, [r3, #8]
 800c838:	0e5b      	lsrs	r3, r3, #25
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	f003 0307 	and.w	r3, r3, #7
 800c840:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	0f5b      	lsrs	r3, r3, #29
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	f003 0307 	and.w	r3, r3, #7
 800c850:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c852:	7bbb      	ldrb	r3, [r7, #14]
 800c854:	7b3a      	ldrb	r2, [r7, #12]
 800c856:	4911      	ldr	r1, [pc, #68]	; (800c89c <UARTEx_SetNbDataToProcess+0x94>)
 800c858:	5c8a      	ldrb	r2, [r1, r2]
 800c85a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c85e:	7b3a      	ldrb	r2, [r7, #12]
 800c860:	490f      	ldr	r1, [pc, #60]	; (800c8a0 <UARTEx_SetNbDataToProcess+0x98>)
 800c862:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c864:	fb93 f3f2 	sdiv	r3, r3, r2
 800c868:	b29a      	uxth	r2, r3
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c870:	7bfb      	ldrb	r3, [r7, #15]
 800c872:	7b7a      	ldrb	r2, [r7, #13]
 800c874:	4909      	ldr	r1, [pc, #36]	; (800c89c <UARTEx_SetNbDataToProcess+0x94>)
 800c876:	5c8a      	ldrb	r2, [r1, r2]
 800c878:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c87c:	7b7a      	ldrb	r2, [r7, #13]
 800c87e:	4908      	ldr	r1, [pc, #32]	; (800c8a0 <UARTEx_SetNbDataToProcess+0x98>)
 800c880:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c882:	fb93 f3f2 	sdiv	r3, r3, r2
 800c886:	b29a      	uxth	r2, r3
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c88e:	bf00      	nop
 800c890:	3714      	adds	r7, #20
 800c892:	46bd      	mov	sp, r7
 800c894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c898:	4770      	bx	lr
 800c89a:	bf00      	nop
 800c89c:	0800fd90 	.word	0x0800fd90
 800c8a0:	0800fd98 	.word	0x0800fd98

0800c8a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c8a4:	b084      	sub	sp, #16
 800c8a6:	b580      	push	{r7, lr}
 800c8a8:	b084      	sub	sp, #16
 800c8aa:	af00      	add	r7, sp, #0
 800c8ac:	6078      	str	r0, [r7, #4]
 800c8ae:	f107 001c 	add.w	r0, r7, #28
 800c8b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8b8:	2b01      	cmp	r3, #1
 800c8ba:	d120      	bne.n	800c8fe <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	68da      	ldr	r2, [r3, #12]
 800c8cc:	4b2a      	ldr	r3, [pc, #168]	; (800c978 <USB_CoreInit+0xd4>)
 800c8ce:	4013      	ands	r3, r2
 800c8d0:	687a      	ldr	r2, [r7, #4]
 800c8d2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	68db      	ldr	r3, [r3, #12]
 800c8d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c8e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8e2:	2b01      	cmp	r3, #1
 800c8e4:	d105      	bne.n	800c8f2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	68db      	ldr	r3, [r3, #12]
 800c8ea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f000 faac 	bl	800ce50 <USB_CoreReset>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	73fb      	strb	r3, [r7, #15]
 800c8fc:	e01a      	b.n	800c934 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	68db      	ldr	r3, [r3, #12]
 800c902:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c90a:	6878      	ldr	r0, [r7, #4]
 800c90c:	f000 faa0 	bl	800ce50 <USB_CoreReset>
 800c910:	4603      	mov	r3, r0
 800c912:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c914:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c916:	2b00      	cmp	r3, #0
 800c918:	d106      	bne.n	800c928 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c91e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	639a      	str	r2, [r3, #56]	; 0x38
 800c926:	e005      	b.n	800c934 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c92c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c936:	2b01      	cmp	r3, #1
 800c938:	d116      	bne.n	800c968 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c93e:	b29a      	uxth	r2, r3
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c948:	4b0c      	ldr	r3, [pc, #48]	; (800c97c <USB_CoreInit+0xd8>)
 800c94a:	4313      	orrs	r3, r2
 800c94c:	687a      	ldr	r2, [r7, #4]
 800c94e:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	689b      	ldr	r3, [r3, #8]
 800c954:	f043 0206 	orr.w	r2, r3, #6
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	689b      	ldr	r3, [r3, #8]
 800c960:	f043 0220 	orr.w	r2, r3, #32
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c968:	7bfb      	ldrb	r3, [r7, #15]
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c974:	b004      	add	sp, #16
 800c976:	4770      	bx	lr
 800c978:	ffbdffbf 	.word	0xffbdffbf
 800c97c:	03ee0000 	.word	0x03ee0000

0800c980 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c980:	b480      	push	{r7}
 800c982:	b083      	sub	sp, #12
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	689b      	ldr	r3, [r3, #8]
 800c98c:	f023 0201 	bic.w	r2, r3, #1
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c994:	2300      	movs	r3, #0
}
 800c996:	4618      	mov	r0, r3
 800c998:	370c      	adds	r7, #12
 800c99a:	46bd      	mov	sp, r7
 800c99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a0:	4770      	bx	lr

0800c9a2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c9a2:	b580      	push	{r7, lr}
 800c9a4:	b084      	sub	sp, #16
 800c9a6:	af00      	add	r7, sp, #0
 800c9a8:	6078      	str	r0, [r7, #4]
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	68db      	ldr	r3, [r3, #12]
 800c9b6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c9be:	78fb      	ldrb	r3, [r7, #3]
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d115      	bne.n	800c9f0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	68db      	ldr	r3, [r3, #12]
 800c9c8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c9d0:	2001      	movs	r0, #1
 800c9d2:	f7f6 fbcb 	bl	800316c <HAL_Delay>
      ms++;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	3301      	adds	r3, #1
 800c9da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f000 fa29 	bl	800ce34 <USB_GetMode>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	d01e      	beq.n	800ca26 <USB_SetCurrentMode+0x84>
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	2b31      	cmp	r3, #49	; 0x31
 800c9ec:	d9f0      	bls.n	800c9d0 <USB_SetCurrentMode+0x2e>
 800c9ee:	e01a      	b.n	800ca26 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c9f0:	78fb      	ldrb	r3, [r7, #3]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d115      	bne.n	800ca22 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	68db      	ldr	r3, [r3, #12]
 800c9fa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ca02:	2001      	movs	r0, #1
 800ca04:	f7f6 fbb2 	bl	800316c <HAL_Delay>
      ms++;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 fa10 	bl	800ce34 <USB_GetMode>
 800ca14:	4603      	mov	r3, r0
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d005      	beq.n	800ca26 <USB_SetCurrentMode+0x84>
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2b31      	cmp	r3, #49	; 0x31
 800ca1e:	d9f0      	bls.n	800ca02 <USB_SetCurrentMode+0x60>
 800ca20:	e001      	b.n	800ca26 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ca22:	2301      	movs	r3, #1
 800ca24:	e005      	b.n	800ca32 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2b32      	cmp	r3, #50	; 0x32
 800ca2a:	d101      	bne.n	800ca30 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	e000      	b.n	800ca32 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ca30:	2300      	movs	r3, #0
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	3710      	adds	r7, #16
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
	...

0800ca3c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ca3c:	b084      	sub	sp, #16
 800ca3e:	b580      	push	{r7, lr}
 800ca40:	b086      	sub	sp, #24
 800ca42:	af00      	add	r7, sp, #0
 800ca44:	6078      	str	r0, [r7, #4]
 800ca46:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ca4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ca56:	2300      	movs	r3, #0
 800ca58:	613b      	str	r3, [r7, #16]
 800ca5a:	e009      	b.n	800ca70 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	3340      	adds	r3, #64	; 0x40
 800ca62:	009b      	lsls	r3, r3, #2
 800ca64:	4413      	add	r3, r2
 800ca66:	2200      	movs	r2, #0
 800ca68:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	3301      	adds	r3, #1
 800ca6e:	613b      	str	r3, [r7, #16]
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	2b0e      	cmp	r3, #14
 800ca74:	d9f2      	bls.n	800ca5c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ca76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d11c      	bne.n	800cab6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca82:	685b      	ldr	r3, [r3, #4]
 800ca84:	68fa      	ldr	r2, [r7, #12]
 800ca86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca8a:	f043 0302 	orr.w	r3, r3, #2
 800ca8e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca94:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	601a      	str	r2, [r3, #0]
 800cab4:	e005      	b.n	800cac2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cac8:	461a      	mov	r2, r3
 800caca:	2300      	movs	r3, #0
 800cacc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cad4:	4619      	mov	r1, r3
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cadc:	461a      	mov	r2, r3
 800cade:	680b      	ldr	r3, [r1, #0]
 800cae0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d10c      	bne.n	800cb02 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caea:	2b00      	cmp	r3, #0
 800caec:	d104      	bne.n	800caf8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800caee:	2100      	movs	r1, #0
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f000 f965 	bl	800cdc0 <USB_SetDevSpeed>
 800caf6:	e008      	b.n	800cb0a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800caf8:	2101      	movs	r1, #1
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f000 f960 	bl	800cdc0 <USB_SetDevSpeed>
 800cb00:	e003      	b.n	800cb0a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cb02:	2103      	movs	r1, #3
 800cb04:	6878      	ldr	r0, [r7, #4]
 800cb06:	f000 f95b 	bl	800cdc0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cb0a:	2110      	movs	r1, #16
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f000 f8f3 	bl	800ccf8 <USB_FlushTxFifo>
 800cb12:	4603      	mov	r3, r0
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d001      	beq.n	800cb1c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800cb18:	2301      	movs	r3, #1
 800cb1a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f000 f91f 	bl	800cd60 <USB_FlushRxFifo>
 800cb22:	4603      	mov	r3, r0
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d001      	beq.n	800cb2c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb32:	461a      	mov	r2, r3
 800cb34:	2300      	movs	r3, #0
 800cb36:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb3e:	461a      	mov	r2, r3
 800cb40:	2300      	movs	r3, #0
 800cb42:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cb50:	2300      	movs	r3, #0
 800cb52:	613b      	str	r3, [r7, #16]
 800cb54:	e043      	b.n	800cbde <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	015a      	lsls	r2, r3, #5
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	4413      	add	r3, r2
 800cb5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cb68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cb6c:	d118      	bne.n	800cba0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800cb6e:	693b      	ldr	r3, [r7, #16]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d10a      	bne.n	800cb8a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	015a      	lsls	r2, r3, #5
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb80:	461a      	mov	r2, r3
 800cb82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800cb86:	6013      	str	r3, [r2, #0]
 800cb88:	e013      	b.n	800cbb2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	015a      	lsls	r2, r3, #5
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	4413      	add	r3, r2
 800cb92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb96:	461a      	mov	r2, r3
 800cb98:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800cb9c:	6013      	str	r3, [r2, #0]
 800cb9e:	e008      	b.n	800cbb2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cba0:	693b      	ldr	r3, [r7, #16]
 800cba2:	015a      	lsls	r2, r3, #5
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	4413      	add	r3, r2
 800cba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbac:	461a      	mov	r2, r3
 800cbae:	2300      	movs	r3, #0
 800cbb0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	015a      	lsls	r2, r3, #5
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	4413      	add	r3, r2
 800cbba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	015a      	lsls	r2, r3, #5
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	4413      	add	r3, r2
 800cbcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd0:	461a      	mov	r2, r3
 800cbd2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800cbd6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	613b      	str	r3, [r7, #16]
 800cbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbe0:	693a      	ldr	r2, [r7, #16]
 800cbe2:	429a      	cmp	r2, r3
 800cbe4:	d3b7      	bcc.n	800cb56 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	613b      	str	r3, [r7, #16]
 800cbea:	e043      	b.n	800cc74 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	015a      	lsls	r2, r3, #5
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	4413      	add	r3, r2
 800cbf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cbfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc02:	d118      	bne.n	800cc36 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d10a      	bne.n	800cc20 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	015a      	lsls	r2, r3, #5
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	4413      	add	r3, r2
 800cc12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc16:	461a      	mov	r2, r3
 800cc18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800cc1c:	6013      	str	r3, [r2, #0]
 800cc1e:	e013      	b.n	800cc48 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	015a      	lsls	r2, r3, #5
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	4413      	add	r3, r2
 800cc28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800cc32:	6013      	str	r3, [r2, #0]
 800cc34:	e008      	b.n	800cc48 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	015a      	lsls	r2, r3, #5
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	4413      	add	r3, r2
 800cc3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc42:	461a      	mov	r2, r3
 800cc44:	2300      	movs	r3, #0
 800cc46:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	015a      	lsls	r2, r3, #5
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	4413      	add	r3, r2
 800cc50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc54:	461a      	mov	r2, r3
 800cc56:	2300      	movs	r3, #0
 800cc58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	015a      	lsls	r2, r3, #5
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	4413      	add	r3, r2
 800cc62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc66:	461a      	mov	r2, r3
 800cc68:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800cc6c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	3301      	adds	r3, #1
 800cc72:	613b      	str	r3, [r7, #16]
 800cc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	429a      	cmp	r2, r3
 800cc7a:	d3b7      	bcc.n	800cbec <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc82:	691b      	ldr	r3, [r3, #16]
 800cc84:	68fa      	ldr	r2, [r7, #12]
 800cc86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cc8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc8e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2200      	movs	r2, #0
 800cc94:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800cc9c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800cc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d105      	bne.n	800ccb0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	699b      	ldr	r3, [r3, #24]
 800cca8:	f043 0210 	orr.w	r2, r3, #16
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	699a      	ldr	r2, [r3, #24]
 800ccb4:	4b0e      	ldr	r3, [pc, #56]	; (800ccf0 <USB_DevInit+0x2b4>)
 800ccb6:	4313      	orrs	r3, r2
 800ccb8:	687a      	ldr	r2, [r7, #4]
 800ccba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ccbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d005      	beq.n	800ccce <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	699b      	ldr	r3, [r3, #24]
 800ccc6:	f043 0208 	orr.w	r2, r3, #8
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ccce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	d105      	bne.n	800cce0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	699a      	ldr	r2, [r3, #24]
 800ccd8:	4b06      	ldr	r3, [pc, #24]	; (800ccf4 <USB_DevInit+0x2b8>)
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	687a      	ldr	r2, [r7, #4]
 800ccde:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800cce0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3718      	adds	r7, #24
 800cce6:	46bd      	mov	sp, r7
 800cce8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ccec:	b004      	add	sp, #16
 800ccee:	4770      	bx	lr
 800ccf0:	803c3800 	.word	0x803c3800
 800ccf4:	40000004 	.word	0x40000004

0800ccf8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b085      	sub	sp, #20
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
 800cd00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cd02:	2300      	movs	r3, #0
 800cd04:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	3301      	adds	r3, #1
 800cd0a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	4a13      	ldr	r2, [pc, #76]	; (800cd5c <USB_FlushTxFifo+0x64>)
 800cd10:	4293      	cmp	r3, r2
 800cd12:	d901      	bls.n	800cd18 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cd14:	2303      	movs	r3, #3
 800cd16:	e01b      	b.n	800cd50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	691b      	ldr	r3, [r3, #16]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	daf2      	bge.n	800cd06 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cd20:	2300      	movs	r3, #0
 800cd22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	019b      	lsls	r3, r3, #6
 800cd28:	f043 0220 	orr.w	r2, r3, #32
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	3301      	adds	r3, #1
 800cd34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	4a08      	ldr	r2, [pc, #32]	; (800cd5c <USB_FlushTxFifo+0x64>)
 800cd3a:	4293      	cmp	r3, r2
 800cd3c:	d901      	bls.n	800cd42 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cd3e:	2303      	movs	r3, #3
 800cd40:	e006      	b.n	800cd50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	691b      	ldr	r3, [r3, #16]
 800cd46:	f003 0320 	and.w	r3, r3, #32
 800cd4a:	2b20      	cmp	r3, #32
 800cd4c:	d0f0      	beq.n	800cd30 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800cd4e:	2300      	movs	r3, #0
}
 800cd50:	4618      	mov	r0, r3
 800cd52:	3714      	adds	r7, #20
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr
 800cd5c:	00030d40 	.word	0x00030d40

0800cd60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b085      	sub	sp, #20
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cd68:	2300      	movs	r3, #0
 800cd6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	3301      	adds	r3, #1
 800cd70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	4a11      	ldr	r2, [pc, #68]	; (800cdbc <USB_FlushRxFifo+0x5c>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d901      	bls.n	800cd7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800cd7a:	2303      	movs	r3, #3
 800cd7c:	e018      	b.n	800cdb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	daf2      	bge.n	800cd6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800cd86:	2300      	movs	r3, #0
 800cd88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2210      	movs	r2, #16
 800cd8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	3301      	adds	r3, #1
 800cd94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	4a08      	ldr	r2, [pc, #32]	; (800cdbc <USB_FlushRxFifo+0x5c>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d901      	bls.n	800cda2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800cd9e:	2303      	movs	r3, #3
 800cda0:	e006      	b.n	800cdb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	691b      	ldr	r3, [r3, #16]
 800cda6:	f003 0310 	and.w	r3, r3, #16
 800cdaa:	2b10      	cmp	r3, #16
 800cdac:	d0f0      	beq.n	800cd90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800cdae:	2300      	movs	r3, #0
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3714      	adds	r7, #20
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr
 800cdbc:	00030d40 	.word	0x00030d40

0800cdc0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b085      	sub	sp, #20
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
 800cdc8:	460b      	mov	r3, r1
 800cdca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cdd6:	681a      	ldr	r2, [r3, #0]
 800cdd8:	78fb      	ldrb	r3, [r7, #3]
 800cdda:	68f9      	ldr	r1, [r7, #12]
 800cddc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cde0:	4313      	orrs	r3, r2
 800cde2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800cde4:	2300      	movs	r3, #0
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3714      	adds	r7, #20
 800cdea:	46bd      	mov	sp, r7
 800cdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf0:	4770      	bx	lr

0800cdf2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cdf2:	b480      	push	{r7}
 800cdf4:	b085      	sub	sp, #20
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	68fa      	ldr	r2, [r7, #12]
 800ce08:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ce0c:	f023 0303 	bic.w	r3, r3, #3
 800ce10:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce18:	685b      	ldr	r3, [r3, #4]
 800ce1a:	68fa      	ldr	r2, [r7, #12]
 800ce1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ce20:	f043 0302 	orr.w	r3, r3, #2
 800ce24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ce26:	2300      	movs	r3, #0
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3714      	adds	r7, #20
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b083      	sub	sp, #12
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	695b      	ldr	r3, [r3, #20]
 800ce40:	f003 0301 	and.w	r3, r3, #1
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	370c      	adds	r7, #12
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4e:	4770      	bx	lr

0800ce50 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ce50:	b480      	push	{r7}
 800ce52:	b085      	sub	sp, #20
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	3301      	adds	r3, #1
 800ce60:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	4a13      	ldr	r2, [pc, #76]	; (800ceb4 <USB_CoreReset+0x64>)
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d901      	bls.n	800ce6e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ce6a:	2303      	movs	r3, #3
 800ce6c:	e01b      	b.n	800cea6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	691b      	ldr	r3, [r3, #16]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	daf2      	bge.n	800ce5c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ce76:	2300      	movs	r3, #0
 800ce78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	691b      	ldr	r3, [r3, #16]
 800ce7e:	f043 0201 	orr.w	r2, r3, #1
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	4a09      	ldr	r2, [pc, #36]	; (800ceb4 <USB_CoreReset+0x64>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d901      	bls.n	800ce98 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ce94:	2303      	movs	r3, #3
 800ce96:	e006      	b.n	800cea6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	f003 0301 	and.w	r3, r3, #1
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d0f0      	beq.n	800ce86 <USB_CoreReset+0x36>

  return HAL_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3714      	adds	r7, #20
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb0:	4770      	bx	lr
 800ceb2:	bf00      	nop
 800ceb4:	00030d40 	.word	0x00030d40

0800ceb8 <__cvt>:
 800ceb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceba:	ed2d 8b02 	vpush	{d8}
 800cebe:	eeb0 8b40 	vmov.f64	d8, d0
 800cec2:	b085      	sub	sp, #20
 800cec4:	4617      	mov	r7, r2
 800cec6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cec8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ceca:	ee18 2a90 	vmov	r2, s17
 800cece:	f025 0520 	bic.w	r5, r5, #32
 800ced2:	2a00      	cmp	r2, #0
 800ced4:	bfb6      	itet	lt
 800ced6:	222d      	movlt	r2, #45	; 0x2d
 800ced8:	2200      	movge	r2, #0
 800ceda:	eeb1 8b40 	vneglt.f64	d8, d0
 800cede:	2d46      	cmp	r5, #70	; 0x46
 800cee0:	460c      	mov	r4, r1
 800cee2:	701a      	strb	r2, [r3, #0]
 800cee4:	d004      	beq.n	800cef0 <__cvt+0x38>
 800cee6:	2d45      	cmp	r5, #69	; 0x45
 800cee8:	d100      	bne.n	800ceec <__cvt+0x34>
 800ceea:	3401      	adds	r4, #1
 800ceec:	2102      	movs	r1, #2
 800ceee:	e000      	b.n	800cef2 <__cvt+0x3a>
 800cef0:	2103      	movs	r1, #3
 800cef2:	ab03      	add	r3, sp, #12
 800cef4:	9301      	str	r3, [sp, #4]
 800cef6:	ab02      	add	r3, sp, #8
 800cef8:	9300      	str	r3, [sp, #0]
 800cefa:	4622      	mov	r2, r4
 800cefc:	4633      	mov	r3, r6
 800cefe:	eeb0 0b48 	vmov.f64	d0, d8
 800cf02:	f000 fe0d 	bl	800db20 <_dtoa_r>
 800cf06:	2d47      	cmp	r5, #71	; 0x47
 800cf08:	d101      	bne.n	800cf0e <__cvt+0x56>
 800cf0a:	07fb      	lsls	r3, r7, #31
 800cf0c:	d51a      	bpl.n	800cf44 <__cvt+0x8c>
 800cf0e:	2d46      	cmp	r5, #70	; 0x46
 800cf10:	eb00 0204 	add.w	r2, r0, r4
 800cf14:	d10c      	bne.n	800cf30 <__cvt+0x78>
 800cf16:	7803      	ldrb	r3, [r0, #0]
 800cf18:	2b30      	cmp	r3, #48	; 0x30
 800cf1a:	d107      	bne.n	800cf2c <__cvt+0x74>
 800cf1c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cf20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf24:	bf1c      	itt	ne
 800cf26:	f1c4 0401 	rsbne	r4, r4, #1
 800cf2a:	6034      	strne	r4, [r6, #0]
 800cf2c:	6833      	ldr	r3, [r6, #0]
 800cf2e:	441a      	add	r2, r3
 800cf30:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cf34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf38:	bf08      	it	eq
 800cf3a:	9203      	streq	r2, [sp, #12]
 800cf3c:	2130      	movs	r1, #48	; 0x30
 800cf3e:	9b03      	ldr	r3, [sp, #12]
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d307      	bcc.n	800cf54 <__cvt+0x9c>
 800cf44:	9b03      	ldr	r3, [sp, #12]
 800cf46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cf48:	1a1b      	subs	r3, r3, r0
 800cf4a:	6013      	str	r3, [r2, #0]
 800cf4c:	b005      	add	sp, #20
 800cf4e:	ecbd 8b02 	vpop	{d8}
 800cf52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf54:	1c5c      	adds	r4, r3, #1
 800cf56:	9403      	str	r4, [sp, #12]
 800cf58:	7019      	strb	r1, [r3, #0]
 800cf5a:	e7f0      	b.n	800cf3e <__cvt+0x86>

0800cf5c <__exponent>:
 800cf5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf5e:	4603      	mov	r3, r0
 800cf60:	2900      	cmp	r1, #0
 800cf62:	bfb8      	it	lt
 800cf64:	4249      	neglt	r1, r1
 800cf66:	f803 2b02 	strb.w	r2, [r3], #2
 800cf6a:	bfb4      	ite	lt
 800cf6c:	222d      	movlt	r2, #45	; 0x2d
 800cf6e:	222b      	movge	r2, #43	; 0x2b
 800cf70:	2909      	cmp	r1, #9
 800cf72:	7042      	strb	r2, [r0, #1]
 800cf74:	dd2a      	ble.n	800cfcc <__exponent+0x70>
 800cf76:	f10d 0207 	add.w	r2, sp, #7
 800cf7a:	4617      	mov	r7, r2
 800cf7c:	260a      	movs	r6, #10
 800cf7e:	4694      	mov	ip, r2
 800cf80:	fb91 f5f6 	sdiv	r5, r1, r6
 800cf84:	fb06 1415 	mls	r4, r6, r5, r1
 800cf88:	3430      	adds	r4, #48	; 0x30
 800cf8a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800cf8e:	460c      	mov	r4, r1
 800cf90:	2c63      	cmp	r4, #99	; 0x63
 800cf92:	f102 32ff 	add.w	r2, r2, #4294967295
 800cf96:	4629      	mov	r1, r5
 800cf98:	dcf1      	bgt.n	800cf7e <__exponent+0x22>
 800cf9a:	3130      	adds	r1, #48	; 0x30
 800cf9c:	f1ac 0402 	sub.w	r4, ip, #2
 800cfa0:	f802 1c01 	strb.w	r1, [r2, #-1]
 800cfa4:	1c41      	adds	r1, r0, #1
 800cfa6:	4622      	mov	r2, r4
 800cfa8:	42ba      	cmp	r2, r7
 800cfaa:	d30a      	bcc.n	800cfc2 <__exponent+0x66>
 800cfac:	f10d 0209 	add.w	r2, sp, #9
 800cfb0:	eba2 020c 	sub.w	r2, r2, ip
 800cfb4:	42bc      	cmp	r4, r7
 800cfb6:	bf88      	it	hi
 800cfb8:	2200      	movhi	r2, #0
 800cfba:	4413      	add	r3, r2
 800cfbc:	1a18      	subs	r0, r3, r0
 800cfbe:	b003      	add	sp, #12
 800cfc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfc2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cfc6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800cfca:	e7ed      	b.n	800cfa8 <__exponent+0x4c>
 800cfcc:	2330      	movs	r3, #48	; 0x30
 800cfce:	3130      	adds	r1, #48	; 0x30
 800cfd0:	7083      	strb	r3, [r0, #2]
 800cfd2:	70c1      	strb	r1, [r0, #3]
 800cfd4:	1d03      	adds	r3, r0, #4
 800cfd6:	e7f1      	b.n	800cfbc <__exponent+0x60>

0800cfd8 <_printf_float>:
 800cfd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfdc:	b08b      	sub	sp, #44	; 0x2c
 800cfde:	460c      	mov	r4, r1
 800cfe0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800cfe4:	4616      	mov	r6, r2
 800cfe6:	461f      	mov	r7, r3
 800cfe8:	4605      	mov	r5, r0
 800cfea:	f000 fc9b 	bl	800d924 <_localeconv_r>
 800cfee:	f8d0 b000 	ldr.w	fp, [r0]
 800cff2:	4658      	mov	r0, fp
 800cff4:	f7f3 f9c4 	bl	8000380 <strlen>
 800cff8:	2300      	movs	r3, #0
 800cffa:	9308      	str	r3, [sp, #32]
 800cffc:	f8d8 3000 	ldr.w	r3, [r8]
 800d000:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d004:	6822      	ldr	r2, [r4, #0]
 800d006:	3307      	adds	r3, #7
 800d008:	f023 0307 	bic.w	r3, r3, #7
 800d00c:	f103 0108 	add.w	r1, r3, #8
 800d010:	f8c8 1000 	str.w	r1, [r8]
 800d014:	ed93 0b00 	vldr	d0, [r3]
 800d018:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800d278 <_printf_float+0x2a0>
 800d01c:	eeb0 7bc0 	vabs.f64	d7, d0
 800d020:	eeb4 7b46 	vcmp.f64	d7, d6
 800d024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d028:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800d02c:	4682      	mov	sl, r0
 800d02e:	dd24      	ble.n	800d07a <_printf_float+0xa2>
 800d030:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d038:	d502      	bpl.n	800d040 <_printf_float+0x68>
 800d03a:	232d      	movs	r3, #45	; 0x2d
 800d03c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d040:	498f      	ldr	r1, [pc, #572]	; (800d280 <_printf_float+0x2a8>)
 800d042:	4b90      	ldr	r3, [pc, #576]	; (800d284 <_printf_float+0x2ac>)
 800d044:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800d048:	bf94      	ite	ls
 800d04a:	4688      	movls	r8, r1
 800d04c:	4698      	movhi	r8, r3
 800d04e:	2303      	movs	r3, #3
 800d050:	6123      	str	r3, [r4, #16]
 800d052:	f022 0204 	bic.w	r2, r2, #4
 800d056:	2300      	movs	r3, #0
 800d058:	6022      	str	r2, [r4, #0]
 800d05a:	9304      	str	r3, [sp, #16]
 800d05c:	9700      	str	r7, [sp, #0]
 800d05e:	4633      	mov	r3, r6
 800d060:	aa09      	add	r2, sp, #36	; 0x24
 800d062:	4621      	mov	r1, r4
 800d064:	4628      	mov	r0, r5
 800d066:	f000 f9d1 	bl	800d40c <_printf_common>
 800d06a:	3001      	adds	r0, #1
 800d06c:	f040 808a 	bne.w	800d184 <_printf_float+0x1ac>
 800d070:	f04f 30ff 	mov.w	r0, #4294967295
 800d074:	b00b      	add	sp, #44	; 0x2c
 800d076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d07a:	eeb4 0b40 	vcmp.f64	d0, d0
 800d07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d082:	d709      	bvc.n	800d098 <_printf_float+0xc0>
 800d084:	ee10 3a90 	vmov	r3, s1
 800d088:	2b00      	cmp	r3, #0
 800d08a:	bfbc      	itt	lt
 800d08c:	232d      	movlt	r3, #45	; 0x2d
 800d08e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d092:	497d      	ldr	r1, [pc, #500]	; (800d288 <_printf_float+0x2b0>)
 800d094:	4b7d      	ldr	r3, [pc, #500]	; (800d28c <_printf_float+0x2b4>)
 800d096:	e7d5      	b.n	800d044 <_printf_float+0x6c>
 800d098:	6863      	ldr	r3, [r4, #4]
 800d09a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800d09e:	9104      	str	r1, [sp, #16]
 800d0a0:	1c59      	adds	r1, r3, #1
 800d0a2:	d13c      	bne.n	800d11e <_printf_float+0x146>
 800d0a4:	2306      	movs	r3, #6
 800d0a6:	6063      	str	r3, [r4, #4]
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	9303      	str	r3, [sp, #12]
 800d0ac:	ab08      	add	r3, sp, #32
 800d0ae:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d0b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d0b6:	ab07      	add	r3, sp, #28
 800d0b8:	6861      	ldr	r1, [r4, #4]
 800d0ba:	9300      	str	r3, [sp, #0]
 800d0bc:	6022      	str	r2, [r4, #0]
 800d0be:	f10d 031b 	add.w	r3, sp, #27
 800d0c2:	4628      	mov	r0, r5
 800d0c4:	f7ff fef8 	bl	800ceb8 <__cvt>
 800d0c8:	9b04      	ldr	r3, [sp, #16]
 800d0ca:	9907      	ldr	r1, [sp, #28]
 800d0cc:	2b47      	cmp	r3, #71	; 0x47
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	d108      	bne.n	800d0e4 <_printf_float+0x10c>
 800d0d2:	1cc8      	adds	r0, r1, #3
 800d0d4:	db02      	blt.n	800d0dc <_printf_float+0x104>
 800d0d6:	6863      	ldr	r3, [r4, #4]
 800d0d8:	4299      	cmp	r1, r3
 800d0da:	dd41      	ble.n	800d160 <_printf_float+0x188>
 800d0dc:	f1a9 0902 	sub.w	r9, r9, #2
 800d0e0:	fa5f f989 	uxtb.w	r9, r9
 800d0e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d0e8:	d820      	bhi.n	800d12c <_printf_float+0x154>
 800d0ea:	3901      	subs	r1, #1
 800d0ec:	464a      	mov	r2, r9
 800d0ee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d0f2:	9107      	str	r1, [sp, #28]
 800d0f4:	f7ff ff32 	bl	800cf5c <__exponent>
 800d0f8:	9a08      	ldr	r2, [sp, #32]
 800d0fa:	9004      	str	r0, [sp, #16]
 800d0fc:	1813      	adds	r3, r2, r0
 800d0fe:	2a01      	cmp	r2, #1
 800d100:	6123      	str	r3, [r4, #16]
 800d102:	dc02      	bgt.n	800d10a <_printf_float+0x132>
 800d104:	6822      	ldr	r2, [r4, #0]
 800d106:	07d2      	lsls	r2, r2, #31
 800d108:	d501      	bpl.n	800d10e <_printf_float+0x136>
 800d10a:	3301      	adds	r3, #1
 800d10c:	6123      	str	r3, [r4, #16]
 800d10e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d0a2      	beq.n	800d05c <_printf_float+0x84>
 800d116:	232d      	movs	r3, #45	; 0x2d
 800d118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d11c:	e79e      	b.n	800d05c <_printf_float+0x84>
 800d11e:	9904      	ldr	r1, [sp, #16]
 800d120:	2947      	cmp	r1, #71	; 0x47
 800d122:	d1c1      	bne.n	800d0a8 <_printf_float+0xd0>
 800d124:	2b00      	cmp	r3, #0
 800d126:	d1bf      	bne.n	800d0a8 <_printf_float+0xd0>
 800d128:	2301      	movs	r3, #1
 800d12a:	e7bc      	b.n	800d0a6 <_printf_float+0xce>
 800d12c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800d130:	d118      	bne.n	800d164 <_printf_float+0x18c>
 800d132:	2900      	cmp	r1, #0
 800d134:	6863      	ldr	r3, [r4, #4]
 800d136:	dd0b      	ble.n	800d150 <_printf_float+0x178>
 800d138:	6121      	str	r1, [r4, #16]
 800d13a:	b913      	cbnz	r3, 800d142 <_printf_float+0x16a>
 800d13c:	6822      	ldr	r2, [r4, #0]
 800d13e:	07d0      	lsls	r0, r2, #31
 800d140:	d502      	bpl.n	800d148 <_printf_float+0x170>
 800d142:	3301      	adds	r3, #1
 800d144:	440b      	add	r3, r1
 800d146:	6123      	str	r3, [r4, #16]
 800d148:	2300      	movs	r3, #0
 800d14a:	65a1      	str	r1, [r4, #88]	; 0x58
 800d14c:	9304      	str	r3, [sp, #16]
 800d14e:	e7de      	b.n	800d10e <_printf_float+0x136>
 800d150:	b913      	cbnz	r3, 800d158 <_printf_float+0x180>
 800d152:	6822      	ldr	r2, [r4, #0]
 800d154:	07d2      	lsls	r2, r2, #31
 800d156:	d501      	bpl.n	800d15c <_printf_float+0x184>
 800d158:	3302      	adds	r3, #2
 800d15a:	e7f4      	b.n	800d146 <_printf_float+0x16e>
 800d15c:	2301      	movs	r3, #1
 800d15e:	e7f2      	b.n	800d146 <_printf_float+0x16e>
 800d160:	f04f 0967 	mov.w	r9, #103	; 0x67
 800d164:	9b08      	ldr	r3, [sp, #32]
 800d166:	4299      	cmp	r1, r3
 800d168:	db05      	blt.n	800d176 <_printf_float+0x19e>
 800d16a:	6823      	ldr	r3, [r4, #0]
 800d16c:	6121      	str	r1, [r4, #16]
 800d16e:	07d8      	lsls	r0, r3, #31
 800d170:	d5ea      	bpl.n	800d148 <_printf_float+0x170>
 800d172:	1c4b      	adds	r3, r1, #1
 800d174:	e7e7      	b.n	800d146 <_printf_float+0x16e>
 800d176:	2900      	cmp	r1, #0
 800d178:	bfd4      	ite	le
 800d17a:	f1c1 0202 	rsble	r2, r1, #2
 800d17e:	2201      	movgt	r2, #1
 800d180:	4413      	add	r3, r2
 800d182:	e7e0      	b.n	800d146 <_printf_float+0x16e>
 800d184:	6823      	ldr	r3, [r4, #0]
 800d186:	055a      	lsls	r2, r3, #21
 800d188:	d407      	bmi.n	800d19a <_printf_float+0x1c2>
 800d18a:	6923      	ldr	r3, [r4, #16]
 800d18c:	4642      	mov	r2, r8
 800d18e:	4631      	mov	r1, r6
 800d190:	4628      	mov	r0, r5
 800d192:	47b8      	blx	r7
 800d194:	3001      	adds	r0, #1
 800d196:	d12a      	bne.n	800d1ee <_printf_float+0x216>
 800d198:	e76a      	b.n	800d070 <_printf_float+0x98>
 800d19a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d19e:	f240 80e0 	bls.w	800d362 <_printf_float+0x38a>
 800d1a2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d1a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d1aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ae:	d133      	bne.n	800d218 <_printf_float+0x240>
 800d1b0:	4a37      	ldr	r2, [pc, #220]	; (800d290 <_printf_float+0x2b8>)
 800d1b2:	2301      	movs	r3, #1
 800d1b4:	4631      	mov	r1, r6
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	47b8      	blx	r7
 800d1ba:	3001      	adds	r0, #1
 800d1bc:	f43f af58 	beq.w	800d070 <_printf_float+0x98>
 800d1c0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	db02      	blt.n	800d1ce <_printf_float+0x1f6>
 800d1c8:	6823      	ldr	r3, [r4, #0]
 800d1ca:	07d8      	lsls	r0, r3, #31
 800d1cc:	d50f      	bpl.n	800d1ee <_printf_float+0x216>
 800d1ce:	4653      	mov	r3, sl
 800d1d0:	465a      	mov	r2, fp
 800d1d2:	4631      	mov	r1, r6
 800d1d4:	4628      	mov	r0, r5
 800d1d6:	47b8      	blx	r7
 800d1d8:	3001      	adds	r0, #1
 800d1da:	f43f af49 	beq.w	800d070 <_printf_float+0x98>
 800d1de:	f04f 0800 	mov.w	r8, #0
 800d1e2:	f104 091a 	add.w	r9, r4, #26
 800d1e6:	9b08      	ldr	r3, [sp, #32]
 800d1e8:	3b01      	subs	r3, #1
 800d1ea:	4543      	cmp	r3, r8
 800d1ec:	dc09      	bgt.n	800d202 <_printf_float+0x22a>
 800d1ee:	6823      	ldr	r3, [r4, #0]
 800d1f0:	079b      	lsls	r3, r3, #30
 800d1f2:	f100 8106 	bmi.w	800d402 <_printf_float+0x42a>
 800d1f6:	68e0      	ldr	r0, [r4, #12]
 800d1f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1fa:	4298      	cmp	r0, r3
 800d1fc:	bfb8      	it	lt
 800d1fe:	4618      	movlt	r0, r3
 800d200:	e738      	b.n	800d074 <_printf_float+0x9c>
 800d202:	2301      	movs	r3, #1
 800d204:	464a      	mov	r2, r9
 800d206:	4631      	mov	r1, r6
 800d208:	4628      	mov	r0, r5
 800d20a:	47b8      	blx	r7
 800d20c:	3001      	adds	r0, #1
 800d20e:	f43f af2f 	beq.w	800d070 <_printf_float+0x98>
 800d212:	f108 0801 	add.w	r8, r8, #1
 800d216:	e7e6      	b.n	800d1e6 <_printf_float+0x20e>
 800d218:	9b07      	ldr	r3, [sp, #28]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	dc3a      	bgt.n	800d294 <_printf_float+0x2bc>
 800d21e:	4a1c      	ldr	r2, [pc, #112]	; (800d290 <_printf_float+0x2b8>)
 800d220:	2301      	movs	r3, #1
 800d222:	4631      	mov	r1, r6
 800d224:	4628      	mov	r0, r5
 800d226:	47b8      	blx	r7
 800d228:	3001      	adds	r0, #1
 800d22a:	f43f af21 	beq.w	800d070 <_printf_float+0x98>
 800d22e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800d232:	4313      	orrs	r3, r2
 800d234:	d102      	bne.n	800d23c <_printf_float+0x264>
 800d236:	6823      	ldr	r3, [r4, #0]
 800d238:	07d9      	lsls	r1, r3, #31
 800d23a:	d5d8      	bpl.n	800d1ee <_printf_float+0x216>
 800d23c:	4653      	mov	r3, sl
 800d23e:	465a      	mov	r2, fp
 800d240:	4631      	mov	r1, r6
 800d242:	4628      	mov	r0, r5
 800d244:	47b8      	blx	r7
 800d246:	3001      	adds	r0, #1
 800d248:	f43f af12 	beq.w	800d070 <_printf_float+0x98>
 800d24c:	f04f 0900 	mov.w	r9, #0
 800d250:	f104 0a1a 	add.w	sl, r4, #26
 800d254:	9b07      	ldr	r3, [sp, #28]
 800d256:	425b      	negs	r3, r3
 800d258:	454b      	cmp	r3, r9
 800d25a:	dc01      	bgt.n	800d260 <_printf_float+0x288>
 800d25c:	9b08      	ldr	r3, [sp, #32]
 800d25e:	e795      	b.n	800d18c <_printf_float+0x1b4>
 800d260:	2301      	movs	r3, #1
 800d262:	4652      	mov	r2, sl
 800d264:	4631      	mov	r1, r6
 800d266:	4628      	mov	r0, r5
 800d268:	47b8      	blx	r7
 800d26a:	3001      	adds	r0, #1
 800d26c:	f43f af00 	beq.w	800d070 <_printf_float+0x98>
 800d270:	f109 0901 	add.w	r9, r9, #1
 800d274:	e7ee      	b.n	800d254 <_printf_float+0x27c>
 800d276:	bf00      	nop
 800d278:	ffffffff 	.word	0xffffffff
 800d27c:	7fefffff 	.word	0x7fefffff
 800d280:	0800fda0 	.word	0x0800fda0
 800d284:	0800fda4 	.word	0x0800fda4
 800d288:	0800fda8 	.word	0x0800fda8
 800d28c:	0800fdac 	.word	0x0800fdac
 800d290:	0800fdb0 	.word	0x0800fdb0
 800d294:	9a08      	ldr	r2, [sp, #32]
 800d296:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d298:	429a      	cmp	r2, r3
 800d29a:	bfa8      	it	ge
 800d29c:	461a      	movge	r2, r3
 800d29e:	2a00      	cmp	r2, #0
 800d2a0:	4691      	mov	r9, r2
 800d2a2:	dc38      	bgt.n	800d316 <_printf_float+0x33e>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	9305      	str	r3, [sp, #20]
 800d2a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d2ac:	f104 021a 	add.w	r2, r4, #26
 800d2b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d2b2:	9905      	ldr	r1, [sp, #20]
 800d2b4:	9304      	str	r3, [sp, #16]
 800d2b6:	eba3 0309 	sub.w	r3, r3, r9
 800d2ba:	428b      	cmp	r3, r1
 800d2bc:	dc33      	bgt.n	800d326 <_printf_float+0x34e>
 800d2be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	db3c      	blt.n	800d340 <_printf_float+0x368>
 800d2c6:	6823      	ldr	r3, [r4, #0]
 800d2c8:	07da      	lsls	r2, r3, #31
 800d2ca:	d439      	bmi.n	800d340 <_printf_float+0x368>
 800d2cc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800d2d0:	eba2 0903 	sub.w	r9, r2, r3
 800d2d4:	9b04      	ldr	r3, [sp, #16]
 800d2d6:	1ad2      	subs	r2, r2, r3
 800d2d8:	4591      	cmp	r9, r2
 800d2da:	bfa8      	it	ge
 800d2dc:	4691      	movge	r9, r2
 800d2de:	f1b9 0f00 	cmp.w	r9, #0
 800d2e2:	dc35      	bgt.n	800d350 <_printf_float+0x378>
 800d2e4:	f04f 0800 	mov.w	r8, #0
 800d2e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d2ec:	f104 0a1a 	add.w	sl, r4, #26
 800d2f0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d2f4:	1a9b      	subs	r3, r3, r2
 800d2f6:	eba3 0309 	sub.w	r3, r3, r9
 800d2fa:	4543      	cmp	r3, r8
 800d2fc:	f77f af77 	ble.w	800d1ee <_printf_float+0x216>
 800d300:	2301      	movs	r3, #1
 800d302:	4652      	mov	r2, sl
 800d304:	4631      	mov	r1, r6
 800d306:	4628      	mov	r0, r5
 800d308:	47b8      	blx	r7
 800d30a:	3001      	adds	r0, #1
 800d30c:	f43f aeb0 	beq.w	800d070 <_printf_float+0x98>
 800d310:	f108 0801 	add.w	r8, r8, #1
 800d314:	e7ec      	b.n	800d2f0 <_printf_float+0x318>
 800d316:	4613      	mov	r3, r2
 800d318:	4631      	mov	r1, r6
 800d31a:	4642      	mov	r2, r8
 800d31c:	4628      	mov	r0, r5
 800d31e:	47b8      	blx	r7
 800d320:	3001      	adds	r0, #1
 800d322:	d1bf      	bne.n	800d2a4 <_printf_float+0x2cc>
 800d324:	e6a4      	b.n	800d070 <_printf_float+0x98>
 800d326:	2301      	movs	r3, #1
 800d328:	4631      	mov	r1, r6
 800d32a:	4628      	mov	r0, r5
 800d32c:	9204      	str	r2, [sp, #16]
 800d32e:	47b8      	blx	r7
 800d330:	3001      	adds	r0, #1
 800d332:	f43f ae9d 	beq.w	800d070 <_printf_float+0x98>
 800d336:	9b05      	ldr	r3, [sp, #20]
 800d338:	9a04      	ldr	r2, [sp, #16]
 800d33a:	3301      	adds	r3, #1
 800d33c:	9305      	str	r3, [sp, #20]
 800d33e:	e7b7      	b.n	800d2b0 <_printf_float+0x2d8>
 800d340:	4653      	mov	r3, sl
 800d342:	465a      	mov	r2, fp
 800d344:	4631      	mov	r1, r6
 800d346:	4628      	mov	r0, r5
 800d348:	47b8      	blx	r7
 800d34a:	3001      	adds	r0, #1
 800d34c:	d1be      	bne.n	800d2cc <_printf_float+0x2f4>
 800d34e:	e68f      	b.n	800d070 <_printf_float+0x98>
 800d350:	9a04      	ldr	r2, [sp, #16]
 800d352:	464b      	mov	r3, r9
 800d354:	4442      	add	r2, r8
 800d356:	4631      	mov	r1, r6
 800d358:	4628      	mov	r0, r5
 800d35a:	47b8      	blx	r7
 800d35c:	3001      	adds	r0, #1
 800d35e:	d1c1      	bne.n	800d2e4 <_printf_float+0x30c>
 800d360:	e686      	b.n	800d070 <_printf_float+0x98>
 800d362:	9a08      	ldr	r2, [sp, #32]
 800d364:	2a01      	cmp	r2, #1
 800d366:	dc01      	bgt.n	800d36c <_printf_float+0x394>
 800d368:	07db      	lsls	r3, r3, #31
 800d36a:	d537      	bpl.n	800d3dc <_printf_float+0x404>
 800d36c:	2301      	movs	r3, #1
 800d36e:	4642      	mov	r2, r8
 800d370:	4631      	mov	r1, r6
 800d372:	4628      	mov	r0, r5
 800d374:	47b8      	blx	r7
 800d376:	3001      	adds	r0, #1
 800d378:	f43f ae7a 	beq.w	800d070 <_printf_float+0x98>
 800d37c:	4653      	mov	r3, sl
 800d37e:	465a      	mov	r2, fp
 800d380:	4631      	mov	r1, r6
 800d382:	4628      	mov	r0, r5
 800d384:	47b8      	blx	r7
 800d386:	3001      	adds	r0, #1
 800d388:	f43f ae72 	beq.w	800d070 <_printf_float+0x98>
 800d38c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d390:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d398:	9b08      	ldr	r3, [sp, #32]
 800d39a:	d01a      	beq.n	800d3d2 <_printf_float+0x3fa>
 800d39c:	3b01      	subs	r3, #1
 800d39e:	f108 0201 	add.w	r2, r8, #1
 800d3a2:	4631      	mov	r1, r6
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	47b8      	blx	r7
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	d10e      	bne.n	800d3ca <_printf_float+0x3f2>
 800d3ac:	e660      	b.n	800d070 <_printf_float+0x98>
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	464a      	mov	r2, r9
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	4628      	mov	r0, r5
 800d3b6:	47b8      	blx	r7
 800d3b8:	3001      	adds	r0, #1
 800d3ba:	f43f ae59 	beq.w	800d070 <_printf_float+0x98>
 800d3be:	f108 0801 	add.w	r8, r8, #1
 800d3c2:	9b08      	ldr	r3, [sp, #32]
 800d3c4:	3b01      	subs	r3, #1
 800d3c6:	4543      	cmp	r3, r8
 800d3c8:	dcf1      	bgt.n	800d3ae <_printf_float+0x3d6>
 800d3ca:	9b04      	ldr	r3, [sp, #16]
 800d3cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d3d0:	e6dd      	b.n	800d18e <_printf_float+0x1b6>
 800d3d2:	f04f 0800 	mov.w	r8, #0
 800d3d6:	f104 091a 	add.w	r9, r4, #26
 800d3da:	e7f2      	b.n	800d3c2 <_printf_float+0x3ea>
 800d3dc:	2301      	movs	r3, #1
 800d3de:	4642      	mov	r2, r8
 800d3e0:	e7df      	b.n	800d3a2 <_printf_float+0x3ca>
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	464a      	mov	r2, r9
 800d3e6:	4631      	mov	r1, r6
 800d3e8:	4628      	mov	r0, r5
 800d3ea:	47b8      	blx	r7
 800d3ec:	3001      	adds	r0, #1
 800d3ee:	f43f ae3f 	beq.w	800d070 <_printf_float+0x98>
 800d3f2:	f108 0801 	add.w	r8, r8, #1
 800d3f6:	68e3      	ldr	r3, [r4, #12]
 800d3f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d3fa:	1a5b      	subs	r3, r3, r1
 800d3fc:	4543      	cmp	r3, r8
 800d3fe:	dcf0      	bgt.n	800d3e2 <_printf_float+0x40a>
 800d400:	e6f9      	b.n	800d1f6 <_printf_float+0x21e>
 800d402:	f04f 0800 	mov.w	r8, #0
 800d406:	f104 0919 	add.w	r9, r4, #25
 800d40a:	e7f4      	b.n	800d3f6 <_printf_float+0x41e>

0800d40c <_printf_common>:
 800d40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d410:	4616      	mov	r6, r2
 800d412:	4699      	mov	r9, r3
 800d414:	688a      	ldr	r2, [r1, #8]
 800d416:	690b      	ldr	r3, [r1, #16]
 800d418:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d41c:	4293      	cmp	r3, r2
 800d41e:	bfb8      	it	lt
 800d420:	4613      	movlt	r3, r2
 800d422:	6033      	str	r3, [r6, #0]
 800d424:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d428:	4607      	mov	r7, r0
 800d42a:	460c      	mov	r4, r1
 800d42c:	b10a      	cbz	r2, 800d432 <_printf_common+0x26>
 800d42e:	3301      	adds	r3, #1
 800d430:	6033      	str	r3, [r6, #0]
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	0699      	lsls	r1, r3, #26
 800d436:	bf42      	ittt	mi
 800d438:	6833      	ldrmi	r3, [r6, #0]
 800d43a:	3302      	addmi	r3, #2
 800d43c:	6033      	strmi	r3, [r6, #0]
 800d43e:	6825      	ldr	r5, [r4, #0]
 800d440:	f015 0506 	ands.w	r5, r5, #6
 800d444:	d106      	bne.n	800d454 <_printf_common+0x48>
 800d446:	f104 0a19 	add.w	sl, r4, #25
 800d44a:	68e3      	ldr	r3, [r4, #12]
 800d44c:	6832      	ldr	r2, [r6, #0]
 800d44e:	1a9b      	subs	r3, r3, r2
 800d450:	42ab      	cmp	r3, r5
 800d452:	dc26      	bgt.n	800d4a2 <_printf_common+0x96>
 800d454:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d458:	1e13      	subs	r3, r2, #0
 800d45a:	6822      	ldr	r2, [r4, #0]
 800d45c:	bf18      	it	ne
 800d45e:	2301      	movne	r3, #1
 800d460:	0692      	lsls	r2, r2, #26
 800d462:	d42b      	bmi.n	800d4bc <_printf_common+0xb0>
 800d464:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d468:	4649      	mov	r1, r9
 800d46a:	4638      	mov	r0, r7
 800d46c:	47c0      	blx	r8
 800d46e:	3001      	adds	r0, #1
 800d470:	d01e      	beq.n	800d4b0 <_printf_common+0xa4>
 800d472:	6823      	ldr	r3, [r4, #0]
 800d474:	6922      	ldr	r2, [r4, #16]
 800d476:	f003 0306 	and.w	r3, r3, #6
 800d47a:	2b04      	cmp	r3, #4
 800d47c:	bf02      	ittt	eq
 800d47e:	68e5      	ldreq	r5, [r4, #12]
 800d480:	6833      	ldreq	r3, [r6, #0]
 800d482:	1aed      	subeq	r5, r5, r3
 800d484:	68a3      	ldr	r3, [r4, #8]
 800d486:	bf0c      	ite	eq
 800d488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d48c:	2500      	movne	r5, #0
 800d48e:	4293      	cmp	r3, r2
 800d490:	bfc4      	itt	gt
 800d492:	1a9b      	subgt	r3, r3, r2
 800d494:	18ed      	addgt	r5, r5, r3
 800d496:	2600      	movs	r6, #0
 800d498:	341a      	adds	r4, #26
 800d49a:	42b5      	cmp	r5, r6
 800d49c:	d11a      	bne.n	800d4d4 <_printf_common+0xc8>
 800d49e:	2000      	movs	r0, #0
 800d4a0:	e008      	b.n	800d4b4 <_printf_common+0xa8>
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	4652      	mov	r2, sl
 800d4a6:	4649      	mov	r1, r9
 800d4a8:	4638      	mov	r0, r7
 800d4aa:	47c0      	blx	r8
 800d4ac:	3001      	adds	r0, #1
 800d4ae:	d103      	bne.n	800d4b8 <_printf_common+0xac>
 800d4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4b8:	3501      	adds	r5, #1
 800d4ba:	e7c6      	b.n	800d44a <_printf_common+0x3e>
 800d4bc:	18e1      	adds	r1, r4, r3
 800d4be:	1c5a      	adds	r2, r3, #1
 800d4c0:	2030      	movs	r0, #48	; 0x30
 800d4c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d4c6:	4422      	add	r2, r4
 800d4c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d4cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d4d0:	3302      	adds	r3, #2
 800d4d2:	e7c7      	b.n	800d464 <_printf_common+0x58>
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	4622      	mov	r2, r4
 800d4d8:	4649      	mov	r1, r9
 800d4da:	4638      	mov	r0, r7
 800d4dc:	47c0      	blx	r8
 800d4de:	3001      	adds	r0, #1
 800d4e0:	d0e6      	beq.n	800d4b0 <_printf_common+0xa4>
 800d4e2:	3601      	adds	r6, #1
 800d4e4:	e7d9      	b.n	800d49a <_printf_common+0x8e>
	...

0800d4e8 <_printf_i>:
 800d4e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d4ec:	7e0f      	ldrb	r7, [r1, #24]
 800d4ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d4f0:	2f78      	cmp	r7, #120	; 0x78
 800d4f2:	4691      	mov	r9, r2
 800d4f4:	4680      	mov	r8, r0
 800d4f6:	460c      	mov	r4, r1
 800d4f8:	469a      	mov	sl, r3
 800d4fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d4fe:	d807      	bhi.n	800d510 <_printf_i+0x28>
 800d500:	2f62      	cmp	r7, #98	; 0x62
 800d502:	d80a      	bhi.n	800d51a <_printf_i+0x32>
 800d504:	2f00      	cmp	r7, #0
 800d506:	f000 80d4 	beq.w	800d6b2 <_printf_i+0x1ca>
 800d50a:	2f58      	cmp	r7, #88	; 0x58
 800d50c:	f000 80c0 	beq.w	800d690 <_printf_i+0x1a8>
 800d510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d514:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d518:	e03a      	b.n	800d590 <_printf_i+0xa8>
 800d51a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d51e:	2b15      	cmp	r3, #21
 800d520:	d8f6      	bhi.n	800d510 <_printf_i+0x28>
 800d522:	a101      	add	r1, pc, #4	; (adr r1, 800d528 <_printf_i+0x40>)
 800d524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d528:	0800d581 	.word	0x0800d581
 800d52c:	0800d595 	.word	0x0800d595
 800d530:	0800d511 	.word	0x0800d511
 800d534:	0800d511 	.word	0x0800d511
 800d538:	0800d511 	.word	0x0800d511
 800d53c:	0800d511 	.word	0x0800d511
 800d540:	0800d595 	.word	0x0800d595
 800d544:	0800d511 	.word	0x0800d511
 800d548:	0800d511 	.word	0x0800d511
 800d54c:	0800d511 	.word	0x0800d511
 800d550:	0800d511 	.word	0x0800d511
 800d554:	0800d699 	.word	0x0800d699
 800d558:	0800d5c1 	.word	0x0800d5c1
 800d55c:	0800d653 	.word	0x0800d653
 800d560:	0800d511 	.word	0x0800d511
 800d564:	0800d511 	.word	0x0800d511
 800d568:	0800d6bb 	.word	0x0800d6bb
 800d56c:	0800d511 	.word	0x0800d511
 800d570:	0800d5c1 	.word	0x0800d5c1
 800d574:	0800d511 	.word	0x0800d511
 800d578:	0800d511 	.word	0x0800d511
 800d57c:	0800d65b 	.word	0x0800d65b
 800d580:	682b      	ldr	r3, [r5, #0]
 800d582:	1d1a      	adds	r2, r3, #4
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	602a      	str	r2, [r5, #0]
 800d588:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d58c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d590:	2301      	movs	r3, #1
 800d592:	e09f      	b.n	800d6d4 <_printf_i+0x1ec>
 800d594:	6820      	ldr	r0, [r4, #0]
 800d596:	682b      	ldr	r3, [r5, #0]
 800d598:	0607      	lsls	r7, r0, #24
 800d59a:	f103 0104 	add.w	r1, r3, #4
 800d59e:	6029      	str	r1, [r5, #0]
 800d5a0:	d501      	bpl.n	800d5a6 <_printf_i+0xbe>
 800d5a2:	681e      	ldr	r6, [r3, #0]
 800d5a4:	e003      	b.n	800d5ae <_printf_i+0xc6>
 800d5a6:	0646      	lsls	r6, r0, #25
 800d5a8:	d5fb      	bpl.n	800d5a2 <_printf_i+0xba>
 800d5aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d5ae:	2e00      	cmp	r6, #0
 800d5b0:	da03      	bge.n	800d5ba <_printf_i+0xd2>
 800d5b2:	232d      	movs	r3, #45	; 0x2d
 800d5b4:	4276      	negs	r6, r6
 800d5b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d5ba:	485a      	ldr	r0, [pc, #360]	; (800d724 <_printf_i+0x23c>)
 800d5bc:	230a      	movs	r3, #10
 800d5be:	e012      	b.n	800d5e6 <_printf_i+0xfe>
 800d5c0:	682b      	ldr	r3, [r5, #0]
 800d5c2:	6820      	ldr	r0, [r4, #0]
 800d5c4:	1d19      	adds	r1, r3, #4
 800d5c6:	6029      	str	r1, [r5, #0]
 800d5c8:	0605      	lsls	r5, r0, #24
 800d5ca:	d501      	bpl.n	800d5d0 <_printf_i+0xe8>
 800d5cc:	681e      	ldr	r6, [r3, #0]
 800d5ce:	e002      	b.n	800d5d6 <_printf_i+0xee>
 800d5d0:	0641      	lsls	r1, r0, #25
 800d5d2:	d5fb      	bpl.n	800d5cc <_printf_i+0xe4>
 800d5d4:	881e      	ldrh	r6, [r3, #0]
 800d5d6:	4853      	ldr	r0, [pc, #332]	; (800d724 <_printf_i+0x23c>)
 800d5d8:	2f6f      	cmp	r7, #111	; 0x6f
 800d5da:	bf0c      	ite	eq
 800d5dc:	2308      	moveq	r3, #8
 800d5de:	230a      	movne	r3, #10
 800d5e0:	2100      	movs	r1, #0
 800d5e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d5e6:	6865      	ldr	r5, [r4, #4]
 800d5e8:	60a5      	str	r5, [r4, #8]
 800d5ea:	2d00      	cmp	r5, #0
 800d5ec:	bfa2      	ittt	ge
 800d5ee:	6821      	ldrge	r1, [r4, #0]
 800d5f0:	f021 0104 	bicge.w	r1, r1, #4
 800d5f4:	6021      	strge	r1, [r4, #0]
 800d5f6:	b90e      	cbnz	r6, 800d5fc <_printf_i+0x114>
 800d5f8:	2d00      	cmp	r5, #0
 800d5fa:	d04b      	beq.n	800d694 <_printf_i+0x1ac>
 800d5fc:	4615      	mov	r5, r2
 800d5fe:	fbb6 f1f3 	udiv	r1, r6, r3
 800d602:	fb03 6711 	mls	r7, r3, r1, r6
 800d606:	5dc7      	ldrb	r7, [r0, r7]
 800d608:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d60c:	4637      	mov	r7, r6
 800d60e:	42bb      	cmp	r3, r7
 800d610:	460e      	mov	r6, r1
 800d612:	d9f4      	bls.n	800d5fe <_printf_i+0x116>
 800d614:	2b08      	cmp	r3, #8
 800d616:	d10b      	bne.n	800d630 <_printf_i+0x148>
 800d618:	6823      	ldr	r3, [r4, #0]
 800d61a:	07de      	lsls	r6, r3, #31
 800d61c:	d508      	bpl.n	800d630 <_printf_i+0x148>
 800d61e:	6923      	ldr	r3, [r4, #16]
 800d620:	6861      	ldr	r1, [r4, #4]
 800d622:	4299      	cmp	r1, r3
 800d624:	bfde      	ittt	le
 800d626:	2330      	movle	r3, #48	; 0x30
 800d628:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d62c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d630:	1b52      	subs	r2, r2, r5
 800d632:	6122      	str	r2, [r4, #16]
 800d634:	f8cd a000 	str.w	sl, [sp]
 800d638:	464b      	mov	r3, r9
 800d63a:	aa03      	add	r2, sp, #12
 800d63c:	4621      	mov	r1, r4
 800d63e:	4640      	mov	r0, r8
 800d640:	f7ff fee4 	bl	800d40c <_printf_common>
 800d644:	3001      	adds	r0, #1
 800d646:	d14a      	bne.n	800d6de <_printf_i+0x1f6>
 800d648:	f04f 30ff 	mov.w	r0, #4294967295
 800d64c:	b004      	add	sp, #16
 800d64e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d652:	6823      	ldr	r3, [r4, #0]
 800d654:	f043 0320 	orr.w	r3, r3, #32
 800d658:	6023      	str	r3, [r4, #0]
 800d65a:	4833      	ldr	r0, [pc, #204]	; (800d728 <_printf_i+0x240>)
 800d65c:	2778      	movs	r7, #120	; 0x78
 800d65e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d662:	6823      	ldr	r3, [r4, #0]
 800d664:	6829      	ldr	r1, [r5, #0]
 800d666:	061f      	lsls	r7, r3, #24
 800d668:	f851 6b04 	ldr.w	r6, [r1], #4
 800d66c:	d402      	bmi.n	800d674 <_printf_i+0x18c>
 800d66e:	065f      	lsls	r7, r3, #25
 800d670:	bf48      	it	mi
 800d672:	b2b6      	uxthmi	r6, r6
 800d674:	07df      	lsls	r7, r3, #31
 800d676:	bf48      	it	mi
 800d678:	f043 0320 	orrmi.w	r3, r3, #32
 800d67c:	6029      	str	r1, [r5, #0]
 800d67e:	bf48      	it	mi
 800d680:	6023      	strmi	r3, [r4, #0]
 800d682:	b91e      	cbnz	r6, 800d68c <_printf_i+0x1a4>
 800d684:	6823      	ldr	r3, [r4, #0]
 800d686:	f023 0320 	bic.w	r3, r3, #32
 800d68a:	6023      	str	r3, [r4, #0]
 800d68c:	2310      	movs	r3, #16
 800d68e:	e7a7      	b.n	800d5e0 <_printf_i+0xf8>
 800d690:	4824      	ldr	r0, [pc, #144]	; (800d724 <_printf_i+0x23c>)
 800d692:	e7e4      	b.n	800d65e <_printf_i+0x176>
 800d694:	4615      	mov	r5, r2
 800d696:	e7bd      	b.n	800d614 <_printf_i+0x12c>
 800d698:	682b      	ldr	r3, [r5, #0]
 800d69a:	6826      	ldr	r6, [r4, #0]
 800d69c:	6961      	ldr	r1, [r4, #20]
 800d69e:	1d18      	adds	r0, r3, #4
 800d6a0:	6028      	str	r0, [r5, #0]
 800d6a2:	0635      	lsls	r5, r6, #24
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	d501      	bpl.n	800d6ac <_printf_i+0x1c4>
 800d6a8:	6019      	str	r1, [r3, #0]
 800d6aa:	e002      	b.n	800d6b2 <_printf_i+0x1ca>
 800d6ac:	0670      	lsls	r0, r6, #25
 800d6ae:	d5fb      	bpl.n	800d6a8 <_printf_i+0x1c0>
 800d6b0:	8019      	strh	r1, [r3, #0]
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	6123      	str	r3, [r4, #16]
 800d6b6:	4615      	mov	r5, r2
 800d6b8:	e7bc      	b.n	800d634 <_printf_i+0x14c>
 800d6ba:	682b      	ldr	r3, [r5, #0]
 800d6bc:	1d1a      	adds	r2, r3, #4
 800d6be:	602a      	str	r2, [r5, #0]
 800d6c0:	681d      	ldr	r5, [r3, #0]
 800d6c2:	6862      	ldr	r2, [r4, #4]
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	f7f2 fe0a 	bl	80002e0 <memchr>
 800d6cc:	b108      	cbz	r0, 800d6d2 <_printf_i+0x1ea>
 800d6ce:	1b40      	subs	r0, r0, r5
 800d6d0:	6060      	str	r0, [r4, #4]
 800d6d2:	6863      	ldr	r3, [r4, #4]
 800d6d4:	6123      	str	r3, [r4, #16]
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d6dc:	e7aa      	b.n	800d634 <_printf_i+0x14c>
 800d6de:	6923      	ldr	r3, [r4, #16]
 800d6e0:	462a      	mov	r2, r5
 800d6e2:	4649      	mov	r1, r9
 800d6e4:	4640      	mov	r0, r8
 800d6e6:	47d0      	blx	sl
 800d6e8:	3001      	adds	r0, #1
 800d6ea:	d0ad      	beq.n	800d648 <_printf_i+0x160>
 800d6ec:	6823      	ldr	r3, [r4, #0]
 800d6ee:	079b      	lsls	r3, r3, #30
 800d6f0:	d413      	bmi.n	800d71a <_printf_i+0x232>
 800d6f2:	68e0      	ldr	r0, [r4, #12]
 800d6f4:	9b03      	ldr	r3, [sp, #12]
 800d6f6:	4298      	cmp	r0, r3
 800d6f8:	bfb8      	it	lt
 800d6fa:	4618      	movlt	r0, r3
 800d6fc:	e7a6      	b.n	800d64c <_printf_i+0x164>
 800d6fe:	2301      	movs	r3, #1
 800d700:	4632      	mov	r2, r6
 800d702:	4649      	mov	r1, r9
 800d704:	4640      	mov	r0, r8
 800d706:	47d0      	blx	sl
 800d708:	3001      	adds	r0, #1
 800d70a:	d09d      	beq.n	800d648 <_printf_i+0x160>
 800d70c:	3501      	adds	r5, #1
 800d70e:	68e3      	ldr	r3, [r4, #12]
 800d710:	9903      	ldr	r1, [sp, #12]
 800d712:	1a5b      	subs	r3, r3, r1
 800d714:	42ab      	cmp	r3, r5
 800d716:	dcf2      	bgt.n	800d6fe <_printf_i+0x216>
 800d718:	e7eb      	b.n	800d6f2 <_printf_i+0x20a>
 800d71a:	2500      	movs	r5, #0
 800d71c:	f104 0619 	add.w	r6, r4, #25
 800d720:	e7f5      	b.n	800d70e <_printf_i+0x226>
 800d722:	bf00      	nop
 800d724:	0800fdb2 	.word	0x0800fdb2
 800d728:	0800fdc3 	.word	0x0800fdc3

0800d72c <std>:
 800d72c:	2300      	movs	r3, #0
 800d72e:	b510      	push	{r4, lr}
 800d730:	4604      	mov	r4, r0
 800d732:	e9c0 3300 	strd	r3, r3, [r0]
 800d736:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d73a:	6083      	str	r3, [r0, #8]
 800d73c:	8181      	strh	r1, [r0, #12]
 800d73e:	6643      	str	r3, [r0, #100]	; 0x64
 800d740:	81c2      	strh	r2, [r0, #14]
 800d742:	6183      	str	r3, [r0, #24]
 800d744:	4619      	mov	r1, r3
 800d746:	2208      	movs	r2, #8
 800d748:	305c      	adds	r0, #92	; 0x5c
 800d74a:	f000 f8e2 	bl	800d912 <memset>
 800d74e:	4b05      	ldr	r3, [pc, #20]	; (800d764 <std+0x38>)
 800d750:	6263      	str	r3, [r4, #36]	; 0x24
 800d752:	4b05      	ldr	r3, [pc, #20]	; (800d768 <std+0x3c>)
 800d754:	62a3      	str	r3, [r4, #40]	; 0x28
 800d756:	4b05      	ldr	r3, [pc, #20]	; (800d76c <std+0x40>)
 800d758:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d75a:	4b05      	ldr	r3, [pc, #20]	; (800d770 <std+0x44>)
 800d75c:	6224      	str	r4, [r4, #32]
 800d75e:	6323      	str	r3, [r4, #48]	; 0x30
 800d760:	bd10      	pop	{r4, pc}
 800d762:	bf00      	nop
 800d764:	0800d88d 	.word	0x0800d88d
 800d768:	0800d8af 	.word	0x0800d8af
 800d76c:	0800d8e7 	.word	0x0800d8e7
 800d770:	0800d90b 	.word	0x0800d90b

0800d774 <stdio_exit_handler>:
 800d774:	4a02      	ldr	r2, [pc, #8]	; (800d780 <stdio_exit_handler+0xc>)
 800d776:	4903      	ldr	r1, [pc, #12]	; (800d784 <stdio_exit_handler+0x10>)
 800d778:	4803      	ldr	r0, [pc, #12]	; (800d788 <stdio_exit_handler+0x14>)
 800d77a:	f000 b869 	b.w	800d850 <_fwalk_sglue>
 800d77e:	bf00      	nop
 800d780:	24000014 	.word	0x24000014
 800d784:	0800effd 	.word	0x0800effd
 800d788:	24000020 	.word	0x24000020

0800d78c <cleanup_stdio>:
 800d78c:	6841      	ldr	r1, [r0, #4]
 800d78e:	4b0c      	ldr	r3, [pc, #48]	; (800d7c0 <cleanup_stdio+0x34>)
 800d790:	4299      	cmp	r1, r3
 800d792:	b510      	push	{r4, lr}
 800d794:	4604      	mov	r4, r0
 800d796:	d001      	beq.n	800d79c <cleanup_stdio+0x10>
 800d798:	f001 fc30 	bl	800effc <_fflush_r>
 800d79c:	68a1      	ldr	r1, [r4, #8]
 800d79e:	4b09      	ldr	r3, [pc, #36]	; (800d7c4 <cleanup_stdio+0x38>)
 800d7a0:	4299      	cmp	r1, r3
 800d7a2:	d002      	beq.n	800d7aa <cleanup_stdio+0x1e>
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	f001 fc29 	bl	800effc <_fflush_r>
 800d7aa:	68e1      	ldr	r1, [r4, #12]
 800d7ac:	4b06      	ldr	r3, [pc, #24]	; (800d7c8 <cleanup_stdio+0x3c>)
 800d7ae:	4299      	cmp	r1, r3
 800d7b0:	d004      	beq.n	800d7bc <cleanup_stdio+0x30>
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7b8:	f001 bc20 	b.w	800effc <_fflush_r>
 800d7bc:	bd10      	pop	{r4, pc}
 800d7be:	bf00      	nop
 800d7c0:	24000b68 	.word	0x24000b68
 800d7c4:	24000bd0 	.word	0x24000bd0
 800d7c8:	24000c38 	.word	0x24000c38

0800d7cc <global_stdio_init.part.0>:
 800d7cc:	b510      	push	{r4, lr}
 800d7ce:	4b0b      	ldr	r3, [pc, #44]	; (800d7fc <global_stdio_init.part.0+0x30>)
 800d7d0:	4c0b      	ldr	r4, [pc, #44]	; (800d800 <global_stdio_init.part.0+0x34>)
 800d7d2:	4a0c      	ldr	r2, [pc, #48]	; (800d804 <global_stdio_init.part.0+0x38>)
 800d7d4:	601a      	str	r2, [r3, #0]
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	2200      	movs	r2, #0
 800d7da:	2104      	movs	r1, #4
 800d7dc:	f7ff ffa6 	bl	800d72c <std>
 800d7e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d7e4:	2201      	movs	r2, #1
 800d7e6:	2109      	movs	r1, #9
 800d7e8:	f7ff ffa0 	bl	800d72c <std>
 800d7ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d7f0:	2202      	movs	r2, #2
 800d7f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7f6:	2112      	movs	r1, #18
 800d7f8:	f7ff bf98 	b.w	800d72c <std>
 800d7fc:	24000ca0 	.word	0x24000ca0
 800d800:	24000b68 	.word	0x24000b68
 800d804:	0800d775 	.word	0x0800d775

0800d808 <__sfp_lock_acquire>:
 800d808:	4801      	ldr	r0, [pc, #4]	; (800d810 <__sfp_lock_acquire+0x8>)
 800d80a:	f000 b8ff 	b.w	800da0c <__retarget_lock_acquire_recursive>
 800d80e:	bf00      	nop
 800d810:	24000ca9 	.word	0x24000ca9

0800d814 <__sfp_lock_release>:
 800d814:	4801      	ldr	r0, [pc, #4]	; (800d81c <__sfp_lock_release+0x8>)
 800d816:	f000 b8fa 	b.w	800da0e <__retarget_lock_release_recursive>
 800d81a:	bf00      	nop
 800d81c:	24000ca9 	.word	0x24000ca9

0800d820 <__sinit>:
 800d820:	b510      	push	{r4, lr}
 800d822:	4604      	mov	r4, r0
 800d824:	f7ff fff0 	bl	800d808 <__sfp_lock_acquire>
 800d828:	6a23      	ldr	r3, [r4, #32]
 800d82a:	b11b      	cbz	r3, 800d834 <__sinit+0x14>
 800d82c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d830:	f7ff bff0 	b.w	800d814 <__sfp_lock_release>
 800d834:	4b04      	ldr	r3, [pc, #16]	; (800d848 <__sinit+0x28>)
 800d836:	6223      	str	r3, [r4, #32]
 800d838:	4b04      	ldr	r3, [pc, #16]	; (800d84c <__sinit+0x2c>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d1f5      	bne.n	800d82c <__sinit+0xc>
 800d840:	f7ff ffc4 	bl	800d7cc <global_stdio_init.part.0>
 800d844:	e7f2      	b.n	800d82c <__sinit+0xc>
 800d846:	bf00      	nop
 800d848:	0800d78d 	.word	0x0800d78d
 800d84c:	24000ca0 	.word	0x24000ca0

0800d850 <_fwalk_sglue>:
 800d850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d854:	4607      	mov	r7, r0
 800d856:	4688      	mov	r8, r1
 800d858:	4614      	mov	r4, r2
 800d85a:	2600      	movs	r6, #0
 800d85c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d860:	f1b9 0901 	subs.w	r9, r9, #1
 800d864:	d505      	bpl.n	800d872 <_fwalk_sglue+0x22>
 800d866:	6824      	ldr	r4, [r4, #0]
 800d868:	2c00      	cmp	r4, #0
 800d86a:	d1f7      	bne.n	800d85c <_fwalk_sglue+0xc>
 800d86c:	4630      	mov	r0, r6
 800d86e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d872:	89ab      	ldrh	r3, [r5, #12]
 800d874:	2b01      	cmp	r3, #1
 800d876:	d907      	bls.n	800d888 <_fwalk_sglue+0x38>
 800d878:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d87c:	3301      	adds	r3, #1
 800d87e:	d003      	beq.n	800d888 <_fwalk_sglue+0x38>
 800d880:	4629      	mov	r1, r5
 800d882:	4638      	mov	r0, r7
 800d884:	47c0      	blx	r8
 800d886:	4306      	orrs	r6, r0
 800d888:	3568      	adds	r5, #104	; 0x68
 800d88a:	e7e9      	b.n	800d860 <_fwalk_sglue+0x10>

0800d88c <__sread>:
 800d88c:	b510      	push	{r4, lr}
 800d88e:	460c      	mov	r4, r1
 800d890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d894:	f000 f86c 	bl	800d970 <_read_r>
 800d898:	2800      	cmp	r0, #0
 800d89a:	bfab      	itete	ge
 800d89c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d89e:	89a3      	ldrhlt	r3, [r4, #12]
 800d8a0:	181b      	addge	r3, r3, r0
 800d8a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d8a6:	bfac      	ite	ge
 800d8a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d8aa:	81a3      	strhlt	r3, [r4, #12]
 800d8ac:	bd10      	pop	{r4, pc}

0800d8ae <__swrite>:
 800d8ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8b2:	461f      	mov	r7, r3
 800d8b4:	898b      	ldrh	r3, [r1, #12]
 800d8b6:	05db      	lsls	r3, r3, #23
 800d8b8:	4605      	mov	r5, r0
 800d8ba:	460c      	mov	r4, r1
 800d8bc:	4616      	mov	r6, r2
 800d8be:	d505      	bpl.n	800d8cc <__swrite+0x1e>
 800d8c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8c4:	2302      	movs	r3, #2
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	f000 f840 	bl	800d94c <_lseek_r>
 800d8cc:	89a3      	ldrh	r3, [r4, #12]
 800d8ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d8d6:	81a3      	strh	r3, [r4, #12]
 800d8d8:	4632      	mov	r2, r6
 800d8da:	463b      	mov	r3, r7
 800d8dc:	4628      	mov	r0, r5
 800d8de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d8e2:	f000 b857 	b.w	800d994 <_write_r>

0800d8e6 <__sseek>:
 800d8e6:	b510      	push	{r4, lr}
 800d8e8:	460c      	mov	r4, r1
 800d8ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8ee:	f000 f82d 	bl	800d94c <_lseek_r>
 800d8f2:	1c43      	adds	r3, r0, #1
 800d8f4:	89a3      	ldrh	r3, [r4, #12]
 800d8f6:	bf15      	itete	ne
 800d8f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d8fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d8fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d902:	81a3      	strheq	r3, [r4, #12]
 800d904:	bf18      	it	ne
 800d906:	81a3      	strhne	r3, [r4, #12]
 800d908:	bd10      	pop	{r4, pc}

0800d90a <__sclose>:
 800d90a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d90e:	f000 b80d 	b.w	800d92c <_close_r>

0800d912 <memset>:
 800d912:	4402      	add	r2, r0
 800d914:	4603      	mov	r3, r0
 800d916:	4293      	cmp	r3, r2
 800d918:	d100      	bne.n	800d91c <memset+0xa>
 800d91a:	4770      	bx	lr
 800d91c:	f803 1b01 	strb.w	r1, [r3], #1
 800d920:	e7f9      	b.n	800d916 <memset+0x4>
	...

0800d924 <_localeconv_r>:
 800d924:	4800      	ldr	r0, [pc, #0]	; (800d928 <_localeconv_r+0x4>)
 800d926:	4770      	bx	lr
 800d928:	24000160 	.word	0x24000160

0800d92c <_close_r>:
 800d92c:	b538      	push	{r3, r4, r5, lr}
 800d92e:	4d06      	ldr	r5, [pc, #24]	; (800d948 <_close_r+0x1c>)
 800d930:	2300      	movs	r3, #0
 800d932:	4604      	mov	r4, r0
 800d934:	4608      	mov	r0, r1
 800d936:	602b      	str	r3, [r5, #0]
 800d938:	f7f4 f9cd 	bl	8001cd6 <_close>
 800d93c:	1c43      	adds	r3, r0, #1
 800d93e:	d102      	bne.n	800d946 <_close_r+0x1a>
 800d940:	682b      	ldr	r3, [r5, #0]
 800d942:	b103      	cbz	r3, 800d946 <_close_r+0x1a>
 800d944:	6023      	str	r3, [r4, #0]
 800d946:	bd38      	pop	{r3, r4, r5, pc}
 800d948:	24000ca4 	.word	0x24000ca4

0800d94c <_lseek_r>:
 800d94c:	b538      	push	{r3, r4, r5, lr}
 800d94e:	4d07      	ldr	r5, [pc, #28]	; (800d96c <_lseek_r+0x20>)
 800d950:	4604      	mov	r4, r0
 800d952:	4608      	mov	r0, r1
 800d954:	4611      	mov	r1, r2
 800d956:	2200      	movs	r2, #0
 800d958:	602a      	str	r2, [r5, #0]
 800d95a:	461a      	mov	r2, r3
 800d95c:	f7f4 f9e2 	bl	8001d24 <_lseek>
 800d960:	1c43      	adds	r3, r0, #1
 800d962:	d102      	bne.n	800d96a <_lseek_r+0x1e>
 800d964:	682b      	ldr	r3, [r5, #0]
 800d966:	b103      	cbz	r3, 800d96a <_lseek_r+0x1e>
 800d968:	6023      	str	r3, [r4, #0]
 800d96a:	bd38      	pop	{r3, r4, r5, pc}
 800d96c:	24000ca4 	.word	0x24000ca4

0800d970 <_read_r>:
 800d970:	b538      	push	{r3, r4, r5, lr}
 800d972:	4d07      	ldr	r5, [pc, #28]	; (800d990 <_read_r+0x20>)
 800d974:	4604      	mov	r4, r0
 800d976:	4608      	mov	r0, r1
 800d978:	4611      	mov	r1, r2
 800d97a:	2200      	movs	r2, #0
 800d97c:	602a      	str	r2, [r5, #0]
 800d97e:	461a      	mov	r2, r3
 800d980:	f7f4 f970 	bl	8001c64 <_read>
 800d984:	1c43      	adds	r3, r0, #1
 800d986:	d102      	bne.n	800d98e <_read_r+0x1e>
 800d988:	682b      	ldr	r3, [r5, #0]
 800d98a:	b103      	cbz	r3, 800d98e <_read_r+0x1e>
 800d98c:	6023      	str	r3, [r4, #0]
 800d98e:	bd38      	pop	{r3, r4, r5, pc}
 800d990:	24000ca4 	.word	0x24000ca4

0800d994 <_write_r>:
 800d994:	b538      	push	{r3, r4, r5, lr}
 800d996:	4d07      	ldr	r5, [pc, #28]	; (800d9b4 <_write_r+0x20>)
 800d998:	4604      	mov	r4, r0
 800d99a:	4608      	mov	r0, r1
 800d99c:	4611      	mov	r1, r2
 800d99e:	2200      	movs	r2, #0
 800d9a0:	602a      	str	r2, [r5, #0]
 800d9a2:	461a      	mov	r2, r3
 800d9a4:	f7f4 f97b 	bl	8001c9e <_write>
 800d9a8:	1c43      	adds	r3, r0, #1
 800d9aa:	d102      	bne.n	800d9b2 <_write_r+0x1e>
 800d9ac:	682b      	ldr	r3, [r5, #0]
 800d9ae:	b103      	cbz	r3, 800d9b2 <_write_r+0x1e>
 800d9b0:	6023      	str	r3, [r4, #0]
 800d9b2:	bd38      	pop	{r3, r4, r5, pc}
 800d9b4:	24000ca4 	.word	0x24000ca4

0800d9b8 <__errno>:
 800d9b8:	4b01      	ldr	r3, [pc, #4]	; (800d9c0 <__errno+0x8>)
 800d9ba:	6818      	ldr	r0, [r3, #0]
 800d9bc:	4770      	bx	lr
 800d9be:	bf00      	nop
 800d9c0:	2400006c 	.word	0x2400006c

0800d9c4 <__libc_init_array>:
 800d9c4:	b570      	push	{r4, r5, r6, lr}
 800d9c6:	4d0d      	ldr	r5, [pc, #52]	; (800d9fc <__libc_init_array+0x38>)
 800d9c8:	4c0d      	ldr	r4, [pc, #52]	; (800da00 <__libc_init_array+0x3c>)
 800d9ca:	1b64      	subs	r4, r4, r5
 800d9cc:	10a4      	asrs	r4, r4, #2
 800d9ce:	2600      	movs	r6, #0
 800d9d0:	42a6      	cmp	r6, r4
 800d9d2:	d109      	bne.n	800d9e8 <__libc_init_array+0x24>
 800d9d4:	4d0b      	ldr	r5, [pc, #44]	; (800da04 <__libc_init_array+0x40>)
 800d9d6:	4c0c      	ldr	r4, [pc, #48]	; (800da08 <__libc_init_array+0x44>)
 800d9d8:	f002 f954 	bl	800fc84 <_init>
 800d9dc:	1b64      	subs	r4, r4, r5
 800d9de:	10a4      	asrs	r4, r4, #2
 800d9e0:	2600      	movs	r6, #0
 800d9e2:	42a6      	cmp	r6, r4
 800d9e4:	d105      	bne.n	800d9f2 <__libc_init_array+0x2e>
 800d9e6:	bd70      	pop	{r4, r5, r6, pc}
 800d9e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9ec:	4798      	blx	r3
 800d9ee:	3601      	adds	r6, #1
 800d9f0:	e7ee      	b.n	800d9d0 <__libc_init_array+0xc>
 800d9f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9f6:	4798      	blx	r3
 800d9f8:	3601      	adds	r6, #1
 800d9fa:	e7f2      	b.n	800d9e2 <__libc_init_array+0x1e>
 800d9fc:	08010990 	.word	0x08010990
 800da00:	08010990 	.word	0x08010990
 800da04:	08010990 	.word	0x08010990
 800da08:	08010994 	.word	0x08010994

0800da0c <__retarget_lock_acquire_recursive>:
 800da0c:	4770      	bx	lr

0800da0e <__retarget_lock_release_recursive>:
 800da0e:	4770      	bx	lr

0800da10 <quorem>:
 800da10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da14:	6903      	ldr	r3, [r0, #16]
 800da16:	690c      	ldr	r4, [r1, #16]
 800da18:	42a3      	cmp	r3, r4
 800da1a:	4607      	mov	r7, r0
 800da1c:	db7e      	blt.n	800db1c <quorem+0x10c>
 800da1e:	3c01      	subs	r4, #1
 800da20:	f101 0814 	add.w	r8, r1, #20
 800da24:	f100 0514 	add.w	r5, r0, #20
 800da28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da2c:	9301      	str	r3, [sp, #4]
 800da2e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da36:	3301      	adds	r3, #1
 800da38:	429a      	cmp	r2, r3
 800da3a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800da3e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da42:	fbb2 f6f3 	udiv	r6, r2, r3
 800da46:	d331      	bcc.n	800daac <quorem+0x9c>
 800da48:	f04f 0e00 	mov.w	lr, #0
 800da4c:	4640      	mov	r0, r8
 800da4e:	46ac      	mov	ip, r5
 800da50:	46f2      	mov	sl, lr
 800da52:	f850 2b04 	ldr.w	r2, [r0], #4
 800da56:	b293      	uxth	r3, r2
 800da58:	fb06 e303 	mla	r3, r6, r3, lr
 800da5c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800da60:	0c1a      	lsrs	r2, r3, #16
 800da62:	b29b      	uxth	r3, r3
 800da64:	ebaa 0303 	sub.w	r3, sl, r3
 800da68:	f8dc a000 	ldr.w	sl, [ip]
 800da6c:	fa13 f38a 	uxtah	r3, r3, sl
 800da70:	fb06 220e 	mla	r2, r6, lr, r2
 800da74:	9300      	str	r3, [sp, #0]
 800da76:	9b00      	ldr	r3, [sp, #0]
 800da78:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800da7c:	b292      	uxth	r2, r2
 800da7e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800da82:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da86:	f8bd 3000 	ldrh.w	r3, [sp]
 800da8a:	4581      	cmp	r9, r0
 800da8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da90:	f84c 3b04 	str.w	r3, [ip], #4
 800da94:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800da98:	d2db      	bcs.n	800da52 <quorem+0x42>
 800da9a:	f855 300b 	ldr.w	r3, [r5, fp]
 800da9e:	b92b      	cbnz	r3, 800daac <quorem+0x9c>
 800daa0:	9b01      	ldr	r3, [sp, #4]
 800daa2:	3b04      	subs	r3, #4
 800daa4:	429d      	cmp	r5, r3
 800daa6:	461a      	mov	r2, r3
 800daa8:	d32c      	bcc.n	800db04 <quorem+0xf4>
 800daaa:	613c      	str	r4, [r7, #16]
 800daac:	4638      	mov	r0, r7
 800daae:	f001 f91f 	bl	800ecf0 <__mcmp>
 800dab2:	2800      	cmp	r0, #0
 800dab4:	db22      	blt.n	800dafc <quorem+0xec>
 800dab6:	3601      	adds	r6, #1
 800dab8:	4629      	mov	r1, r5
 800daba:	2000      	movs	r0, #0
 800dabc:	f858 2b04 	ldr.w	r2, [r8], #4
 800dac0:	f8d1 c000 	ldr.w	ip, [r1]
 800dac4:	b293      	uxth	r3, r2
 800dac6:	1ac3      	subs	r3, r0, r3
 800dac8:	0c12      	lsrs	r2, r2, #16
 800daca:	fa13 f38c 	uxtah	r3, r3, ip
 800dace:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800dad2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dad6:	b29b      	uxth	r3, r3
 800dad8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dadc:	45c1      	cmp	r9, r8
 800dade:	f841 3b04 	str.w	r3, [r1], #4
 800dae2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dae6:	d2e9      	bcs.n	800dabc <quorem+0xac>
 800dae8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800daec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800daf0:	b922      	cbnz	r2, 800dafc <quorem+0xec>
 800daf2:	3b04      	subs	r3, #4
 800daf4:	429d      	cmp	r5, r3
 800daf6:	461a      	mov	r2, r3
 800daf8:	d30a      	bcc.n	800db10 <quorem+0x100>
 800dafa:	613c      	str	r4, [r7, #16]
 800dafc:	4630      	mov	r0, r6
 800dafe:	b003      	add	sp, #12
 800db00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db04:	6812      	ldr	r2, [r2, #0]
 800db06:	3b04      	subs	r3, #4
 800db08:	2a00      	cmp	r2, #0
 800db0a:	d1ce      	bne.n	800daaa <quorem+0x9a>
 800db0c:	3c01      	subs	r4, #1
 800db0e:	e7c9      	b.n	800daa4 <quorem+0x94>
 800db10:	6812      	ldr	r2, [r2, #0]
 800db12:	3b04      	subs	r3, #4
 800db14:	2a00      	cmp	r2, #0
 800db16:	d1f0      	bne.n	800dafa <quorem+0xea>
 800db18:	3c01      	subs	r4, #1
 800db1a:	e7eb      	b.n	800daf4 <quorem+0xe4>
 800db1c:	2000      	movs	r0, #0
 800db1e:	e7ee      	b.n	800dafe <quorem+0xee>

0800db20 <_dtoa_r>:
 800db20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db24:	ed2d 8b02 	vpush	{d8}
 800db28:	69c5      	ldr	r5, [r0, #28]
 800db2a:	b091      	sub	sp, #68	; 0x44
 800db2c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800db30:	ec59 8b10 	vmov	r8, r9, d0
 800db34:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800db36:	9106      	str	r1, [sp, #24]
 800db38:	4606      	mov	r6, r0
 800db3a:	9208      	str	r2, [sp, #32]
 800db3c:	930c      	str	r3, [sp, #48]	; 0x30
 800db3e:	b975      	cbnz	r5, 800db5e <_dtoa_r+0x3e>
 800db40:	2010      	movs	r0, #16
 800db42:	f000 fda5 	bl	800e690 <malloc>
 800db46:	4602      	mov	r2, r0
 800db48:	61f0      	str	r0, [r6, #28]
 800db4a:	b920      	cbnz	r0, 800db56 <_dtoa_r+0x36>
 800db4c:	4ba6      	ldr	r3, [pc, #664]	; (800dde8 <_dtoa_r+0x2c8>)
 800db4e:	21ef      	movs	r1, #239	; 0xef
 800db50:	48a6      	ldr	r0, [pc, #664]	; (800ddec <_dtoa_r+0x2cc>)
 800db52:	f001 fa99 	bl	800f088 <__assert_func>
 800db56:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800db5a:	6005      	str	r5, [r0, #0]
 800db5c:	60c5      	str	r5, [r0, #12]
 800db5e:	69f3      	ldr	r3, [r6, #28]
 800db60:	6819      	ldr	r1, [r3, #0]
 800db62:	b151      	cbz	r1, 800db7a <_dtoa_r+0x5a>
 800db64:	685a      	ldr	r2, [r3, #4]
 800db66:	604a      	str	r2, [r1, #4]
 800db68:	2301      	movs	r3, #1
 800db6a:	4093      	lsls	r3, r2
 800db6c:	608b      	str	r3, [r1, #8]
 800db6e:	4630      	mov	r0, r6
 800db70:	f000 fe82 	bl	800e878 <_Bfree>
 800db74:	69f3      	ldr	r3, [r6, #28]
 800db76:	2200      	movs	r2, #0
 800db78:	601a      	str	r2, [r3, #0]
 800db7a:	f1b9 0300 	subs.w	r3, r9, #0
 800db7e:	bfbb      	ittet	lt
 800db80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800db84:	9303      	strlt	r3, [sp, #12]
 800db86:	2300      	movge	r3, #0
 800db88:	2201      	movlt	r2, #1
 800db8a:	bfac      	ite	ge
 800db8c:	6023      	strge	r3, [r4, #0]
 800db8e:	6022      	strlt	r2, [r4, #0]
 800db90:	4b97      	ldr	r3, [pc, #604]	; (800ddf0 <_dtoa_r+0x2d0>)
 800db92:	9c03      	ldr	r4, [sp, #12]
 800db94:	43a3      	bics	r3, r4
 800db96:	d11c      	bne.n	800dbd2 <_dtoa_r+0xb2>
 800db98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db9a:	f242 730f 	movw	r3, #9999	; 0x270f
 800db9e:	6013      	str	r3, [r2, #0]
 800dba0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800dba4:	ea53 0308 	orrs.w	r3, r3, r8
 800dba8:	f000 84fb 	beq.w	800e5a2 <_dtoa_r+0xa82>
 800dbac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dbae:	b963      	cbnz	r3, 800dbca <_dtoa_r+0xaa>
 800dbb0:	4b90      	ldr	r3, [pc, #576]	; (800ddf4 <_dtoa_r+0x2d4>)
 800dbb2:	e020      	b.n	800dbf6 <_dtoa_r+0xd6>
 800dbb4:	4b90      	ldr	r3, [pc, #576]	; (800ddf8 <_dtoa_r+0x2d8>)
 800dbb6:	9301      	str	r3, [sp, #4]
 800dbb8:	3308      	adds	r3, #8
 800dbba:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800dbbc:	6013      	str	r3, [r2, #0]
 800dbbe:	9801      	ldr	r0, [sp, #4]
 800dbc0:	b011      	add	sp, #68	; 0x44
 800dbc2:	ecbd 8b02 	vpop	{d8}
 800dbc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbca:	4b8a      	ldr	r3, [pc, #552]	; (800ddf4 <_dtoa_r+0x2d4>)
 800dbcc:	9301      	str	r3, [sp, #4]
 800dbce:	3303      	adds	r3, #3
 800dbd0:	e7f3      	b.n	800dbba <_dtoa_r+0x9a>
 800dbd2:	ed9d 8b02 	vldr	d8, [sp, #8]
 800dbd6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dbda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbde:	d10c      	bne.n	800dbfa <_dtoa_r+0xda>
 800dbe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	6013      	str	r3, [r2, #0]
 800dbe6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	f000 84d7 	beq.w	800e59c <_dtoa_r+0xa7c>
 800dbee:	4b83      	ldr	r3, [pc, #524]	; (800ddfc <_dtoa_r+0x2dc>)
 800dbf0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800dbf2:	6013      	str	r3, [r2, #0]
 800dbf4:	3b01      	subs	r3, #1
 800dbf6:	9301      	str	r3, [sp, #4]
 800dbf8:	e7e1      	b.n	800dbbe <_dtoa_r+0x9e>
 800dbfa:	aa0e      	add	r2, sp, #56	; 0x38
 800dbfc:	a90f      	add	r1, sp, #60	; 0x3c
 800dbfe:	4630      	mov	r0, r6
 800dc00:	eeb0 0b48 	vmov.f64	d0, d8
 800dc04:	f001 f91a 	bl	800ee3c <__d2b>
 800dc08:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800dc0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc0e:	4605      	mov	r5, r0
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d046      	beq.n	800dca2 <_dtoa_r+0x182>
 800dc14:	eeb0 7b48 	vmov.f64	d7, d8
 800dc18:	ee18 1a90 	vmov	r1, s17
 800dc1c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800dc20:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800dc24:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800dc28:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	ee07 1a90 	vmov	s15, r1
 800dc32:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800dc36:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800ddd0 <_dtoa_r+0x2b0>
 800dc3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dc3e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800ddd8 <_dtoa_r+0x2b8>
 800dc42:	eea7 6b05 	vfma.f64	d6, d7, d5
 800dc46:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800dde0 <_dtoa_r+0x2c0>
 800dc4a:	ee07 3a90 	vmov	s15, r3
 800dc4e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800dc52:	eeb0 7b46 	vmov.f64	d7, d6
 800dc56:	eea4 7b05 	vfma.f64	d7, d4, d5
 800dc5a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800dc5e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800dc62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc66:	ee16 ba90 	vmov	fp, s13
 800dc6a:	9009      	str	r0, [sp, #36]	; 0x24
 800dc6c:	d508      	bpl.n	800dc80 <_dtoa_r+0x160>
 800dc6e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800dc72:	eeb4 6b47 	vcmp.f64	d6, d7
 800dc76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc7a:	bf18      	it	ne
 800dc7c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800dc80:	f1bb 0f16 	cmp.w	fp, #22
 800dc84:	d82b      	bhi.n	800dcde <_dtoa_r+0x1be>
 800dc86:	495e      	ldr	r1, [pc, #376]	; (800de00 <_dtoa_r+0x2e0>)
 800dc88:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800dc8c:	ed91 7b00 	vldr	d7, [r1]
 800dc90:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800dc94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc98:	d501      	bpl.n	800dc9e <_dtoa_r+0x17e>
 800dc9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dc9e:	2100      	movs	r1, #0
 800dca0:	e01e      	b.n	800dce0 <_dtoa_r+0x1c0>
 800dca2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dca4:	4413      	add	r3, r2
 800dca6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800dcaa:	2920      	cmp	r1, #32
 800dcac:	bfc1      	itttt	gt
 800dcae:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800dcb2:	408c      	lslgt	r4, r1
 800dcb4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800dcb8:	fa28 f101 	lsrgt.w	r1, r8, r1
 800dcbc:	bfd6      	itet	le
 800dcbe:	f1c1 0120 	rsble	r1, r1, #32
 800dcc2:	4321      	orrgt	r1, r4
 800dcc4:	fa08 f101 	lslle.w	r1, r8, r1
 800dcc8:	ee07 1a90 	vmov	s15, r1
 800dccc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800dcd0:	3b01      	subs	r3, #1
 800dcd2:	ee17 1a90 	vmov	r1, s15
 800dcd6:	2001      	movs	r0, #1
 800dcd8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800dcdc:	e7a7      	b.n	800dc2e <_dtoa_r+0x10e>
 800dcde:	2101      	movs	r1, #1
 800dce0:	1ad2      	subs	r2, r2, r3
 800dce2:	1e53      	subs	r3, r2, #1
 800dce4:	9305      	str	r3, [sp, #20]
 800dce6:	bf45      	ittet	mi
 800dce8:	f1c2 0301 	rsbmi	r3, r2, #1
 800dcec:	9304      	strmi	r3, [sp, #16]
 800dcee:	2300      	movpl	r3, #0
 800dcf0:	2300      	movmi	r3, #0
 800dcf2:	bf4c      	ite	mi
 800dcf4:	9305      	strmi	r3, [sp, #20]
 800dcf6:	9304      	strpl	r3, [sp, #16]
 800dcf8:	f1bb 0f00 	cmp.w	fp, #0
 800dcfc:	910b      	str	r1, [sp, #44]	; 0x2c
 800dcfe:	db18      	blt.n	800dd32 <_dtoa_r+0x212>
 800dd00:	9b05      	ldr	r3, [sp, #20]
 800dd02:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800dd06:	445b      	add	r3, fp
 800dd08:	9305      	str	r3, [sp, #20]
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	9a06      	ldr	r2, [sp, #24]
 800dd0e:	2a09      	cmp	r2, #9
 800dd10:	d848      	bhi.n	800dda4 <_dtoa_r+0x284>
 800dd12:	2a05      	cmp	r2, #5
 800dd14:	bfc4      	itt	gt
 800dd16:	3a04      	subgt	r2, #4
 800dd18:	9206      	strgt	r2, [sp, #24]
 800dd1a:	9a06      	ldr	r2, [sp, #24]
 800dd1c:	f1a2 0202 	sub.w	r2, r2, #2
 800dd20:	bfcc      	ite	gt
 800dd22:	2400      	movgt	r4, #0
 800dd24:	2401      	movle	r4, #1
 800dd26:	2a03      	cmp	r2, #3
 800dd28:	d847      	bhi.n	800ddba <_dtoa_r+0x29a>
 800dd2a:	e8df f002 	tbb	[pc, r2]
 800dd2e:	2d0b      	.short	0x2d0b
 800dd30:	392b      	.short	0x392b
 800dd32:	9b04      	ldr	r3, [sp, #16]
 800dd34:	2200      	movs	r2, #0
 800dd36:	eba3 030b 	sub.w	r3, r3, fp
 800dd3a:	9304      	str	r3, [sp, #16]
 800dd3c:	920a      	str	r2, [sp, #40]	; 0x28
 800dd3e:	f1cb 0300 	rsb	r3, fp, #0
 800dd42:	e7e3      	b.n	800dd0c <_dtoa_r+0x1ec>
 800dd44:	2200      	movs	r2, #0
 800dd46:	9207      	str	r2, [sp, #28]
 800dd48:	9a08      	ldr	r2, [sp, #32]
 800dd4a:	2a00      	cmp	r2, #0
 800dd4c:	dc38      	bgt.n	800ddc0 <_dtoa_r+0x2a0>
 800dd4e:	f04f 0a01 	mov.w	sl, #1
 800dd52:	46d1      	mov	r9, sl
 800dd54:	4652      	mov	r2, sl
 800dd56:	f8cd a020 	str.w	sl, [sp, #32]
 800dd5a:	69f7      	ldr	r7, [r6, #28]
 800dd5c:	2100      	movs	r1, #0
 800dd5e:	2004      	movs	r0, #4
 800dd60:	f100 0c14 	add.w	ip, r0, #20
 800dd64:	4594      	cmp	ip, r2
 800dd66:	d930      	bls.n	800ddca <_dtoa_r+0x2aa>
 800dd68:	6079      	str	r1, [r7, #4]
 800dd6a:	4630      	mov	r0, r6
 800dd6c:	930d      	str	r3, [sp, #52]	; 0x34
 800dd6e:	f000 fd43 	bl	800e7f8 <_Balloc>
 800dd72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd74:	9001      	str	r0, [sp, #4]
 800dd76:	4602      	mov	r2, r0
 800dd78:	2800      	cmp	r0, #0
 800dd7a:	d145      	bne.n	800de08 <_dtoa_r+0x2e8>
 800dd7c:	4b21      	ldr	r3, [pc, #132]	; (800de04 <_dtoa_r+0x2e4>)
 800dd7e:	f240 11af 	movw	r1, #431	; 0x1af
 800dd82:	e6e5      	b.n	800db50 <_dtoa_r+0x30>
 800dd84:	2201      	movs	r2, #1
 800dd86:	e7de      	b.n	800dd46 <_dtoa_r+0x226>
 800dd88:	2200      	movs	r2, #0
 800dd8a:	9207      	str	r2, [sp, #28]
 800dd8c:	9a08      	ldr	r2, [sp, #32]
 800dd8e:	eb0b 0a02 	add.w	sl, fp, r2
 800dd92:	f10a 0901 	add.w	r9, sl, #1
 800dd96:	464a      	mov	r2, r9
 800dd98:	2a01      	cmp	r2, #1
 800dd9a:	bfb8      	it	lt
 800dd9c:	2201      	movlt	r2, #1
 800dd9e:	e7dc      	b.n	800dd5a <_dtoa_r+0x23a>
 800dda0:	2201      	movs	r2, #1
 800dda2:	e7f2      	b.n	800dd8a <_dtoa_r+0x26a>
 800dda4:	2401      	movs	r4, #1
 800dda6:	2200      	movs	r2, #0
 800dda8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800ddac:	f04f 3aff 	mov.w	sl, #4294967295
 800ddb0:	2100      	movs	r1, #0
 800ddb2:	46d1      	mov	r9, sl
 800ddb4:	2212      	movs	r2, #18
 800ddb6:	9108      	str	r1, [sp, #32]
 800ddb8:	e7cf      	b.n	800dd5a <_dtoa_r+0x23a>
 800ddba:	2201      	movs	r2, #1
 800ddbc:	9207      	str	r2, [sp, #28]
 800ddbe:	e7f5      	b.n	800ddac <_dtoa_r+0x28c>
 800ddc0:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ddc4:	46d1      	mov	r9, sl
 800ddc6:	4652      	mov	r2, sl
 800ddc8:	e7c7      	b.n	800dd5a <_dtoa_r+0x23a>
 800ddca:	3101      	adds	r1, #1
 800ddcc:	0040      	lsls	r0, r0, #1
 800ddce:	e7c7      	b.n	800dd60 <_dtoa_r+0x240>
 800ddd0:	636f4361 	.word	0x636f4361
 800ddd4:	3fd287a7 	.word	0x3fd287a7
 800ddd8:	8b60c8b3 	.word	0x8b60c8b3
 800dddc:	3fc68a28 	.word	0x3fc68a28
 800dde0:	509f79fb 	.word	0x509f79fb
 800dde4:	3fd34413 	.word	0x3fd34413
 800dde8:	0800fde1 	.word	0x0800fde1
 800ddec:	0800fdf8 	.word	0x0800fdf8
 800ddf0:	7ff00000 	.word	0x7ff00000
 800ddf4:	0800fddd 	.word	0x0800fddd
 800ddf8:	0800fdd4 	.word	0x0800fdd4
 800ddfc:	0800fdb1 	.word	0x0800fdb1
 800de00:	0800fee8 	.word	0x0800fee8
 800de04:	0800fe50 	.word	0x0800fe50
 800de08:	69f2      	ldr	r2, [r6, #28]
 800de0a:	9901      	ldr	r1, [sp, #4]
 800de0c:	6011      	str	r1, [r2, #0]
 800de0e:	f1b9 0f0e 	cmp.w	r9, #14
 800de12:	d86c      	bhi.n	800deee <_dtoa_r+0x3ce>
 800de14:	2c00      	cmp	r4, #0
 800de16:	d06a      	beq.n	800deee <_dtoa_r+0x3ce>
 800de18:	f1bb 0f00 	cmp.w	fp, #0
 800de1c:	f340 80a0 	ble.w	800df60 <_dtoa_r+0x440>
 800de20:	4ac1      	ldr	r2, [pc, #772]	; (800e128 <_dtoa_r+0x608>)
 800de22:	f00b 010f 	and.w	r1, fp, #15
 800de26:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800de2a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800de2e:	ed92 7b00 	vldr	d7, [r2]
 800de32:	ea4f 122b 	mov.w	r2, fp, asr #4
 800de36:	f000 8087 	beq.w	800df48 <_dtoa_r+0x428>
 800de3a:	49bc      	ldr	r1, [pc, #752]	; (800e12c <_dtoa_r+0x60c>)
 800de3c:	ed91 6b08 	vldr	d6, [r1, #32]
 800de40:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800de44:	ed8d 6b02 	vstr	d6, [sp, #8]
 800de48:	f002 020f 	and.w	r2, r2, #15
 800de4c:	2103      	movs	r1, #3
 800de4e:	48b7      	ldr	r0, [pc, #732]	; (800e12c <_dtoa_r+0x60c>)
 800de50:	2a00      	cmp	r2, #0
 800de52:	d17b      	bne.n	800df4c <_dtoa_r+0x42c>
 800de54:	ed9d 6b02 	vldr	d6, [sp, #8]
 800de58:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800de5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800de62:	ed9d 7b02 	vldr	d7, [sp, #8]
 800de66:	2a00      	cmp	r2, #0
 800de68:	f000 80a0 	beq.w	800dfac <_dtoa_r+0x48c>
 800de6c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800de70:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800de74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de78:	f140 8098 	bpl.w	800dfac <_dtoa_r+0x48c>
 800de7c:	f1b9 0f00 	cmp.w	r9, #0
 800de80:	f000 8094 	beq.w	800dfac <_dtoa_r+0x48c>
 800de84:	f1ba 0f00 	cmp.w	sl, #0
 800de88:	dd2f      	ble.n	800deea <_dtoa_r+0x3ca>
 800de8a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800de8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de92:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de96:	f10b 32ff 	add.w	r2, fp, #4294967295
 800de9a:	3101      	adds	r1, #1
 800de9c:	4654      	mov	r4, sl
 800de9e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dea2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800dea6:	ee07 1a90 	vmov	s15, r1
 800deaa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800deae:	eea7 5b06 	vfma.f64	d5, d7, d6
 800deb2:	ee15 7a90 	vmov	r7, s11
 800deb6:	ec51 0b15 	vmov	r0, r1, d5
 800deba:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800debe:	2c00      	cmp	r4, #0
 800dec0:	d177      	bne.n	800dfb2 <_dtoa_r+0x492>
 800dec2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800dec6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800deca:	ec41 0b17 	vmov	d7, r0, r1
 800dece:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ded2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ded6:	f300 826a 	bgt.w	800e3ae <_dtoa_r+0x88e>
 800deda:	eeb1 7b47 	vneg.f64	d7, d7
 800dede:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dee6:	f100 8260 	bmi.w	800e3aa <_dtoa_r+0x88a>
 800deea:	ed8d 8b02 	vstr	d8, [sp, #8]
 800deee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800def0:	2a00      	cmp	r2, #0
 800def2:	f2c0 811d 	blt.w	800e130 <_dtoa_r+0x610>
 800def6:	f1bb 0f0e 	cmp.w	fp, #14
 800defa:	f300 8119 	bgt.w	800e130 <_dtoa_r+0x610>
 800defe:	4b8a      	ldr	r3, [pc, #552]	; (800e128 <_dtoa_r+0x608>)
 800df00:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800df04:	ed93 6b00 	vldr	d6, [r3]
 800df08:	9b08      	ldr	r3, [sp, #32]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	f280 80b7 	bge.w	800e07e <_dtoa_r+0x55e>
 800df10:	f1b9 0f00 	cmp.w	r9, #0
 800df14:	f300 80b3 	bgt.w	800e07e <_dtoa_r+0x55e>
 800df18:	f040 8246 	bne.w	800e3a8 <_dtoa_r+0x888>
 800df1c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800df20:	ee26 6b07 	vmul.f64	d6, d6, d7
 800df24:	ed9d 7b02 	vldr	d7, [sp, #8]
 800df28:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800df2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df30:	464c      	mov	r4, r9
 800df32:	464f      	mov	r7, r9
 800df34:	f280 821c 	bge.w	800e370 <_dtoa_r+0x850>
 800df38:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800df3c:	2331      	movs	r3, #49	; 0x31
 800df3e:	f808 3b01 	strb.w	r3, [r8], #1
 800df42:	f10b 0b01 	add.w	fp, fp, #1
 800df46:	e218      	b.n	800e37a <_dtoa_r+0x85a>
 800df48:	2102      	movs	r1, #2
 800df4a:	e780      	b.n	800de4e <_dtoa_r+0x32e>
 800df4c:	07d4      	lsls	r4, r2, #31
 800df4e:	d504      	bpl.n	800df5a <_dtoa_r+0x43a>
 800df50:	ed90 6b00 	vldr	d6, [r0]
 800df54:	3101      	adds	r1, #1
 800df56:	ee27 7b06 	vmul.f64	d7, d7, d6
 800df5a:	1052      	asrs	r2, r2, #1
 800df5c:	3008      	adds	r0, #8
 800df5e:	e777      	b.n	800de50 <_dtoa_r+0x330>
 800df60:	d022      	beq.n	800dfa8 <_dtoa_r+0x488>
 800df62:	f1cb 0200 	rsb	r2, fp, #0
 800df66:	4970      	ldr	r1, [pc, #448]	; (800e128 <_dtoa_r+0x608>)
 800df68:	f002 000f 	and.w	r0, r2, #15
 800df6c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800df70:	ed91 7b00 	vldr	d7, [r1]
 800df74:	ee28 7b07 	vmul.f64	d7, d8, d7
 800df78:	ed8d 7b02 	vstr	d7, [sp, #8]
 800df7c:	486b      	ldr	r0, [pc, #428]	; (800e12c <_dtoa_r+0x60c>)
 800df7e:	1112      	asrs	r2, r2, #4
 800df80:	2400      	movs	r4, #0
 800df82:	2102      	movs	r1, #2
 800df84:	b92a      	cbnz	r2, 800df92 <_dtoa_r+0x472>
 800df86:	2c00      	cmp	r4, #0
 800df88:	f43f af6a 	beq.w	800de60 <_dtoa_r+0x340>
 800df8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800df90:	e766      	b.n	800de60 <_dtoa_r+0x340>
 800df92:	07d7      	lsls	r7, r2, #31
 800df94:	d505      	bpl.n	800dfa2 <_dtoa_r+0x482>
 800df96:	ed90 6b00 	vldr	d6, [r0]
 800df9a:	3101      	adds	r1, #1
 800df9c:	2401      	movs	r4, #1
 800df9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dfa2:	1052      	asrs	r2, r2, #1
 800dfa4:	3008      	adds	r0, #8
 800dfa6:	e7ed      	b.n	800df84 <_dtoa_r+0x464>
 800dfa8:	2102      	movs	r1, #2
 800dfaa:	e759      	b.n	800de60 <_dtoa_r+0x340>
 800dfac:	465a      	mov	r2, fp
 800dfae:	464c      	mov	r4, r9
 800dfb0:	e775      	b.n	800de9e <_dtoa_r+0x37e>
 800dfb2:	ec41 0b17 	vmov	d7, r0, r1
 800dfb6:	495c      	ldr	r1, [pc, #368]	; (800e128 <_dtoa_r+0x608>)
 800dfb8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800dfbc:	ed11 4b02 	vldr	d4, [r1, #-8]
 800dfc0:	9901      	ldr	r1, [sp, #4]
 800dfc2:	440c      	add	r4, r1
 800dfc4:	9907      	ldr	r1, [sp, #28]
 800dfc6:	b351      	cbz	r1, 800e01e <_dtoa_r+0x4fe>
 800dfc8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800dfcc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800dfd0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dfd4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800dfd8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800dfdc:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dfe0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800dfe4:	ee14 1a90 	vmov	r1, s9
 800dfe8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800dfec:	3130      	adds	r1, #48	; 0x30
 800dfee:	ee36 6b45 	vsub.f64	d6, d6, d5
 800dff2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dffa:	f808 1b01 	strb.w	r1, [r8], #1
 800dffe:	d439      	bmi.n	800e074 <_dtoa_r+0x554>
 800e000:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e004:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e00c:	d472      	bmi.n	800e0f4 <_dtoa_r+0x5d4>
 800e00e:	45a0      	cmp	r8, r4
 800e010:	f43f af6b 	beq.w	800deea <_dtoa_r+0x3ca>
 800e014:	ee27 7b03 	vmul.f64	d7, d7, d3
 800e018:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e01c:	e7e0      	b.n	800dfe0 <_dtoa_r+0x4c0>
 800e01e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e022:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e026:	4620      	mov	r0, r4
 800e028:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800e02c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e030:	ee14 1a90 	vmov	r1, s9
 800e034:	3130      	adds	r1, #48	; 0x30
 800e036:	f808 1b01 	strb.w	r1, [r8], #1
 800e03a:	45a0      	cmp	r8, r4
 800e03c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e040:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e044:	d118      	bne.n	800e078 <_dtoa_r+0x558>
 800e046:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800e04a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800e04e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800e052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e056:	dc4d      	bgt.n	800e0f4 <_dtoa_r+0x5d4>
 800e058:	ee35 5b47 	vsub.f64	d5, d5, d7
 800e05c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800e060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e064:	f57f af41 	bpl.w	800deea <_dtoa_r+0x3ca>
 800e068:	4680      	mov	r8, r0
 800e06a:	3801      	subs	r0, #1
 800e06c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800e070:	2b30      	cmp	r3, #48	; 0x30
 800e072:	d0f9      	beq.n	800e068 <_dtoa_r+0x548>
 800e074:	4693      	mov	fp, r2
 800e076:	e02a      	b.n	800e0ce <_dtoa_r+0x5ae>
 800e078:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e07c:	e7d6      	b.n	800e02c <_dtoa_r+0x50c>
 800e07e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e082:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800e086:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e08a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e08e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e092:	ee15 3a10 	vmov	r3, s10
 800e096:	3330      	adds	r3, #48	; 0x30
 800e098:	f808 3b01 	strb.w	r3, [r8], #1
 800e09c:	9b01      	ldr	r3, [sp, #4]
 800e09e:	eba8 0303 	sub.w	r3, r8, r3
 800e0a2:	4599      	cmp	r9, r3
 800e0a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e0a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e0ac:	d133      	bne.n	800e116 <_dtoa_r+0x5f6>
 800e0ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e0b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e0b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0ba:	dc1a      	bgt.n	800e0f2 <_dtoa_r+0x5d2>
 800e0bc:	eeb4 7b46 	vcmp.f64	d7, d6
 800e0c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0c4:	d103      	bne.n	800e0ce <_dtoa_r+0x5ae>
 800e0c6:	ee15 3a10 	vmov	r3, s10
 800e0ca:	07d9      	lsls	r1, r3, #31
 800e0cc:	d411      	bmi.n	800e0f2 <_dtoa_r+0x5d2>
 800e0ce:	4629      	mov	r1, r5
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	f000 fbd1 	bl	800e878 <_Bfree>
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e0da:	f888 3000 	strb.w	r3, [r8]
 800e0de:	f10b 0301 	add.w	r3, fp, #1
 800e0e2:	6013      	str	r3, [r2, #0]
 800e0e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	f43f ad69 	beq.w	800dbbe <_dtoa_r+0x9e>
 800e0ec:	f8c3 8000 	str.w	r8, [r3]
 800e0f0:	e565      	b.n	800dbbe <_dtoa_r+0x9e>
 800e0f2:	465a      	mov	r2, fp
 800e0f4:	4643      	mov	r3, r8
 800e0f6:	4698      	mov	r8, r3
 800e0f8:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800e0fc:	2939      	cmp	r1, #57	; 0x39
 800e0fe:	d106      	bne.n	800e10e <_dtoa_r+0x5ee>
 800e100:	9901      	ldr	r1, [sp, #4]
 800e102:	4299      	cmp	r1, r3
 800e104:	d1f7      	bne.n	800e0f6 <_dtoa_r+0x5d6>
 800e106:	9801      	ldr	r0, [sp, #4]
 800e108:	2130      	movs	r1, #48	; 0x30
 800e10a:	3201      	adds	r2, #1
 800e10c:	7001      	strb	r1, [r0, #0]
 800e10e:	7819      	ldrb	r1, [r3, #0]
 800e110:	3101      	adds	r1, #1
 800e112:	7019      	strb	r1, [r3, #0]
 800e114:	e7ae      	b.n	800e074 <_dtoa_r+0x554>
 800e116:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e11a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e11e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e122:	d1b2      	bne.n	800e08a <_dtoa_r+0x56a>
 800e124:	e7d3      	b.n	800e0ce <_dtoa_r+0x5ae>
 800e126:	bf00      	nop
 800e128:	0800fee8 	.word	0x0800fee8
 800e12c:	0800fec0 	.word	0x0800fec0
 800e130:	9907      	ldr	r1, [sp, #28]
 800e132:	2900      	cmp	r1, #0
 800e134:	f000 80d0 	beq.w	800e2d8 <_dtoa_r+0x7b8>
 800e138:	9906      	ldr	r1, [sp, #24]
 800e13a:	2901      	cmp	r1, #1
 800e13c:	f300 80b4 	bgt.w	800e2a8 <_dtoa_r+0x788>
 800e140:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e142:	2900      	cmp	r1, #0
 800e144:	f000 80ac 	beq.w	800e2a0 <_dtoa_r+0x780>
 800e148:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e14c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e150:	461c      	mov	r4, r3
 800e152:	9309      	str	r3, [sp, #36]	; 0x24
 800e154:	9b04      	ldr	r3, [sp, #16]
 800e156:	4413      	add	r3, r2
 800e158:	9304      	str	r3, [sp, #16]
 800e15a:	9b05      	ldr	r3, [sp, #20]
 800e15c:	2101      	movs	r1, #1
 800e15e:	4413      	add	r3, r2
 800e160:	4630      	mov	r0, r6
 800e162:	9305      	str	r3, [sp, #20]
 800e164:	f000 fc3e 	bl	800e9e4 <__i2b>
 800e168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e16a:	4607      	mov	r7, r0
 800e16c:	f1b8 0f00 	cmp.w	r8, #0
 800e170:	d00d      	beq.n	800e18e <_dtoa_r+0x66e>
 800e172:	9a05      	ldr	r2, [sp, #20]
 800e174:	2a00      	cmp	r2, #0
 800e176:	dd0a      	ble.n	800e18e <_dtoa_r+0x66e>
 800e178:	4542      	cmp	r2, r8
 800e17a:	9904      	ldr	r1, [sp, #16]
 800e17c:	bfa8      	it	ge
 800e17e:	4642      	movge	r2, r8
 800e180:	1a89      	subs	r1, r1, r2
 800e182:	9104      	str	r1, [sp, #16]
 800e184:	9905      	ldr	r1, [sp, #20]
 800e186:	eba8 0802 	sub.w	r8, r8, r2
 800e18a:	1a8a      	subs	r2, r1, r2
 800e18c:	9205      	str	r2, [sp, #20]
 800e18e:	b303      	cbz	r3, 800e1d2 <_dtoa_r+0x6b2>
 800e190:	9a07      	ldr	r2, [sp, #28]
 800e192:	2a00      	cmp	r2, #0
 800e194:	f000 80a5 	beq.w	800e2e2 <_dtoa_r+0x7c2>
 800e198:	2c00      	cmp	r4, #0
 800e19a:	dd13      	ble.n	800e1c4 <_dtoa_r+0x6a4>
 800e19c:	4639      	mov	r1, r7
 800e19e:	4622      	mov	r2, r4
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	930d      	str	r3, [sp, #52]	; 0x34
 800e1a4:	f000 fcde 	bl	800eb64 <__pow5mult>
 800e1a8:	462a      	mov	r2, r5
 800e1aa:	4601      	mov	r1, r0
 800e1ac:	4607      	mov	r7, r0
 800e1ae:	4630      	mov	r0, r6
 800e1b0:	f000 fc2e 	bl	800ea10 <__multiply>
 800e1b4:	4629      	mov	r1, r5
 800e1b6:	9009      	str	r0, [sp, #36]	; 0x24
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f000 fb5d 	bl	800e878 <_Bfree>
 800e1be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e1c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e1c2:	4615      	mov	r5, r2
 800e1c4:	1b1a      	subs	r2, r3, r4
 800e1c6:	d004      	beq.n	800e1d2 <_dtoa_r+0x6b2>
 800e1c8:	4629      	mov	r1, r5
 800e1ca:	4630      	mov	r0, r6
 800e1cc:	f000 fcca 	bl	800eb64 <__pow5mult>
 800e1d0:	4605      	mov	r5, r0
 800e1d2:	2101      	movs	r1, #1
 800e1d4:	4630      	mov	r0, r6
 800e1d6:	f000 fc05 	bl	800e9e4 <__i2b>
 800e1da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	4604      	mov	r4, r0
 800e1e0:	f340 8081 	ble.w	800e2e6 <_dtoa_r+0x7c6>
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	4601      	mov	r1, r0
 800e1e8:	4630      	mov	r0, r6
 800e1ea:	f000 fcbb 	bl	800eb64 <__pow5mult>
 800e1ee:	9b06      	ldr	r3, [sp, #24]
 800e1f0:	2b01      	cmp	r3, #1
 800e1f2:	4604      	mov	r4, r0
 800e1f4:	dd7a      	ble.n	800e2ec <_dtoa_r+0x7cc>
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	9309      	str	r3, [sp, #36]	; 0x24
 800e1fa:	6922      	ldr	r2, [r4, #16]
 800e1fc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e200:	6910      	ldr	r0, [r2, #16]
 800e202:	f000 fba1 	bl	800e948 <__hi0bits>
 800e206:	f1c0 0020 	rsb	r0, r0, #32
 800e20a:	9b05      	ldr	r3, [sp, #20]
 800e20c:	4418      	add	r0, r3
 800e20e:	f010 001f 	ands.w	r0, r0, #31
 800e212:	f000 8093 	beq.w	800e33c <_dtoa_r+0x81c>
 800e216:	f1c0 0220 	rsb	r2, r0, #32
 800e21a:	2a04      	cmp	r2, #4
 800e21c:	f340 8085 	ble.w	800e32a <_dtoa_r+0x80a>
 800e220:	9b04      	ldr	r3, [sp, #16]
 800e222:	f1c0 001c 	rsb	r0, r0, #28
 800e226:	4403      	add	r3, r0
 800e228:	9304      	str	r3, [sp, #16]
 800e22a:	9b05      	ldr	r3, [sp, #20]
 800e22c:	4480      	add	r8, r0
 800e22e:	4403      	add	r3, r0
 800e230:	9305      	str	r3, [sp, #20]
 800e232:	9b04      	ldr	r3, [sp, #16]
 800e234:	2b00      	cmp	r3, #0
 800e236:	dd05      	ble.n	800e244 <_dtoa_r+0x724>
 800e238:	4629      	mov	r1, r5
 800e23a:	461a      	mov	r2, r3
 800e23c:	4630      	mov	r0, r6
 800e23e:	f000 fceb 	bl	800ec18 <__lshift>
 800e242:	4605      	mov	r5, r0
 800e244:	9b05      	ldr	r3, [sp, #20]
 800e246:	2b00      	cmp	r3, #0
 800e248:	dd05      	ble.n	800e256 <_dtoa_r+0x736>
 800e24a:	4621      	mov	r1, r4
 800e24c:	461a      	mov	r2, r3
 800e24e:	4630      	mov	r0, r6
 800e250:	f000 fce2 	bl	800ec18 <__lshift>
 800e254:	4604      	mov	r4, r0
 800e256:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d071      	beq.n	800e340 <_dtoa_r+0x820>
 800e25c:	4621      	mov	r1, r4
 800e25e:	4628      	mov	r0, r5
 800e260:	f000 fd46 	bl	800ecf0 <__mcmp>
 800e264:	2800      	cmp	r0, #0
 800e266:	da6b      	bge.n	800e340 <_dtoa_r+0x820>
 800e268:	2300      	movs	r3, #0
 800e26a:	4629      	mov	r1, r5
 800e26c:	220a      	movs	r2, #10
 800e26e:	4630      	mov	r0, r6
 800e270:	f000 fb24 	bl	800e8bc <__multadd>
 800e274:	9b07      	ldr	r3, [sp, #28]
 800e276:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e27a:	4605      	mov	r5, r0
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	f000 8197 	beq.w	800e5b0 <_dtoa_r+0xa90>
 800e282:	4639      	mov	r1, r7
 800e284:	2300      	movs	r3, #0
 800e286:	220a      	movs	r2, #10
 800e288:	4630      	mov	r0, r6
 800e28a:	f000 fb17 	bl	800e8bc <__multadd>
 800e28e:	f1ba 0f00 	cmp.w	sl, #0
 800e292:	4607      	mov	r7, r0
 800e294:	f300 8093 	bgt.w	800e3be <_dtoa_r+0x89e>
 800e298:	9b06      	ldr	r3, [sp, #24]
 800e29a:	2b02      	cmp	r3, #2
 800e29c:	dc57      	bgt.n	800e34e <_dtoa_r+0x82e>
 800e29e:	e08e      	b.n	800e3be <_dtoa_r+0x89e>
 800e2a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2a2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e2a6:	e751      	b.n	800e14c <_dtoa_r+0x62c>
 800e2a8:	f109 34ff 	add.w	r4, r9, #4294967295
 800e2ac:	42a3      	cmp	r3, r4
 800e2ae:	bfbf      	itttt	lt
 800e2b0:	1ae2      	sublt	r2, r4, r3
 800e2b2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e2b4:	189b      	addlt	r3, r3, r2
 800e2b6:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e2b8:	bfae      	itee	ge
 800e2ba:	1b1c      	subge	r4, r3, r4
 800e2bc:	4623      	movlt	r3, r4
 800e2be:	2400      	movlt	r4, #0
 800e2c0:	f1b9 0f00 	cmp.w	r9, #0
 800e2c4:	bfb5      	itete	lt
 800e2c6:	9a04      	ldrlt	r2, [sp, #16]
 800e2c8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800e2cc:	eba2 0809 	sublt.w	r8, r2, r9
 800e2d0:	464a      	movge	r2, r9
 800e2d2:	bfb8      	it	lt
 800e2d4:	2200      	movlt	r2, #0
 800e2d6:	e73c      	b.n	800e152 <_dtoa_r+0x632>
 800e2d8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e2dc:	9f07      	ldr	r7, [sp, #28]
 800e2de:	461c      	mov	r4, r3
 800e2e0:	e744      	b.n	800e16c <_dtoa_r+0x64c>
 800e2e2:	461a      	mov	r2, r3
 800e2e4:	e770      	b.n	800e1c8 <_dtoa_r+0x6a8>
 800e2e6:	9b06      	ldr	r3, [sp, #24]
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	dc18      	bgt.n	800e31e <_dtoa_r+0x7fe>
 800e2ec:	9b02      	ldr	r3, [sp, #8]
 800e2ee:	b9b3      	cbnz	r3, 800e31e <_dtoa_r+0x7fe>
 800e2f0:	9b03      	ldr	r3, [sp, #12]
 800e2f2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e2f6:	b9a2      	cbnz	r2, 800e322 <_dtoa_r+0x802>
 800e2f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e2fc:	0d12      	lsrs	r2, r2, #20
 800e2fe:	0512      	lsls	r2, r2, #20
 800e300:	b18a      	cbz	r2, 800e326 <_dtoa_r+0x806>
 800e302:	9b04      	ldr	r3, [sp, #16]
 800e304:	3301      	adds	r3, #1
 800e306:	9304      	str	r3, [sp, #16]
 800e308:	9b05      	ldr	r3, [sp, #20]
 800e30a:	3301      	adds	r3, #1
 800e30c:	9305      	str	r3, [sp, #20]
 800e30e:	2301      	movs	r3, #1
 800e310:	9309      	str	r3, [sp, #36]	; 0x24
 800e312:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e314:	2b00      	cmp	r3, #0
 800e316:	f47f af70 	bne.w	800e1fa <_dtoa_r+0x6da>
 800e31a:	2001      	movs	r0, #1
 800e31c:	e775      	b.n	800e20a <_dtoa_r+0x6ea>
 800e31e:	2300      	movs	r3, #0
 800e320:	e7f6      	b.n	800e310 <_dtoa_r+0x7f0>
 800e322:	9b02      	ldr	r3, [sp, #8]
 800e324:	e7f4      	b.n	800e310 <_dtoa_r+0x7f0>
 800e326:	9209      	str	r2, [sp, #36]	; 0x24
 800e328:	e7f3      	b.n	800e312 <_dtoa_r+0x7f2>
 800e32a:	d082      	beq.n	800e232 <_dtoa_r+0x712>
 800e32c:	9b04      	ldr	r3, [sp, #16]
 800e32e:	321c      	adds	r2, #28
 800e330:	4413      	add	r3, r2
 800e332:	9304      	str	r3, [sp, #16]
 800e334:	9b05      	ldr	r3, [sp, #20]
 800e336:	4490      	add	r8, r2
 800e338:	4413      	add	r3, r2
 800e33a:	e779      	b.n	800e230 <_dtoa_r+0x710>
 800e33c:	4602      	mov	r2, r0
 800e33e:	e7f5      	b.n	800e32c <_dtoa_r+0x80c>
 800e340:	f1b9 0f00 	cmp.w	r9, #0
 800e344:	dc36      	bgt.n	800e3b4 <_dtoa_r+0x894>
 800e346:	9b06      	ldr	r3, [sp, #24]
 800e348:	2b02      	cmp	r3, #2
 800e34a:	dd33      	ble.n	800e3b4 <_dtoa_r+0x894>
 800e34c:	46ca      	mov	sl, r9
 800e34e:	f1ba 0f00 	cmp.w	sl, #0
 800e352:	d10d      	bne.n	800e370 <_dtoa_r+0x850>
 800e354:	4621      	mov	r1, r4
 800e356:	4653      	mov	r3, sl
 800e358:	2205      	movs	r2, #5
 800e35a:	4630      	mov	r0, r6
 800e35c:	f000 faae 	bl	800e8bc <__multadd>
 800e360:	4601      	mov	r1, r0
 800e362:	4604      	mov	r4, r0
 800e364:	4628      	mov	r0, r5
 800e366:	f000 fcc3 	bl	800ecf0 <__mcmp>
 800e36a:	2800      	cmp	r0, #0
 800e36c:	f73f ade4 	bgt.w	800df38 <_dtoa_r+0x418>
 800e370:	9b08      	ldr	r3, [sp, #32]
 800e372:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e376:	ea6f 0b03 	mvn.w	fp, r3
 800e37a:	f04f 0900 	mov.w	r9, #0
 800e37e:	4621      	mov	r1, r4
 800e380:	4630      	mov	r0, r6
 800e382:	f000 fa79 	bl	800e878 <_Bfree>
 800e386:	2f00      	cmp	r7, #0
 800e388:	f43f aea1 	beq.w	800e0ce <_dtoa_r+0x5ae>
 800e38c:	f1b9 0f00 	cmp.w	r9, #0
 800e390:	d005      	beq.n	800e39e <_dtoa_r+0x87e>
 800e392:	45b9      	cmp	r9, r7
 800e394:	d003      	beq.n	800e39e <_dtoa_r+0x87e>
 800e396:	4649      	mov	r1, r9
 800e398:	4630      	mov	r0, r6
 800e39a:	f000 fa6d 	bl	800e878 <_Bfree>
 800e39e:	4639      	mov	r1, r7
 800e3a0:	4630      	mov	r0, r6
 800e3a2:	f000 fa69 	bl	800e878 <_Bfree>
 800e3a6:	e692      	b.n	800e0ce <_dtoa_r+0x5ae>
 800e3a8:	2400      	movs	r4, #0
 800e3aa:	4627      	mov	r7, r4
 800e3ac:	e7e0      	b.n	800e370 <_dtoa_r+0x850>
 800e3ae:	4693      	mov	fp, r2
 800e3b0:	4627      	mov	r7, r4
 800e3b2:	e5c1      	b.n	800df38 <_dtoa_r+0x418>
 800e3b4:	9b07      	ldr	r3, [sp, #28]
 800e3b6:	46ca      	mov	sl, r9
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	f000 8100 	beq.w	800e5be <_dtoa_r+0xa9e>
 800e3be:	f1b8 0f00 	cmp.w	r8, #0
 800e3c2:	dd05      	ble.n	800e3d0 <_dtoa_r+0x8b0>
 800e3c4:	4639      	mov	r1, r7
 800e3c6:	4642      	mov	r2, r8
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	f000 fc25 	bl	800ec18 <__lshift>
 800e3ce:	4607      	mov	r7, r0
 800e3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d05d      	beq.n	800e492 <_dtoa_r+0x972>
 800e3d6:	6879      	ldr	r1, [r7, #4]
 800e3d8:	4630      	mov	r0, r6
 800e3da:	f000 fa0d 	bl	800e7f8 <_Balloc>
 800e3de:	4680      	mov	r8, r0
 800e3e0:	b928      	cbnz	r0, 800e3ee <_dtoa_r+0x8ce>
 800e3e2:	4b82      	ldr	r3, [pc, #520]	; (800e5ec <_dtoa_r+0xacc>)
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800e3ea:	f7ff bbb1 	b.w	800db50 <_dtoa_r+0x30>
 800e3ee:	693a      	ldr	r2, [r7, #16]
 800e3f0:	3202      	adds	r2, #2
 800e3f2:	0092      	lsls	r2, r2, #2
 800e3f4:	f107 010c 	add.w	r1, r7, #12
 800e3f8:	300c      	adds	r0, #12
 800e3fa:	f000 fe37 	bl	800f06c <memcpy>
 800e3fe:	2201      	movs	r2, #1
 800e400:	4641      	mov	r1, r8
 800e402:	4630      	mov	r0, r6
 800e404:	f000 fc08 	bl	800ec18 <__lshift>
 800e408:	9b01      	ldr	r3, [sp, #4]
 800e40a:	3301      	adds	r3, #1
 800e40c:	9304      	str	r3, [sp, #16]
 800e40e:	9b01      	ldr	r3, [sp, #4]
 800e410:	4453      	add	r3, sl
 800e412:	9308      	str	r3, [sp, #32]
 800e414:	9b02      	ldr	r3, [sp, #8]
 800e416:	f003 0301 	and.w	r3, r3, #1
 800e41a:	46b9      	mov	r9, r7
 800e41c:	9307      	str	r3, [sp, #28]
 800e41e:	4607      	mov	r7, r0
 800e420:	9b04      	ldr	r3, [sp, #16]
 800e422:	4621      	mov	r1, r4
 800e424:	3b01      	subs	r3, #1
 800e426:	4628      	mov	r0, r5
 800e428:	9302      	str	r3, [sp, #8]
 800e42a:	f7ff faf1 	bl	800da10 <quorem>
 800e42e:	4603      	mov	r3, r0
 800e430:	3330      	adds	r3, #48	; 0x30
 800e432:	9005      	str	r0, [sp, #20]
 800e434:	4649      	mov	r1, r9
 800e436:	4628      	mov	r0, r5
 800e438:	9309      	str	r3, [sp, #36]	; 0x24
 800e43a:	f000 fc59 	bl	800ecf0 <__mcmp>
 800e43e:	463a      	mov	r2, r7
 800e440:	4682      	mov	sl, r0
 800e442:	4621      	mov	r1, r4
 800e444:	4630      	mov	r0, r6
 800e446:	f000 fc6f 	bl	800ed28 <__mdiff>
 800e44a:	68c2      	ldr	r2, [r0, #12]
 800e44c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e44e:	4680      	mov	r8, r0
 800e450:	bb0a      	cbnz	r2, 800e496 <_dtoa_r+0x976>
 800e452:	4601      	mov	r1, r0
 800e454:	4628      	mov	r0, r5
 800e456:	f000 fc4b 	bl	800ecf0 <__mcmp>
 800e45a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e45c:	4602      	mov	r2, r0
 800e45e:	4641      	mov	r1, r8
 800e460:	4630      	mov	r0, r6
 800e462:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800e466:	f000 fa07 	bl	800e878 <_Bfree>
 800e46a:	9b06      	ldr	r3, [sp, #24]
 800e46c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e46e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e472:	ea43 0102 	orr.w	r1, r3, r2
 800e476:	9b07      	ldr	r3, [sp, #28]
 800e478:	4319      	orrs	r1, r3
 800e47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e47c:	d10d      	bne.n	800e49a <_dtoa_r+0x97a>
 800e47e:	2b39      	cmp	r3, #57	; 0x39
 800e480:	d029      	beq.n	800e4d6 <_dtoa_r+0x9b6>
 800e482:	f1ba 0f00 	cmp.w	sl, #0
 800e486:	dd01      	ble.n	800e48c <_dtoa_r+0x96c>
 800e488:	9b05      	ldr	r3, [sp, #20]
 800e48a:	3331      	adds	r3, #49	; 0x31
 800e48c:	9a02      	ldr	r2, [sp, #8]
 800e48e:	7013      	strb	r3, [r2, #0]
 800e490:	e775      	b.n	800e37e <_dtoa_r+0x85e>
 800e492:	4638      	mov	r0, r7
 800e494:	e7b8      	b.n	800e408 <_dtoa_r+0x8e8>
 800e496:	2201      	movs	r2, #1
 800e498:	e7e1      	b.n	800e45e <_dtoa_r+0x93e>
 800e49a:	f1ba 0f00 	cmp.w	sl, #0
 800e49e:	db06      	blt.n	800e4ae <_dtoa_r+0x98e>
 800e4a0:	9906      	ldr	r1, [sp, #24]
 800e4a2:	ea41 0a0a 	orr.w	sl, r1, sl
 800e4a6:	9907      	ldr	r1, [sp, #28]
 800e4a8:	ea5a 0a01 	orrs.w	sl, sl, r1
 800e4ac:	d120      	bne.n	800e4f0 <_dtoa_r+0x9d0>
 800e4ae:	2a00      	cmp	r2, #0
 800e4b0:	ddec      	ble.n	800e48c <_dtoa_r+0x96c>
 800e4b2:	4629      	mov	r1, r5
 800e4b4:	2201      	movs	r2, #1
 800e4b6:	4630      	mov	r0, r6
 800e4b8:	9304      	str	r3, [sp, #16]
 800e4ba:	f000 fbad 	bl	800ec18 <__lshift>
 800e4be:	4621      	mov	r1, r4
 800e4c0:	4605      	mov	r5, r0
 800e4c2:	f000 fc15 	bl	800ecf0 <__mcmp>
 800e4c6:	2800      	cmp	r0, #0
 800e4c8:	9b04      	ldr	r3, [sp, #16]
 800e4ca:	dc02      	bgt.n	800e4d2 <_dtoa_r+0x9b2>
 800e4cc:	d1de      	bne.n	800e48c <_dtoa_r+0x96c>
 800e4ce:	07da      	lsls	r2, r3, #31
 800e4d0:	d5dc      	bpl.n	800e48c <_dtoa_r+0x96c>
 800e4d2:	2b39      	cmp	r3, #57	; 0x39
 800e4d4:	d1d8      	bne.n	800e488 <_dtoa_r+0x968>
 800e4d6:	9a02      	ldr	r2, [sp, #8]
 800e4d8:	2339      	movs	r3, #57	; 0x39
 800e4da:	7013      	strb	r3, [r2, #0]
 800e4dc:	4643      	mov	r3, r8
 800e4de:	4698      	mov	r8, r3
 800e4e0:	3b01      	subs	r3, #1
 800e4e2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800e4e6:	2a39      	cmp	r2, #57	; 0x39
 800e4e8:	d051      	beq.n	800e58e <_dtoa_r+0xa6e>
 800e4ea:	3201      	adds	r2, #1
 800e4ec:	701a      	strb	r2, [r3, #0]
 800e4ee:	e746      	b.n	800e37e <_dtoa_r+0x85e>
 800e4f0:	2a00      	cmp	r2, #0
 800e4f2:	dd03      	ble.n	800e4fc <_dtoa_r+0x9dc>
 800e4f4:	2b39      	cmp	r3, #57	; 0x39
 800e4f6:	d0ee      	beq.n	800e4d6 <_dtoa_r+0x9b6>
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	e7c7      	b.n	800e48c <_dtoa_r+0x96c>
 800e4fc:	9a04      	ldr	r2, [sp, #16]
 800e4fe:	9908      	ldr	r1, [sp, #32]
 800e500:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e504:	428a      	cmp	r2, r1
 800e506:	d02b      	beq.n	800e560 <_dtoa_r+0xa40>
 800e508:	4629      	mov	r1, r5
 800e50a:	2300      	movs	r3, #0
 800e50c:	220a      	movs	r2, #10
 800e50e:	4630      	mov	r0, r6
 800e510:	f000 f9d4 	bl	800e8bc <__multadd>
 800e514:	45b9      	cmp	r9, r7
 800e516:	4605      	mov	r5, r0
 800e518:	f04f 0300 	mov.w	r3, #0
 800e51c:	f04f 020a 	mov.w	r2, #10
 800e520:	4649      	mov	r1, r9
 800e522:	4630      	mov	r0, r6
 800e524:	d107      	bne.n	800e536 <_dtoa_r+0xa16>
 800e526:	f000 f9c9 	bl	800e8bc <__multadd>
 800e52a:	4681      	mov	r9, r0
 800e52c:	4607      	mov	r7, r0
 800e52e:	9b04      	ldr	r3, [sp, #16]
 800e530:	3301      	adds	r3, #1
 800e532:	9304      	str	r3, [sp, #16]
 800e534:	e774      	b.n	800e420 <_dtoa_r+0x900>
 800e536:	f000 f9c1 	bl	800e8bc <__multadd>
 800e53a:	4639      	mov	r1, r7
 800e53c:	4681      	mov	r9, r0
 800e53e:	2300      	movs	r3, #0
 800e540:	220a      	movs	r2, #10
 800e542:	4630      	mov	r0, r6
 800e544:	f000 f9ba 	bl	800e8bc <__multadd>
 800e548:	4607      	mov	r7, r0
 800e54a:	e7f0      	b.n	800e52e <_dtoa_r+0xa0e>
 800e54c:	f1ba 0f00 	cmp.w	sl, #0
 800e550:	9a01      	ldr	r2, [sp, #4]
 800e552:	bfcc      	ite	gt
 800e554:	46d0      	movgt	r8, sl
 800e556:	f04f 0801 	movle.w	r8, #1
 800e55a:	4490      	add	r8, r2
 800e55c:	f04f 0900 	mov.w	r9, #0
 800e560:	4629      	mov	r1, r5
 800e562:	2201      	movs	r2, #1
 800e564:	4630      	mov	r0, r6
 800e566:	9302      	str	r3, [sp, #8]
 800e568:	f000 fb56 	bl	800ec18 <__lshift>
 800e56c:	4621      	mov	r1, r4
 800e56e:	4605      	mov	r5, r0
 800e570:	f000 fbbe 	bl	800ecf0 <__mcmp>
 800e574:	2800      	cmp	r0, #0
 800e576:	dcb1      	bgt.n	800e4dc <_dtoa_r+0x9bc>
 800e578:	d102      	bne.n	800e580 <_dtoa_r+0xa60>
 800e57a:	9b02      	ldr	r3, [sp, #8]
 800e57c:	07db      	lsls	r3, r3, #31
 800e57e:	d4ad      	bmi.n	800e4dc <_dtoa_r+0x9bc>
 800e580:	4643      	mov	r3, r8
 800e582:	4698      	mov	r8, r3
 800e584:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e588:	2a30      	cmp	r2, #48	; 0x30
 800e58a:	d0fa      	beq.n	800e582 <_dtoa_r+0xa62>
 800e58c:	e6f7      	b.n	800e37e <_dtoa_r+0x85e>
 800e58e:	9a01      	ldr	r2, [sp, #4]
 800e590:	429a      	cmp	r2, r3
 800e592:	d1a4      	bne.n	800e4de <_dtoa_r+0x9be>
 800e594:	f10b 0b01 	add.w	fp, fp, #1
 800e598:	2331      	movs	r3, #49	; 0x31
 800e59a:	e778      	b.n	800e48e <_dtoa_r+0x96e>
 800e59c:	4b14      	ldr	r3, [pc, #80]	; (800e5f0 <_dtoa_r+0xad0>)
 800e59e:	f7ff bb2a 	b.w	800dbf6 <_dtoa_r+0xd6>
 800e5a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	f47f ab05 	bne.w	800dbb4 <_dtoa_r+0x94>
 800e5aa:	4b12      	ldr	r3, [pc, #72]	; (800e5f4 <_dtoa_r+0xad4>)
 800e5ac:	f7ff bb23 	b.w	800dbf6 <_dtoa_r+0xd6>
 800e5b0:	f1ba 0f00 	cmp.w	sl, #0
 800e5b4:	dc03      	bgt.n	800e5be <_dtoa_r+0xa9e>
 800e5b6:	9b06      	ldr	r3, [sp, #24]
 800e5b8:	2b02      	cmp	r3, #2
 800e5ba:	f73f aec8 	bgt.w	800e34e <_dtoa_r+0x82e>
 800e5be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e5c2:	4621      	mov	r1, r4
 800e5c4:	4628      	mov	r0, r5
 800e5c6:	f7ff fa23 	bl	800da10 <quorem>
 800e5ca:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e5ce:	f808 3b01 	strb.w	r3, [r8], #1
 800e5d2:	9a01      	ldr	r2, [sp, #4]
 800e5d4:	eba8 0202 	sub.w	r2, r8, r2
 800e5d8:	4592      	cmp	sl, r2
 800e5da:	ddb7      	ble.n	800e54c <_dtoa_r+0xa2c>
 800e5dc:	4629      	mov	r1, r5
 800e5de:	2300      	movs	r3, #0
 800e5e0:	220a      	movs	r2, #10
 800e5e2:	4630      	mov	r0, r6
 800e5e4:	f000 f96a 	bl	800e8bc <__multadd>
 800e5e8:	4605      	mov	r5, r0
 800e5ea:	e7ea      	b.n	800e5c2 <_dtoa_r+0xaa2>
 800e5ec:	0800fe50 	.word	0x0800fe50
 800e5f0:	0800fdb0 	.word	0x0800fdb0
 800e5f4:	0800fdd4 	.word	0x0800fdd4

0800e5f8 <_free_r>:
 800e5f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e5fa:	2900      	cmp	r1, #0
 800e5fc:	d044      	beq.n	800e688 <_free_r+0x90>
 800e5fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e602:	9001      	str	r0, [sp, #4]
 800e604:	2b00      	cmp	r3, #0
 800e606:	f1a1 0404 	sub.w	r4, r1, #4
 800e60a:	bfb8      	it	lt
 800e60c:	18e4      	addlt	r4, r4, r3
 800e60e:	f000 f8e7 	bl	800e7e0 <__malloc_lock>
 800e612:	4a1e      	ldr	r2, [pc, #120]	; (800e68c <_free_r+0x94>)
 800e614:	9801      	ldr	r0, [sp, #4]
 800e616:	6813      	ldr	r3, [r2, #0]
 800e618:	b933      	cbnz	r3, 800e628 <_free_r+0x30>
 800e61a:	6063      	str	r3, [r4, #4]
 800e61c:	6014      	str	r4, [r2, #0]
 800e61e:	b003      	add	sp, #12
 800e620:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e624:	f000 b8e2 	b.w	800e7ec <__malloc_unlock>
 800e628:	42a3      	cmp	r3, r4
 800e62a:	d908      	bls.n	800e63e <_free_r+0x46>
 800e62c:	6825      	ldr	r5, [r4, #0]
 800e62e:	1961      	adds	r1, r4, r5
 800e630:	428b      	cmp	r3, r1
 800e632:	bf01      	itttt	eq
 800e634:	6819      	ldreq	r1, [r3, #0]
 800e636:	685b      	ldreq	r3, [r3, #4]
 800e638:	1949      	addeq	r1, r1, r5
 800e63a:	6021      	streq	r1, [r4, #0]
 800e63c:	e7ed      	b.n	800e61a <_free_r+0x22>
 800e63e:	461a      	mov	r2, r3
 800e640:	685b      	ldr	r3, [r3, #4]
 800e642:	b10b      	cbz	r3, 800e648 <_free_r+0x50>
 800e644:	42a3      	cmp	r3, r4
 800e646:	d9fa      	bls.n	800e63e <_free_r+0x46>
 800e648:	6811      	ldr	r1, [r2, #0]
 800e64a:	1855      	adds	r5, r2, r1
 800e64c:	42a5      	cmp	r5, r4
 800e64e:	d10b      	bne.n	800e668 <_free_r+0x70>
 800e650:	6824      	ldr	r4, [r4, #0]
 800e652:	4421      	add	r1, r4
 800e654:	1854      	adds	r4, r2, r1
 800e656:	42a3      	cmp	r3, r4
 800e658:	6011      	str	r1, [r2, #0]
 800e65a:	d1e0      	bne.n	800e61e <_free_r+0x26>
 800e65c:	681c      	ldr	r4, [r3, #0]
 800e65e:	685b      	ldr	r3, [r3, #4]
 800e660:	6053      	str	r3, [r2, #4]
 800e662:	440c      	add	r4, r1
 800e664:	6014      	str	r4, [r2, #0]
 800e666:	e7da      	b.n	800e61e <_free_r+0x26>
 800e668:	d902      	bls.n	800e670 <_free_r+0x78>
 800e66a:	230c      	movs	r3, #12
 800e66c:	6003      	str	r3, [r0, #0]
 800e66e:	e7d6      	b.n	800e61e <_free_r+0x26>
 800e670:	6825      	ldr	r5, [r4, #0]
 800e672:	1961      	adds	r1, r4, r5
 800e674:	428b      	cmp	r3, r1
 800e676:	bf04      	itt	eq
 800e678:	6819      	ldreq	r1, [r3, #0]
 800e67a:	685b      	ldreq	r3, [r3, #4]
 800e67c:	6063      	str	r3, [r4, #4]
 800e67e:	bf04      	itt	eq
 800e680:	1949      	addeq	r1, r1, r5
 800e682:	6021      	streq	r1, [r4, #0]
 800e684:	6054      	str	r4, [r2, #4]
 800e686:	e7ca      	b.n	800e61e <_free_r+0x26>
 800e688:	b003      	add	sp, #12
 800e68a:	bd30      	pop	{r4, r5, pc}
 800e68c:	24000cac 	.word	0x24000cac

0800e690 <malloc>:
 800e690:	4b02      	ldr	r3, [pc, #8]	; (800e69c <malloc+0xc>)
 800e692:	4601      	mov	r1, r0
 800e694:	6818      	ldr	r0, [r3, #0]
 800e696:	f000 b823 	b.w	800e6e0 <_malloc_r>
 800e69a:	bf00      	nop
 800e69c:	2400006c 	.word	0x2400006c

0800e6a0 <sbrk_aligned>:
 800e6a0:	b570      	push	{r4, r5, r6, lr}
 800e6a2:	4e0e      	ldr	r6, [pc, #56]	; (800e6dc <sbrk_aligned+0x3c>)
 800e6a4:	460c      	mov	r4, r1
 800e6a6:	6831      	ldr	r1, [r6, #0]
 800e6a8:	4605      	mov	r5, r0
 800e6aa:	b911      	cbnz	r1, 800e6b2 <sbrk_aligned+0x12>
 800e6ac:	f000 fcce 	bl	800f04c <_sbrk_r>
 800e6b0:	6030      	str	r0, [r6, #0]
 800e6b2:	4621      	mov	r1, r4
 800e6b4:	4628      	mov	r0, r5
 800e6b6:	f000 fcc9 	bl	800f04c <_sbrk_r>
 800e6ba:	1c43      	adds	r3, r0, #1
 800e6bc:	d00a      	beq.n	800e6d4 <sbrk_aligned+0x34>
 800e6be:	1cc4      	adds	r4, r0, #3
 800e6c0:	f024 0403 	bic.w	r4, r4, #3
 800e6c4:	42a0      	cmp	r0, r4
 800e6c6:	d007      	beq.n	800e6d8 <sbrk_aligned+0x38>
 800e6c8:	1a21      	subs	r1, r4, r0
 800e6ca:	4628      	mov	r0, r5
 800e6cc:	f000 fcbe 	bl	800f04c <_sbrk_r>
 800e6d0:	3001      	adds	r0, #1
 800e6d2:	d101      	bne.n	800e6d8 <sbrk_aligned+0x38>
 800e6d4:	f04f 34ff 	mov.w	r4, #4294967295
 800e6d8:	4620      	mov	r0, r4
 800e6da:	bd70      	pop	{r4, r5, r6, pc}
 800e6dc:	24000cb0 	.word	0x24000cb0

0800e6e0 <_malloc_r>:
 800e6e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6e4:	1ccd      	adds	r5, r1, #3
 800e6e6:	f025 0503 	bic.w	r5, r5, #3
 800e6ea:	3508      	adds	r5, #8
 800e6ec:	2d0c      	cmp	r5, #12
 800e6ee:	bf38      	it	cc
 800e6f0:	250c      	movcc	r5, #12
 800e6f2:	2d00      	cmp	r5, #0
 800e6f4:	4607      	mov	r7, r0
 800e6f6:	db01      	blt.n	800e6fc <_malloc_r+0x1c>
 800e6f8:	42a9      	cmp	r1, r5
 800e6fa:	d905      	bls.n	800e708 <_malloc_r+0x28>
 800e6fc:	230c      	movs	r3, #12
 800e6fe:	603b      	str	r3, [r7, #0]
 800e700:	2600      	movs	r6, #0
 800e702:	4630      	mov	r0, r6
 800e704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e708:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e7dc <_malloc_r+0xfc>
 800e70c:	f000 f868 	bl	800e7e0 <__malloc_lock>
 800e710:	f8d8 3000 	ldr.w	r3, [r8]
 800e714:	461c      	mov	r4, r3
 800e716:	bb5c      	cbnz	r4, 800e770 <_malloc_r+0x90>
 800e718:	4629      	mov	r1, r5
 800e71a:	4638      	mov	r0, r7
 800e71c:	f7ff ffc0 	bl	800e6a0 <sbrk_aligned>
 800e720:	1c43      	adds	r3, r0, #1
 800e722:	4604      	mov	r4, r0
 800e724:	d155      	bne.n	800e7d2 <_malloc_r+0xf2>
 800e726:	f8d8 4000 	ldr.w	r4, [r8]
 800e72a:	4626      	mov	r6, r4
 800e72c:	2e00      	cmp	r6, #0
 800e72e:	d145      	bne.n	800e7bc <_malloc_r+0xdc>
 800e730:	2c00      	cmp	r4, #0
 800e732:	d048      	beq.n	800e7c6 <_malloc_r+0xe6>
 800e734:	6823      	ldr	r3, [r4, #0]
 800e736:	4631      	mov	r1, r6
 800e738:	4638      	mov	r0, r7
 800e73a:	eb04 0903 	add.w	r9, r4, r3
 800e73e:	f000 fc85 	bl	800f04c <_sbrk_r>
 800e742:	4581      	cmp	r9, r0
 800e744:	d13f      	bne.n	800e7c6 <_malloc_r+0xe6>
 800e746:	6821      	ldr	r1, [r4, #0]
 800e748:	1a6d      	subs	r5, r5, r1
 800e74a:	4629      	mov	r1, r5
 800e74c:	4638      	mov	r0, r7
 800e74e:	f7ff ffa7 	bl	800e6a0 <sbrk_aligned>
 800e752:	3001      	adds	r0, #1
 800e754:	d037      	beq.n	800e7c6 <_malloc_r+0xe6>
 800e756:	6823      	ldr	r3, [r4, #0]
 800e758:	442b      	add	r3, r5
 800e75a:	6023      	str	r3, [r4, #0]
 800e75c:	f8d8 3000 	ldr.w	r3, [r8]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d038      	beq.n	800e7d6 <_malloc_r+0xf6>
 800e764:	685a      	ldr	r2, [r3, #4]
 800e766:	42a2      	cmp	r2, r4
 800e768:	d12b      	bne.n	800e7c2 <_malloc_r+0xe2>
 800e76a:	2200      	movs	r2, #0
 800e76c:	605a      	str	r2, [r3, #4]
 800e76e:	e00f      	b.n	800e790 <_malloc_r+0xb0>
 800e770:	6822      	ldr	r2, [r4, #0]
 800e772:	1b52      	subs	r2, r2, r5
 800e774:	d41f      	bmi.n	800e7b6 <_malloc_r+0xd6>
 800e776:	2a0b      	cmp	r2, #11
 800e778:	d917      	bls.n	800e7aa <_malloc_r+0xca>
 800e77a:	1961      	adds	r1, r4, r5
 800e77c:	42a3      	cmp	r3, r4
 800e77e:	6025      	str	r5, [r4, #0]
 800e780:	bf18      	it	ne
 800e782:	6059      	strne	r1, [r3, #4]
 800e784:	6863      	ldr	r3, [r4, #4]
 800e786:	bf08      	it	eq
 800e788:	f8c8 1000 	streq.w	r1, [r8]
 800e78c:	5162      	str	r2, [r4, r5]
 800e78e:	604b      	str	r3, [r1, #4]
 800e790:	4638      	mov	r0, r7
 800e792:	f104 060b 	add.w	r6, r4, #11
 800e796:	f000 f829 	bl	800e7ec <__malloc_unlock>
 800e79a:	f026 0607 	bic.w	r6, r6, #7
 800e79e:	1d23      	adds	r3, r4, #4
 800e7a0:	1af2      	subs	r2, r6, r3
 800e7a2:	d0ae      	beq.n	800e702 <_malloc_r+0x22>
 800e7a4:	1b9b      	subs	r3, r3, r6
 800e7a6:	50a3      	str	r3, [r4, r2]
 800e7a8:	e7ab      	b.n	800e702 <_malloc_r+0x22>
 800e7aa:	42a3      	cmp	r3, r4
 800e7ac:	6862      	ldr	r2, [r4, #4]
 800e7ae:	d1dd      	bne.n	800e76c <_malloc_r+0x8c>
 800e7b0:	f8c8 2000 	str.w	r2, [r8]
 800e7b4:	e7ec      	b.n	800e790 <_malloc_r+0xb0>
 800e7b6:	4623      	mov	r3, r4
 800e7b8:	6864      	ldr	r4, [r4, #4]
 800e7ba:	e7ac      	b.n	800e716 <_malloc_r+0x36>
 800e7bc:	4634      	mov	r4, r6
 800e7be:	6876      	ldr	r6, [r6, #4]
 800e7c0:	e7b4      	b.n	800e72c <_malloc_r+0x4c>
 800e7c2:	4613      	mov	r3, r2
 800e7c4:	e7cc      	b.n	800e760 <_malloc_r+0x80>
 800e7c6:	230c      	movs	r3, #12
 800e7c8:	603b      	str	r3, [r7, #0]
 800e7ca:	4638      	mov	r0, r7
 800e7cc:	f000 f80e 	bl	800e7ec <__malloc_unlock>
 800e7d0:	e797      	b.n	800e702 <_malloc_r+0x22>
 800e7d2:	6025      	str	r5, [r4, #0]
 800e7d4:	e7dc      	b.n	800e790 <_malloc_r+0xb0>
 800e7d6:	605b      	str	r3, [r3, #4]
 800e7d8:	deff      	udf	#255	; 0xff
 800e7da:	bf00      	nop
 800e7dc:	24000cac 	.word	0x24000cac

0800e7e0 <__malloc_lock>:
 800e7e0:	4801      	ldr	r0, [pc, #4]	; (800e7e8 <__malloc_lock+0x8>)
 800e7e2:	f7ff b913 	b.w	800da0c <__retarget_lock_acquire_recursive>
 800e7e6:	bf00      	nop
 800e7e8:	24000ca8 	.word	0x24000ca8

0800e7ec <__malloc_unlock>:
 800e7ec:	4801      	ldr	r0, [pc, #4]	; (800e7f4 <__malloc_unlock+0x8>)
 800e7ee:	f7ff b90e 	b.w	800da0e <__retarget_lock_release_recursive>
 800e7f2:	bf00      	nop
 800e7f4:	24000ca8 	.word	0x24000ca8

0800e7f8 <_Balloc>:
 800e7f8:	b570      	push	{r4, r5, r6, lr}
 800e7fa:	69c6      	ldr	r6, [r0, #28]
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	460d      	mov	r5, r1
 800e800:	b976      	cbnz	r6, 800e820 <_Balloc+0x28>
 800e802:	2010      	movs	r0, #16
 800e804:	f7ff ff44 	bl	800e690 <malloc>
 800e808:	4602      	mov	r2, r0
 800e80a:	61e0      	str	r0, [r4, #28]
 800e80c:	b920      	cbnz	r0, 800e818 <_Balloc+0x20>
 800e80e:	4b18      	ldr	r3, [pc, #96]	; (800e870 <_Balloc+0x78>)
 800e810:	4818      	ldr	r0, [pc, #96]	; (800e874 <_Balloc+0x7c>)
 800e812:	216b      	movs	r1, #107	; 0x6b
 800e814:	f000 fc38 	bl	800f088 <__assert_func>
 800e818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e81c:	6006      	str	r6, [r0, #0]
 800e81e:	60c6      	str	r6, [r0, #12]
 800e820:	69e6      	ldr	r6, [r4, #28]
 800e822:	68f3      	ldr	r3, [r6, #12]
 800e824:	b183      	cbz	r3, 800e848 <_Balloc+0x50>
 800e826:	69e3      	ldr	r3, [r4, #28]
 800e828:	68db      	ldr	r3, [r3, #12]
 800e82a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e82e:	b9b8      	cbnz	r0, 800e860 <_Balloc+0x68>
 800e830:	2101      	movs	r1, #1
 800e832:	fa01 f605 	lsl.w	r6, r1, r5
 800e836:	1d72      	adds	r2, r6, #5
 800e838:	0092      	lsls	r2, r2, #2
 800e83a:	4620      	mov	r0, r4
 800e83c:	f000 fc42 	bl	800f0c4 <_calloc_r>
 800e840:	b160      	cbz	r0, 800e85c <_Balloc+0x64>
 800e842:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e846:	e00e      	b.n	800e866 <_Balloc+0x6e>
 800e848:	2221      	movs	r2, #33	; 0x21
 800e84a:	2104      	movs	r1, #4
 800e84c:	4620      	mov	r0, r4
 800e84e:	f000 fc39 	bl	800f0c4 <_calloc_r>
 800e852:	69e3      	ldr	r3, [r4, #28]
 800e854:	60f0      	str	r0, [r6, #12]
 800e856:	68db      	ldr	r3, [r3, #12]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d1e4      	bne.n	800e826 <_Balloc+0x2e>
 800e85c:	2000      	movs	r0, #0
 800e85e:	bd70      	pop	{r4, r5, r6, pc}
 800e860:	6802      	ldr	r2, [r0, #0]
 800e862:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e866:	2300      	movs	r3, #0
 800e868:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e86c:	e7f7      	b.n	800e85e <_Balloc+0x66>
 800e86e:	bf00      	nop
 800e870:	0800fde1 	.word	0x0800fde1
 800e874:	0800fe61 	.word	0x0800fe61

0800e878 <_Bfree>:
 800e878:	b570      	push	{r4, r5, r6, lr}
 800e87a:	69c6      	ldr	r6, [r0, #28]
 800e87c:	4605      	mov	r5, r0
 800e87e:	460c      	mov	r4, r1
 800e880:	b976      	cbnz	r6, 800e8a0 <_Bfree+0x28>
 800e882:	2010      	movs	r0, #16
 800e884:	f7ff ff04 	bl	800e690 <malloc>
 800e888:	4602      	mov	r2, r0
 800e88a:	61e8      	str	r0, [r5, #28]
 800e88c:	b920      	cbnz	r0, 800e898 <_Bfree+0x20>
 800e88e:	4b09      	ldr	r3, [pc, #36]	; (800e8b4 <_Bfree+0x3c>)
 800e890:	4809      	ldr	r0, [pc, #36]	; (800e8b8 <_Bfree+0x40>)
 800e892:	218f      	movs	r1, #143	; 0x8f
 800e894:	f000 fbf8 	bl	800f088 <__assert_func>
 800e898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e89c:	6006      	str	r6, [r0, #0]
 800e89e:	60c6      	str	r6, [r0, #12]
 800e8a0:	b13c      	cbz	r4, 800e8b2 <_Bfree+0x3a>
 800e8a2:	69eb      	ldr	r3, [r5, #28]
 800e8a4:	6862      	ldr	r2, [r4, #4]
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e8ac:	6021      	str	r1, [r4, #0]
 800e8ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e8b2:	bd70      	pop	{r4, r5, r6, pc}
 800e8b4:	0800fde1 	.word	0x0800fde1
 800e8b8:	0800fe61 	.word	0x0800fe61

0800e8bc <__multadd>:
 800e8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8c0:	690d      	ldr	r5, [r1, #16]
 800e8c2:	4607      	mov	r7, r0
 800e8c4:	460c      	mov	r4, r1
 800e8c6:	461e      	mov	r6, r3
 800e8c8:	f101 0c14 	add.w	ip, r1, #20
 800e8cc:	2000      	movs	r0, #0
 800e8ce:	f8dc 3000 	ldr.w	r3, [ip]
 800e8d2:	b299      	uxth	r1, r3
 800e8d4:	fb02 6101 	mla	r1, r2, r1, r6
 800e8d8:	0c1e      	lsrs	r6, r3, #16
 800e8da:	0c0b      	lsrs	r3, r1, #16
 800e8dc:	fb02 3306 	mla	r3, r2, r6, r3
 800e8e0:	b289      	uxth	r1, r1
 800e8e2:	3001      	adds	r0, #1
 800e8e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e8e8:	4285      	cmp	r5, r0
 800e8ea:	f84c 1b04 	str.w	r1, [ip], #4
 800e8ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e8f2:	dcec      	bgt.n	800e8ce <__multadd+0x12>
 800e8f4:	b30e      	cbz	r6, 800e93a <__multadd+0x7e>
 800e8f6:	68a3      	ldr	r3, [r4, #8]
 800e8f8:	42ab      	cmp	r3, r5
 800e8fa:	dc19      	bgt.n	800e930 <__multadd+0x74>
 800e8fc:	6861      	ldr	r1, [r4, #4]
 800e8fe:	4638      	mov	r0, r7
 800e900:	3101      	adds	r1, #1
 800e902:	f7ff ff79 	bl	800e7f8 <_Balloc>
 800e906:	4680      	mov	r8, r0
 800e908:	b928      	cbnz	r0, 800e916 <__multadd+0x5a>
 800e90a:	4602      	mov	r2, r0
 800e90c:	4b0c      	ldr	r3, [pc, #48]	; (800e940 <__multadd+0x84>)
 800e90e:	480d      	ldr	r0, [pc, #52]	; (800e944 <__multadd+0x88>)
 800e910:	21ba      	movs	r1, #186	; 0xba
 800e912:	f000 fbb9 	bl	800f088 <__assert_func>
 800e916:	6922      	ldr	r2, [r4, #16]
 800e918:	3202      	adds	r2, #2
 800e91a:	f104 010c 	add.w	r1, r4, #12
 800e91e:	0092      	lsls	r2, r2, #2
 800e920:	300c      	adds	r0, #12
 800e922:	f000 fba3 	bl	800f06c <memcpy>
 800e926:	4621      	mov	r1, r4
 800e928:	4638      	mov	r0, r7
 800e92a:	f7ff ffa5 	bl	800e878 <_Bfree>
 800e92e:	4644      	mov	r4, r8
 800e930:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e934:	3501      	adds	r5, #1
 800e936:	615e      	str	r6, [r3, #20]
 800e938:	6125      	str	r5, [r4, #16]
 800e93a:	4620      	mov	r0, r4
 800e93c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e940:	0800fe50 	.word	0x0800fe50
 800e944:	0800fe61 	.word	0x0800fe61

0800e948 <__hi0bits>:
 800e948:	0c03      	lsrs	r3, r0, #16
 800e94a:	041b      	lsls	r3, r3, #16
 800e94c:	b9d3      	cbnz	r3, 800e984 <__hi0bits+0x3c>
 800e94e:	0400      	lsls	r0, r0, #16
 800e950:	2310      	movs	r3, #16
 800e952:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e956:	bf04      	itt	eq
 800e958:	0200      	lsleq	r0, r0, #8
 800e95a:	3308      	addeq	r3, #8
 800e95c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e960:	bf04      	itt	eq
 800e962:	0100      	lsleq	r0, r0, #4
 800e964:	3304      	addeq	r3, #4
 800e966:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e96a:	bf04      	itt	eq
 800e96c:	0080      	lsleq	r0, r0, #2
 800e96e:	3302      	addeq	r3, #2
 800e970:	2800      	cmp	r0, #0
 800e972:	db05      	blt.n	800e980 <__hi0bits+0x38>
 800e974:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e978:	f103 0301 	add.w	r3, r3, #1
 800e97c:	bf08      	it	eq
 800e97e:	2320      	moveq	r3, #32
 800e980:	4618      	mov	r0, r3
 800e982:	4770      	bx	lr
 800e984:	2300      	movs	r3, #0
 800e986:	e7e4      	b.n	800e952 <__hi0bits+0xa>

0800e988 <__lo0bits>:
 800e988:	6803      	ldr	r3, [r0, #0]
 800e98a:	f013 0207 	ands.w	r2, r3, #7
 800e98e:	d00c      	beq.n	800e9aa <__lo0bits+0x22>
 800e990:	07d9      	lsls	r1, r3, #31
 800e992:	d422      	bmi.n	800e9da <__lo0bits+0x52>
 800e994:	079a      	lsls	r2, r3, #30
 800e996:	bf49      	itett	mi
 800e998:	085b      	lsrmi	r3, r3, #1
 800e99a:	089b      	lsrpl	r3, r3, #2
 800e99c:	6003      	strmi	r3, [r0, #0]
 800e99e:	2201      	movmi	r2, #1
 800e9a0:	bf5c      	itt	pl
 800e9a2:	6003      	strpl	r3, [r0, #0]
 800e9a4:	2202      	movpl	r2, #2
 800e9a6:	4610      	mov	r0, r2
 800e9a8:	4770      	bx	lr
 800e9aa:	b299      	uxth	r1, r3
 800e9ac:	b909      	cbnz	r1, 800e9b2 <__lo0bits+0x2a>
 800e9ae:	0c1b      	lsrs	r3, r3, #16
 800e9b0:	2210      	movs	r2, #16
 800e9b2:	b2d9      	uxtb	r1, r3
 800e9b4:	b909      	cbnz	r1, 800e9ba <__lo0bits+0x32>
 800e9b6:	3208      	adds	r2, #8
 800e9b8:	0a1b      	lsrs	r3, r3, #8
 800e9ba:	0719      	lsls	r1, r3, #28
 800e9bc:	bf04      	itt	eq
 800e9be:	091b      	lsreq	r3, r3, #4
 800e9c0:	3204      	addeq	r2, #4
 800e9c2:	0799      	lsls	r1, r3, #30
 800e9c4:	bf04      	itt	eq
 800e9c6:	089b      	lsreq	r3, r3, #2
 800e9c8:	3202      	addeq	r2, #2
 800e9ca:	07d9      	lsls	r1, r3, #31
 800e9cc:	d403      	bmi.n	800e9d6 <__lo0bits+0x4e>
 800e9ce:	085b      	lsrs	r3, r3, #1
 800e9d0:	f102 0201 	add.w	r2, r2, #1
 800e9d4:	d003      	beq.n	800e9de <__lo0bits+0x56>
 800e9d6:	6003      	str	r3, [r0, #0]
 800e9d8:	e7e5      	b.n	800e9a6 <__lo0bits+0x1e>
 800e9da:	2200      	movs	r2, #0
 800e9dc:	e7e3      	b.n	800e9a6 <__lo0bits+0x1e>
 800e9de:	2220      	movs	r2, #32
 800e9e0:	e7e1      	b.n	800e9a6 <__lo0bits+0x1e>
	...

0800e9e4 <__i2b>:
 800e9e4:	b510      	push	{r4, lr}
 800e9e6:	460c      	mov	r4, r1
 800e9e8:	2101      	movs	r1, #1
 800e9ea:	f7ff ff05 	bl	800e7f8 <_Balloc>
 800e9ee:	4602      	mov	r2, r0
 800e9f0:	b928      	cbnz	r0, 800e9fe <__i2b+0x1a>
 800e9f2:	4b05      	ldr	r3, [pc, #20]	; (800ea08 <__i2b+0x24>)
 800e9f4:	4805      	ldr	r0, [pc, #20]	; (800ea0c <__i2b+0x28>)
 800e9f6:	f240 1145 	movw	r1, #325	; 0x145
 800e9fa:	f000 fb45 	bl	800f088 <__assert_func>
 800e9fe:	2301      	movs	r3, #1
 800ea00:	6144      	str	r4, [r0, #20]
 800ea02:	6103      	str	r3, [r0, #16]
 800ea04:	bd10      	pop	{r4, pc}
 800ea06:	bf00      	nop
 800ea08:	0800fe50 	.word	0x0800fe50
 800ea0c:	0800fe61 	.word	0x0800fe61

0800ea10 <__multiply>:
 800ea10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea14:	4691      	mov	r9, r2
 800ea16:	690a      	ldr	r2, [r1, #16]
 800ea18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ea1c:	429a      	cmp	r2, r3
 800ea1e:	bfb8      	it	lt
 800ea20:	460b      	movlt	r3, r1
 800ea22:	460c      	mov	r4, r1
 800ea24:	bfbc      	itt	lt
 800ea26:	464c      	movlt	r4, r9
 800ea28:	4699      	movlt	r9, r3
 800ea2a:	6927      	ldr	r7, [r4, #16]
 800ea2c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea30:	68a3      	ldr	r3, [r4, #8]
 800ea32:	6861      	ldr	r1, [r4, #4]
 800ea34:	eb07 060a 	add.w	r6, r7, sl
 800ea38:	42b3      	cmp	r3, r6
 800ea3a:	b085      	sub	sp, #20
 800ea3c:	bfb8      	it	lt
 800ea3e:	3101      	addlt	r1, #1
 800ea40:	f7ff feda 	bl	800e7f8 <_Balloc>
 800ea44:	b930      	cbnz	r0, 800ea54 <__multiply+0x44>
 800ea46:	4602      	mov	r2, r0
 800ea48:	4b44      	ldr	r3, [pc, #272]	; (800eb5c <__multiply+0x14c>)
 800ea4a:	4845      	ldr	r0, [pc, #276]	; (800eb60 <__multiply+0x150>)
 800ea4c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ea50:	f000 fb1a 	bl	800f088 <__assert_func>
 800ea54:	f100 0514 	add.w	r5, r0, #20
 800ea58:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ea5c:	462b      	mov	r3, r5
 800ea5e:	2200      	movs	r2, #0
 800ea60:	4543      	cmp	r3, r8
 800ea62:	d321      	bcc.n	800eaa8 <__multiply+0x98>
 800ea64:	f104 0314 	add.w	r3, r4, #20
 800ea68:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ea6c:	f109 0314 	add.w	r3, r9, #20
 800ea70:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ea74:	9202      	str	r2, [sp, #8]
 800ea76:	1b3a      	subs	r2, r7, r4
 800ea78:	3a15      	subs	r2, #21
 800ea7a:	f022 0203 	bic.w	r2, r2, #3
 800ea7e:	3204      	adds	r2, #4
 800ea80:	f104 0115 	add.w	r1, r4, #21
 800ea84:	428f      	cmp	r7, r1
 800ea86:	bf38      	it	cc
 800ea88:	2204      	movcc	r2, #4
 800ea8a:	9201      	str	r2, [sp, #4]
 800ea8c:	9a02      	ldr	r2, [sp, #8]
 800ea8e:	9303      	str	r3, [sp, #12]
 800ea90:	429a      	cmp	r2, r3
 800ea92:	d80c      	bhi.n	800eaae <__multiply+0x9e>
 800ea94:	2e00      	cmp	r6, #0
 800ea96:	dd03      	ble.n	800eaa0 <__multiply+0x90>
 800ea98:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d05b      	beq.n	800eb58 <__multiply+0x148>
 800eaa0:	6106      	str	r6, [r0, #16]
 800eaa2:	b005      	add	sp, #20
 800eaa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa8:	f843 2b04 	str.w	r2, [r3], #4
 800eaac:	e7d8      	b.n	800ea60 <__multiply+0x50>
 800eaae:	f8b3 a000 	ldrh.w	sl, [r3]
 800eab2:	f1ba 0f00 	cmp.w	sl, #0
 800eab6:	d024      	beq.n	800eb02 <__multiply+0xf2>
 800eab8:	f104 0e14 	add.w	lr, r4, #20
 800eabc:	46a9      	mov	r9, r5
 800eabe:	f04f 0c00 	mov.w	ip, #0
 800eac2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800eac6:	f8d9 1000 	ldr.w	r1, [r9]
 800eaca:	fa1f fb82 	uxth.w	fp, r2
 800eace:	b289      	uxth	r1, r1
 800ead0:	fb0a 110b 	mla	r1, sl, fp, r1
 800ead4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ead8:	f8d9 2000 	ldr.w	r2, [r9]
 800eadc:	4461      	add	r1, ip
 800eade:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eae2:	fb0a c20b 	mla	r2, sl, fp, ip
 800eae6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800eaea:	b289      	uxth	r1, r1
 800eaec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800eaf0:	4577      	cmp	r7, lr
 800eaf2:	f849 1b04 	str.w	r1, [r9], #4
 800eaf6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eafa:	d8e2      	bhi.n	800eac2 <__multiply+0xb2>
 800eafc:	9a01      	ldr	r2, [sp, #4]
 800eafe:	f845 c002 	str.w	ip, [r5, r2]
 800eb02:	9a03      	ldr	r2, [sp, #12]
 800eb04:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800eb08:	3304      	adds	r3, #4
 800eb0a:	f1b9 0f00 	cmp.w	r9, #0
 800eb0e:	d021      	beq.n	800eb54 <__multiply+0x144>
 800eb10:	6829      	ldr	r1, [r5, #0]
 800eb12:	f104 0c14 	add.w	ip, r4, #20
 800eb16:	46ae      	mov	lr, r5
 800eb18:	f04f 0a00 	mov.w	sl, #0
 800eb1c:	f8bc b000 	ldrh.w	fp, [ip]
 800eb20:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800eb24:	fb09 220b 	mla	r2, r9, fp, r2
 800eb28:	4452      	add	r2, sl
 800eb2a:	b289      	uxth	r1, r1
 800eb2c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800eb30:	f84e 1b04 	str.w	r1, [lr], #4
 800eb34:	f85c 1b04 	ldr.w	r1, [ip], #4
 800eb38:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800eb3c:	f8be 1000 	ldrh.w	r1, [lr]
 800eb40:	fb09 110a 	mla	r1, r9, sl, r1
 800eb44:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800eb48:	4567      	cmp	r7, ip
 800eb4a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800eb4e:	d8e5      	bhi.n	800eb1c <__multiply+0x10c>
 800eb50:	9a01      	ldr	r2, [sp, #4]
 800eb52:	50a9      	str	r1, [r5, r2]
 800eb54:	3504      	adds	r5, #4
 800eb56:	e799      	b.n	800ea8c <__multiply+0x7c>
 800eb58:	3e01      	subs	r6, #1
 800eb5a:	e79b      	b.n	800ea94 <__multiply+0x84>
 800eb5c:	0800fe50 	.word	0x0800fe50
 800eb60:	0800fe61 	.word	0x0800fe61

0800eb64 <__pow5mult>:
 800eb64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb68:	4615      	mov	r5, r2
 800eb6a:	f012 0203 	ands.w	r2, r2, #3
 800eb6e:	4606      	mov	r6, r0
 800eb70:	460f      	mov	r7, r1
 800eb72:	d007      	beq.n	800eb84 <__pow5mult+0x20>
 800eb74:	4c25      	ldr	r4, [pc, #148]	; (800ec0c <__pow5mult+0xa8>)
 800eb76:	3a01      	subs	r2, #1
 800eb78:	2300      	movs	r3, #0
 800eb7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb7e:	f7ff fe9d 	bl	800e8bc <__multadd>
 800eb82:	4607      	mov	r7, r0
 800eb84:	10ad      	asrs	r5, r5, #2
 800eb86:	d03d      	beq.n	800ec04 <__pow5mult+0xa0>
 800eb88:	69f4      	ldr	r4, [r6, #28]
 800eb8a:	b97c      	cbnz	r4, 800ebac <__pow5mult+0x48>
 800eb8c:	2010      	movs	r0, #16
 800eb8e:	f7ff fd7f 	bl	800e690 <malloc>
 800eb92:	4602      	mov	r2, r0
 800eb94:	61f0      	str	r0, [r6, #28]
 800eb96:	b928      	cbnz	r0, 800eba4 <__pow5mult+0x40>
 800eb98:	4b1d      	ldr	r3, [pc, #116]	; (800ec10 <__pow5mult+0xac>)
 800eb9a:	481e      	ldr	r0, [pc, #120]	; (800ec14 <__pow5mult+0xb0>)
 800eb9c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800eba0:	f000 fa72 	bl	800f088 <__assert_func>
 800eba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eba8:	6004      	str	r4, [r0, #0]
 800ebaa:	60c4      	str	r4, [r0, #12]
 800ebac:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ebb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ebb4:	b94c      	cbnz	r4, 800ebca <__pow5mult+0x66>
 800ebb6:	f240 2171 	movw	r1, #625	; 0x271
 800ebba:	4630      	mov	r0, r6
 800ebbc:	f7ff ff12 	bl	800e9e4 <__i2b>
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	f8c8 0008 	str.w	r0, [r8, #8]
 800ebc6:	4604      	mov	r4, r0
 800ebc8:	6003      	str	r3, [r0, #0]
 800ebca:	f04f 0900 	mov.w	r9, #0
 800ebce:	07eb      	lsls	r3, r5, #31
 800ebd0:	d50a      	bpl.n	800ebe8 <__pow5mult+0x84>
 800ebd2:	4639      	mov	r1, r7
 800ebd4:	4622      	mov	r2, r4
 800ebd6:	4630      	mov	r0, r6
 800ebd8:	f7ff ff1a 	bl	800ea10 <__multiply>
 800ebdc:	4639      	mov	r1, r7
 800ebde:	4680      	mov	r8, r0
 800ebe0:	4630      	mov	r0, r6
 800ebe2:	f7ff fe49 	bl	800e878 <_Bfree>
 800ebe6:	4647      	mov	r7, r8
 800ebe8:	106d      	asrs	r5, r5, #1
 800ebea:	d00b      	beq.n	800ec04 <__pow5mult+0xa0>
 800ebec:	6820      	ldr	r0, [r4, #0]
 800ebee:	b938      	cbnz	r0, 800ec00 <__pow5mult+0x9c>
 800ebf0:	4622      	mov	r2, r4
 800ebf2:	4621      	mov	r1, r4
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	f7ff ff0b 	bl	800ea10 <__multiply>
 800ebfa:	6020      	str	r0, [r4, #0]
 800ebfc:	f8c0 9000 	str.w	r9, [r0]
 800ec00:	4604      	mov	r4, r0
 800ec02:	e7e4      	b.n	800ebce <__pow5mult+0x6a>
 800ec04:	4638      	mov	r0, r7
 800ec06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec0a:	bf00      	nop
 800ec0c:	0800ffb0 	.word	0x0800ffb0
 800ec10:	0800fde1 	.word	0x0800fde1
 800ec14:	0800fe61 	.word	0x0800fe61

0800ec18 <__lshift>:
 800ec18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec1c:	460c      	mov	r4, r1
 800ec1e:	6849      	ldr	r1, [r1, #4]
 800ec20:	6923      	ldr	r3, [r4, #16]
 800ec22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec26:	68a3      	ldr	r3, [r4, #8]
 800ec28:	4607      	mov	r7, r0
 800ec2a:	4691      	mov	r9, r2
 800ec2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec30:	f108 0601 	add.w	r6, r8, #1
 800ec34:	42b3      	cmp	r3, r6
 800ec36:	db0b      	blt.n	800ec50 <__lshift+0x38>
 800ec38:	4638      	mov	r0, r7
 800ec3a:	f7ff fddd 	bl	800e7f8 <_Balloc>
 800ec3e:	4605      	mov	r5, r0
 800ec40:	b948      	cbnz	r0, 800ec56 <__lshift+0x3e>
 800ec42:	4602      	mov	r2, r0
 800ec44:	4b28      	ldr	r3, [pc, #160]	; (800ece8 <__lshift+0xd0>)
 800ec46:	4829      	ldr	r0, [pc, #164]	; (800ecec <__lshift+0xd4>)
 800ec48:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ec4c:	f000 fa1c 	bl	800f088 <__assert_func>
 800ec50:	3101      	adds	r1, #1
 800ec52:	005b      	lsls	r3, r3, #1
 800ec54:	e7ee      	b.n	800ec34 <__lshift+0x1c>
 800ec56:	2300      	movs	r3, #0
 800ec58:	f100 0114 	add.w	r1, r0, #20
 800ec5c:	f100 0210 	add.w	r2, r0, #16
 800ec60:	4618      	mov	r0, r3
 800ec62:	4553      	cmp	r3, sl
 800ec64:	db33      	blt.n	800ecce <__lshift+0xb6>
 800ec66:	6920      	ldr	r0, [r4, #16]
 800ec68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec6c:	f104 0314 	add.w	r3, r4, #20
 800ec70:	f019 091f 	ands.w	r9, r9, #31
 800ec74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ec7c:	d02b      	beq.n	800ecd6 <__lshift+0xbe>
 800ec7e:	f1c9 0e20 	rsb	lr, r9, #32
 800ec82:	468a      	mov	sl, r1
 800ec84:	2200      	movs	r2, #0
 800ec86:	6818      	ldr	r0, [r3, #0]
 800ec88:	fa00 f009 	lsl.w	r0, r0, r9
 800ec8c:	4310      	orrs	r0, r2
 800ec8e:	f84a 0b04 	str.w	r0, [sl], #4
 800ec92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec96:	459c      	cmp	ip, r3
 800ec98:	fa22 f20e 	lsr.w	r2, r2, lr
 800ec9c:	d8f3      	bhi.n	800ec86 <__lshift+0x6e>
 800ec9e:	ebac 0304 	sub.w	r3, ip, r4
 800eca2:	3b15      	subs	r3, #21
 800eca4:	f023 0303 	bic.w	r3, r3, #3
 800eca8:	3304      	adds	r3, #4
 800ecaa:	f104 0015 	add.w	r0, r4, #21
 800ecae:	4584      	cmp	ip, r0
 800ecb0:	bf38      	it	cc
 800ecb2:	2304      	movcc	r3, #4
 800ecb4:	50ca      	str	r2, [r1, r3]
 800ecb6:	b10a      	cbz	r2, 800ecbc <__lshift+0xa4>
 800ecb8:	f108 0602 	add.w	r6, r8, #2
 800ecbc:	3e01      	subs	r6, #1
 800ecbe:	4638      	mov	r0, r7
 800ecc0:	612e      	str	r6, [r5, #16]
 800ecc2:	4621      	mov	r1, r4
 800ecc4:	f7ff fdd8 	bl	800e878 <_Bfree>
 800ecc8:	4628      	mov	r0, r5
 800ecca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecce:	f842 0f04 	str.w	r0, [r2, #4]!
 800ecd2:	3301      	adds	r3, #1
 800ecd4:	e7c5      	b.n	800ec62 <__lshift+0x4a>
 800ecd6:	3904      	subs	r1, #4
 800ecd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecdc:	f841 2f04 	str.w	r2, [r1, #4]!
 800ece0:	459c      	cmp	ip, r3
 800ece2:	d8f9      	bhi.n	800ecd8 <__lshift+0xc0>
 800ece4:	e7ea      	b.n	800ecbc <__lshift+0xa4>
 800ece6:	bf00      	nop
 800ece8:	0800fe50 	.word	0x0800fe50
 800ecec:	0800fe61 	.word	0x0800fe61

0800ecf0 <__mcmp>:
 800ecf0:	b530      	push	{r4, r5, lr}
 800ecf2:	6902      	ldr	r2, [r0, #16]
 800ecf4:	690c      	ldr	r4, [r1, #16]
 800ecf6:	1b12      	subs	r2, r2, r4
 800ecf8:	d10e      	bne.n	800ed18 <__mcmp+0x28>
 800ecfa:	f100 0314 	add.w	r3, r0, #20
 800ecfe:	3114      	adds	r1, #20
 800ed00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ed04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ed08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ed0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ed10:	42a5      	cmp	r5, r4
 800ed12:	d003      	beq.n	800ed1c <__mcmp+0x2c>
 800ed14:	d305      	bcc.n	800ed22 <__mcmp+0x32>
 800ed16:	2201      	movs	r2, #1
 800ed18:	4610      	mov	r0, r2
 800ed1a:	bd30      	pop	{r4, r5, pc}
 800ed1c:	4283      	cmp	r3, r0
 800ed1e:	d3f3      	bcc.n	800ed08 <__mcmp+0x18>
 800ed20:	e7fa      	b.n	800ed18 <__mcmp+0x28>
 800ed22:	f04f 32ff 	mov.w	r2, #4294967295
 800ed26:	e7f7      	b.n	800ed18 <__mcmp+0x28>

0800ed28 <__mdiff>:
 800ed28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed2c:	460c      	mov	r4, r1
 800ed2e:	4606      	mov	r6, r0
 800ed30:	4611      	mov	r1, r2
 800ed32:	4620      	mov	r0, r4
 800ed34:	4690      	mov	r8, r2
 800ed36:	f7ff ffdb 	bl	800ecf0 <__mcmp>
 800ed3a:	1e05      	subs	r5, r0, #0
 800ed3c:	d110      	bne.n	800ed60 <__mdiff+0x38>
 800ed3e:	4629      	mov	r1, r5
 800ed40:	4630      	mov	r0, r6
 800ed42:	f7ff fd59 	bl	800e7f8 <_Balloc>
 800ed46:	b930      	cbnz	r0, 800ed56 <__mdiff+0x2e>
 800ed48:	4b3a      	ldr	r3, [pc, #232]	; (800ee34 <__mdiff+0x10c>)
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	f240 2137 	movw	r1, #567	; 0x237
 800ed50:	4839      	ldr	r0, [pc, #228]	; (800ee38 <__mdiff+0x110>)
 800ed52:	f000 f999 	bl	800f088 <__assert_func>
 800ed56:	2301      	movs	r3, #1
 800ed58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ed5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed60:	bfa4      	itt	ge
 800ed62:	4643      	movge	r3, r8
 800ed64:	46a0      	movge	r8, r4
 800ed66:	4630      	mov	r0, r6
 800ed68:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ed6c:	bfa6      	itte	ge
 800ed6e:	461c      	movge	r4, r3
 800ed70:	2500      	movge	r5, #0
 800ed72:	2501      	movlt	r5, #1
 800ed74:	f7ff fd40 	bl	800e7f8 <_Balloc>
 800ed78:	b920      	cbnz	r0, 800ed84 <__mdiff+0x5c>
 800ed7a:	4b2e      	ldr	r3, [pc, #184]	; (800ee34 <__mdiff+0x10c>)
 800ed7c:	4602      	mov	r2, r0
 800ed7e:	f240 2145 	movw	r1, #581	; 0x245
 800ed82:	e7e5      	b.n	800ed50 <__mdiff+0x28>
 800ed84:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ed88:	6926      	ldr	r6, [r4, #16]
 800ed8a:	60c5      	str	r5, [r0, #12]
 800ed8c:	f104 0914 	add.w	r9, r4, #20
 800ed90:	f108 0514 	add.w	r5, r8, #20
 800ed94:	f100 0e14 	add.w	lr, r0, #20
 800ed98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ed9c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eda0:	f108 0210 	add.w	r2, r8, #16
 800eda4:	46f2      	mov	sl, lr
 800eda6:	2100      	movs	r1, #0
 800eda8:	f859 3b04 	ldr.w	r3, [r9], #4
 800edac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800edb0:	fa11 f88b 	uxtah	r8, r1, fp
 800edb4:	b299      	uxth	r1, r3
 800edb6:	0c1b      	lsrs	r3, r3, #16
 800edb8:	eba8 0801 	sub.w	r8, r8, r1
 800edbc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800edc0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800edc4:	fa1f f888 	uxth.w	r8, r8
 800edc8:	1419      	asrs	r1, r3, #16
 800edca:	454e      	cmp	r6, r9
 800edcc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800edd0:	f84a 3b04 	str.w	r3, [sl], #4
 800edd4:	d8e8      	bhi.n	800eda8 <__mdiff+0x80>
 800edd6:	1b33      	subs	r3, r6, r4
 800edd8:	3b15      	subs	r3, #21
 800edda:	f023 0303 	bic.w	r3, r3, #3
 800edde:	3304      	adds	r3, #4
 800ede0:	3415      	adds	r4, #21
 800ede2:	42a6      	cmp	r6, r4
 800ede4:	bf38      	it	cc
 800ede6:	2304      	movcc	r3, #4
 800ede8:	441d      	add	r5, r3
 800edea:	4473      	add	r3, lr
 800edec:	469e      	mov	lr, r3
 800edee:	462e      	mov	r6, r5
 800edf0:	4566      	cmp	r6, ip
 800edf2:	d30e      	bcc.n	800ee12 <__mdiff+0xea>
 800edf4:	f10c 0203 	add.w	r2, ip, #3
 800edf8:	1b52      	subs	r2, r2, r5
 800edfa:	f022 0203 	bic.w	r2, r2, #3
 800edfe:	3d03      	subs	r5, #3
 800ee00:	45ac      	cmp	ip, r5
 800ee02:	bf38      	it	cc
 800ee04:	2200      	movcc	r2, #0
 800ee06:	4413      	add	r3, r2
 800ee08:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ee0c:	b17a      	cbz	r2, 800ee2e <__mdiff+0x106>
 800ee0e:	6107      	str	r7, [r0, #16]
 800ee10:	e7a4      	b.n	800ed5c <__mdiff+0x34>
 800ee12:	f856 8b04 	ldr.w	r8, [r6], #4
 800ee16:	fa11 f288 	uxtah	r2, r1, r8
 800ee1a:	1414      	asrs	r4, r2, #16
 800ee1c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ee20:	b292      	uxth	r2, r2
 800ee22:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ee26:	f84e 2b04 	str.w	r2, [lr], #4
 800ee2a:	1421      	asrs	r1, r4, #16
 800ee2c:	e7e0      	b.n	800edf0 <__mdiff+0xc8>
 800ee2e:	3f01      	subs	r7, #1
 800ee30:	e7ea      	b.n	800ee08 <__mdiff+0xe0>
 800ee32:	bf00      	nop
 800ee34:	0800fe50 	.word	0x0800fe50
 800ee38:	0800fe61 	.word	0x0800fe61

0800ee3c <__d2b>:
 800ee3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ee40:	460f      	mov	r7, r1
 800ee42:	2101      	movs	r1, #1
 800ee44:	ec59 8b10 	vmov	r8, r9, d0
 800ee48:	4616      	mov	r6, r2
 800ee4a:	f7ff fcd5 	bl	800e7f8 <_Balloc>
 800ee4e:	4604      	mov	r4, r0
 800ee50:	b930      	cbnz	r0, 800ee60 <__d2b+0x24>
 800ee52:	4602      	mov	r2, r0
 800ee54:	4b24      	ldr	r3, [pc, #144]	; (800eee8 <__d2b+0xac>)
 800ee56:	4825      	ldr	r0, [pc, #148]	; (800eeec <__d2b+0xb0>)
 800ee58:	f240 310f 	movw	r1, #783	; 0x30f
 800ee5c:	f000 f914 	bl	800f088 <__assert_func>
 800ee60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ee64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ee68:	bb2d      	cbnz	r5, 800eeb6 <__d2b+0x7a>
 800ee6a:	9301      	str	r3, [sp, #4]
 800ee6c:	f1b8 0300 	subs.w	r3, r8, #0
 800ee70:	d026      	beq.n	800eec0 <__d2b+0x84>
 800ee72:	4668      	mov	r0, sp
 800ee74:	9300      	str	r3, [sp, #0]
 800ee76:	f7ff fd87 	bl	800e988 <__lo0bits>
 800ee7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ee7e:	b1e8      	cbz	r0, 800eebc <__d2b+0x80>
 800ee80:	f1c0 0320 	rsb	r3, r0, #32
 800ee84:	fa02 f303 	lsl.w	r3, r2, r3
 800ee88:	430b      	orrs	r3, r1
 800ee8a:	40c2      	lsrs	r2, r0
 800ee8c:	6163      	str	r3, [r4, #20]
 800ee8e:	9201      	str	r2, [sp, #4]
 800ee90:	9b01      	ldr	r3, [sp, #4]
 800ee92:	61a3      	str	r3, [r4, #24]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	bf14      	ite	ne
 800ee98:	2202      	movne	r2, #2
 800ee9a:	2201      	moveq	r2, #1
 800ee9c:	6122      	str	r2, [r4, #16]
 800ee9e:	b1bd      	cbz	r5, 800eed0 <__d2b+0x94>
 800eea0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800eea4:	4405      	add	r5, r0
 800eea6:	603d      	str	r5, [r7, #0]
 800eea8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eeac:	6030      	str	r0, [r6, #0]
 800eeae:	4620      	mov	r0, r4
 800eeb0:	b003      	add	sp, #12
 800eeb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eeb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eeba:	e7d6      	b.n	800ee6a <__d2b+0x2e>
 800eebc:	6161      	str	r1, [r4, #20]
 800eebe:	e7e7      	b.n	800ee90 <__d2b+0x54>
 800eec0:	a801      	add	r0, sp, #4
 800eec2:	f7ff fd61 	bl	800e988 <__lo0bits>
 800eec6:	9b01      	ldr	r3, [sp, #4]
 800eec8:	6163      	str	r3, [r4, #20]
 800eeca:	3020      	adds	r0, #32
 800eecc:	2201      	movs	r2, #1
 800eece:	e7e5      	b.n	800ee9c <__d2b+0x60>
 800eed0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eed4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eed8:	6038      	str	r0, [r7, #0]
 800eeda:	6918      	ldr	r0, [r3, #16]
 800eedc:	f7ff fd34 	bl	800e948 <__hi0bits>
 800eee0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eee4:	e7e2      	b.n	800eeac <__d2b+0x70>
 800eee6:	bf00      	nop
 800eee8:	0800fe50 	.word	0x0800fe50
 800eeec:	0800fe61 	.word	0x0800fe61

0800eef0 <__sflush_r>:
 800eef0:	898a      	ldrh	r2, [r1, #12]
 800eef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eef6:	4605      	mov	r5, r0
 800eef8:	0710      	lsls	r0, r2, #28
 800eefa:	460c      	mov	r4, r1
 800eefc:	d458      	bmi.n	800efb0 <__sflush_r+0xc0>
 800eefe:	684b      	ldr	r3, [r1, #4]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	dc05      	bgt.n	800ef10 <__sflush_r+0x20>
 800ef04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	dc02      	bgt.n	800ef10 <__sflush_r+0x20>
 800ef0a:	2000      	movs	r0, #0
 800ef0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef12:	2e00      	cmp	r6, #0
 800ef14:	d0f9      	beq.n	800ef0a <__sflush_r+0x1a>
 800ef16:	2300      	movs	r3, #0
 800ef18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ef1c:	682f      	ldr	r7, [r5, #0]
 800ef1e:	6a21      	ldr	r1, [r4, #32]
 800ef20:	602b      	str	r3, [r5, #0]
 800ef22:	d032      	beq.n	800ef8a <__sflush_r+0x9a>
 800ef24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ef26:	89a3      	ldrh	r3, [r4, #12]
 800ef28:	075a      	lsls	r2, r3, #29
 800ef2a:	d505      	bpl.n	800ef38 <__sflush_r+0x48>
 800ef2c:	6863      	ldr	r3, [r4, #4]
 800ef2e:	1ac0      	subs	r0, r0, r3
 800ef30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ef32:	b10b      	cbz	r3, 800ef38 <__sflush_r+0x48>
 800ef34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ef36:	1ac0      	subs	r0, r0, r3
 800ef38:	2300      	movs	r3, #0
 800ef3a:	4602      	mov	r2, r0
 800ef3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef3e:	6a21      	ldr	r1, [r4, #32]
 800ef40:	4628      	mov	r0, r5
 800ef42:	47b0      	blx	r6
 800ef44:	1c43      	adds	r3, r0, #1
 800ef46:	89a3      	ldrh	r3, [r4, #12]
 800ef48:	d106      	bne.n	800ef58 <__sflush_r+0x68>
 800ef4a:	6829      	ldr	r1, [r5, #0]
 800ef4c:	291d      	cmp	r1, #29
 800ef4e:	d82b      	bhi.n	800efa8 <__sflush_r+0xb8>
 800ef50:	4a29      	ldr	r2, [pc, #164]	; (800eff8 <__sflush_r+0x108>)
 800ef52:	410a      	asrs	r2, r1
 800ef54:	07d6      	lsls	r6, r2, #31
 800ef56:	d427      	bmi.n	800efa8 <__sflush_r+0xb8>
 800ef58:	2200      	movs	r2, #0
 800ef5a:	6062      	str	r2, [r4, #4]
 800ef5c:	04d9      	lsls	r1, r3, #19
 800ef5e:	6922      	ldr	r2, [r4, #16]
 800ef60:	6022      	str	r2, [r4, #0]
 800ef62:	d504      	bpl.n	800ef6e <__sflush_r+0x7e>
 800ef64:	1c42      	adds	r2, r0, #1
 800ef66:	d101      	bne.n	800ef6c <__sflush_r+0x7c>
 800ef68:	682b      	ldr	r3, [r5, #0]
 800ef6a:	b903      	cbnz	r3, 800ef6e <__sflush_r+0x7e>
 800ef6c:	6560      	str	r0, [r4, #84]	; 0x54
 800ef6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ef70:	602f      	str	r7, [r5, #0]
 800ef72:	2900      	cmp	r1, #0
 800ef74:	d0c9      	beq.n	800ef0a <__sflush_r+0x1a>
 800ef76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef7a:	4299      	cmp	r1, r3
 800ef7c:	d002      	beq.n	800ef84 <__sflush_r+0x94>
 800ef7e:	4628      	mov	r0, r5
 800ef80:	f7ff fb3a 	bl	800e5f8 <_free_r>
 800ef84:	2000      	movs	r0, #0
 800ef86:	6360      	str	r0, [r4, #52]	; 0x34
 800ef88:	e7c0      	b.n	800ef0c <__sflush_r+0x1c>
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	47b0      	blx	r6
 800ef90:	1c41      	adds	r1, r0, #1
 800ef92:	d1c8      	bne.n	800ef26 <__sflush_r+0x36>
 800ef94:	682b      	ldr	r3, [r5, #0]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d0c5      	beq.n	800ef26 <__sflush_r+0x36>
 800ef9a:	2b1d      	cmp	r3, #29
 800ef9c:	d001      	beq.n	800efa2 <__sflush_r+0xb2>
 800ef9e:	2b16      	cmp	r3, #22
 800efa0:	d101      	bne.n	800efa6 <__sflush_r+0xb6>
 800efa2:	602f      	str	r7, [r5, #0]
 800efa4:	e7b1      	b.n	800ef0a <__sflush_r+0x1a>
 800efa6:	89a3      	ldrh	r3, [r4, #12]
 800efa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efac:	81a3      	strh	r3, [r4, #12]
 800efae:	e7ad      	b.n	800ef0c <__sflush_r+0x1c>
 800efb0:	690f      	ldr	r7, [r1, #16]
 800efb2:	2f00      	cmp	r7, #0
 800efb4:	d0a9      	beq.n	800ef0a <__sflush_r+0x1a>
 800efb6:	0793      	lsls	r3, r2, #30
 800efb8:	680e      	ldr	r6, [r1, #0]
 800efba:	bf08      	it	eq
 800efbc:	694b      	ldreq	r3, [r1, #20]
 800efbe:	600f      	str	r7, [r1, #0]
 800efc0:	bf18      	it	ne
 800efc2:	2300      	movne	r3, #0
 800efc4:	eba6 0807 	sub.w	r8, r6, r7
 800efc8:	608b      	str	r3, [r1, #8]
 800efca:	f1b8 0f00 	cmp.w	r8, #0
 800efce:	dd9c      	ble.n	800ef0a <__sflush_r+0x1a>
 800efd0:	6a21      	ldr	r1, [r4, #32]
 800efd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800efd4:	4643      	mov	r3, r8
 800efd6:	463a      	mov	r2, r7
 800efd8:	4628      	mov	r0, r5
 800efda:	47b0      	blx	r6
 800efdc:	2800      	cmp	r0, #0
 800efde:	dc06      	bgt.n	800efee <__sflush_r+0xfe>
 800efe0:	89a3      	ldrh	r3, [r4, #12]
 800efe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efe6:	81a3      	strh	r3, [r4, #12]
 800efe8:	f04f 30ff 	mov.w	r0, #4294967295
 800efec:	e78e      	b.n	800ef0c <__sflush_r+0x1c>
 800efee:	4407      	add	r7, r0
 800eff0:	eba8 0800 	sub.w	r8, r8, r0
 800eff4:	e7e9      	b.n	800efca <__sflush_r+0xda>
 800eff6:	bf00      	nop
 800eff8:	dfbffffe 	.word	0xdfbffffe

0800effc <_fflush_r>:
 800effc:	b538      	push	{r3, r4, r5, lr}
 800effe:	690b      	ldr	r3, [r1, #16]
 800f000:	4605      	mov	r5, r0
 800f002:	460c      	mov	r4, r1
 800f004:	b913      	cbnz	r3, 800f00c <_fflush_r+0x10>
 800f006:	2500      	movs	r5, #0
 800f008:	4628      	mov	r0, r5
 800f00a:	bd38      	pop	{r3, r4, r5, pc}
 800f00c:	b118      	cbz	r0, 800f016 <_fflush_r+0x1a>
 800f00e:	6a03      	ldr	r3, [r0, #32]
 800f010:	b90b      	cbnz	r3, 800f016 <_fflush_r+0x1a>
 800f012:	f7fe fc05 	bl	800d820 <__sinit>
 800f016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d0f3      	beq.n	800f006 <_fflush_r+0xa>
 800f01e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f020:	07d0      	lsls	r0, r2, #31
 800f022:	d404      	bmi.n	800f02e <_fflush_r+0x32>
 800f024:	0599      	lsls	r1, r3, #22
 800f026:	d402      	bmi.n	800f02e <_fflush_r+0x32>
 800f028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f02a:	f7fe fcef 	bl	800da0c <__retarget_lock_acquire_recursive>
 800f02e:	4628      	mov	r0, r5
 800f030:	4621      	mov	r1, r4
 800f032:	f7ff ff5d 	bl	800eef0 <__sflush_r>
 800f036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f038:	07da      	lsls	r2, r3, #31
 800f03a:	4605      	mov	r5, r0
 800f03c:	d4e4      	bmi.n	800f008 <_fflush_r+0xc>
 800f03e:	89a3      	ldrh	r3, [r4, #12]
 800f040:	059b      	lsls	r3, r3, #22
 800f042:	d4e1      	bmi.n	800f008 <_fflush_r+0xc>
 800f044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f046:	f7fe fce2 	bl	800da0e <__retarget_lock_release_recursive>
 800f04a:	e7dd      	b.n	800f008 <_fflush_r+0xc>

0800f04c <_sbrk_r>:
 800f04c:	b538      	push	{r3, r4, r5, lr}
 800f04e:	4d06      	ldr	r5, [pc, #24]	; (800f068 <_sbrk_r+0x1c>)
 800f050:	2300      	movs	r3, #0
 800f052:	4604      	mov	r4, r0
 800f054:	4608      	mov	r0, r1
 800f056:	602b      	str	r3, [r5, #0]
 800f058:	f7f2 fe72 	bl	8001d40 <_sbrk>
 800f05c:	1c43      	adds	r3, r0, #1
 800f05e:	d102      	bne.n	800f066 <_sbrk_r+0x1a>
 800f060:	682b      	ldr	r3, [r5, #0]
 800f062:	b103      	cbz	r3, 800f066 <_sbrk_r+0x1a>
 800f064:	6023      	str	r3, [r4, #0]
 800f066:	bd38      	pop	{r3, r4, r5, pc}
 800f068:	24000ca4 	.word	0x24000ca4

0800f06c <memcpy>:
 800f06c:	440a      	add	r2, r1
 800f06e:	4291      	cmp	r1, r2
 800f070:	f100 33ff 	add.w	r3, r0, #4294967295
 800f074:	d100      	bne.n	800f078 <memcpy+0xc>
 800f076:	4770      	bx	lr
 800f078:	b510      	push	{r4, lr}
 800f07a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f07e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f082:	4291      	cmp	r1, r2
 800f084:	d1f9      	bne.n	800f07a <memcpy+0xe>
 800f086:	bd10      	pop	{r4, pc}

0800f088 <__assert_func>:
 800f088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f08a:	4614      	mov	r4, r2
 800f08c:	461a      	mov	r2, r3
 800f08e:	4b09      	ldr	r3, [pc, #36]	; (800f0b4 <__assert_func+0x2c>)
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	4605      	mov	r5, r0
 800f094:	68d8      	ldr	r0, [r3, #12]
 800f096:	b14c      	cbz	r4, 800f0ac <__assert_func+0x24>
 800f098:	4b07      	ldr	r3, [pc, #28]	; (800f0b8 <__assert_func+0x30>)
 800f09a:	9100      	str	r1, [sp, #0]
 800f09c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f0a0:	4906      	ldr	r1, [pc, #24]	; (800f0bc <__assert_func+0x34>)
 800f0a2:	462b      	mov	r3, r5
 800f0a4:	f000 f844 	bl	800f130 <fiprintf>
 800f0a8:	f000 f854 	bl	800f154 <abort>
 800f0ac:	4b04      	ldr	r3, [pc, #16]	; (800f0c0 <__assert_func+0x38>)
 800f0ae:	461c      	mov	r4, r3
 800f0b0:	e7f3      	b.n	800f09a <__assert_func+0x12>
 800f0b2:	bf00      	nop
 800f0b4:	2400006c 	.word	0x2400006c
 800f0b8:	0800ffc6 	.word	0x0800ffc6
 800f0bc:	0800ffd3 	.word	0x0800ffd3
 800f0c0:	08010001 	.word	0x08010001

0800f0c4 <_calloc_r>:
 800f0c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f0c6:	fba1 2402 	umull	r2, r4, r1, r2
 800f0ca:	b94c      	cbnz	r4, 800f0e0 <_calloc_r+0x1c>
 800f0cc:	4611      	mov	r1, r2
 800f0ce:	9201      	str	r2, [sp, #4]
 800f0d0:	f7ff fb06 	bl	800e6e0 <_malloc_r>
 800f0d4:	9a01      	ldr	r2, [sp, #4]
 800f0d6:	4605      	mov	r5, r0
 800f0d8:	b930      	cbnz	r0, 800f0e8 <_calloc_r+0x24>
 800f0da:	4628      	mov	r0, r5
 800f0dc:	b003      	add	sp, #12
 800f0de:	bd30      	pop	{r4, r5, pc}
 800f0e0:	220c      	movs	r2, #12
 800f0e2:	6002      	str	r2, [r0, #0]
 800f0e4:	2500      	movs	r5, #0
 800f0e6:	e7f8      	b.n	800f0da <_calloc_r+0x16>
 800f0e8:	4621      	mov	r1, r4
 800f0ea:	f7fe fc12 	bl	800d912 <memset>
 800f0ee:	e7f4      	b.n	800f0da <_calloc_r+0x16>

0800f0f0 <__ascii_mbtowc>:
 800f0f0:	b082      	sub	sp, #8
 800f0f2:	b901      	cbnz	r1, 800f0f6 <__ascii_mbtowc+0x6>
 800f0f4:	a901      	add	r1, sp, #4
 800f0f6:	b142      	cbz	r2, 800f10a <__ascii_mbtowc+0x1a>
 800f0f8:	b14b      	cbz	r3, 800f10e <__ascii_mbtowc+0x1e>
 800f0fa:	7813      	ldrb	r3, [r2, #0]
 800f0fc:	600b      	str	r3, [r1, #0]
 800f0fe:	7812      	ldrb	r2, [r2, #0]
 800f100:	1e10      	subs	r0, r2, #0
 800f102:	bf18      	it	ne
 800f104:	2001      	movne	r0, #1
 800f106:	b002      	add	sp, #8
 800f108:	4770      	bx	lr
 800f10a:	4610      	mov	r0, r2
 800f10c:	e7fb      	b.n	800f106 <__ascii_mbtowc+0x16>
 800f10e:	f06f 0001 	mvn.w	r0, #1
 800f112:	e7f8      	b.n	800f106 <__ascii_mbtowc+0x16>

0800f114 <__ascii_wctomb>:
 800f114:	b149      	cbz	r1, 800f12a <__ascii_wctomb+0x16>
 800f116:	2aff      	cmp	r2, #255	; 0xff
 800f118:	bf85      	ittet	hi
 800f11a:	238a      	movhi	r3, #138	; 0x8a
 800f11c:	6003      	strhi	r3, [r0, #0]
 800f11e:	700a      	strbls	r2, [r1, #0]
 800f120:	f04f 30ff 	movhi.w	r0, #4294967295
 800f124:	bf98      	it	ls
 800f126:	2001      	movls	r0, #1
 800f128:	4770      	bx	lr
 800f12a:	4608      	mov	r0, r1
 800f12c:	4770      	bx	lr
	...

0800f130 <fiprintf>:
 800f130:	b40e      	push	{r1, r2, r3}
 800f132:	b503      	push	{r0, r1, lr}
 800f134:	4601      	mov	r1, r0
 800f136:	ab03      	add	r3, sp, #12
 800f138:	4805      	ldr	r0, [pc, #20]	; (800f150 <fiprintf+0x20>)
 800f13a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f13e:	6800      	ldr	r0, [r0, #0]
 800f140:	9301      	str	r3, [sp, #4]
 800f142:	f000 f837 	bl	800f1b4 <_vfiprintf_r>
 800f146:	b002      	add	sp, #8
 800f148:	f85d eb04 	ldr.w	lr, [sp], #4
 800f14c:	b003      	add	sp, #12
 800f14e:	4770      	bx	lr
 800f150:	2400006c 	.word	0x2400006c

0800f154 <abort>:
 800f154:	b508      	push	{r3, lr}
 800f156:	2006      	movs	r0, #6
 800f158:	f000 fa04 	bl	800f564 <raise>
 800f15c:	2001      	movs	r0, #1
 800f15e:	f7f2 fd77 	bl	8001c50 <_exit>

0800f162 <__sfputc_r>:
 800f162:	6893      	ldr	r3, [r2, #8]
 800f164:	3b01      	subs	r3, #1
 800f166:	2b00      	cmp	r3, #0
 800f168:	b410      	push	{r4}
 800f16a:	6093      	str	r3, [r2, #8]
 800f16c:	da08      	bge.n	800f180 <__sfputc_r+0x1e>
 800f16e:	6994      	ldr	r4, [r2, #24]
 800f170:	42a3      	cmp	r3, r4
 800f172:	db01      	blt.n	800f178 <__sfputc_r+0x16>
 800f174:	290a      	cmp	r1, #10
 800f176:	d103      	bne.n	800f180 <__sfputc_r+0x1e>
 800f178:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f17c:	f000 b934 	b.w	800f3e8 <__swbuf_r>
 800f180:	6813      	ldr	r3, [r2, #0]
 800f182:	1c58      	adds	r0, r3, #1
 800f184:	6010      	str	r0, [r2, #0]
 800f186:	7019      	strb	r1, [r3, #0]
 800f188:	4608      	mov	r0, r1
 800f18a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f18e:	4770      	bx	lr

0800f190 <__sfputs_r>:
 800f190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f192:	4606      	mov	r6, r0
 800f194:	460f      	mov	r7, r1
 800f196:	4614      	mov	r4, r2
 800f198:	18d5      	adds	r5, r2, r3
 800f19a:	42ac      	cmp	r4, r5
 800f19c:	d101      	bne.n	800f1a2 <__sfputs_r+0x12>
 800f19e:	2000      	movs	r0, #0
 800f1a0:	e007      	b.n	800f1b2 <__sfputs_r+0x22>
 800f1a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1a6:	463a      	mov	r2, r7
 800f1a8:	4630      	mov	r0, r6
 800f1aa:	f7ff ffda 	bl	800f162 <__sfputc_r>
 800f1ae:	1c43      	adds	r3, r0, #1
 800f1b0:	d1f3      	bne.n	800f19a <__sfputs_r+0xa>
 800f1b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f1b4 <_vfiprintf_r>:
 800f1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1b8:	460d      	mov	r5, r1
 800f1ba:	b09d      	sub	sp, #116	; 0x74
 800f1bc:	4614      	mov	r4, r2
 800f1be:	4698      	mov	r8, r3
 800f1c0:	4606      	mov	r6, r0
 800f1c2:	b118      	cbz	r0, 800f1cc <_vfiprintf_r+0x18>
 800f1c4:	6a03      	ldr	r3, [r0, #32]
 800f1c6:	b90b      	cbnz	r3, 800f1cc <_vfiprintf_r+0x18>
 800f1c8:	f7fe fb2a 	bl	800d820 <__sinit>
 800f1cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f1ce:	07d9      	lsls	r1, r3, #31
 800f1d0:	d405      	bmi.n	800f1de <_vfiprintf_r+0x2a>
 800f1d2:	89ab      	ldrh	r3, [r5, #12]
 800f1d4:	059a      	lsls	r2, r3, #22
 800f1d6:	d402      	bmi.n	800f1de <_vfiprintf_r+0x2a>
 800f1d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f1da:	f7fe fc17 	bl	800da0c <__retarget_lock_acquire_recursive>
 800f1de:	89ab      	ldrh	r3, [r5, #12]
 800f1e0:	071b      	lsls	r3, r3, #28
 800f1e2:	d501      	bpl.n	800f1e8 <_vfiprintf_r+0x34>
 800f1e4:	692b      	ldr	r3, [r5, #16]
 800f1e6:	b99b      	cbnz	r3, 800f210 <_vfiprintf_r+0x5c>
 800f1e8:	4629      	mov	r1, r5
 800f1ea:	4630      	mov	r0, r6
 800f1ec:	f000 f93a 	bl	800f464 <__swsetup_r>
 800f1f0:	b170      	cbz	r0, 800f210 <_vfiprintf_r+0x5c>
 800f1f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f1f4:	07dc      	lsls	r4, r3, #31
 800f1f6:	d504      	bpl.n	800f202 <_vfiprintf_r+0x4e>
 800f1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f1fc:	b01d      	add	sp, #116	; 0x74
 800f1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f202:	89ab      	ldrh	r3, [r5, #12]
 800f204:	0598      	lsls	r0, r3, #22
 800f206:	d4f7      	bmi.n	800f1f8 <_vfiprintf_r+0x44>
 800f208:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f20a:	f7fe fc00 	bl	800da0e <__retarget_lock_release_recursive>
 800f20e:	e7f3      	b.n	800f1f8 <_vfiprintf_r+0x44>
 800f210:	2300      	movs	r3, #0
 800f212:	9309      	str	r3, [sp, #36]	; 0x24
 800f214:	2320      	movs	r3, #32
 800f216:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f21a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f21e:	2330      	movs	r3, #48	; 0x30
 800f220:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f3d4 <_vfiprintf_r+0x220>
 800f224:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f228:	f04f 0901 	mov.w	r9, #1
 800f22c:	4623      	mov	r3, r4
 800f22e:	469a      	mov	sl, r3
 800f230:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f234:	b10a      	cbz	r2, 800f23a <_vfiprintf_r+0x86>
 800f236:	2a25      	cmp	r2, #37	; 0x25
 800f238:	d1f9      	bne.n	800f22e <_vfiprintf_r+0x7a>
 800f23a:	ebba 0b04 	subs.w	fp, sl, r4
 800f23e:	d00b      	beq.n	800f258 <_vfiprintf_r+0xa4>
 800f240:	465b      	mov	r3, fp
 800f242:	4622      	mov	r2, r4
 800f244:	4629      	mov	r1, r5
 800f246:	4630      	mov	r0, r6
 800f248:	f7ff ffa2 	bl	800f190 <__sfputs_r>
 800f24c:	3001      	adds	r0, #1
 800f24e:	f000 80a9 	beq.w	800f3a4 <_vfiprintf_r+0x1f0>
 800f252:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f254:	445a      	add	r2, fp
 800f256:	9209      	str	r2, [sp, #36]	; 0x24
 800f258:	f89a 3000 	ldrb.w	r3, [sl]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	f000 80a1 	beq.w	800f3a4 <_vfiprintf_r+0x1f0>
 800f262:	2300      	movs	r3, #0
 800f264:	f04f 32ff 	mov.w	r2, #4294967295
 800f268:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f26c:	f10a 0a01 	add.w	sl, sl, #1
 800f270:	9304      	str	r3, [sp, #16]
 800f272:	9307      	str	r3, [sp, #28]
 800f274:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f278:	931a      	str	r3, [sp, #104]	; 0x68
 800f27a:	4654      	mov	r4, sl
 800f27c:	2205      	movs	r2, #5
 800f27e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f282:	4854      	ldr	r0, [pc, #336]	; (800f3d4 <_vfiprintf_r+0x220>)
 800f284:	f7f1 f82c 	bl	80002e0 <memchr>
 800f288:	9a04      	ldr	r2, [sp, #16]
 800f28a:	b9d8      	cbnz	r0, 800f2c4 <_vfiprintf_r+0x110>
 800f28c:	06d1      	lsls	r1, r2, #27
 800f28e:	bf44      	itt	mi
 800f290:	2320      	movmi	r3, #32
 800f292:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f296:	0713      	lsls	r3, r2, #28
 800f298:	bf44      	itt	mi
 800f29a:	232b      	movmi	r3, #43	; 0x2b
 800f29c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2a0:	f89a 3000 	ldrb.w	r3, [sl]
 800f2a4:	2b2a      	cmp	r3, #42	; 0x2a
 800f2a6:	d015      	beq.n	800f2d4 <_vfiprintf_r+0x120>
 800f2a8:	9a07      	ldr	r2, [sp, #28]
 800f2aa:	4654      	mov	r4, sl
 800f2ac:	2000      	movs	r0, #0
 800f2ae:	f04f 0c0a 	mov.w	ip, #10
 800f2b2:	4621      	mov	r1, r4
 800f2b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2b8:	3b30      	subs	r3, #48	; 0x30
 800f2ba:	2b09      	cmp	r3, #9
 800f2bc:	d94d      	bls.n	800f35a <_vfiprintf_r+0x1a6>
 800f2be:	b1b0      	cbz	r0, 800f2ee <_vfiprintf_r+0x13a>
 800f2c0:	9207      	str	r2, [sp, #28]
 800f2c2:	e014      	b.n	800f2ee <_vfiprintf_r+0x13a>
 800f2c4:	eba0 0308 	sub.w	r3, r0, r8
 800f2c8:	fa09 f303 	lsl.w	r3, r9, r3
 800f2cc:	4313      	orrs	r3, r2
 800f2ce:	9304      	str	r3, [sp, #16]
 800f2d0:	46a2      	mov	sl, r4
 800f2d2:	e7d2      	b.n	800f27a <_vfiprintf_r+0xc6>
 800f2d4:	9b03      	ldr	r3, [sp, #12]
 800f2d6:	1d19      	adds	r1, r3, #4
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	9103      	str	r1, [sp, #12]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	bfbb      	ittet	lt
 800f2e0:	425b      	neglt	r3, r3
 800f2e2:	f042 0202 	orrlt.w	r2, r2, #2
 800f2e6:	9307      	strge	r3, [sp, #28]
 800f2e8:	9307      	strlt	r3, [sp, #28]
 800f2ea:	bfb8      	it	lt
 800f2ec:	9204      	strlt	r2, [sp, #16]
 800f2ee:	7823      	ldrb	r3, [r4, #0]
 800f2f0:	2b2e      	cmp	r3, #46	; 0x2e
 800f2f2:	d10c      	bne.n	800f30e <_vfiprintf_r+0x15a>
 800f2f4:	7863      	ldrb	r3, [r4, #1]
 800f2f6:	2b2a      	cmp	r3, #42	; 0x2a
 800f2f8:	d134      	bne.n	800f364 <_vfiprintf_r+0x1b0>
 800f2fa:	9b03      	ldr	r3, [sp, #12]
 800f2fc:	1d1a      	adds	r2, r3, #4
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	9203      	str	r2, [sp, #12]
 800f302:	2b00      	cmp	r3, #0
 800f304:	bfb8      	it	lt
 800f306:	f04f 33ff 	movlt.w	r3, #4294967295
 800f30a:	3402      	adds	r4, #2
 800f30c:	9305      	str	r3, [sp, #20]
 800f30e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f3e4 <_vfiprintf_r+0x230>
 800f312:	7821      	ldrb	r1, [r4, #0]
 800f314:	2203      	movs	r2, #3
 800f316:	4650      	mov	r0, sl
 800f318:	f7f0 ffe2 	bl	80002e0 <memchr>
 800f31c:	b138      	cbz	r0, 800f32e <_vfiprintf_r+0x17a>
 800f31e:	9b04      	ldr	r3, [sp, #16]
 800f320:	eba0 000a 	sub.w	r0, r0, sl
 800f324:	2240      	movs	r2, #64	; 0x40
 800f326:	4082      	lsls	r2, r0
 800f328:	4313      	orrs	r3, r2
 800f32a:	3401      	adds	r4, #1
 800f32c:	9304      	str	r3, [sp, #16]
 800f32e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f332:	4829      	ldr	r0, [pc, #164]	; (800f3d8 <_vfiprintf_r+0x224>)
 800f334:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f338:	2206      	movs	r2, #6
 800f33a:	f7f0 ffd1 	bl	80002e0 <memchr>
 800f33e:	2800      	cmp	r0, #0
 800f340:	d03f      	beq.n	800f3c2 <_vfiprintf_r+0x20e>
 800f342:	4b26      	ldr	r3, [pc, #152]	; (800f3dc <_vfiprintf_r+0x228>)
 800f344:	bb1b      	cbnz	r3, 800f38e <_vfiprintf_r+0x1da>
 800f346:	9b03      	ldr	r3, [sp, #12]
 800f348:	3307      	adds	r3, #7
 800f34a:	f023 0307 	bic.w	r3, r3, #7
 800f34e:	3308      	adds	r3, #8
 800f350:	9303      	str	r3, [sp, #12]
 800f352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f354:	443b      	add	r3, r7
 800f356:	9309      	str	r3, [sp, #36]	; 0x24
 800f358:	e768      	b.n	800f22c <_vfiprintf_r+0x78>
 800f35a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f35e:	460c      	mov	r4, r1
 800f360:	2001      	movs	r0, #1
 800f362:	e7a6      	b.n	800f2b2 <_vfiprintf_r+0xfe>
 800f364:	2300      	movs	r3, #0
 800f366:	3401      	adds	r4, #1
 800f368:	9305      	str	r3, [sp, #20]
 800f36a:	4619      	mov	r1, r3
 800f36c:	f04f 0c0a 	mov.w	ip, #10
 800f370:	4620      	mov	r0, r4
 800f372:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f376:	3a30      	subs	r2, #48	; 0x30
 800f378:	2a09      	cmp	r2, #9
 800f37a:	d903      	bls.n	800f384 <_vfiprintf_r+0x1d0>
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d0c6      	beq.n	800f30e <_vfiprintf_r+0x15a>
 800f380:	9105      	str	r1, [sp, #20]
 800f382:	e7c4      	b.n	800f30e <_vfiprintf_r+0x15a>
 800f384:	fb0c 2101 	mla	r1, ip, r1, r2
 800f388:	4604      	mov	r4, r0
 800f38a:	2301      	movs	r3, #1
 800f38c:	e7f0      	b.n	800f370 <_vfiprintf_r+0x1bc>
 800f38e:	ab03      	add	r3, sp, #12
 800f390:	9300      	str	r3, [sp, #0]
 800f392:	462a      	mov	r2, r5
 800f394:	4b12      	ldr	r3, [pc, #72]	; (800f3e0 <_vfiprintf_r+0x22c>)
 800f396:	a904      	add	r1, sp, #16
 800f398:	4630      	mov	r0, r6
 800f39a:	f7fd fe1d 	bl	800cfd8 <_printf_float>
 800f39e:	4607      	mov	r7, r0
 800f3a0:	1c78      	adds	r0, r7, #1
 800f3a2:	d1d6      	bne.n	800f352 <_vfiprintf_r+0x19e>
 800f3a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f3a6:	07d9      	lsls	r1, r3, #31
 800f3a8:	d405      	bmi.n	800f3b6 <_vfiprintf_r+0x202>
 800f3aa:	89ab      	ldrh	r3, [r5, #12]
 800f3ac:	059a      	lsls	r2, r3, #22
 800f3ae:	d402      	bmi.n	800f3b6 <_vfiprintf_r+0x202>
 800f3b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f3b2:	f7fe fb2c 	bl	800da0e <__retarget_lock_release_recursive>
 800f3b6:	89ab      	ldrh	r3, [r5, #12]
 800f3b8:	065b      	lsls	r3, r3, #25
 800f3ba:	f53f af1d 	bmi.w	800f1f8 <_vfiprintf_r+0x44>
 800f3be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f3c0:	e71c      	b.n	800f1fc <_vfiprintf_r+0x48>
 800f3c2:	ab03      	add	r3, sp, #12
 800f3c4:	9300      	str	r3, [sp, #0]
 800f3c6:	462a      	mov	r2, r5
 800f3c8:	4b05      	ldr	r3, [pc, #20]	; (800f3e0 <_vfiprintf_r+0x22c>)
 800f3ca:	a904      	add	r1, sp, #16
 800f3cc:	4630      	mov	r0, r6
 800f3ce:	f7fe f88b 	bl	800d4e8 <_printf_i>
 800f3d2:	e7e4      	b.n	800f39e <_vfiprintf_r+0x1ea>
 800f3d4:	08010103 	.word	0x08010103
 800f3d8:	0801010d 	.word	0x0801010d
 800f3dc:	0800cfd9 	.word	0x0800cfd9
 800f3e0:	0800f191 	.word	0x0800f191
 800f3e4:	08010109 	.word	0x08010109

0800f3e8 <__swbuf_r>:
 800f3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ea:	460e      	mov	r6, r1
 800f3ec:	4614      	mov	r4, r2
 800f3ee:	4605      	mov	r5, r0
 800f3f0:	b118      	cbz	r0, 800f3fa <__swbuf_r+0x12>
 800f3f2:	6a03      	ldr	r3, [r0, #32]
 800f3f4:	b90b      	cbnz	r3, 800f3fa <__swbuf_r+0x12>
 800f3f6:	f7fe fa13 	bl	800d820 <__sinit>
 800f3fa:	69a3      	ldr	r3, [r4, #24]
 800f3fc:	60a3      	str	r3, [r4, #8]
 800f3fe:	89a3      	ldrh	r3, [r4, #12]
 800f400:	071a      	lsls	r2, r3, #28
 800f402:	d525      	bpl.n	800f450 <__swbuf_r+0x68>
 800f404:	6923      	ldr	r3, [r4, #16]
 800f406:	b31b      	cbz	r3, 800f450 <__swbuf_r+0x68>
 800f408:	6823      	ldr	r3, [r4, #0]
 800f40a:	6922      	ldr	r2, [r4, #16]
 800f40c:	1a98      	subs	r0, r3, r2
 800f40e:	6963      	ldr	r3, [r4, #20]
 800f410:	b2f6      	uxtb	r6, r6
 800f412:	4283      	cmp	r3, r0
 800f414:	4637      	mov	r7, r6
 800f416:	dc04      	bgt.n	800f422 <__swbuf_r+0x3a>
 800f418:	4621      	mov	r1, r4
 800f41a:	4628      	mov	r0, r5
 800f41c:	f7ff fdee 	bl	800effc <_fflush_r>
 800f420:	b9e0      	cbnz	r0, 800f45c <__swbuf_r+0x74>
 800f422:	68a3      	ldr	r3, [r4, #8]
 800f424:	3b01      	subs	r3, #1
 800f426:	60a3      	str	r3, [r4, #8]
 800f428:	6823      	ldr	r3, [r4, #0]
 800f42a:	1c5a      	adds	r2, r3, #1
 800f42c:	6022      	str	r2, [r4, #0]
 800f42e:	701e      	strb	r6, [r3, #0]
 800f430:	6962      	ldr	r2, [r4, #20]
 800f432:	1c43      	adds	r3, r0, #1
 800f434:	429a      	cmp	r2, r3
 800f436:	d004      	beq.n	800f442 <__swbuf_r+0x5a>
 800f438:	89a3      	ldrh	r3, [r4, #12]
 800f43a:	07db      	lsls	r3, r3, #31
 800f43c:	d506      	bpl.n	800f44c <__swbuf_r+0x64>
 800f43e:	2e0a      	cmp	r6, #10
 800f440:	d104      	bne.n	800f44c <__swbuf_r+0x64>
 800f442:	4621      	mov	r1, r4
 800f444:	4628      	mov	r0, r5
 800f446:	f7ff fdd9 	bl	800effc <_fflush_r>
 800f44a:	b938      	cbnz	r0, 800f45c <__swbuf_r+0x74>
 800f44c:	4638      	mov	r0, r7
 800f44e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f450:	4621      	mov	r1, r4
 800f452:	4628      	mov	r0, r5
 800f454:	f000 f806 	bl	800f464 <__swsetup_r>
 800f458:	2800      	cmp	r0, #0
 800f45a:	d0d5      	beq.n	800f408 <__swbuf_r+0x20>
 800f45c:	f04f 37ff 	mov.w	r7, #4294967295
 800f460:	e7f4      	b.n	800f44c <__swbuf_r+0x64>
	...

0800f464 <__swsetup_r>:
 800f464:	b538      	push	{r3, r4, r5, lr}
 800f466:	4b2a      	ldr	r3, [pc, #168]	; (800f510 <__swsetup_r+0xac>)
 800f468:	4605      	mov	r5, r0
 800f46a:	6818      	ldr	r0, [r3, #0]
 800f46c:	460c      	mov	r4, r1
 800f46e:	b118      	cbz	r0, 800f478 <__swsetup_r+0x14>
 800f470:	6a03      	ldr	r3, [r0, #32]
 800f472:	b90b      	cbnz	r3, 800f478 <__swsetup_r+0x14>
 800f474:	f7fe f9d4 	bl	800d820 <__sinit>
 800f478:	89a3      	ldrh	r3, [r4, #12]
 800f47a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f47e:	0718      	lsls	r0, r3, #28
 800f480:	d422      	bmi.n	800f4c8 <__swsetup_r+0x64>
 800f482:	06d9      	lsls	r1, r3, #27
 800f484:	d407      	bmi.n	800f496 <__swsetup_r+0x32>
 800f486:	2309      	movs	r3, #9
 800f488:	602b      	str	r3, [r5, #0]
 800f48a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f48e:	81a3      	strh	r3, [r4, #12]
 800f490:	f04f 30ff 	mov.w	r0, #4294967295
 800f494:	e034      	b.n	800f500 <__swsetup_r+0x9c>
 800f496:	0758      	lsls	r0, r3, #29
 800f498:	d512      	bpl.n	800f4c0 <__swsetup_r+0x5c>
 800f49a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f49c:	b141      	cbz	r1, 800f4b0 <__swsetup_r+0x4c>
 800f49e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f4a2:	4299      	cmp	r1, r3
 800f4a4:	d002      	beq.n	800f4ac <__swsetup_r+0x48>
 800f4a6:	4628      	mov	r0, r5
 800f4a8:	f7ff f8a6 	bl	800e5f8 <_free_r>
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	6363      	str	r3, [r4, #52]	; 0x34
 800f4b0:	89a3      	ldrh	r3, [r4, #12]
 800f4b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f4b6:	81a3      	strh	r3, [r4, #12]
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	6063      	str	r3, [r4, #4]
 800f4bc:	6923      	ldr	r3, [r4, #16]
 800f4be:	6023      	str	r3, [r4, #0]
 800f4c0:	89a3      	ldrh	r3, [r4, #12]
 800f4c2:	f043 0308 	orr.w	r3, r3, #8
 800f4c6:	81a3      	strh	r3, [r4, #12]
 800f4c8:	6923      	ldr	r3, [r4, #16]
 800f4ca:	b94b      	cbnz	r3, 800f4e0 <__swsetup_r+0x7c>
 800f4cc:	89a3      	ldrh	r3, [r4, #12]
 800f4ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f4d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f4d6:	d003      	beq.n	800f4e0 <__swsetup_r+0x7c>
 800f4d8:	4621      	mov	r1, r4
 800f4da:	4628      	mov	r0, r5
 800f4dc:	f000 f884 	bl	800f5e8 <__smakebuf_r>
 800f4e0:	89a0      	ldrh	r0, [r4, #12]
 800f4e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f4e6:	f010 0301 	ands.w	r3, r0, #1
 800f4ea:	d00a      	beq.n	800f502 <__swsetup_r+0x9e>
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	60a3      	str	r3, [r4, #8]
 800f4f0:	6963      	ldr	r3, [r4, #20]
 800f4f2:	425b      	negs	r3, r3
 800f4f4:	61a3      	str	r3, [r4, #24]
 800f4f6:	6923      	ldr	r3, [r4, #16]
 800f4f8:	b943      	cbnz	r3, 800f50c <__swsetup_r+0xa8>
 800f4fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f4fe:	d1c4      	bne.n	800f48a <__swsetup_r+0x26>
 800f500:	bd38      	pop	{r3, r4, r5, pc}
 800f502:	0781      	lsls	r1, r0, #30
 800f504:	bf58      	it	pl
 800f506:	6963      	ldrpl	r3, [r4, #20]
 800f508:	60a3      	str	r3, [r4, #8]
 800f50a:	e7f4      	b.n	800f4f6 <__swsetup_r+0x92>
 800f50c:	2000      	movs	r0, #0
 800f50e:	e7f7      	b.n	800f500 <__swsetup_r+0x9c>
 800f510:	2400006c 	.word	0x2400006c

0800f514 <_raise_r>:
 800f514:	291f      	cmp	r1, #31
 800f516:	b538      	push	{r3, r4, r5, lr}
 800f518:	4604      	mov	r4, r0
 800f51a:	460d      	mov	r5, r1
 800f51c:	d904      	bls.n	800f528 <_raise_r+0x14>
 800f51e:	2316      	movs	r3, #22
 800f520:	6003      	str	r3, [r0, #0]
 800f522:	f04f 30ff 	mov.w	r0, #4294967295
 800f526:	bd38      	pop	{r3, r4, r5, pc}
 800f528:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f52a:	b112      	cbz	r2, 800f532 <_raise_r+0x1e>
 800f52c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f530:	b94b      	cbnz	r3, 800f546 <_raise_r+0x32>
 800f532:	4620      	mov	r0, r4
 800f534:	f000 f830 	bl	800f598 <_getpid_r>
 800f538:	462a      	mov	r2, r5
 800f53a:	4601      	mov	r1, r0
 800f53c:	4620      	mov	r0, r4
 800f53e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f542:	f000 b817 	b.w	800f574 <_kill_r>
 800f546:	2b01      	cmp	r3, #1
 800f548:	d00a      	beq.n	800f560 <_raise_r+0x4c>
 800f54a:	1c59      	adds	r1, r3, #1
 800f54c:	d103      	bne.n	800f556 <_raise_r+0x42>
 800f54e:	2316      	movs	r3, #22
 800f550:	6003      	str	r3, [r0, #0]
 800f552:	2001      	movs	r0, #1
 800f554:	e7e7      	b.n	800f526 <_raise_r+0x12>
 800f556:	2400      	movs	r4, #0
 800f558:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f55c:	4628      	mov	r0, r5
 800f55e:	4798      	blx	r3
 800f560:	2000      	movs	r0, #0
 800f562:	e7e0      	b.n	800f526 <_raise_r+0x12>

0800f564 <raise>:
 800f564:	4b02      	ldr	r3, [pc, #8]	; (800f570 <raise+0xc>)
 800f566:	4601      	mov	r1, r0
 800f568:	6818      	ldr	r0, [r3, #0]
 800f56a:	f7ff bfd3 	b.w	800f514 <_raise_r>
 800f56e:	bf00      	nop
 800f570:	2400006c 	.word	0x2400006c

0800f574 <_kill_r>:
 800f574:	b538      	push	{r3, r4, r5, lr}
 800f576:	4d07      	ldr	r5, [pc, #28]	; (800f594 <_kill_r+0x20>)
 800f578:	2300      	movs	r3, #0
 800f57a:	4604      	mov	r4, r0
 800f57c:	4608      	mov	r0, r1
 800f57e:	4611      	mov	r1, r2
 800f580:	602b      	str	r3, [r5, #0]
 800f582:	f7f2 fb55 	bl	8001c30 <_kill>
 800f586:	1c43      	adds	r3, r0, #1
 800f588:	d102      	bne.n	800f590 <_kill_r+0x1c>
 800f58a:	682b      	ldr	r3, [r5, #0]
 800f58c:	b103      	cbz	r3, 800f590 <_kill_r+0x1c>
 800f58e:	6023      	str	r3, [r4, #0]
 800f590:	bd38      	pop	{r3, r4, r5, pc}
 800f592:	bf00      	nop
 800f594:	24000ca4 	.word	0x24000ca4

0800f598 <_getpid_r>:
 800f598:	f7f2 bb42 	b.w	8001c20 <_getpid>

0800f59c <__swhatbuf_r>:
 800f59c:	b570      	push	{r4, r5, r6, lr}
 800f59e:	460c      	mov	r4, r1
 800f5a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5a4:	2900      	cmp	r1, #0
 800f5a6:	b096      	sub	sp, #88	; 0x58
 800f5a8:	4615      	mov	r5, r2
 800f5aa:	461e      	mov	r6, r3
 800f5ac:	da0d      	bge.n	800f5ca <__swhatbuf_r+0x2e>
 800f5ae:	89a3      	ldrh	r3, [r4, #12]
 800f5b0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f5b4:	f04f 0100 	mov.w	r1, #0
 800f5b8:	bf0c      	ite	eq
 800f5ba:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f5be:	2340      	movne	r3, #64	; 0x40
 800f5c0:	2000      	movs	r0, #0
 800f5c2:	6031      	str	r1, [r6, #0]
 800f5c4:	602b      	str	r3, [r5, #0]
 800f5c6:	b016      	add	sp, #88	; 0x58
 800f5c8:	bd70      	pop	{r4, r5, r6, pc}
 800f5ca:	466a      	mov	r2, sp
 800f5cc:	f000 f848 	bl	800f660 <_fstat_r>
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	dbec      	blt.n	800f5ae <__swhatbuf_r+0x12>
 800f5d4:	9901      	ldr	r1, [sp, #4]
 800f5d6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f5da:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f5de:	4259      	negs	r1, r3
 800f5e0:	4159      	adcs	r1, r3
 800f5e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f5e6:	e7eb      	b.n	800f5c0 <__swhatbuf_r+0x24>

0800f5e8 <__smakebuf_r>:
 800f5e8:	898b      	ldrh	r3, [r1, #12]
 800f5ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f5ec:	079d      	lsls	r5, r3, #30
 800f5ee:	4606      	mov	r6, r0
 800f5f0:	460c      	mov	r4, r1
 800f5f2:	d507      	bpl.n	800f604 <__smakebuf_r+0x1c>
 800f5f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f5f8:	6023      	str	r3, [r4, #0]
 800f5fa:	6123      	str	r3, [r4, #16]
 800f5fc:	2301      	movs	r3, #1
 800f5fe:	6163      	str	r3, [r4, #20]
 800f600:	b002      	add	sp, #8
 800f602:	bd70      	pop	{r4, r5, r6, pc}
 800f604:	ab01      	add	r3, sp, #4
 800f606:	466a      	mov	r2, sp
 800f608:	f7ff ffc8 	bl	800f59c <__swhatbuf_r>
 800f60c:	9900      	ldr	r1, [sp, #0]
 800f60e:	4605      	mov	r5, r0
 800f610:	4630      	mov	r0, r6
 800f612:	f7ff f865 	bl	800e6e0 <_malloc_r>
 800f616:	b948      	cbnz	r0, 800f62c <__smakebuf_r+0x44>
 800f618:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f61c:	059a      	lsls	r2, r3, #22
 800f61e:	d4ef      	bmi.n	800f600 <__smakebuf_r+0x18>
 800f620:	f023 0303 	bic.w	r3, r3, #3
 800f624:	f043 0302 	orr.w	r3, r3, #2
 800f628:	81a3      	strh	r3, [r4, #12]
 800f62a:	e7e3      	b.n	800f5f4 <__smakebuf_r+0xc>
 800f62c:	89a3      	ldrh	r3, [r4, #12]
 800f62e:	6020      	str	r0, [r4, #0]
 800f630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f634:	81a3      	strh	r3, [r4, #12]
 800f636:	9b00      	ldr	r3, [sp, #0]
 800f638:	6163      	str	r3, [r4, #20]
 800f63a:	9b01      	ldr	r3, [sp, #4]
 800f63c:	6120      	str	r0, [r4, #16]
 800f63e:	b15b      	cbz	r3, 800f658 <__smakebuf_r+0x70>
 800f640:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f644:	4630      	mov	r0, r6
 800f646:	f000 f81d 	bl	800f684 <_isatty_r>
 800f64a:	b128      	cbz	r0, 800f658 <__smakebuf_r+0x70>
 800f64c:	89a3      	ldrh	r3, [r4, #12]
 800f64e:	f023 0303 	bic.w	r3, r3, #3
 800f652:	f043 0301 	orr.w	r3, r3, #1
 800f656:	81a3      	strh	r3, [r4, #12]
 800f658:	89a3      	ldrh	r3, [r4, #12]
 800f65a:	431d      	orrs	r5, r3
 800f65c:	81a5      	strh	r5, [r4, #12]
 800f65e:	e7cf      	b.n	800f600 <__smakebuf_r+0x18>

0800f660 <_fstat_r>:
 800f660:	b538      	push	{r3, r4, r5, lr}
 800f662:	4d07      	ldr	r5, [pc, #28]	; (800f680 <_fstat_r+0x20>)
 800f664:	2300      	movs	r3, #0
 800f666:	4604      	mov	r4, r0
 800f668:	4608      	mov	r0, r1
 800f66a:	4611      	mov	r1, r2
 800f66c:	602b      	str	r3, [r5, #0]
 800f66e:	f7f2 fb3e 	bl	8001cee <_fstat>
 800f672:	1c43      	adds	r3, r0, #1
 800f674:	d102      	bne.n	800f67c <_fstat_r+0x1c>
 800f676:	682b      	ldr	r3, [r5, #0]
 800f678:	b103      	cbz	r3, 800f67c <_fstat_r+0x1c>
 800f67a:	6023      	str	r3, [r4, #0]
 800f67c:	bd38      	pop	{r3, r4, r5, pc}
 800f67e:	bf00      	nop
 800f680:	24000ca4 	.word	0x24000ca4

0800f684 <_isatty_r>:
 800f684:	b538      	push	{r3, r4, r5, lr}
 800f686:	4d06      	ldr	r5, [pc, #24]	; (800f6a0 <_isatty_r+0x1c>)
 800f688:	2300      	movs	r3, #0
 800f68a:	4604      	mov	r4, r0
 800f68c:	4608      	mov	r0, r1
 800f68e:	602b      	str	r3, [r5, #0]
 800f690:	f7f2 fb3d 	bl	8001d0e <_isatty>
 800f694:	1c43      	adds	r3, r0, #1
 800f696:	d102      	bne.n	800f69e <_isatty_r+0x1a>
 800f698:	682b      	ldr	r3, [r5, #0]
 800f69a:	b103      	cbz	r3, 800f69e <_isatty_r+0x1a>
 800f69c:	6023      	str	r3, [r4, #0]
 800f69e:	bd38      	pop	{r3, r4, r5, pc}
 800f6a0:	24000ca4 	.word	0x24000ca4

0800f6a4 <tanh>:
 800f6a4:	b538      	push	{r3, r4, r5, lr}
 800f6a6:	eeb0 6b40 	vmov.f64	d6, d0
 800f6aa:	ee16 5a90 	vmov	r5, s13
 800f6ae:	4a2e      	ldr	r2, [pc, #184]	; (800f768 <tanh+0xc4>)
 800f6b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	ed2d 8b02 	vpush	{d8}
 800f6ba:	dd0f      	ble.n	800f6dc <tanh+0x38>
 800f6bc:	4b2b      	ldr	r3, [pc, #172]	; (800f76c <tanh+0xc8>)
 800f6be:	ed93 4b00 	vldr	d4, [r3]
 800f6c2:	ed93 0b00 	vldr	d0, [r3]
 800f6c6:	ee84 7b06 	vdiv.f64	d7, d4, d6
 800f6ca:	2d00      	cmp	r5, #0
 800f6cc:	bfac      	ite	ge
 800f6ce:	ee37 0b00 	vaddge.f64	d0, d7, d0
 800f6d2:	ee37 0b40 	vsublt.f64	d0, d7, d0
 800f6d6:	ecbd 8b02 	vpop	{d8}
 800f6da:	bd38      	pop	{r3, r4, r5, pc}
 800f6dc:	4a24      	ldr	r2, [pc, #144]	; (800f770 <tanh+0xcc>)
 800f6de:	4293      	cmp	r3, r2
 800f6e0:	dc39      	bgt.n	800f756 <tanh+0xb2>
 800f6e2:	f1b3 5f72 	cmp.w	r3, #1015021568	; 0x3c800000
 800f6e6:	da07      	bge.n	800f6f8 <tanh+0x54>
 800f6e8:	4b20      	ldr	r3, [pc, #128]	; (800f76c <tanh+0xc8>)
 800f6ea:	ed93 7b00 	vldr	d7, [r3]
 800f6ee:	ee37 7b00 	vadd.f64	d7, d7, d0
 800f6f2:	ee27 0b00 	vmul.f64	d0, d7, d0
 800f6f6:	e7ee      	b.n	800f6d6 <tanh+0x32>
 800f6f8:	4a1e      	ldr	r2, [pc, #120]	; (800f774 <tanh+0xd0>)
 800f6fa:	4c1f      	ldr	r4, [pc, #124]	; (800f778 <tanh+0xd4>)
 800f6fc:	4293      	cmp	r3, r2
 800f6fe:	dd19      	ble.n	800f734 <tanh+0x90>
 800f700:	f000 fab6 	bl	800fc70 <fabs>
 800f704:	ed94 7b00 	vldr	d7, [r4]
 800f708:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f70c:	f000 f838 	bl	800f780 <expm1>
 800f710:	4b16      	ldr	r3, [pc, #88]	; (800f76c <tanh+0xc8>)
 800f712:	ed93 7b00 	vldr	d7, [r3]
 800f716:	ed94 5b00 	vldr	d5, [r4]
 800f71a:	ed94 6b00 	vldr	d6, [r4]
 800f71e:	ee36 0b00 	vadd.f64	d0, d6, d0
 800f722:	ee85 6b00 	vdiv.f64	d6, d5, d0
 800f726:	ee37 0b46 	vsub.f64	d0, d7, d6
 800f72a:	2d00      	cmp	r5, #0
 800f72c:	bfb8      	it	lt
 800f72e:	eeb1 0b40 	vneglt.f64	d0, d0
 800f732:	e7d0      	b.n	800f6d6 <tanh+0x32>
 800f734:	ed94 8b00 	vldr	d8, [r4]
 800f738:	f000 fa9a 	bl	800fc70 <fabs>
 800f73c:	ee28 0b40 	vnmul.f64	d0, d8, d0
 800f740:	f000 f81e 	bl	800f780 <expm1>
 800f744:	ed94 7b00 	vldr	d7, [r4]
 800f748:	eeb1 6b40 	vneg.f64	d6, d0
 800f74c:	ee37 7b00 	vadd.f64	d7, d7, d0
 800f750:	ee86 0b07 	vdiv.f64	d0, d6, d7
 800f754:	e7e9      	b.n	800f72a <tanh+0x86>
 800f756:	4b05      	ldr	r3, [pc, #20]	; (800f76c <tanh+0xc8>)
 800f758:	ed93 0b00 	vldr	d0, [r3]
 800f75c:	4b07      	ldr	r3, [pc, #28]	; (800f77c <tanh+0xd8>)
 800f75e:	ed93 7b00 	vldr	d7, [r3]
 800f762:	ee30 0b47 	vsub.f64	d0, d0, d7
 800f766:	e7e0      	b.n	800f72a <tanh+0x86>
 800f768:	7fefffff 	.word	0x7fefffff
 800f76c:	240001e0 	.word	0x240001e0
 800f770:	4035ffff 	.word	0x4035ffff
 800f774:	3fefffff 	.word	0x3fefffff
 800f778:	240001f0 	.word	0x240001f0
 800f77c:	240001e8 	.word	0x240001e8

0800f780 <expm1>:
 800f780:	b410      	push	{r4}
 800f782:	ee10 2a90 	vmov	r2, s1
 800f786:	49a4      	ldr	r1, [pc, #656]	; (800fa18 <expm1+0x298>)
 800f788:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800f78c:	428b      	cmp	r3, r1
 800f78e:	ed2d 8b02 	vpush	{d8}
 800f792:	d934      	bls.n	800f7fe <expm1+0x7e>
 800f794:	49a1      	ldr	r1, [pc, #644]	; (800fa1c <expm1+0x29c>)
 800f796:	428b      	cmp	r3, r1
 800f798:	d923      	bls.n	800f7e2 <expm1+0x62>
 800f79a:	49a1      	ldr	r1, [pc, #644]	; (800fa20 <expm1+0x2a0>)
 800f79c:	428b      	cmp	r3, r1
 800f79e:	d912      	bls.n	800f7c6 <expm1+0x46>
 800f7a0:	ee10 1a10 	vmov	r1, s0
 800f7a4:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800f7a8:	430b      	orrs	r3, r1
 800f7aa:	d006      	beq.n	800f7ba <expm1+0x3a>
 800f7ac:	ee30 0b00 	vadd.f64	d0, d0, d0
 800f7b0:	ecbd 8b02 	vpop	{d8}
 800f7b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7b8:	4770      	bx	lr
 800f7ba:	2a00      	cmp	r2, #0
 800f7bc:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800f7c0:	fe20 0b07 	vselge.f64	d0, d0, d7
 800f7c4:	e7f4      	b.n	800f7b0 <expm1+0x30>
 800f7c6:	ed9f 7b7c 	vldr	d7, [pc, #496]	; 800f9b8 <expm1+0x238>
 800f7ca:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7d2:	dd06      	ble.n	800f7e2 <expm1+0x62>
 800f7d4:	ecbd 8b02 	vpop	{d8}
 800f7d8:	2000      	movs	r0, #0
 800f7da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7de:	f000 ba1f 	b.w	800fc20 <__math_oflow>
 800f7e2:	2a00      	cmp	r2, #0
 800f7e4:	da59      	bge.n	800f89a <expm1+0x11a>
 800f7e6:	ed9f 7b76 	vldr	d7, [pc, #472]	; 800f9c0 <expm1+0x240>
 800f7ea:	ee30 7b07 	vadd.f64	d7, d0, d7
 800f7ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f7f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7f6:	d550      	bpl.n	800f89a <expm1+0x11a>
 800f7f8:	eebf 0b00 	vmov.f64	d0, #240	; 0xbf800000 -1.0
 800f7fc:	e7d8      	b.n	800f7b0 <expm1+0x30>
 800f7fe:	4989      	ldr	r1, [pc, #548]	; (800fa24 <expm1+0x2a4>)
 800f800:	428b      	cmp	r3, r1
 800f802:	d966      	bls.n	800f8d2 <expm1+0x152>
 800f804:	4988      	ldr	r1, [pc, #544]	; (800fa28 <expm1+0x2a8>)
 800f806:	428b      	cmp	r3, r1
 800f808:	d847      	bhi.n	800f89a <expm1+0x11a>
 800f80a:	2a00      	cmp	r2, #0
 800f80c:	ed9f 7b6e 	vldr	d7, [pc, #440]	; 800f9c8 <expm1+0x248>
 800f810:	db3c      	blt.n	800f88c <expm1+0x10c>
 800f812:	ee30 7b47 	vsub.f64	d7, d0, d7
 800f816:	ed9f 6b6e 	vldr	d6, [pc, #440]	; 800f9d0 <expm1+0x250>
 800f81a:	2301      	movs	r3, #1
 800f81c:	ee37 0b46 	vsub.f64	d0, d7, d6
 800f820:	ee37 7b40 	vsub.f64	d7, d7, d0
 800f824:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f828:	ed9f 4b6b 	vldr	d4, [pc, #428]	; 800f9d8 <expm1+0x258>
 800f82c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800f830:	ee20 8b03 	vmul.f64	d8, d0, d3
 800f834:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800f9e0 <expm1+0x260>
 800f838:	ee20 6b08 	vmul.f64	d6, d0, d8
 800f83c:	eeb0 1b08 	vmov.f64	d1, #8	; 0x40400000  3.0
 800f840:	eea6 5b04 	vfma.f64	d5, d6, d4
 800f844:	ed9f 4b68 	vldr	d4, [pc, #416]	; 800f9e8 <expm1+0x268>
 800f848:	ed9f 2b69 	vldr	d2, [pc, #420]	; 800f9f0 <expm1+0x270>
 800f84c:	eea5 4b06 	vfma.f64	d4, d5, d6
 800f850:	ed9f 5b69 	vldr	d5, [pc, #420]	; 800f9f8 <expm1+0x278>
 800f854:	eea4 5b06 	vfma.f64	d5, d4, d6
 800f858:	eea5 2b06 	vfma.f64	d2, d5, d6
 800f85c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800f860:	eeb0 4b45 	vmov.f64	d4, d5
 800f864:	eea2 4b06 	vfma.f64	d4, d2, d6
 800f868:	eea8 1b44 	vfms.f64	d1, d8, d4
 800f86c:	eeb1 8b08 	vmov.f64	d8, #24	; 0x40c00000  6.0
 800f870:	ee34 2b41 	vsub.f64	d2, d4, d1
 800f874:	eea0 8b41 	vfms.f64	d8, d0, d1
 800f878:	ee82 4b08 	vdiv.f64	d4, d2, d8
 800f87c:	ee24 4b06 	vmul.f64	d4, d4, d6
 800f880:	bbab      	cbnz	r3, 800f8ee <expm1+0x16e>
 800f882:	ee90 6b04 	vfnms.f64	d6, d0, d4
 800f886:	ee30 0b46 	vsub.f64	d0, d0, d6
 800f88a:	e791      	b.n	800f7b0 <expm1+0x30>
 800f88c:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 800fa00 <expm1+0x280>
 800f890:	ee30 7b07 	vadd.f64	d7, d0, d7
 800f894:	f04f 33ff 	mov.w	r3, #4294967295
 800f898:	e7c0      	b.n	800f81c <expm1+0x9c>
 800f89a:	eebe 6b00 	vmov.f64	d6, #224	; 0xbf000000 -0.5
 800f89e:	2a00      	cmp	r2, #0
 800f8a0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800f8a4:	fe27 7b06 	vselge.f64	d7, d7, d6
 800f8a8:	ed9f 6b57 	vldr	d6, [pc, #348]	; 800fa08 <expm1+0x288>
 800f8ac:	ed9f 5b46 	vldr	d5, [pc, #280]	; 800f9c8 <expm1+0x248>
 800f8b0:	ee00 7b06 	vmla.f64	d7, d0, d6
 800f8b4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800f8b8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800f8bc:	ee17 3a90 	vmov	r3, s15
 800f8c0:	eeb0 7b40 	vmov.f64	d7, d0
 800f8c4:	eea6 7b45 	vfms.f64	d7, d6, d5
 800f8c8:	ed9f 5b41 	vldr	d5, [pc, #260]	; 800f9d0 <expm1+0x250>
 800f8cc:	ee26 6b05 	vmul.f64	d6, d6, d5
 800f8d0:	e7a4      	b.n	800f81c <expm1+0x9c>
 800f8d2:	4a56      	ldr	r2, [pc, #344]	; (800fa2c <expm1+0x2ac>)
 800f8d4:	4293      	cmp	r3, r2
 800f8d6:	d808      	bhi.n	800f8ea <expm1+0x16a>
 800f8d8:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 800fa10 <expm1+0x290>
 800f8dc:	ee30 7b07 	vadd.f64	d7, d0, d7
 800f8e0:	ee37 7b47 	vsub.f64	d7, d7, d7
 800f8e4:	ee30 0b47 	vsub.f64	d0, d0, d7
 800f8e8:	e762      	b.n	800f7b0 <expm1+0x30>
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	e79c      	b.n	800f828 <expm1+0xa8>
 800f8ee:	1c5a      	adds	r2, r3, #1
 800f8f0:	ee34 4b47 	vsub.f64	d4, d4, d7
 800f8f4:	ee94 7b00 	vfnms.f64	d7, d4, d0
 800f8f8:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f8fc:	d106      	bne.n	800f90c <expm1+0x18c>
 800f8fe:	ee30 7b47 	vsub.f64	d7, d0, d7
 800f902:	eebe 0b00 	vmov.f64	d0, #224	; 0xbf000000 -0.5
 800f906:	eea7 0b03 	vfma.f64	d0, d7, d3
 800f90a:	e751      	b.n	800f7b0 <expm1+0x30>
 800f90c:	2b01      	cmp	r3, #1
 800f90e:	d118      	bne.n	800f942 <expm1+0x1c2>
 800f910:	eebd 6b00 	vmov.f64	d6, #208	; 0xbe800000 -0.250
 800f914:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800f918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f91c:	d508      	bpl.n	800f930 <expm1+0x1b0>
 800f91e:	ee30 3b03 	vadd.f64	d3, d0, d3
 800f922:	eeb8 0b00 	vmov.f64	d0, #128	; 0xc0000000 -2.0
 800f926:	ee37 7b43 	vsub.f64	d7, d7, d3
 800f92a:	ee27 0b00 	vmul.f64	d0, d7, d0
 800f92e:	e73f      	b.n	800f7b0 <expm1+0x30>
 800f930:	ee30 7b47 	vsub.f64	d7, d0, d7
 800f934:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 800f938:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f93c:	eeb0 0b45 	vmov.f64	d0, d5
 800f940:	e736      	b.n	800f7b0 <expm1+0x30>
 800f942:	1c5a      	adds	r2, r3, #1
 800f944:	2a39      	cmp	r2, #57	; 0x39
 800f946:	ea4f 5403 	mov.w	r4, r3, lsl #20
 800f94a:	d90d      	bls.n	800f968 <expm1+0x1e8>
 800f94c:	ee37 7b40 	vsub.f64	d7, d7, d0
 800f950:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f954:	ee17 1a90 	vmov	r1, s15
 800f958:	ec53 2b17 	vmov	r2, r3, d7
 800f95c:	1863      	adds	r3, r4, r1
 800f95e:	ec43 2b10 	vmov	d0, r2, r3
 800f962:	ee30 0b45 	vsub.f64	d0, d0, d5
 800f966:	e723      	b.n	800f7b0 <expm1+0x30>
 800f968:	2b13      	cmp	r3, #19
 800f96a:	f04f 0000 	mov.w	r0, #0
 800f96e:	dc15      	bgt.n	800f99c <expm1+0x21c>
 800f970:	ee37 7b40 	vsub.f64	d7, d7, d0
 800f974:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f978:	fa42 f303 	asr.w	r3, r2, r3
 800f97c:	f1c3 517f 	rsb	r1, r3, #1069547520	; 0x3fc00000
 800f980:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800f984:	ec41 0b16 	vmov	d6, r0, r1
 800f988:	ee36 7b47 	vsub.f64	d7, d6, d7
 800f98c:	ee17 1a90 	vmov	r1, s15
 800f990:	ec53 2b17 	vmov	r2, r3, d7
 800f994:	1863      	adds	r3, r4, r1
 800f996:	ec43 2b10 	vmov	d0, r2, r3
 800f99a:	e709      	b.n	800f7b0 <expm1+0x30>
 800f99c:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 800f9a0:	3303      	adds	r3, #3
 800f9a2:	0519      	lsls	r1, r3, #20
 800f9a4:	ec41 0b16 	vmov	d6, r0, r1
 800f9a8:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f9ac:	ee30 7b47 	vsub.f64	d7, d0, d7
 800f9b0:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f9b4:	e7ea      	b.n	800f98c <expm1+0x20c>
 800f9b6:	bf00      	nop
 800f9b8:	fefa39ef 	.word	0xfefa39ef
 800f9bc:	40862e42 	.word	0x40862e42
 800f9c0:	c2f8f359 	.word	0xc2f8f359
 800f9c4:	01a56e1f 	.word	0x01a56e1f
 800f9c8:	fee00000 	.word	0xfee00000
 800f9cc:	3fe62e42 	.word	0x3fe62e42
 800f9d0:	35793c76 	.word	0x35793c76
 800f9d4:	3dea39ef 	.word	0x3dea39ef
 800f9d8:	6e09c32d 	.word	0x6e09c32d
 800f9dc:	be8afdb7 	.word	0xbe8afdb7
 800f9e0:	86e65239 	.word	0x86e65239
 800f9e4:	3ed0cfca 	.word	0x3ed0cfca
 800f9e8:	9eaadbb7 	.word	0x9eaadbb7
 800f9ec:	bf14ce19 	.word	0xbf14ce19
 800f9f0:	111110f4 	.word	0x111110f4
 800f9f4:	bfa11111 	.word	0xbfa11111
 800f9f8:	19fe5585 	.word	0x19fe5585
 800f9fc:	3f5a01a0 	.word	0x3f5a01a0
 800fa00:	35793c76 	.word	0x35793c76
 800fa04:	bdea39ef 	.word	0xbdea39ef
 800fa08:	652b82fe 	.word	0x652b82fe
 800fa0c:	3ff71547 	.word	0x3ff71547
 800fa10:	8800759c 	.word	0x8800759c
 800fa14:	7e37e43c 	.word	0x7e37e43c
 800fa18:	40436879 	.word	0x40436879
 800fa1c:	40862e41 	.word	0x40862e41
 800fa20:	7fefffff 	.word	0x7fefffff
 800fa24:	3fd62e42 	.word	0x3fd62e42
 800fa28:	3ff0a2b1 	.word	0x3ff0a2b1
 800fa2c:	3c8fffff 	.word	0x3c8fffff

0800fa30 <exp>:
 800fa30:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 800fa32:	ee10 3a90 	vmov	r3, s1
 800fa36:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800fa3a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800fa3e:	18a2      	adds	r2, r4, r2
 800fa40:	2a3e      	cmp	r2, #62	; 0x3e
 800fa42:	ee10 1a10 	vmov	r1, s0
 800fa46:	d922      	bls.n	800fa8e <exp+0x5e>
 800fa48:	2a00      	cmp	r2, #0
 800fa4a:	da06      	bge.n	800fa5a <exp+0x2a>
 800fa4c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800fa50:	ee30 0b07 	vadd.f64	d0, d0, d7
 800fa54:	b004      	add	sp, #16
 800fa56:	bcf0      	pop	{r4, r5, r6, r7}
 800fa58:	4770      	bx	lr
 800fa5a:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 800fa5e:	f04f 0000 	mov.w	r0, #0
 800fa62:	d913      	bls.n	800fa8c <exp+0x5c>
 800fa64:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800fa68:	bf08      	it	eq
 800fa6a:	4281      	cmpeq	r1, r0
 800fa6c:	f000 80a0 	beq.w	800fbb0 <exp+0x180>
 800fa70:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800fa74:	4294      	cmp	r4, r2
 800fa76:	d0e9      	beq.n	800fa4c <exp+0x1c>
 800fa78:	4283      	cmp	r3, r0
 800fa7a:	da03      	bge.n	800fa84 <exp+0x54>
 800fa7c:	b004      	add	sp, #16
 800fa7e:	bcf0      	pop	{r4, r5, r6, r7}
 800fa80:	f000 b8c6 	b.w	800fc10 <__math_uflow>
 800fa84:	b004      	add	sp, #16
 800fa86:	bcf0      	pop	{r4, r5, r6, r7}
 800fa88:	f000 b8ca 	b.w	800fc20 <__math_oflow>
 800fa8c:	4604      	mov	r4, r0
 800fa8e:	4950      	ldr	r1, [pc, #320]	; (800fbd0 <exp+0x1a0>)
 800fa90:	ed91 6b02 	vldr	d6, [r1, #8]
 800fa94:	ed91 5b00 	vldr	d5, [r1]
 800fa98:	eeb0 7b46 	vmov.f64	d7, d6
 800fa9c:	eea5 7b00 	vfma.f64	d7, d5, d0
 800faa0:	ee17 5a10 	vmov	r5, s14
 800faa4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800faa8:	ed91 6b04 	vldr	d6, [r1, #16]
 800faac:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800fab0:	eea6 0b07 	vfma.f64	d0, d6, d7
 800fab4:	ed91 6b06 	vldr	d6, [r1, #24]
 800fab8:	18d8      	adds	r0, r3, r3
 800faba:	f100 030f 	add.w	r3, r0, #15
 800fabe:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800fac2:	eea6 0b07 	vfma.f64	d0, d6, d7
 800fac6:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 800faca:	ee20 7b00 	vmul.f64	d7, d0, d0
 800face:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 800fad2:	ed91 4b08 	vldr	d4, [r1, #32]
 800fad6:	ee30 6b06 	vadd.f64	d6, d0, d6
 800fada:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800fade:	eea3 4b00 	vfma.f64	d4, d3, d0
 800fae2:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 800fae6:	eea4 6b07 	vfma.f64	d6, d4, d7
 800faea:	ee27 7b07 	vmul.f64	d7, d7, d7
 800faee:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 800faf2:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 800faf6:	f8d2 c004 	ldr.w	ip, [r2, #4]
 800fafa:	eea3 4b00 	vfma.f64	d4, d3, d0
 800fafe:	2600      	movs	r6, #0
 800fb00:	19f2      	adds	r2, r6, r7
 800fb02:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 800fb06:	eea7 6b04 	vfma.f64	d6, d7, d4
 800fb0a:	2c00      	cmp	r4, #0
 800fb0c:	d14b      	bne.n	800fba6 <exp+0x176>
 800fb0e:	42b5      	cmp	r5, r6
 800fb10:	db10      	blt.n	800fb34 <exp+0x104>
 800fb12:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800fb16:	ed9f 7b28 	vldr	d7, [pc, #160]	; 800fbb8 <exp+0x188>
 800fb1a:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800fb1e:	4610      	mov	r0, r2
 800fb20:	ec41 0b10 	vmov	d0, r0, r1
 800fb24:	eea6 0b00 	vfma.f64	d0, d6, d0
 800fb28:	ee20 0b07 	vmul.f64	d0, d0, d7
 800fb2c:	b004      	add	sp, #16
 800fb2e:	bcf0      	pop	{r4, r5, r6, r7}
 800fb30:	f000 b88a 	b.w	800fc48 <__math_check_oflow>
 800fb34:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800fb38:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800fb3c:	4610      	mov	r0, r2
 800fb3e:	ec41 0b17 	vmov	d7, r0, r1
 800fb42:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800fb46:	ee26 6b07 	vmul.f64	d6, d6, d7
 800fb4a:	ee37 5b06 	vadd.f64	d5, d7, d6
 800fb4e:	eeb4 5bc4 	vcmpe.f64	d5, d4
 800fb52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb56:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800fbc0 <exp+0x190>
 800fb5a:	d51e      	bpl.n	800fb9a <exp+0x16a>
 800fb5c:	ee35 3b04 	vadd.f64	d3, d5, d4
 800fb60:	ee37 7b45 	vsub.f64	d7, d7, d5
 800fb64:	ee37 7b06 	vadd.f64	d7, d7, d6
 800fb68:	ee34 6b43 	vsub.f64	d6, d4, d3
 800fb6c:	ee36 6b05 	vadd.f64	d6, d6, d5
 800fb70:	ee36 6b07 	vadd.f64	d6, d6, d7
 800fb74:	ee36 6b03 	vadd.f64	d6, d6, d3
 800fb78:	ee36 5b44 	vsub.f64	d5, d6, d4
 800fb7c:	eeb5 5b40 	vcmp.f64	d5, #0.0
 800fb80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb84:	d101      	bne.n	800fb8a <exp+0x15a>
 800fb86:	ed9f 5b10 	vldr	d5, [pc, #64]	; 800fbc8 <exp+0x198>
 800fb8a:	ed8d 0b00 	vstr	d0, [sp]
 800fb8e:	ed9d 7b00 	vldr	d7, [sp]
 800fb92:	ee27 7b00 	vmul.f64	d7, d7, d0
 800fb96:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fb9a:	ee25 0b00 	vmul.f64	d0, d5, d0
 800fb9e:	b004      	add	sp, #16
 800fba0:	bcf0      	pop	{r4, r5, r6, r7}
 800fba2:	f000 b845 	b.w	800fc30 <__math_check_uflow>
 800fba6:	ec43 2b10 	vmov	d0, r2, r3
 800fbaa:	eea6 0b00 	vfma.f64	d0, d6, d0
 800fbae:	e751      	b.n	800fa54 <exp+0x24>
 800fbb0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800fbc8 <exp+0x198>
 800fbb4:	e74e      	b.n	800fa54 <exp+0x24>
 800fbb6:	bf00      	nop
 800fbb8:	00000000 	.word	0x00000000
 800fbbc:	7f000000 	.word	0x7f000000
 800fbc0:	00000000 	.word	0x00000000
 800fbc4:	00100000 	.word	0x00100000
	...
 800fbd0:	08010118 	.word	0x08010118

0800fbd4 <with_errno>:
 800fbd4:	b513      	push	{r0, r1, r4, lr}
 800fbd6:	4604      	mov	r4, r0
 800fbd8:	ed8d 0b00 	vstr	d0, [sp]
 800fbdc:	f7fd feec 	bl	800d9b8 <__errno>
 800fbe0:	ed9d 0b00 	vldr	d0, [sp]
 800fbe4:	6004      	str	r4, [r0, #0]
 800fbe6:	b002      	add	sp, #8
 800fbe8:	bd10      	pop	{r4, pc}

0800fbea <xflow>:
 800fbea:	b082      	sub	sp, #8
 800fbec:	b158      	cbz	r0, 800fc06 <xflow+0x1c>
 800fbee:	eeb1 7b40 	vneg.f64	d7, d0
 800fbf2:	ed8d 7b00 	vstr	d7, [sp]
 800fbf6:	ed9d 7b00 	vldr	d7, [sp]
 800fbfa:	2022      	movs	r0, #34	; 0x22
 800fbfc:	ee20 0b07 	vmul.f64	d0, d0, d7
 800fc00:	b002      	add	sp, #8
 800fc02:	f7ff bfe7 	b.w	800fbd4 <with_errno>
 800fc06:	eeb0 7b40 	vmov.f64	d7, d0
 800fc0a:	e7f2      	b.n	800fbf2 <xflow+0x8>
 800fc0c:	0000      	movs	r0, r0
	...

0800fc10 <__math_uflow>:
 800fc10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fc18 <__math_uflow+0x8>
 800fc14:	f7ff bfe9 	b.w	800fbea <xflow>
 800fc18:	00000000 	.word	0x00000000
 800fc1c:	10000000 	.word	0x10000000

0800fc20 <__math_oflow>:
 800fc20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fc28 <__math_oflow+0x8>
 800fc24:	f7ff bfe1 	b.w	800fbea <xflow>
 800fc28:	00000000 	.word	0x00000000
 800fc2c:	70000000 	.word	0x70000000

0800fc30 <__math_check_uflow>:
 800fc30:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800fc34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc38:	d102      	bne.n	800fc40 <__math_check_uflow+0x10>
 800fc3a:	2022      	movs	r0, #34	; 0x22
 800fc3c:	f7ff bfca 	b.w	800fbd4 <with_errno>
 800fc40:	4770      	bx	lr
 800fc42:	0000      	movs	r0, r0
 800fc44:	0000      	movs	r0, r0
	...

0800fc48 <__math_check_oflow>:
 800fc48:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800fc68 <__math_check_oflow+0x20>
 800fc4c:	eeb0 7bc0 	vabs.f64	d7, d0
 800fc50:	eeb4 7b46 	vcmp.f64	d7, d6
 800fc54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc58:	dd02      	ble.n	800fc60 <__math_check_oflow+0x18>
 800fc5a:	2022      	movs	r0, #34	; 0x22
 800fc5c:	f7ff bfba 	b.w	800fbd4 <with_errno>
 800fc60:	4770      	bx	lr
 800fc62:	bf00      	nop
 800fc64:	f3af 8000 	nop.w
 800fc68:	ffffffff 	.word	0xffffffff
 800fc6c:	7fefffff 	.word	0x7fefffff

0800fc70 <fabs>:
 800fc70:	ec51 0b10 	vmov	r0, r1, d0
 800fc74:	ee10 2a10 	vmov	r2, s0
 800fc78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fc7c:	ec43 2b10 	vmov	d0, r2, r3
 800fc80:	4770      	bx	lr
	...

0800fc84 <_init>:
 800fc84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc86:	bf00      	nop
 800fc88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc8a:	bc08      	pop	{r3}
 800fc8c:	469e      	mov	lr, r3
 800fc8e:	4770      	bx	lr

0800fc90 <_fini>:
 800fc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc92:	bf00      	nop
 800fc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc96:	bc08      	pop	{r3}
 800fc98:	469e      	mov	lr, r3
 800fc9a:	4770      	bx	lr
