name: FMC
description: FMC address block description
groupName: FMC
registers:
  - name: BCR1
    displayName: BCR1
    description: SRAM/NOR-flash chip-select control register for bank 1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 12507
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory bank enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory bank is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding memory bank is enabled.
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/data non multiplexed
            value: 0
          - name: B_0x1
            description: Address/data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/FRAM (default after reset for Bank 2.
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM) / FRAM
            value: 1
          - name: B_0x2
            description: NOR flash/OneNAND flash (default after reset for Bank 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
      - name: FACCEN
        description: Flash access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR flash memory access is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding NOR flash memory access is enabled (default after reset).
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset).
            value: 0
          - name: B_0x1
            description: Burst mode enable.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT active high
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is active one data cycle before wait state (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are disabled in the bank by the FMC, an AHB error is reported.
            value: 0
          - name: B_0x1
            description: Write operations are enabled for the bank by the FMC (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is disabled (its level not taken into account, no wait state inserted after the programmed flash latency period).
            value: 0
          - name: B_0x1
            description: NWAIT signal is enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset).
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: values inside FMC_BWTR register are not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: values inside FMC_BWTR register are taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is not taken in to account when running an asynchronous protocol (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is taken in to account when running an asynchronous protocol.
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary (default after reset)
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in Asynchronous mode.
            value: 0
          - name: B_0x1
            description: Write operations are performed in Synchronous mode.
            value: 1
      - name: CCLKEN
        description: Continuous clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The FMC_CLK is only generated during the synchronous memory access (read/write transaction).
            value: 0
          - name: B_0x1
            description: The FMC_CLK is generated continuously during asynchronous and synchronous access.
            value: 1
      - name: WFDIS
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write FIFO enabled (Default after reset)
            value: 0
          - name: B_0x1
            description: Write FIFO disabled
            value: 1
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 AHB clock cycle
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 AHB clock cycle
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 AHB clock cycles
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 AHB clock cycles
            value: 3
      - name: FMCEN
        description: FMC controller enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable the FMC controller
            value: 0
          - name: B_0x1
            description: Enable the FMC controller
            value: 1
  - name: BTR1
    displayName: BTR1
    description: SRAM/NOR-flash chip-select timing register for bank 1
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x HCLK period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   HCLK periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   HCLK periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   HCLK periods (default value after reset)
            value: 15
      - name: DATLAT
        description: '(see note below bit descriptions): Data latency for synchronous memory'
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: BCR2
    displayName: BCR2
    description: SRAM/NOR-flash chip-select control register for bank 2
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 12498
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory bank enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory bank is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding memory bank is enabled.
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/data non multiplexed
            value: 0
          - name: B_0x1
            description: Address/data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/FRAM (default after reset for Bank 2.
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM) / FRAM
            value: 1
          - name: B_0x2
            description: NOR flash/OneNAND flash (default after reset for Bank 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
      - name: FACCEN
        description: Flash access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR flash memory access is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding NOR flash memory access is enabled (default after reset).
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset).
            value: 0
          - name: B_0x1
            description: Burst mode enable.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT active high
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is active one data cycle before wait state (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are disabled in the bank by the FMC, an AHB error is reported.
            value: 0
          - name: B_0x1
            description: Write operations are enabled for the bank by the FMC (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is disabled (its level not taken into account, no wait state inserted after the programmed flash latency period).
            value: 0
          - name: B_0x1
            description: NWAIT signal is enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset).
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: values inside FMC_BWTR register are not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: values inside FMC_BWTR register are taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is not taken in to account when running an asynchronous protocol (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is taken in to account when running an asynchronous protocol.
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary (default after reset)
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in Asynchronous mode.
            value: 0
          - name: B_0x1
            description: Write operations are performed in Synchronous mode.
            value: 1
      - name: CCLKEN
        description: Continuous clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The FMC_CLK is only generated during the synchronous memory access (read/write transaction).
            value: 0
          - name: B_0x1
            description: The FMC_CLK is generated continuously during asynchronous and synchronous access.
            value: 1
      - name: WFDIS
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write FIFO enabled (Default after reset)
            value: 0
          - name: B_0x1
            description: Write FIFO disabled
            value: 1
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 AHB clock cycle
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 AHB clock cycle
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 AHB clock cycles
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 AHB clock cycles
            value: 3
      - name: FMCEN
        description: FMC controller enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable the FMC controller
            value: 0
          - name: B_0x1
            description: Enable the FMC controller
            value: 1
  - name: BTR2
    displayName: BTR2
    description: SRAM/NOR-flash chip-select timing register for bank 2
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x HCLK period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   HCLK periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   HCLK periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   HCLK periods (default value after reset)
            value: 15
      - name: DATLAT
        description: '(see note below bit descriptions): Data latency for synchronous memory'
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: BCR3
    displayName: BCR3
    description: SRAM/NOR-flash chip-select control register for bank 3
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 12498
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory bank enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory bank is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding memory bank is enabled.
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/data non multiplexed
            value: 0
          - name: B_0x1
            description: Address/data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/FRAM (default after reset for Bank 2.
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM) / FRAM
            value: 1
          - name: B_0x2
            description: NOR flash/OneNAND flash (default after reset for Bank 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
      - name: FACCEN
        description: Flash access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR flash memory access is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding NOR flash memory access is enabled (default after reset).
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset).
            value: 0
          - name: B_0x1
            description: Burst mode enable.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT active high
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is active one data cycle before wait state (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are disabled in the bank by the FMC, an AHB error is reported.
            value: 0
          - name: B_0x1
            description: Write operations are enabled for the bank by the FMC (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is disabled (its level not taken into account, no wait state inserted after the programmed flash latency period).
            value: 0
          - name: B_0x1
            description: NWAIT signal is enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset).
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: values inside FMC_BWTR register are not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: values inside FMC_BWTR register are taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is not taken in to account when running an asynchronous protocol (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is taken in to account when running an asynchronous protocol.
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary (default after reset)
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in Asynchronous mode.
            value: 0
          - name: B_0x1
            description: Write operations are performed in Synchronous mode.
            value: 1
      - name: CCLKEN
        description: Continuous clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The FMC_CLK is only generated during the synchronous memory access (read/write transaction).
            value: 0
          - name: B_0x1
            description: The FMC_CLK is generated continuously during asynchronous and synchronous access.
            value: 1
      - name: WFDIS
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write FIFO enabled (Default after reset)
            value: 0
          - name: B_0x1
            description: Write FIFO disabled
            value: 1
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 AHB clock cycle
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 AHB clock cycle
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 AHB clock cycles
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 AHB clock cycles
            value: 3
      - name: FMCEN
        description: FMC controller enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable the FMC controller
            value: 0
          - name: B_0x1
            description: Enable the FMC controller
            value: 1
  - name: BTR3
    displayName: BTR3
    description: SRAM/NOR-flash chip-select timing register for bank 3
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x HCLK period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   HCLK periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   HCLK periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   HCLK periods (default value after reset)
            value: 15
      - name: DATLAT
        description: '(see note below bit descriptions): Data latency for synchronous memory'
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: BCR4
    displayName: BCR4
    description: SRAM/NOR-flash chip-select control register for bank 4
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 12498
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory bank enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory bank is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding memory bank is enabled.
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/data non multiplexed
            value: 0
          - name: B_0x1
            description: Address/data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/FRAM (default after reset for Bank 2.
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM) / FRAM
            value: 1
          - name: B_0x2
            description: NOR flash/OneNAND flash (default after reset for Bank 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
      - name: FACCEN
        description: Flash access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR flash memory access is disabled.
            value: 0
          - name: B_0x1
            description: Corresponding NOR flash memory access is enabled (default after reset).
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset).
            value: 0
          - name: B_0x1
            description: Burst mode enable.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT active high
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is active one data cycle before wait state (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are disabled in the bank by the FMC, an AHB error is reported.
            value: 0
          - name: B_0x1
            description: Write operations are enabled for the bank by the FMC (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is disabled (its level not taken into account, no wait state inserted after the programmed flash latency period).
            value: 0
          - name: B_0x1
            description: NWAIT signal is enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset).
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: values inside FMC_BWTR register are not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: values inside FMC_BWTR register are taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal is not taken in to account when running an asynchronous protocol (default after reset).
            value: 0
          - name: B_0x1
            description: NWAIT signal is taken in to account when running an asynchronous protocol.
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary (default after reset)
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in Asynchronous mode.
            value: 0
          - name: B_0x1
            description: Write operations are performed in Synchronous mode.
            value: 1
      - name: CCLKEN
        description: Continuous clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The FMC_CLK is only generated during the synchronous memory access (read/write transaction).
            value: 0
          - name: B_0x1
            description: The FMC_CLK is generated continuously during asynchronous and synchronous access.
            value: 1
      - name: WFDIS
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write FIFO enabled (Default after reset)
            value: 0
          - name: B_0x1
            description: Write FIFO disabled
            value: 1
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 AHB clock cycle
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 AHB clock cycle
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 AHB clock cycles
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 AHB clock cycles
            value: 3
      - name: FMCEN
        description: FMC controller enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable the FMC controller
            value: 0
          - name: B_0x1
            description: Enable the FMC controller
            value: 1
  - name: BTR4
    displayName: BTR4
    description: SRAM/NOR-flash chip-select timing register for bank 4
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x HCLK period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   HCLK periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   HCLK periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   HCLK periods (default value after reset)
            value: 15
      - name: DATLAT
        description: '(see note below bit descriptions): Data latency for synchronous memory'
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: PCSCNTR
    displayName: PCSCNTR
    description: PSRAM chip select counter register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSCOUNT
        description: Chip select counter.
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: CNTB1EN
        description: Counter Bank 1 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled for Bank 1
            value: 0
          - name: B_0x1
            description: Counter enabled for Bank 1
            value: 1
      - name: CNTB2EN
        description: Counter Bank 2 enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled for Bank 2
            value: 0
          - name: B_0x1
            description: Counter enabled for Bank 2
            value: 1
      - name: CNTB3EN
        description: Counter Bank 3 enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled for Bank 3.
            value: 0
          - name: B_0x1
            description: Counter enabled for Bank 3
            value: 1
      - name: CNTB4EN
        description: Counter Bank 4 enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled for Bank 4
            value: 0
          - name: B_0x1
            description: Counter enabled for Bank 4
            value: 1
  - name: PCR
    displayName: PCR
    description: NAND flash control registers
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 24
    resetMask: 4294967295
    fields:
      - name: PWAITEN
        description: Wait feature enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PBKEN
        description: NAND flash memory bank enable bit
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory bank is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Corresponding memory bank is enabled
            value: 1
      - name: PTYP
        description: Memory type
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: NAND flash (default after reset)
            value: 1
      - name: PWID
        description: Data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset).
            value: 1
      - name: ECCEN
        description: ECC computation logic enable bit
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECC logic is disabled and reset (default after reset),
            value: 0
          - name: B_0x1
            description: ECC logic is enabled.
            value: 1
      - name: TCLR
        description: CLE to RE delay
        bitOffset: 9
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 HCLK cycle (default)
            value: 0
          - name: B_0xF
            description: 16 HCLK cycles
            value: 15
      - name: TAR
        description: ALE to RE delay
        bitOffset: 13
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 HCLK cycle (default)
            value: 0
      - name: TAR3
        description: ALE to RE delay
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 HCLK cycle (default)
            value: 0
      - name: ECCPS
        description: ECC page size
        bitOffset: 17
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 256 bytes
            value: 0
          - name: B_0x1
            description: 512 bytes
            value: 1
          - name: B_0x2
            description: 1024 bytes
            value: 2
          - name: B_0x3
            description: 2048 bytes
            value: 3
          - name: B_0x4
            description: 4096 bytes
            value: 4
          - name: B_0x5
            description: 8192 bytes
            value: 5
  - name: SR
    displayName: SR
    description: FIFO status and interrupt register
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 64
    resetMask: 4294967295
    fields:
      - name: IRS
        description: Interrupt rising edge status
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt rising edge occurred
            value: 0
          - name: B_0x1
            description: Interrupt rising edge occurred
            value: 1
      - name: ILS
        description: Interrupt high-level status
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Interrupt high-level occurred
            value: 0
          - name: B_0x1
            description: Interrupt high-level occurred
            value: 1
      - name: IFS
        description: Interrupt falling edge status
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt falling edge occurred
            value: 0
          - name: B_0x1
            description: Interrupt falling edge occurred
            value: 1
      - name: IREN
        description: Interrupt rising edge detection enable bit
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt rising edge detection request disabled
            value: 0
          - name: B_0x1
            description: Interrupt rising edge detection request enabled
            value: 1
      - name: ILEN
        description: Interrupt high-level detection enable bit
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt high-level detection request disabled
            value: 0
          - name: B_0x1
            description: Interrupt high-level detection request enabled
            value: 1
      - name: IFEN
        description: Interrupt falling edge detection enable bit
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt falling edge detection request disabled
            value: 0
          - name: B_0x1
            description: Interrupt falling edge detection request enabled
            value: 1
      - name: FEMPT
        description: FIFO empty
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: FIFO not empty
            value: 0
          - name: B_0x1
            description: FIFO empty
            value: 1
  - name: PMEM
    displayName: PMEM
    description: Common memory space timing register
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 4244438268
    resetMask: 4294967295
    fields:
      - name: MEMSET
        description: Common memory x setup time
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 HCLK cycle
            value: 0
          - name: B_0xFE
            description: 255 HCLK cycles
            value: 254
      - name: MEMWAIT
        description: Common memory wait time
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 2HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 1
          - name: B_0xFE
            description: 255 HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 254
      - name: MEMHOLD
        description: Common memory hold time
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 1 HCLK cycle for write access / 3 HCLK cycles for read access
            value: 1
          - name: B_0xFE
            description: 254 HCLK cycles for write access / 256 HCLK cycles for read access
            value: 254
      - name: MEMHIZ
        description: Common memory x data bus Hi-Z time
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 HCLK cycle
            value: 0
          - name: B_0xFE
            description: 255 HCLK cycles
            value: 254
  - name: PATT
    displayName: PATT
    description: Attribute memory space timing register
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 4244438268
    resetMask: 4294967295
    fields:
      - name: ATTSET
        description: Attribute memory setup time
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 HCLK cycle
            value: 0
          - name: B_0xFE
            description: 255 HCLK cycles
            value: 254
      - name: ATTWAIT
        description: Attribute memory wait time
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 2 HCLK cycles (+ wait cycle introduced by deassertion of NWAIT)
            value: 1
          - name: B_0xFE
            description: 255 HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 254
      - name: ATTHOLD
        description: Attribute memory hold time
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 1 HCLK cycle for write access / 3 HCLK cycles for read access
            value: 1
          - name: B_0xFE
            description: 254 HCLK cycles for write access / 256 HCLK cycles for read access
            value: 254
      - name: ATTHIZ
        description: Attribute memory data bus Hi-Z time
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 0 HCLK cycle
            value: 0
          - name: B_0xFE
            description: 255 HCLK cycles
            value: 254
  - name: ECCR
    displayName: ECCR
    description: ECC result registers
    addressOffset: 148
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECC
        description: ECC result
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: BWTR1
    displayName: BWTR1
    description: SRAM/NOR-flash write timing registers 1
    addressOffset: 260
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: BWTR2
    displayName: BWTR2
    description: SRAM/NOR-flash write timing registers 2
    addressOffset: 268
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: BWTR3
    displayName: BWTR3
    description: SRAM/NOR-flash write timing registers 3
    addressOffset: 276
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: BWTR4
    displayName: BWTR4
    description: SRAM/NOR-flash write timing registers 4
    addressOffset: 284
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0   HCLK clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2   HCLK clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15   HCLK clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1   HCLK clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2   HCLK clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255   HCLK clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 HCLK clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1   HCLK clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2   HCLK clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3   HCLK clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4   HCLK clock cycle
            value: 3
  - name: SDCR1
    displayName: SDCR1
    description: SDRAM control registers 1,2
    addressOffset: 320
    size: 32
    access: read-write
    resetValue: 720
    resetMask: 4294967295
    fields:
      - name: NC
        description: Number of column address bits
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 9 bits
            value: 1
          - name: B_0x2
            description: 10 bits
            value: 2
          - name: B_0x3
            description: 11 bits.
            value: 3
      - name: NR
        description: Number of row address bits
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 11 bit
            value: 0
          - name: B_0x1
            description: 12 bits
            value: 1
          - name: B_0x2
            description: 13 bits
            value: 2
      - name: MWID
        description: Memory data bus width.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
      - name: NB
        description: Number of internal banks
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Two internal Banks
            value: 0
          - name: B_0x1
            description: Four internal Banks
            value: 1
      - name: CAS
        description: CAS Latency
        bitOffset: 7
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 1 cycle
            value: 1
          - name: B_0x2
            description: 2 cycles
            value: 2
          - name: B_0x3
            description: 3 cycles
            value: 3
      - name: WP
        description: Write protection
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write accesses allowed
            value: 0
          - name: B_0x1
            description: Write accesses ignored
            value: 1
      - name: SDCLK
        description: SDRAM clock configuration
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDCLK clock disabled
            value: 0
          - name: B_0x1
            description: SDCLK period = 1x HCLK periods
            value: 1
          - name: B_0x2
            description: SDCLK period = 2 x HCLK periods
            value: 2
          - name: B_0x3
            description: SDCLK period = 3 x HCLK periods
            value: 3
      - name: RBURST
        description: Burst read
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: single read requests are not managed as bursts
            value: 0
          - name: B_0x1
            description: single read requests are always managed as bursts
            value: 1
      - name: RPIPE
        description: Read pipe
        bitOffset: 13
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No  clock cycle delay
            value: 0
          - name: B_0x1
            description: One  clock cycle delay
            value: 1
          - name: B_0x2
            description: Two  clock cycle delay
            value: 2
  - name: SDCR2
    displayName: SDCR2
    description: SDRAM control registers 1,2
    addressOffset: 324
    size: 32
    access: read-write
    resetValue: 720
    resetMask: 4294967295
    fields:
      - name: NC
        description: Number of column address bits
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 9 bits
            value: 1
          - name: B_0x2
            description: 10 bits
            value: 2
          - name: B_0x3
            description: 11 bits.
            value: 3
      - name: NR
        description: Number of row address bits
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 11 bit
            value: 0
          - name: B_0x1
            description: 12 bits
            value: 1
          - name: B_0x2
            description: 13 bits
            value: 2
      - name: MWID
        description: Memory data bus width.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
      - name: NB
        description: Number of internal banks
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Two internal Banks
            value: 0
          - name: B_0x1
            description: Four internal Banks
            value: 1
      - name: CAS
        description: CAS Latency
        bitOffset: 7
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 1 cycle
            value: 1
          - name: B_0x2
            description: 2 cycles
            value: 2
          - name: B_0x3
            description: 3 cycles
            value: 3
      - name: WP
        description: Write protection
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write accesses allowed
            value: 0
          - name: B_0x1
            description: Write accesses ignored
            value: 1
      - name: SDCLK
        description: SDRAM clock configuration
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDCLK clock disabled
            value: 0
          - name: B_0x1
            description: SDCLK period = 1x HCLK periods
            value: 1
          - name: B_0x2
            description: SDCLK period = 2 x HCLK periods
            value: 2
          - name: B_0x3
            description: SDCLK period = 3 x HCLK periods
            value: 3
      - name: RBURST
        description: Burst read
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: single read requests are not managed as bursts
            value: 0
          - name: B_0x1
            description: single read requests are always managed as bursts
            value: 1
      - name: RPIPE
        description: Read pipe
        bitOffset: 13
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No  clock cycle delay
            value: 0
          - name: B_0x1
            description: One  clock cycle delay
            value: 1
          - name: B_0x2
            description: Two  clock cycle delay
            value: 2
  - name: SDTR1
    displayName: SDTR1
    description: SDRAM timing registers 1,2
    addressOffset: 328
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: TMRD
        description: Load Mode Register to Active
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TXSR
        description: Exit Self-refresh delay
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRAS
        description: Self refresh time
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRC
        description: Row cycle delay
        bitOffset: 12
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TWR
        description: Recovery delay
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRP
        description: Row precharge delay
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRCD
        description: Row to column delay
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle.
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
  - name: SDTR2
    displayName: SDTR2
    description: SDRAM timing registers 1,2
    addressOffset: 332
    size: 32
    access: read-write
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: TMRD
        description: Load Mode Register to Active
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TXSR
        description: Exit Self-refresh delay
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRAS
        description: Self refresh time
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRC
        description: Row cycle delay
        bitOffset: 12
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TWR
        description: Recovery delay
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRP
        description: Row precharge delay
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRCD
        description: Row to column delay
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle.
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
  - name: SDCMR
    displayName: SDCMR
    description: SDRAM Command Mode register
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODE
        description: Command mode
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal Mode
            value: 0
          - name: B_0x1
            description: Clock Configuration Enable
            value: 1
          - name: B_0x2
            description: PALL (All Bank Precharge) command
            value: 2
          - name: B_0x3
            description: Auto-refresh command
            value: 3
          - name: B_0x4
            description: Load Mode Register
            value: 4
          - name: B_0x5
            description: Self-refresh command
            value: 5
          - name: B_0x6
            description: Power-down command
            value: 6
      - name: CTB2
        description: Command Target Bank 2
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command not issued to SDRAM Bank 2
            value: 0
          - name: B_0x1
            description: Command issued to SDRAM Bank 2
            value: 1
      - name: CTB1
        description: Command Target Bank 1
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command not issued to SDRAM Bank 1
            value: 0
          - name: B_0x1
            description: Command issued to SDRAM Bank 1
            value: 1
      - name: NRFS
        description: Number of Auto-refresh
        bitOffset: 5
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 Auto-refresh cycle
            value: 0
          - name: B_0x1
            description: 2 Auto-refresh cycles
            value: 1
          - name: B_0xE
            description: 15 Auto-refresh cycles
            value: 14
          - name: B_0xF
            description: 16 Auto-refresh cycles
            value: 15
      - name: MRD
        description: Mode Register definition
        bitOffset: 9
        bitWidth: 13
        access: read-write
  - name: SDRTR
    displayName: SDRTR
    description: SDRAM refresh timer register
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRE
        description: Clear Refresh error flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Refresh Error flag is cleared
            value: 1
      - name: COUNT
        description: Refresh Timer Count
        bitOffset: 1
        bitWidth: 13
        access: read-write
      - name: REIE
        description: RES Interrupt Enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt is disabled
            value: 0
          - name: B_0x1
            description: An Interrupt is generated if RE = 1
            value: 1
  - name: SDSR
    displayName: SDSR
    description: SDRAM status register
    addressOffset: 344
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RE
        description: Refresh error flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No refresh error has been detected
            value: 0
          - name: B_0x1
            description: A refresh error has been detected
            value: 1
      - name: MODES1
        description: Status Mode for Bank 1
        bitOffset: 1
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Normal Mode
            value: 0
          - name: B_0x1
            description: Self-refresh mode
            value: 1
          - name: B_0x2
            description: Power-down mode
            value: 2
      - name: MODES2
        description: Status Mode for Bank 2
        bitOffset: 3
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Normal Mode
            value: 0
          - name: B_0x1
            description: Self-refresh mode
            value: 1
          - name: B_0x2
            description: Power-down mode
            value: 2
      - name: BUSY
        description: Busy status
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: SDRAM Controller is ready to accept a new request
            value: 0
addressBlocks:
  - offset: 0
    size: 348
    usage: registers
interrupts:
  - name: INTR
    description: FMC global interrupt
