//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29745058
// Cuda compilation tools, release 11.3, V11.3.58
// Based on NVVM 7.0.1
//

.version 7.3
.target sm_52
.address_size 64

	// .globl	matmul

.visible .entry matmul(
	.param .u64 matmul_param_0,
	.param .u64 matmul_param_1,
	.param .u64 matmul_param_2,
	.param .u32 matmul_param_3,
	.param .u32 matmul_param_4,
	.param .u32 matmul_param_5
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<30>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd4, [matmul_param_0];
	ld.param.u64 	%rd5, [matmul_param_1];
	ld.param.u64 	%rd3, [matmul_param_2];
	ld.param.u32 	%r36, [matmul_param_3];
	ld.param.u32 	%r34, [matmul_param_4];
	ld.param.u32 	%r35, [matmul_param_5];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r37, %ntid.y;
	mov.u32 	%r38, %ctaid.y;
	mov.u32 	%r39, %tid.y;
	mad.lo.s32 	%r1, %r38, %r37, %r39;
	mov.u32 	%r40, %ntid.x;
	mov.u32 	%r41, %ctaid.x;
	mul.lo.s32 	%r2, %r41, %r40;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r2, %r3;
	setp.ge.u32 	%p1, %r4, %r35;
	setp.ge.u32 	%p2, %r1, %r36;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_9;

	setp.eq.s32 	%p4, %r34, 0;
	mov.f32 	%f29, 0f00000000;
	@%p4 bra 	$L__BB0_8;

	mul.lo.s32 	%r5, %r1, %r34;
	and.b32  	%r61, %r34, 3;
	add.s32 	%r43, %r34, -1;
	setp.lt.u32 	%p5, %r43, 3;
	mov.f32 	%f29, 0f00000000;
	mov.u32 	%r58, 0;
	@%p5 bra 	$L__BB0_5;

	add.s32 	%r56, %r5, 3;
	add.s32 	%r45, %r3, %r35;
	add.s32 	%r55, %r45, %r2;
	shl.b32 	%r9, %r35, 2;
	shl.b32 	%r46, %r35, 1;
	add.s32 	%r54, %r4, %r46;
	mad.lo.s32 	%r53, %r35, 3, %r4;
	sub.s32 	%r12, %r61, %r34;
	mov.f32 	%f29, 0f00000000;
	mov.u32 	%r58, 0;
	mov.u32 	%r52, %r4;

$L__BB0_4:
	add.s32 	%r47, %r56, -3;
	mul.wide.u32 	%rd6, %r47, 4;
	add.s64 	%rd7, %rd2, %rd6;
	mul.wide.u32 	%rd8, %r52, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.f32 	%f12, [%rd9];
	ld.global.f32 	%f13, [%rd7];
	fma.rn.f32 	%f14, %f13, %f12, %f29;
	add.s32 	%r48, %r56, -2;
	mul.wide.u32 	%rd10, %r48, 4;
	add.s64 	%rd11, %rd2, %rd10;
	mul.wide.u32 	%rd12, %r55, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.f32 	%f15, [%rd13];
	ld.global.f32 	%f16, [%rd11];
	fma.rn.f32 	%f17, %f16, %f15, %f14;
	add.s32 	%r49, %r56, -1;
	mul.wide.u32 	%rd14, %r49, 4;
	add.s64 	%rd15, %rd2, %rd14;
	mul.wide.u32 	%rd16, %r54, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f32 	%f18, [%rd17];
	ld.global.f32 	%f19, [%rd15];
	fma.rn.f32 	%f20, %f19, %f18, %f17;
	mul.wide.u32 	%rd18, %r56, 4;
	add.s64 	%rd19, %rd2, %rd18;
	mul.wide.u32 	%rd20, %r53, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.f32 	%f21, [%rd21];
	ld.global.f32 	%f22, [%rd19];
	fma.rn.f32 	%f29, %f22, %f21, %f20;
	add.s32 	%r56, %r56, 4;
	add.s32 	%r55, %r55, %r9;
	add.s32 	%r54, %r54, %r9;
	add.s32 	%r53, %r53, %r9;
	add.s32 	%r52, %r52, %r9;
	add.s32 	%r58, %r58, 4;
	add.s32 	%r50, %r12, %r58;
	setp.ne.s32 	%p6, %r50, 0;
	@%p6 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p7, %r61, 0;
	@%p7 bra 	$L__BB0_8;

	mad.lo.s32 	%r60, %r58, %r35, %r4;
	add.s32 	%r59, %r58, %r5;

$L__BB0_7:
	.pragma "nounroll";
	mul.wide.u32 	%rd22, %r59, 4;
	add.s64 	%rd23, %rd2, %rd22;
	mul.wide.u32 	%rd24, %r60, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.f32 	%f23, [%rd25];
	ld.global.f32 	%f24, [%rd23];
	fma.rn.f32 	%f29, %f24, %f23, %f29;
	add.s32 	%r60, %r60, %r35;
	add.s32 	%r59, %r59, 1;
	add.s32 	%r61, %r61, -1;
	setp.ne.s32 	%p8, %r61, 0;
	@%p8 bra 	$L__BB0_7;

$L__BB0_8:
	mad.lo.s32 	%r51, %r1, %r35, %r4;
	cvta.to.global.u64 	%rd26, %rd3;
	mul.wide.u32 	%rd27, %r51, 4;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.f32 	[%rd28], %f29;

$L__BB0_9:
	ret;

}

