

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sun Jun 26 16:47:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.859 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.000 ns|  7.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |s_V_decision_function_22_fu_138     |decision_function_22  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_1_decision_function_21_fu_148   |decision_function_21  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_2_decision_function_10_fu_164   |decision_function_10  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_3_decision_function_6_fu_174    |decision_function_6   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_4_decision_function_5_fu_184    |decision_function_5   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_5_decision_function_4_fu_194    |decision_function_4   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_6_decision_function_3_fu_202    |decision_function_3   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_7_decision_function_2_fu_210    |decision_function_2   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_8_decision_function_1_fu_220    |decision_function_1   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_9_decision_function_fu_230      |decision_function     |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_10_decision_function_20_fu_240  |decision_function_20  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_11_decision_function_19_fu_250  |decision_function_19  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_12_decision_function_18_fu_260  |decision_function_18  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_13_decision_function_17_fu_268  |decision_function_17  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_14_decision_function_16_fu_276  |decision_function_16  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_15_decision_function_15_fu_286  |decision_function_15  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_16_decision_function_14_fu_294  |decision_function_14  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_17_decision_function_13_fu_304  |decision_function_13  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_18_decision_function_12_fu_312  |decision_function_12  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_19_decision_function_11_fu_320  |decision_function_11  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_20_decision_function_9_fu_330   |decision_function_9   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_21_decision_function_8_fu_340   |decision_function_8   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_22_decision_function_7_fu_348   |decision_function_7   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    757|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|   2756|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     224|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     224|   3513|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------+---------+----+---+-----+-----+
    |              Instance              |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+----------------------+---------+----+---+-----+-----+
    |s_V_9_decision_function_fu_230      |decision_function     |        0|   0|  0|   99|    0|
    |s_V_8_decision_function_1_fu_220    |decision_function_1   |        0|   0|  0|   91|    0|
    |s_V_2_decision_function_10_fu_164   |decision_function_10  |        0|   0|  0|  129|    0|
    |s_V_19_decision_function_11_fu_320  |decision_function_11  |        0|   0|  0|   99|    0|
    |s_V_18_decision_function_12_fu_312  |decision_function_12  |        0|   0|  0|   97|    0|
    |s_V_17_decision_function_13_fu_304  |decision_function_13  |        0|   0|  0|   99|    0|
    |s_V_16_decision_function_14_fu_294  |decision_function_14  |        0|   0|  0|   99|    0|
    |s_V_15_decision_function_15_fu_286  |decision_function_15  |        0|   0|  0|   97|    0|
    |s_V_14_decision_function_16_fu_276  |decision_function_16  |        0|   0|  0|   99|    0|
    |s_V_13_decision_function_17_fu_268  |decision_function_17  |        0|   0|  0|   99|    0|
    |s_V_12_decision_function_18_fu_260  |decision_function_18  |        0|   0|  0|   91|    0|
    |s_V_11_decision_function_19_fu_250  |decision_function_19  |        0|   0|  0|   91|    0|
    |s_V_7_decision_function_2_fu_210    |decision_function_2   |        0|   0|  0|  133|    0|
    |s_V_10_decision_function_20_fu_240  |decision_function_20  |        0|   0|  0|  131|    0|
    |s_V_1_decision_function_21_fu_148   |decision_function_21  |        0|   0|  0|  202|    0|
    |s_V_decision_function_22_fu_138     |decision_function_22  |        0|   0|  0|  201|    0|
    |s_V_6_decision_function_3_fu_202    |decision_function_3   |        0|   0|  0|  133|    0|
    |s_V_5_decision_function_4_fu_194    |decision_function_4   |        0|   0|  0|  167|    0|
    |s_V_4_decision_function_5_fu_184    |decision_function_5   |        0|   0|  0|  171|    0|
    |s_V_3_decision_function_6_fu_174    |decision_function_6   |        0|   0|  0|  131|    0|
    |s_V_22_decision_function_7_fu_348   |decision_function_7   |        0|   0|  0|   99|    0|
    |s_V_21_decision_function_8_fu_340   |decision_function_8   |        0|   0|  0|   99|    0|
    |s_V_20_decision_function_9_fu_330   |decision_function_9   |        0|   0|  0|   99|    0|
    +------------------------------------+----------------------+---------+----+---+-----+-----+
    |Total                               |                      |        0|   0|  0| 2756|    0|
    +------------------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln712_10_fu_469_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_11_fu_406_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_12_fu_412_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_13_fu_418_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_14_fu_424_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_15_fu_474_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_16_fu_430_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln712_17_fu_436_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_18_fu_442_p2  |         +|   0|  0|  32|          32|          11|
    |add_ln712_19_fu_448_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_1_fu_460_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_20_fu_454_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_21_fu_478_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_2_fu_364_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_3_fu_370_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_4_fu_464_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_5_fu_376_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln712_6_fu_382_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_7_fu_388_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_8_fu_394_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_9_fu_400_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_fu_358_p2     |         +|   0|  0|  39|          32|          32|
    |ap_return               |         +|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 757|         736|         715|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln712_12_reg_509  |  32|   0|   32|          0|
    |add_ln712_14_reg_514  |  32|   0|   32|          0|
    |add_ln712_20_reg_519  |  32|   0|   32|          0|
    |add_ln712_3_reg_499   |  32|   0|   32|          0|
    |add_ln712_9_reg_504   |  32|   0|   32|          0|
    |add_ln712_reg_494     |  32|   0|   32|          0|
    |s_V_1_reg_489         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 224|   0|  224|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|     myproject|  return value|
|p_read     |   in|   32|     ap_none|        p_read|        scalar|
|p_read1    |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6    |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7    |   in|   32|     ap_none|       p_read7|        scalar|
|p_read8    |   in|   32|     ap_none|       p_read8|        scalar|
|p_read9    |   in|   32|     ap_none|       p_read9|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.15ns)   --->   "%s_V = call i32 @decision_function.22, i32 %p_read_9, i32 %p_read_8, i32 %p_read_5" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 13 'call' 's_V' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (3.21ns)   --->   "%s_V_1 = call i32 @decision_function.21, i32 %p_read_10, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_3" [firmware/BDT.h:288->firmware/myproject.cpp:10]   --->   Operation 14 'call' 's_V_1' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (2.76ns)   --->   "%s_V_2 = call i32 @decision_function.10, i32 %p_read_8, i32 %p_read_6, i32 %p_read_3" [firmware/BDT.h:293->firmware/myproject.cpp:10]   --->   Operation 15 'call' 's_V_2' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (2.76ns)   --->   "%s_V_3 = call i32 @decision_function.6, i32 %p_read_7, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:298->firmware/myproject.cpp:10]   --->   Operation 16 'call' 's_V_3' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (3.15ns)   --->   "%s_V_4 = call i32 @decision_function.5, i32 %p_read_10, i32 %p_read_7, i32 %p_read_4" [firmware/BDT.h:303->firmware/myproject.cpp:10]   --->   Operation 17 'call' 's_V_4' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (2.96ns)   --->   "%s_V_5 = call i32 @decision_function.4, i32 %p_read_10, i32 %p_read_1" [firmware/BDT.h:308->firmware/myproject.cpp:10]   --->   Operation 18 'call' 's_V_5' <Predicate = true> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (3.09ns)   --->   "%s_V_6 = call i32 @decision_function.3, i32 %p_read_6, i32 %p_read_1" [firmware/BDT.h:313->firmware/myproject.cpp:10]   --->   Operation 19 'call' 's_V_6' <Predicate = true> <Delay = 3.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (2.76ns)   --->   "%s_V_7 = call i32 @decision_function.2, i32 %p_read_7, i32 %p_read_5, i32 %p_read_4" [firmware/BDT.h:318->firmware/myproject.cpp:10]   --->   Operation 20 'call' 's_V_7' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (2.04ns)   --->   "%s_V_8 = call i32 @decision_function.1, i32 %p_read_8, i32 %p_read_5, i32 %p_read_3" [firmware/BDT.h:323->firmware/myproject.cpp:10]   --->   Operation 21 'call' 's_V_8' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (2.37ns)   --->   "%s_V_9 = call i32 @decision_function, i32 %p_read_9, i32 %p_read_6, i32 %p_read_3" [firmware/BDT.h:328->firmware/myproject.cpp:10]   --->   Operation 22 'call' 's_V_9' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (2.76ns)   --->   "%s_V_10 = call i32 @decision_function.20, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7" [firmware/BDT.h:333->firmware/myproject.cpp:10]   --->   Operation 23 'call' 's_V_10' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (2.04ns)   --->   "%s_V_11 = call i32 @decision_function.19, i32 %p_read_10, i32 %p_read_7, i32 %p_read_2" [firmware/BDT.h:338->firmware/myproject.cpp:10]   --->   Operation 24 'call' 's_V_11' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (2.04ns)   --->   "%s_V_12 = call i32 @decision_function.18, i32 %p_read_8, i32 %p_read_5" [firmware/BDT.h:343->firmware/myproject.cpp:10]   --->   Operation 25 'call' 's_V_12' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (2.37ns)   --->   "%s_V_13 = call i32 @decision_function.17, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:348->firmware/myproject.cpp:10]   --->   Operation 26 'call' 's_V_13' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (2.37ns)   --->   "%s_V_14 = call i32 @decision_function.16, i32 %p_read_10, i32 %p_read_8, i32 %p_read_1" [firmware/BDT.h:353->firmware/myproject.cpp:10]   --->   Operation 27 'call' 's_V_14' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (2.04ns)   --->   "%s_V_15 = call i32 @decision_function.15, i32 %p_read_6, i32 %p_read_4" [firmware/BDT.h:358->firmware/myproject.cpp:10]   --->   Operation 28 'call' 's_V_15' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (2.37ns)   --->   "%s_V_16 = call i32 @decision_function.14, i32 %p_read_7, i32 %p_read_4, i32 %p_read_3" [firmware/BDT.h:363->firmware/myproject.cpp:10]   --->   Operation 29 'call' 's_V_16' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (2.37ns)   --->   "%s_V_17 = call i32 @decision_function.13, i32 %p_read_9, i32 %p_read_3" [firmware/BDT.h:368->firmware/myproject.cpp:10]   --->   Operation 30 'call' 's_V_17' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (2.04ns)   --->   "%s_V_18 = call i32 @decision_function.12, i32 %p_read_10, i32 %p_read_7" [firmware/BDT.h:373->firmware/myproject.cpp:10]   --->   Operation 31 'call' 's_V_18' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (2.37ns)   --->   "%s_V_19 = call i32 @decision_function.11, i32 %p_read_8, i32 %p_read_6, i32 %p_read_2" [firmware/BDT.h:378->firmware/myproject.cpp:10]   --->   Operation 32 'call' 's_V_19' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [1/1] (2.37ns)   --->   "%s_V_20 = call i32 @decision_function.9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_1" [firmware/BDT.h:383->firmware/myproject.cpp:10]   --->   Operation 33 'call' 's_V_20' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (2.37ns)   --->   "%s_V_21 = call i32 @decision_function.8, i32 %p_read_6, i32 %p_read_3" [firmware/BDT.h:388->firmware/myproject.cpp:10]   --->   Operation 34 'call' 's_V_21' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (2.37ns)   --->   "%s_V_22 = call i32 @decision_function.7, i32 %p_read_5, i32 %p_read_4, i32 %p_read_1" [firmware/BDT.h:393->firmware/myproject.cpp:10]   --->   Operation 35 'call' 's_V_22' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (1.20ns)   --->   "%add_ln712 = add i32 %s_V, i32 %s_V_2"   --->   Operation 36 'add' 'add_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2 = add i32 %s_V_4, i32 %s_V_5"   --->   Operation 37 'add' 'add_ln712_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_3 = add i32 %add_ln712_2, i32 %s_V_3"   --->   Operation 38 'add' 'add_ln712_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.20ns)   --->   "%add_ln712_5 = add i32 %s_V_7, i32 %s_V_8"   --->   Operation 39 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_6 = add i32 %add_ln712_5, i32 %s_V_6"   --->   Operation 40 'add' 'add_ln712_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_7 = add i32 %s_V_10, i32 %s_V_11"   --->   Operation 41 'add' 'add_ln712_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_8 = add i32 %add_ln712_7, i32 %s_V_9"   --->   Operation 42 'add' 'add_ln712_8' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_9 = add i32 %add_ln712_8, i32 %add_ln712_6"   --->   Operation 43 'add' 'add_ln712_9' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_11 = add i32 %s_V_13, i32 %s_V_14"   --->   Operation 44 'add' 'add_ln712_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_12 = add i32 %add_ln712_11, i32 %s_V_12"   --->   Operation 45 'add' 'add_ln712_12' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_13 = add i32 %s_V_16, i32 %s_V_17"   --->   Operation 46 'add' 'add_ln712_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_14 = add i32 %add_ln712_13, i32 %s_V_15"   --->   Operation 47 'add' 'add_ln712_14' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (1.20ns)   --->   "%add_ln712_16 = add i32 %s_V_19, i32 %s_V_20"   --->   Operation 48 'add' 'add_ln712_16' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_17 = add i32 %add_ln712_16, i32 %s_V_18"   --->   Operation 49 'add' 'add_ln712_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_18 = add i32 %s_V_22, i32 1161"   --->   Operation 50 'add' 'add_ln712_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_19 = add i32 %add_ln712_18, i32 %s_V_21"   --->   Operation 51 'add' 'add_ln712_19' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_20 = add i32 %add_ln712_19, i32 %add_ln712_17"   --->   Operation 52 'add' 'add_ln712_20' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/myproject.cpp:4]   --->   Operation 53 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1 = add i32 %add_ln712, i32 %s_V_1"   --->   Operation 54 'add' 'add_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_4 = add i32 %add_ln712_3, i32 %add_ln712_1"   --->   Operation 55 'add' 'add_ln712_4' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_10 = add i32 %add_ln712_9, i32 %add_ln712_4"   --->   Operation 56 'add' 'add_ln712_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_15 = add i32 %add_ln712_14, i32 %add_ln712_12"   --->   Operation 57 'add' 'add_ln712_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_21 = add i32 %add_ln712_20, i32 %add_ln712_15"   --->   Operation 58 'add' 'add_ln712_21' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_22 = add i32 %add_ln712_21, i32 %add_ln712_10"   --->   Operation 59 'add' 'add_ln712_22' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %add_ln712_22"   --->   Operation 60 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1         (read        ) [ 000]
p_read_2         (read        ) [ 000]
p_read_3         (read        ) [ 000]
p_read_4         (read        ) [ 000]
p_read_5         (read        ) [ 000]
p_read_6         (read        ) [ 000]
p_read_7         (read        ) [ 000]
p_read_8         (read        ) [ 000]
p_read_9         (read        ) [ 000]
p_read_10        (read        ) [ 000]
s_V              (call        ) [ 000]
s_V_1            (call        ) [ 011]
s_V_2            (call        ) [ 000]
s_V_3            (call        ) [ 000]
s_V_4            (call        ) [ 000]
s_V_5            (call        ) [ 000]
s_V_6            (call        ) [ 000]
s_V_7            (call        ) [ 000]
s_V_8            (call        ) [ 000]
s_V_9            (call        ) [ 000]
s_V_10           (call        ) [ 000]
s_V_11           (call        ) [ 000]
s_V_12           (call        ) [ 000]
s_V_13           (call        ) [ 000]
s_V_14           (call        ) [ 000]
s_V_15           (call        ) [ 000]
s_V_16           (call        ) [ 000]
s_V_17           (call        ) [ 000]
s_V_18           (call        ) [ 000]
s_V_19           (call        ) [ 000]
s_V_20           (call        ) [ 000]
s_V_21           (call        ) [ 000]
s_V_22           (call        ) [ 000]
add_ln712        (add         ) [ 011]
add_ln712_2      (add         ) [ 000]
add_ln712_3      (add         ) [ 011]
add_ln712_5      (add         ) [ 000]
add_ln712_6      (add         ) [ 000]
add_ln712_7      (add         ) [ 000]
add_ln712_8      (add         ) [ 000]
add_ln712_9      (add         ) [ 011]
add_ln712_11     (add         ) [ 000]
add_ln712_12     (add         ) [ 011]
add_ln712_13     (add         ) [ 000]
add_ln712_14     (add         ) [ 011]
add_ln712_16     (add         ) [ 000]
add_ln712_17     (add         ) [ 000]
add_ln712_18     (add         ) [ 000]
add_ln712_19     (add         ) [ 000]
add_ln712_20     (add         ) [ 011]
specpipeline_ln4 (specpipeline) [ 000]
add_ln712_1      (add         ) [ 000]
add_ln712_4      (add         ) [ 000]
add_ln712_10     (add         ) [ 000]
add_ln712_15     (add         ) [ 000]
add_ln712_21     (add         ) [ 000]
add_ln712_22     (add         ) [ 000]
ret_ln712        (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.21"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_4_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_5_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_6_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_7_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_8_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_9_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_10_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="s_V_decision_function_22_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="32" slack="0"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="s_V_1_decision_function_21_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="32" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="0"/>
<pin id="155" dir="0" index="6" bw="32" slack="0"/>
<pin id="156" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="s_V_2_decision_function_10_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="32" slack="0"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="s_V_3_decision_function_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="32" slack="0"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="s_V_4_decision_function_5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="32" slack="0"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="s_V_5_decision_function_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="s_V_6_decision_function_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_6/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="s_V_7_decision_function_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="32" slack="0"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="s_V_8_decision_function_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="32" slack="0"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_8/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="s_V_9_decision_function_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="0"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_9/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="s_V_10_decision_function_20_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="32" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_10/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="s_V_11_decision_function_19_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_11/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="s_V_12_decision_function_18_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_12/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="s_V_13_decision_function_17_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_13/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="s_V_14_decision_function_16_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="0" index="3" bw="32" slack="0"/>
<pin id="281" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_14/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="s_V_15_decision_function_15_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_15/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="s_V_16_decision_function_14_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="32" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_16/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="s_V_17_decision_function_13_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_17/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="s_V_18_decision_function_12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_18/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="s_V_19_decision_function_11_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="0" index="3" bw="32" slack="0"/>
<pin id="325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_19/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="s_V_20_decision_function_9_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="0" index="3" bw="32" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_20/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="s_V_21_decision_function_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_21/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="s_V_22_decision_function_7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="0" index="3" bw="32" slack="0"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_22/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln712_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln712_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln712_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_3/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln712_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_5/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln712_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_6/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln712_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_7/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln712_8_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_8/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln712_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_9/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln712_11_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_11/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln712_12_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_12/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln712_13_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_13/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln712_14_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_14/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln712_16_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_16/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln712_17_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_17/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln712_18_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_18/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln712_19_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_19/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln712_20_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_20/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln712_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln712_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_4/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln712_10_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_10/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln712_15_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_15/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln712_21_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_21/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln712_22_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_22/2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="s_V_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln712_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712 "/>
</bind>
</comp>

<comp id="499" class="1005" name="add_ln712_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="add_ln712_9_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_9 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln712_12_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_12 "/>
</bind>
</comp>

<comp id="514" class="1005" name="add_ln712_14_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_14 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln712_20_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="126" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="120" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="102" pin="2"/><net_sink comp="138" pin=3"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="132" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="120" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="114" pin="2"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="108" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="162"><net_src comp="102" pin="2"/><net_sink comp="148" pin=5"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="148" pin=6"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="120" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="108" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="90" pin="2"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="114" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="84" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="78" pin="2"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="132" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="114" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="96" pin="2"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="132" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="78" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="108" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="78" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="114" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="102" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="96" pin="2"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="120" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="102" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="90" pin="2"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="126" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="108" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="90" pin="2"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="126" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="120" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="114" pin="2"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="132" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="114" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="84" pin="2"/><net_sink comp="250" pin=3"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="120" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="102" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="84" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="78" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="132" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="120" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="78" pin="2"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="108" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="96" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="114" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="96" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="90" pin="2"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="126" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="90" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="132" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="114" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="120" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="108" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="84" pin="2"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="120" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="114" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="78" pin="2"/><net_sink comp="330" pin=3"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="108" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="90" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="102" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="96" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="78" pin="2"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="138" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="164" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="184" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="194" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="174" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="210" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="220" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="202" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="240" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="250" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="230" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="382" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="268" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="276" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="260" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="294" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="304" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="286" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="320" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="330" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="312" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="348" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="340" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="436" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="469" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="148" pin="7"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="497"><net_src comp="358" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="502"><net_src comp="370" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="507"><net_src comp="400" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="512"><net_src comp="412" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="517"><net_src comp="424" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="522"><net_src comp="454" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="478" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
 - Input state : 
	Port: myproject : p_read | {1 }
	Port: myproject : p_read1 | {1 }
	Port: myproject : p_read2 | {1 }
	Port: myproject : p_read3 | {1 }
	Port: myproject : p_read4 | {1 }
	Port: myproject : p_read5 | {1 }
	Port: myproject : p_read6 | {1 }
	Port: myproject : p_read7 | {1 }
	Port: myproject : p_read8 | {1 }
	Port: myproject : p_read9 | {1 }
  - Chain level:
	State 1
		add_ln712 : 1
		add_ln712_2 : 1
		add_ln712_3 : 2
		add_ln712_5 : 1
		add_ln712_6 : 2
		add_ln712_7 : 1
		add_ln712_8 : 2
		add_ln712_9 : 3
		add_ln712_11 : 1
		add_ln712_12 : 2
		add_ln712_13 : 1
		add_ln712_14 : 2
		add_ln712_16 : 1
		add_ln712_17 : 2
		add_ln712_18 : 1
		add_ln712_19 : 2
		add_ln712_20 : 3
	State 2
		add_ln712_4 : 1
		add_ln712_10 : 2
		add_ln712_21 : 1
		add_ln712_22 : 3
		ret_ln712 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |   s_V_decision_function_22_fu_138  |    0    |   199   |
|          |  s_V_1_decision_function_21_fu_148 |    0    |   200   |
|          |  s_V_2_decision_function_10_fu_164 |    0    |   127   |
|          |  s_V_3_decision_function_6_fu_174  |    0    |   129   |
|          |  s_V_4_decision_function_5_fu_184  |    0    |   169   |
|          |  s_V_5_decision_function_4_fu_194  |    0    |   165   |
|          |  s_V_6_decision_function_3_fu_202  |    0    |   131   |
|          |  s_V_7_decision_function_2_fu_210  |    0    |   131   |
|          |  s_V_8_decision_function_1_fu_220  |    0    |    90   |
|          |   s_V_9_decision_function_fu_230   |    0    |    98   |
|          | s_V_10_decision_function_20_fu_240 |    0    |   129   |
|   call   | s_V_11_decision_function_19_fu_250 |    0    |    90   |
|          | s_V_12_decision_function_18_fu_260 |    0    |    90   |
|          | s_V_13_decision_function_17_fu_268 |    0    |    98   |
|          | s_V_14_decision_function_16_fu_276 |    0    |    98   |
|          | s_V_15_decision_function_15_fu_286 |    0    |    96   |
|          | s_V_16_decision_function_14_fu_294 |    0    |    98   |
|          | s_V_17_decision_function_13_fu_304 |    0    |    98   |
|          | s_V_18_decision_function_12_fu_312 |    0    |    96   |
|          | s_V_19_decision_function_11_fu_320 |    0    |    98   |
|          |  s_V_20_decision_function_9_fu_330 |    0    |    98   |
|          |  s_V_21_decision_function_8_fu_340 |    0    |    98   |
|          |  s_V_22_decision_function_7_fu_348 |    0    |    98   |
|----------|------------------------------------|---------|---------|
|          |          add_ln712_fu_358          |    0    |    39   |
|          |         add_ln712_2_fu_364         |    0    |    32   |
|          |         add_ln712_3_fu_370         |    0    |    32   |
|          |         add_ln712_5_fu_376         |    0    |    39   |
|          |         add_ln712_6_fu_382         |    0    |    32   |
|          |         add_ln712_7_fu_388         |    0    |    32   |
|          |         add_ln712_8_fu_394         |    0    |    32   |
|          |         add_ln712_9_fu_400         |    0    |    32   |
|          |         add_ln712_11_fu_406        |    0    |    32   |
|          |         add_ln712_12_fu_412        |    0    |    32   |
|          |         add_ln712_13_fu_418        |    0    |    32   |
|    add   |         add_ln712_14_fu_424        |    0    |    32   |
|          |         add_ln712_16_fu_430        |    0    |    39   |
|          |         add_ln712_17_fu_436        |    0    |    32   |
|          |         add_ln712_18_fu_442        |    0    |    32   |
|          |         add_ln712_19_fu_448        |    0    |    32   |
|          |         add_ln712_20_fu_454        |    0    |    32   |
|          |         add_ln712_1_fu_460         |    0    |    32   |
|          |         add_ln712_4_fu_464         |    0    |    32   |
|          |         add_ln712_10_fu_469        |    0    |    32   |
|          |         add_ln712_15_fu_474        |    0    |    32   |
|          |         add_ln712_21_fu_478        |    0    |    32   |
|          |         add_ln712_22_fu_483        |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |         p_read_1_read_fu_78        |    0    |    0    |
|          |         p_read_2_read_fu_84        |    0    |    0    |
|          |         p_read_3_read_fu_90        |    0    |    0    |
|          |         p_read_4_read_fu_96        |    0    |    0    |
|   read   |        p_read_5_read_fu_102        |    0    |    0    |
|          |        p_read_6_read_fu_108        |    0    |    0    |
|          |        p_read_7_read_fu_114        |    0    |    0    |
|          |        p_read_8_read_fu_120        |    0    |    0    |
|          |        p_read_9_read_fu_126        |    0    |    0    |
|          |        p_read_10_read_fu_132       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   3481  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln712_12_reg_509|   32   |
|add_ln712_14_reg_514|   32   |
|add_ln712_20_reg_519|   32   |
| add_ln712_3_reg_499|   32   |
| add_ln712_9_reg_504|   32   |
|  add_ln712_reg_494 |   32   |
|    s_V_1_reg_489   |   32   |
+--------------------+--------+
|        Total       |   224  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  3481  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   224  |    -   |
+-----------+--------+--------+
|   Total   |   224  |  3481  |
+-----------+--------+--------+
