INFO-FLOW: Workspace D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1 opened at Mon Jan 06 15:36:18 +0800 2020
Execute     set_part xc7z020clg484-1 -tool vivado 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.104 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.107 sec.
Command         ap_source done; 0.107 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.152 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Command     set_part done; 0.204 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'CIFAR_10_wrapper.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling CIFAR_10_wrapper.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted CIFAR_10_wrapper.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "CIFAR_10_wrapper.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E CIFAR_10_wrapper.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp
Command         clang done; 0.677 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.356 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp"  -o "D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/useless.bc
Command         clang done; 0.91 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp std=gnu++98 -directive=D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.332 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp std=gnu++98 -directive=D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.331 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/xilinx-dataflow-lawyer.CIFAR_10_wrapper.pp.0.cpp.diag.yml D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/xilinx-dataflow-lawyer.CIFAR_10_wrapper.pp.0.cpp.out.log 2> D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/xilinx-dataflow-lawyer.CIFAR_10_wrapper.pp.0.cpp.err.log 
Command         ap_eval done; 0.311 sec.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: CIFAR_10_wrapper.cpp:13:23
Execute         send_msg_by_id WARNING @200-471@%s%s 1 CIFAR_10_wrapper.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file CIFAR_10_wrapper.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/tidy-3.1.CIFAR_10_wrapper.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/tidy-3.1.CIFAR_10_wrapper.pp.0.cpp.out.log 2> D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/tidy-3.1.CIFAR_10_wrapper.pp.0.cpp.err.log 
Command           ap_eval done; 0.392 sec.
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/xilinx-legacy-rewriter.CIFAR_10_wrapper.pp.0.cpp.out.log 2> D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/xilinx-legacy-rewriter.CIFAR_10_wrapper.pp.0.cpp.err.log 
Command           ap_eval done; 0.337 sec.
Command         tidy_31 done; 0.747 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.777 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.bc
Command         clang done; 0.928 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/CIFAR_10_wrapper.g.bc -hls-opt -except-internalize cifar_10 -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.74 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.316 ; gain = 18.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.316 ; gain = 18.625
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.pp.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.388 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cifar_10 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.0.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.695 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 115.219 ; gain = 30.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.1.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.935 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 118.012 ; gain = 33.320
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.g.1.bc to D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.1.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (./../hw_library/fixed_point_stream_convolution.h:124) in function 'SMM<1u, 800u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (./../hw_library/fixed_point_stream_convolution.h:124) in function 'SMM<1u, 800u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (./../hw_library/fixed_point_stream_convolution.h:124) in function 'SMM<1u, 75u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./../hw_library/stream_convolution_slideWindow.h:123) in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./../hw_library/stream_convolution_slideWindow.h:123) in function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./../hw_library/stream_convolution_slideWindow.h:123) in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (./../hw_library/fully_connected.h:124) in function 'FC<1u, 64u, 10u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (./../hw_library/fully_connected.h:124) in function 'FC<1u, 1024u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../hw_library/pool.h:124) in function 'pool<2u, 64u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./../hw_library/pool.h:130) in function 'pool<2u, 64u, 8u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../hw_library/pool.h:124) in function 'pool<2u, 32u, 32u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./../hw_library/pool.h:130) in function 'pool<2u, 32u, 32u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../hw_library/pool.h:124) in function 'pool<2u, 32u, 16u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./../hw_library/pool.h:130) in function 'pool<2u, 32u, 16u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 800u, 64u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 800u, 32u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 75u, 32u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../hw_library/stream_convolution_slideWindow.h:130) in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./../hw_library/stream_convolution_slideWindow.h:135) in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (./../hw_library/stream_convolution_slideWindow.h:140) in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (./../hw_library/stream_convolution_slideWindow.h:158) in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../hw_library/stream_convolution_slideWindow.h:130) in function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./../hw_library/stream_convolution_slideWindow.h:135) in function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (./../hw_library/stream_convolution_slideWindow.h:140) in function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (./../hw_library/stream_convolution_slideWindow.h:158) in function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../hw_library/stream_convolution_slideWindow.h:130) in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./../hw_library/stream_convolution_slideWindow.h:135) in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (./../hw_library/stream_convolution_slideWindow.h:140) in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (./../hw_library/stream_convolution_slideWindow.h:158) in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'L4' (./../hw_library/fully_connected.h:126) in function 'FC<1u, 64u, 10u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L4' (./../hw_library/fully_connected.h:126) in function 'FC<1u, 1024u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'A.V.4'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.4'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 32.
INFO: [XFORM 203-712] Applying dataflow to function 'cifar_10', detected/extracted 13 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>'
	 'SMM<1u, 75u, 32u>'
	 'pool<2u, 32u, 32u>'
	 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>'
	 'SMM<1u, 800u, 32u>'
	 'pool<2u, 32u, 16u>'
	 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>'
	 'SMM<1u, 800u, 64u>'
	 'pool<2u, 64u, 8u>'
	 'FC<1u, 1024u, 64u>'
	 'FC<1u, 64u, 10u>'
	 'AXI_DMA_MASTER'.
Command           transform done; 5.499 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../hw_library/stream_convolution_slideWindow.h:141:6) to (./../hw_library/stream_convolution_slideWindow.h:152:4) in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../hw_library/stream_convolution_slideWindow.h:141:6) to (./../hw_library/stream_convolution_slideWindow.h:152:4) in function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../hw_library/stream_convolution_slideWindow.h:141:6) to (./../hw_library/stream_convolution_slideWindow.h:152:4) in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 800u, 64u>' (./../hw_library/fixed_point_stream_convolution.h:17:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 800u, 32u>' (./../hw_library/fixed_point_stream_convolution.h:17:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 75u, 32u>' (./../hw_library/fixed_point_stream_convolution.h:17:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' (./../hw_library/stream_convolution_slideWindow.h:68:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' (./../hw_library/stream_convolution_slideWindow.h:68:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 64u, 10u>' (./../hw_library/fully_connected.h:17:32)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 1024u, 64u>' (./../hw_library/fully_connected.h:17:32)...32 expression(s) balanced.
Command           transform done; 3.708 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 160.637 ; gain = 75.945
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.2.bc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (./../hw_library/pool.h:144:31) in function 'pool<2u, 64u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (./../hw_library/pool.h:142:30) in function 'pool<2u, 64u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (./../hw_library/pool.h:141:29) in function 'pool<2u, 64u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (./../hw_library/pool.h:167:33) in function 'pool<2u, 64u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (./../hw_library/pool.h:140:28) in function 'pool<2u, 64u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./../hw_library/pool.h:139:32) in function 'pool<2u, 64u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (./../hw_library/pool.h:144:31) in function 'pool<2u, 32u, 32u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (./../hw_library/pool.h:142:30) in function 'pool<2u, 32u, 32u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (./../hw_library/pool.h:141:29) in function 'pool<2u, 32u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (./../hw_library/pool.h:167:33) in function 'pool<2u, 32u, 32u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (./../hw_library/pool.h:140:28) in function 'pool<2u, 32u, 32u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./../hw_library/pool.h:139:32) in function 'pool<2u, 32u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (./../hw_library/pool.h:144:31) in function 'pool<2u, 32u, 16u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (./../hw_library/pool.h:142:30) in function 'pool<2u, 32u, 16u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (./../hw_library/pool.h:141:29) in function 'pool<2u, 32u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (./../hw_library/pool.h:167:33) in function 'pool<2u, 32u, 16u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (./../hw_library/pool.h:140:28) in function 'pool<2u, 32u, 16u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./../hw_library/pool.h:139:32) in function 'pool<2u, 32u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./../hw_library/fixed_point_stream_convolution.h:78:15) in function 'SMM<1u, 800u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:122:7) in function 'SMM<1u, 800u, 64u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (./../hw_library/fixed_point_stream_convolution.h:120:6) in function 'SMM<1u, 800u, 64u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (./../hw_library/fixed_point_stream_convolution.h:96:22) in function 'SMM<1u, 800u, 64u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./../hw_library/fixed_point_stream_convolution.h:78:15) in function 'SMM<1u, 800u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:122:7) in function 'SMM<1u, 800u, 32u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (./../hw_library/fixed_point_stream_convolution.h:120:6) in function 'SMM<1u, 800u, 32u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (./../hw_library/fixed_point_stream_convolution.h:96:22) in function 'SMM<1u, 800u, 32u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./../hw_library/fixed_point_stream_convolution.h:78:15) in function 'SMM<1u, 75u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:122:7) in function 'SMM<1u, 75u, 32u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (./../hw_library/fixed_point_stream_convolution.h:120:6) in function 'SMM<1u, 75u, 32u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (./../hw_library/fixed_point_stream_convolution.h:96:22) in function 'SMM<1u, 75u, 32u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./../hw_library/fully_connected.h:78:15) in function 'FC<1u, 64u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:122:7) in function 'FC<1u, 64u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (./../hw_library/fully_connected.h:120:6) in function 'FC<1u, 64u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (./../hw_library/fully_connected.h:96:22) in function 'FC<1u, 64u, 10u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./../hw_library/fully_connected.h:78:15) in function 'FC<1u, 1024u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:122:7) in function 'FC<1u, 1024u, 64u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (./../hw_library/fully_connected.h:120:6) in function 'FC<1u, 1024u, 64u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (./../hw_library/fully_connected.h:96:22) in function 'FC<1u, 1024u, 64u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 3u, 32u, 32u, 32u, 2u>' to 'SCIG' (./../hw_library/stream_convolution_slideWindow.h:68:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 32u, 8u, 64u, 8u, 2u>' to 'SCIG.1' (./../hw_library/stream_convolution_slideWindow.h:68:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 32u, 16u, 32u, 16u, 2u>' to 'SCIG.2' (./../hw_library/stream_convolution_slideWindow.h:68:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (./../hw_library/stream_convolution_slideWindow.h:107).
Command           transform done; 7.381 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 346.871 ; gain = 262.180
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 18.693 sec.
Command       elaborate done; 24.969 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cifar_10' ...
Execute         ap_set_top_model cifar_10 
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 75u, 32u>' to 'SMM_1u_75u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 32u, 32u>' to 'pool_2u_32u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG.2' to 'SCIG_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 800u, 32u>' to 'SMM_1u_800u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 32u, 16u>' to 'pool_2u_32u_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 800u, 64u>' to 'SMM_1u_800u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 64u, 8u>' to 'pool_2u_64u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 1024u, 64u>' to 'FC_1u_1024u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 64u, 10u>' to 'FC_1u_64u_10u_s'.
Execute         get_model_list cifar_10 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model cifar_10 
Execute         preproc_iomode -model AXI_DMA_MASTER 
Execute         preproc_iomode -model FC<1u, 64u, 10u> 
Execute         preproc_iomode -model FC<1u, 1024u, 64u> 
Execute         preproc_iomode -model pool<2u, 64u, 8u> 
Execute         preproc_iomode -model SMM<1u, 800u, 64u> 
Execute         preproc_iomode -model SCIG.1 
Execute         preproc_iomode -model pool<2u, 32u, 16u> 
Execute         preproc_iomode -model SMM<1u, 800u, 32u> 
Execute         preproc_iomode -model SCIG.2 
Execute         preproc_iomode -model pool<2u, 32u, 32u> 
Execute         preproc_iomode -model SMM<1u, 75u, 32u> 
Execute         preproc_iomode -model SCIG 
Execute         preproc_iomode -model AXI_DMA_SLAVE 
Execute         get_model_list cifar_10 -filter all-wo-channel 
INFO-FLOW: Model list for configure: AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10
INFO-FLOW: Configuring Module : AXI_DMA_SLAVE ...
Execute         set_default_model AXI_DMA_SLAVE 
Execute         apply_spec_resource_limit AXI_DMA_SLAVE 
INFO-FLOW: Configuring Module : SCIG ...
Execute         set_default_model SCIG 
Execute         apply_spec_resource_limit SCIG 
INFO-FLOW: Configuring Module : SMM<1u, 75u, 32u> ...
Execute         set_default_model SMM<1u, 75u, 32u> 
Execute         apply_spec_resource_limit SMM<1u, 75u, 32u> 
INFO-FLOW: Configuring Module : pool<2u, 32u, 32u> ...
Execute         set_default_model pool<2u, 32u, 32u> 
Execute         apply_spec_resource_limit pool<2u, 32u, 32u> 
INFO-FLOW: Configuring Module : SCIG.2 ...
Execute         set_default_model SCIG.2 
Execute         apply_spec_resource_limit SCIG.2 
INFO-FLOW: Configuring Module : SMM<1u, 800u, 32u> ...
Execute         set_default_model SMM<1u, 800u, 32u> 
Execute         apply_spec_resource_limit SMM<1u, 800u, 32u> 
INFO-FLOW: Configuring Module : pool<2u, 32u, 16u> ...
Execute         set_default_model pool<2u, 32u, 16u> 
Execute         apply_spec_resource_limit pool<2u, 32u, 16u> 
INFO-FLOW: Configuring Module : SCIG.1 ...
Execute         set_default_model SCIG.1 
Execute         apply_spec_resource_limit SCIG.1 
INFO-FLOW: Configuring Module : SMM<1u, 800u, 64u> ...
Execute         set_default_model SMM<1u, 800u, 64u> 
Execute         apply_spec_resource_limit SMM<1u, 800u, 64u> 
INFO-FLOW: Configuring Module : pool<2u, 64u, 8u> ...
Execute         set_default_model pool<2u, 64u, 8u> 
Execute         apply_spec_resource_limit pool<2u, 64u, 8u> 
INFO-FLOW: Configuring Module : FC<1u, 1024u, 64u> ...
Execute         set_default_model FC<1u, 1024u, 64u> 
Execute         apply_spec_resource_limit FC<1u, 1024u, 64u> 
INFO-FLOW: Configuring Module : FC<1u, 64u, 10u> ...
Execute         set_default_model FC<1u, 64u, 10u> 
Execute         apply_spec_resource_limit FC<1u, 64u, 10u> 
INFO-FLOW: Configuring Module : AXI_DMA_MASTER ...
Execute         set_default_model AXI_DMA_MASTER 
Execute         apply_spec_resource_limit AXI_DMA_MASTER 
INFO-FLOW: Configuring Module : cifar_10 ...
Execute         set_default_model cifar_10 
Execute         apply_spec_resource_limit cifar_10 
INFO-FLOW: Model list for preprocess: AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10
INFO-FLOW: Preprocessing Module: AXI_DMA_SLAVE ...
Execute         set_default_model AXI_DMA_SLAVE 
Execute         cdfg_preprocess -model AXI_DMA_SLAVE 
Execute         rtl_gen_preprocess AXI_DMA_SLAVE 
INFO-FLOW: Preprocessing Module: SCIG ...
Execute         set_default_model SCIG 
Execute         cdfg_preprocess -model SCIG 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (./../hw_library/stream_convolution_slideWindow.h:105) on 'alloca' operation ('IFMPadDimSqrt', ./../hw_library/stream_convolution_slideWindow.h:104) due to incompatible operation sets.
Execute         rtl_gen_preprocess SCIG 
INFO-FLOW: Preprocessing Module: SMM<1u, 75u, 32u> ...
Execute         set_default_model SMM<1u, 75u, 32u> 
Execute         cdfg_preprocess -model SMM<1u, 75u, 32u> 
Execute         rtl_gen_preprocess SMM<1u, 75u, 32u> 
INFO-FLOW: Preprocessing Module: pool<2u, 32u, 32u> ...
Execute         set_default_model pool<2u, 32u, 32u> 
Execute         cdfg_preprocess -model pool<2u, 32u, 32u> 
Execute         rtl_gen_preprocess pool<2u, 32u, 32u> 
INFO-FLOW: Preprocessing Module: SCIG.2 ...
Execute         set_default_model SCIG.2 
Execute         cdfg_preprocess -model SCIG.2 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (./../hw_library/stream_convolution_slideWindow.h:105) on 'alloca' operation ('IFMPadDimSqrt', ./../hw_library/stream_convolution_slideWindow.h:104) due to incompatible operation sets.
Execute         rtl_gen_preprocess SCIG.2 
INFO-FLOW: Preprocessing Module: SMM<1u, 800u, 32u> ...
Execute         set_default_model SMM<1u, 800u, 32u> 
Execute         cdfg_preprocess -model SMM<1u, 800u, 32u> 
Execute         rtl_gen_preprocess SMM<1u, 800u, 32u> 
INFO-FLOW: Preprocessing Module: pool<2u, 32u, 16u> ...
Execute         set_default_model pool<2u, 32u, 16u> 
Execute         cdfg_preprocess -model pool<2u, 32u, 16u> 
Execute         rtl_gen_preprocess pool<2u, 32u, 16u> 
INFO-FLOW: Preprocessing Module: SCIG.1 ...
Execute         set_default_model SCIG.1 
Execute         cdfg_preprocess -model SCIG.1 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (./../hw_library/stream_convolution_slideWindow.h:105) on 'alloca' operation ('IFMPadDimSqrt', ./../hw_library/stream_convolution_slideWindow.h:104) due to incompatible operation sets.
Execute         rtl_gen_preprocess SCIG.1 
INFO-FLOW: Preprocessing Module: SMM<1u, 800u, 64u> ...
Execute         set_default_model SMM<1u, 800u, 64u> 
Execute         cdfg_preprocess -model SMM<1u, 800u, 64u> 
Execute         rtl_gen_preprocess SMM<1u, 800u, 64u> 
INFO-FLOW: Preprocessing Module: pool<2u, 64u, 8u> ...
Execute         set_default_model pool<2u, 64u, 8u> 
Execute         cdfg_preprocess -model pool<2u, 64u, 8u> 
Execute         rtl_gen_preprocess pool<2u, 64u, 8u> 
INFO-FLOW: Preprocessing Module: FC<1u, 1024u, 64u> ...
Execute         set_default_model FC<1u, 1024u, 64u> 
Execute         cdfg_preprocess -model FC<1u, 1024u, 64u> 
Execute         rtl_gen_preprocess FC<1u, 1024u, 64u> 
INFO-FLOW: Preprocessing Module: FC<1u, 64u, 10u> ...
Execute         set_default_model FC<1u, 64u, 10u> 
Execute         cdfg_preprocess -model FC<1u, 64u, 10u> 
Execute         rtl_gen_preprocess FC<1u, 64u, 10u> 
INFO-FLOW: Preprocessing Module: AXI_DMA_MASTER ...
Execute         set_default_model AXI_DMA_MASTER 
Execute         cdfg_preprocess -model AXI_DMA_MASTER 
Execute         rtl_gen_preprocess AXI_DMA_MASTER 
INFO-FLOW: Preprocessing Module: cifar_10 ...
Execute         set_default_model cifar_10 
Execute         cdfg_preprocess -model cifar_10 
Execute         rtl_gen_preprocess cifar_10 
INFO-FLOW: Model list for synthesis: AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXI_DMA_SLAVE 
Execute         schedule -model AXI_DMA_SLAVE 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [34]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 26.332 seconds; current allocated memory: 294.983 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_SLAVE.
Execute         set_default_model AXI_DMA_SLAVE 
Execute         bind -model AXI_DMA_SLAVE 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXI_DMA_SLAVE
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 295.232 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_SLAVE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model SCIG 
Execute         schedule -model SCIG 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', ./../hw_library/stream_convolution_slideWindow.h:141) on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 and 'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_239', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.462 sec.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 295.835 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG.
Execute         set_default_model SCIG 
Execute         bind -model SCIG 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SCIG
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 296.478 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.verbose.bind.rpt -verbose -f 
Command         report done; 0.112 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.bind.adb -f 
INFO-FLOW: Finish binding SCIG.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_75u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model SMM<1u, 75u, 32u> 
Execute         schedule -model SMM<1u, 75u, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_75u_32u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.888 sec.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 306.717 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
Command         report done; 0.37 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.sched.adb -f 
Command         db_write done; 0.228 sec.
INFO-FLOW: Finish scheduling SMM<1u, 75u, 32u>.
Execute         set_default_model SMM<1u, 75u, 32u> 
Execute         bind -model SMM<1u, 75u, 32u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SMM<1u, 75u, 32u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.135 sec.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 310.354 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.435 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.bind.adb -f 
Command         db_write done; 0.233 sec.
INFO-FLOW: Finish binding SMM<1u, 75u, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_32u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool<2u, 32u, 32u> 
Execute         schedule -model pool<2u, 32u, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_32u_32u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (./../hw_library/pool.h:148) of variable 'acc_load_2_valIn_V', ./../hw_library/pool.h:148 on array 'acc', ./../hw_library/pool.h:121 and 'load' operation ('acc_load_2', ./../hw_library/pool.h:148) on array 'acc', ./../hw_library/pool.h:121.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_32u_32u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) [178]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.493 sec.
INFO: [HLS 200-111]  Elapsed time: 1.211 seconds; current allocated memory: 311.231 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.181 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 32u, 32u>.
Execute         set_default_model pool<2u, 32u, 32u> 
Execute         bind -model pool<2u, 32u, 32u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pool<2u, 32u, 32u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 312.175 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.157 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 32u, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model SCIG.2 
Execute         schedule -model SCIG.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', ./../hw_library/stream_convolution_slideWindow.h:141) on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 and 'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_152', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_2': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_2' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.778 sec.
INFO: [HLS 200-111]  Elapsed time: 3.074 seconds; current allocated memory: 314.346 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.verbose.sched.rpt -verbose -f 
Command         report done; 0.348 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.sched.adb -f 
Command         db_write done; 0.187 sec.
INFO-FLOW: Finish scheduling SCIG.2.
Execute         set_default_model SCIG.2 
Execute         bind -model SCIG.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SCIG.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 316.140 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.verbose.bind.rpt -verbose -f 
Command         report done; 0.322 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.bind.adb -f 
Command         db_write done; 0.214 sec.
INFO-FLOW: Finish binding SCIG.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_800u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model SMM<1u, 800u, 32u> 
Execute         schedule -model SMM<1u, 800u, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_800u_32u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.977 sec.
INFO: [HLS 200-111]  Elapsed time: 1.572 seconds; current allocated memory: 318.673 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.356 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.sched.adb -f 
Command         db_write done; 0.206 sec.
INFO-FLOW: Finish scheduling SMM<1u, 800u, 32u>.
Execute         set_default_model SMM<1u, 800u, 32u> 
Execute         bind -model SMM<1u, 800u, 32u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SMM<1u, 800u, 32u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 333.433 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.384 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.bind.adb -f 
Command         db_write done; 0.213 sec.
INFO-FLOW: Finish binding SMM<1u, 800u, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_32u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool<2u, 32u, 16u> 
Execute         schedule -model pool<2u, 32u, 16u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_32u_16u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (./../hw_library/pool.h:149) of variable 'tmp_40', ./../hw_library/pool.h:149 on array 'acc', ./../hw_library/pool.h:121 and 'load' operation ('i_op', ./../hw_library/pool.h:149) on array 'acc', ./../hw_library/pool.h:121.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_32u_16u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) [146]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.464 sec.
INFO: [HLS 200-111]  Elapsed time: 1.122 seconds; current allocated memory: 334.182 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.15 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 32u, 16u>.
Execute         set_default_model pool<2u, 32u, 16u> 
Execute         bind -model pool<2u, 32u, 16u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pool<2u, 32u, 16u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 334.996 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.139 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 32u, 16u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model SCIG.1 
Execute         schedule -model SCIG.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', ./../hw_library/stream_convolution_slideWindow.h:141) on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 and 'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_196', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG_1': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.862 sec.
INFO: [HLS 200-111]  Elapsed time: 3.138 seconds; current allocated memory: 337.183 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.verbose.sched.rpt -verbose -f 
Command         report done; 0.482 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.sched.adb -f 
Command         db_write done; 0.201 sec.
INFO-FLOW: Finish scheduling SCIG.1.
Execute         set_default_model SCIG.1 
Execute         bind -model SCIG.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SCIG.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 338.940 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.verbose.bind.rpt -verbose -f 
Command         report done; 0.748 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.bind.adb -f 
Command         db_write done; 0.205 sec.
INFO-FLOW: Finish binding SCIG.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_800u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model SMM<1u, 800u, 64u> 
Execute         schedule -model SMM<1u, 800u, 64u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_800u_64u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.949 sec.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 341.458 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.375 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.sched.adb -f 
Command         db_write done; 0.61 sec.
INFO-FLOW: Finish scheduling SMM<1u, 800u, 64u>.
Execute         set_default_model SMM<1u, 800u, 64u> 
Execute         bind -model SMM<1u, 800u, 64u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SMM<1u, 800u, 64u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.135 sec.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 356.219 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.455 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.bind.adb -f 
Command         db_write done; 0.269 sec.
INFO-FLOW: Finish binding SMM<1u, 800u, 64u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_64u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool<2u, 64u, 8u> 
Execute         schedule -model pool<2u, 64u, 8u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_64u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (./../hw_library/pool.h:149) of variable 'tmp_16', ./../hw_library/pool.h:149 on array 'acc', ./../hw_library/pool.h:121 and 'load' operation ('i_op', ./../hw_library/pool.h:149) on array 'acc', ./../hw_library/pool.h:121.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_64u_8u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) [194]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.568 sec.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 357.102 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.234 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.sched.adb -f 
Command         db_write done; 0.111 sec.
INFO-FLOW: Finish scheduling pool<2u, 64u, 8u>.
Execute         set_default_model pool<2u, 64u, 8u> 
Execute         bind -model pool<2u, 64u, 8u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pool<2u, 64u, 8u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.111 sec.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 358.096 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.191 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.bind.adb -f 
Command         db_write done; 0.106 sec.
INFO-FLOW: Finish binding pool<2u, 64u, 8u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_1024u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FC<1u, 1024u, 64u> 
Execute         schedule -model FC<1u, 1024u, 64u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_1024u_64u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fully_connected.h:143) [100]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.449 sec.
INFO: [HLS 200-111]  Elapsed time: 1.831 seconds; current allocated memory: 361.380 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.556 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.sched.adb -f 
Command         db_write done; 0.331 sec.
INFO-FLOW: Finish scheduling FC<1u, 1024u, 64u>.
Execute         set_default_model FC<1u, 1024u, 64u> 
Execute         bind -model FC<1u, 1024u, 64u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FC<1u, 1024u, 64u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 383.304 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.493 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.bind.adb -f 
Command         db_write done; 0.308 sec.
INFO-FLOW: Finish binding FC<1u, 1024u, 64u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_64u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FC<1u, 64u, 10u> 
Execute         schedule -model FC<1u, 64u, 10u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_64u_10u_s' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fully_connected.h:143) [68]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.684 sec.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 384.949 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.245 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.sched.adb -f 
Command         db_write done; 0.176 sec.
INFO-FLOW: Finish scheduling FC<1u, 64u, 10u>.
Execute         set_default_model FC<1u, 64u, 10u> 
Execute         bind -model FC<1u, 64u, 10u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FC<1u, 64u, 10u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 389.530 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.488 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.bind.adb -f 
Command         db_write done; 0.166 sec.
INFO-FLOW: Finish binding FC<1u, 64u, 10u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXI_DMA_MASTER 
Execute         schedule -model AXI_DMA_MASTER 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/axi_dma_master.h:67) [26]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.217 sec.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 389.768 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_MASTER.
Execute         set_default_model AXI_DMA_MASTER 
Execute         bind -model AXI_DMA_MASTER 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXI_DMA_MASTER
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 390.052 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.bind.rpt -verbose -f 
Command         report done; 0.168 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.bind.adb -f 
Command         db_write done; 0.141 sec.
INFO-FLOW: Finish binding AXI_DMA_MASTER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cifar_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cifar_10 
Execute         schedule -model cifar_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 390.273 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.sched.adb -f 
INFO-FLOW: Finish scheduling cifar_10.
Execute         set_default_model cifar_10 
Execute         bind -model cifar_10 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cifar_10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.4 sec.
INFO: [HLS 200-111]  Elapsed time: 3.589 seconds; current allocated memory: 392.745 MB.
Execute         report -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.verbose.bind.rpt -verbose -f 
Command         report done; 1.234 sec.
Execute         db_write -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.bind.adb -f 
INFO-FLOW: Finish binding cifar_10.
Execute         get_model_list cifar_10 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess AXI_DMA_SLAVE 
Execute         rtl_gen_preprocess SCIG 
Execute         rtl_gen_preprocess SMM<1u, 75u, 32u> 
Execute         rtl_gen_preprocess pool<2u, 32u, 32u> 
Execute         rtl_gen_preprocess SCIG.2 
Execute         rtl_gen_preprocess SMM<1u, 800u, 32u> 
Execute         rtl_gen_preprocess pool<2u, 32u, 16u> 
Execute         rtl_gen_preprocess SCIG.1 
Execute         rtl_gen_preprocess SMM<1u, 800u, 64u> 
Execute         rtl_gen_preprocess pool<2u, 64u, 8u> 
Execute         rtl_gen_preprocess FC<1u, 1024u, 64u> 
Execute         rtl_gen_preprocess FC<1u, 64u, 10u> 
Execute         rtl_gen_preprocess AXI_DMA_MASTER 
Execute         rtl_gen_preprocess cifar_10 
INFO-FLOW: Model list for RTL generation: AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model AXI_DMA_SLAVE -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cifar_10_mul_32s_32s_32_1_1' to 'cifar_10_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 393.940 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXI_DMA_SLAVE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/AXI_DMA_SLAVE -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl AXI_DMA_SLAVE -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/AXI_DMA_SLAVE 
Execute         gen_rtl AXI_DMA_SLAVE -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/AXI_DMA_SLAVE 
Execute         gen_tb_info AXI_DMA_SLAVE -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model AXI_DMA_SLAVE -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/AXI_DMA_SLAVE_csynth.rpt -f 
Execute         report -model AXI_DMA_SLAVE -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/AXI_DMA_SLAVE_csynth.xml -f -x 
Execute         report -model AXI_DMA_SLAVE -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.rpt -verbose -f 
Execute         db_write -model AXI_DMA_SLAVE -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model SCIG -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cifar_10_mul_32s_16ns_32_1_1' to 'cifar_10_mul_32s_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 395.317 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl SCIG -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/SCIG -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl SCIG -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/SCIG 
Execute         gen_rtl SCIG -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/SCIG 
Execute         gen_tb_info SCIG -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model SCIG -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SCIG_csynth.rpt -f 
Execute         report -model SCIG -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SCIG_csynth.xml -f -x 
Execute         report -model SCIG -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.verbose.rpt -verbose -f 
Command         report done; 0.143 sec.
Execute         db_write -model SCIG -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.adb -f 
Command         db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_75u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model SMM<1u, 75u, 32u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_0' to 'SMM_1u_75u_32u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_0' to 'SMM_1u_75u_32u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_1' to 'SMM_1u_75u_32u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_1' to 'SMM_1u_75u_32u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_2' to 'SMM_1u_75u_32u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_2' to 'SMM_1u_75u_32u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_3' to 'SMM_1u_75u_32u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_3' to 'SMM_1u_75u_32u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_4' to 'SMM_1u_75u_32u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_4' to 'SMM_1u_75u_32u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_5' to 'SMM_1u_75u_32u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_5' to 'SMM_1u_75u_32u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_6' to 'SMM_1u_75u_32u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_6' to 'SMM_1u_75u_32u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_7' to 'SMM_1u_75u_32u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_7' to 'SMM_1u_75u_32u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_8' to 'SMM_1u_75u_32u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_8' to 'SMM_1u_75u_32u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_9' to 'SMM_1u_75u_32u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_9' to 'SMM_1u_75u_32u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_10' to 'SMM_1u_75u_32u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_10' to 'SMM_1u_75u_32u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_11' to 'SMM_1u_75u_32u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_11' to 'SMM_1u_75u_32u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_12' to 'SMM_1u_75u_32u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_12' to 'SMM_1u_75u_32u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_13' to 'SMM_1u_75u_32u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_13' to 'SMM_1u_75u_32u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_14' to 'SMM_1u_75u_32u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_14' to 'SMM_1u_75u_32u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_15' to 'SMM_1u_75u_32u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_15' to 'SMM_1u_75u_32u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_16' to 'SMM_1u_75u_32u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_16' to 'SMM_1u_75u_32u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_17' to 'SMM_1u_75u_32u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_17' to 'SMM_1u_75u_32u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_18' to 'SMM_1u_75u_32u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_18' to 'SMM_1u_75u_32u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_19' to 'SMM_1u_75u_32u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_19' to 'SMM_1u_75u_32u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_20' to 'SMM_1u_75u_32u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_20' to 'SMM_1u_75u_32u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_21' to 'SMM_1u_75u_32u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_21' to 'SMM_1u_75u_32u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_22' to 'SMM_1u_75u_32u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_22' to 'SMM_1u_75u_32u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_23' to 'SMM_1u_75u_32u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_23' to 'SMM_1u_75u_32u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_A_V_2_24' to 'SMM_1u_75u_32u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_75u_32u_s_B_V_2_24' to 'SMM_1u_75u_32u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cifar_10_urem_7ns_3ns_7_11_1' to 'cifar_10_urem_7ns1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cifar_10_mul_mul_16s_16s_32_1_1' to 'cifar_10_mul_mul_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cifar_10_mac_muladd_16s_16s_32s_32_1_1' to 'cifar_10_mac_mula3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mac_mula3i2': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_mul_2iS': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_urem_7ns1iI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_75u_32u_s'.
Command         create_rtl_model done; 0.531 sec.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 400.124 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl SMM<1u, 75u, 32u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/SMM_1u_75u_32u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl SMM<1u, 75u, 32u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/SMM_1u_75u_32u_s 
Execute         gen_rtl SMM<1u, 75u, 32u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/SMM_1u_75u_32u_s 
Execute         gen_tb_info SMM<1u, 75u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model SMM<1u, 75u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SMM_1u_75u_32u_s_csynth.rpt -f 
Execute         report -model SMM<1u, 75u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SMM_1u_75u_32u_s_csynth.xml -f -x 
Execute         report -model SMM<1u, 75u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.verbose.rpt -verbose -f 
Command         report done; 0.553 sec.
Execute         db_write -model SMM<1u, 75u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.adb -f 
Command         db_write done; 0.357 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_32u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model pool<2u, 32u, 32u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_32u_32u_s_buf' to 'pool_2u_32u_32u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_32u_32u_s_acc' to 'pool_2u_32u_32u_s5jm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_32u_32u_s'.
Command         create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 2.379 seconds; current allocated memory: 402.856 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool<2u, 32u, 32u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/pool_2u_32u_32u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl pool<2u, 32u, 32u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/pool_2u_32u_32u_s 
Execute         gen_rtl pool<2u, 32u, 32u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/pool_2u_32u_32u_s 
Execute         gen_tb_info pool<2u, 32u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model pool<2u, 32u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/pool_2u_32u_32u_s_csynth.rpt -f 
Execute         report -model pool<2u, 32u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/pool_2u_32u_32u_s_csynth.xml -f -x 
Execute         report -model pool<2u, 32u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.verbose.rpt -verbose -f 
Command         report done; 0.19 sec.
Execute         db_write -model pool<2u, 32u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.adb -f 
Command         db_write done; 0.146 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model SCIG.2 -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cifar_10_mul_32s_14ns_32_1_1' to 'cifar_10_mul_32s_6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_6jw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_2'.
Command         create_rtl_model done; 0.369 sec.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 407.983 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl SCIG.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/SCIG_2 -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl SCIG.2 -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/SCIG_2 
Execute         gen_rtl SCIG.2 -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/SCIG_2 
Execute         gen_tb_info SCIG.2 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2 -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Command         gen_tb_info done; 0.127 sec.
Execute         report -model SCIG.2 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SCIG_2_csynth.rpt -f 
Execute         report -model SCIG.2 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SCIG_2_csynth.xml -f -x 
Execute         report -model SCIG.2 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.verbose.rpt -verbose -f 
Command         report done; 0.386 sec.
Execute         db_write -model SCIG.2 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.adb -f 
Command         db_write done; 0.34 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_800u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model SMM<1u, 800u, 32u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_0' to 'SMM_1u_800u_32u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_0' to 'SMM_1u_800u_32u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_1' to 'SMM_1u_800u_32u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_1' to 'SMM_1u_800u_32u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_2' to 'SMM_1u_800u_32u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_2' to 'SMM_1u_800u_32u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_3' to 'SMM_1u_800u_32u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_3' to 'SMM_1u_800u_32u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_4' to 'SMM_1u_800u_32u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_4' to 'SMM_1u_800u_32u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_5' to 'SMM_1u_800u_32u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_5' to 'SMM_1u_800u_32u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_6' to 'SMM_1u_800u_32u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_6' to 'SMM_1u_800u_32u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_7' to 'SMM_1u_800u_32u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_7' to 'SMM_1u_800u_32u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_8' to 'SMM_1u_800u_32u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_8' to 'SMM_1u_800u_32u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_9' to 'SMM_1u_800u_32u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_9' to 'SMM_1u_800u_32u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_10' to 'SMM_1u_800u_32u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_10' to 'SMM_1u_800u_32u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_11' to 'SMM_1u_800u_32u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_11' to 'SMM_1u_800u_32u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_12' to 'SMM_1u_800u_32u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_12' to 'SMM_1u_800u_32u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_13' to 'SMM_1u_800u_32u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_13' to 'SMM_1u_800u_32u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_14' to 'SMM_1u_800u_32u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_14' to 'SMM_1u_800u_32u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_15' to 'SMM_1u_800u_32u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_15' to 'SMM_1u_800u_32u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_16' to 'SMM_1u_800u_32u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_16' to 'SMM_1u_800u_32u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_17' to 'SMM_1u_800u_32u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_17' to 'SMM_1u_800u_32u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_18' to 'SMM_1u_800u_32u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_18' to 'SMM_1u_800u_32u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_19' to 'SMM_1u_800u_32u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_19' to 'SMM_1u_800u_32u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_20' to 'SMM_1u_800u_32u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_20' to 'SMM_1u_800u_32u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_21' to 'SMM_1u_800u_32u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_21' to 'SMM_1u_800u_32u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_22' to 'SMM_1u_800u_32u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_22' to 'SMM_1u_800u_32u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_23' to 'SMM_1u_800u_32u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_23' to 'SMM_1u_800u_32u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_A_V_3_24' to 'SMM_1u_800u_32u_sbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_32u_s_B_V_3_24' to 'SMM_1u_800u_32u_sbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mac_mula3i2': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_mul_2iS': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_800u_32u_s'.
Command         create_rtl_model done; 0.565 sec.
INFO: [HLS 200-111]  Elapsed time: 2.642 seconds; current allocated memory: 412.640 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl SMM<1u, 800u, 32u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/SMM_1u_800u_32u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl SMM<1u, 800u, 32u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/SMM_1u_800u_32u_s 
Execute         gen_rtl SMM<1u, 800u, 32u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/SMM_1u_800u_32u_s 
Execute         gen_tb_info SMM<1u, 800u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Command         gen_tb_info done; 0.106 sec.
Execute         report -model SMM<1u, 800u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SMM_1u_800u_32u_s_csynth.rpt -f 
Command         report done; 0.109 sec.
Execute         report -model SMM<1u, 800u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SMM_1u_800u_32u_s_csynth.xml -f -x 
Execute         report -model SMM<1u, 800u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.verbose.rpt -verbose -f 
Command         report done; 0.507 sec.
Execute         db_write -model SMM<1u, 800u, 32u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.adb -f 
Command         db_write done; 0.382 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_32u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model pool<2u, 32u, 16u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_32u_16u_s_buf' to 'pool_2u_32u_16u_sbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_32u_16u_s_acc' to 'pool_2u_32u_16u_sbWr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_32u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.405 seconds; current allocated memory: 414.953 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool<2u, 32u, 16u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/pool_2u_32u_16u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl pool<2u, 32u, 16u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/pool_2u_32u_16u_s 
Execute         gen_rtl pool<2u, 32u, 16u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/pool_2u_32u_16u_s 
Execute         gen_tb_info pool<2u, 32u, 16u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model pool<2u, 32u, 16u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/pool_2u_32u_16u_s_csynth.rpt -f 
Execute         report -model pool<2u, 32u, 16u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/pool_2u_32u_16u_s_csynth.xml -f -x 
Execute         report -model pool<2u, 32u, 16u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.verbose.rpt -verbose -f 
Command         report done; 0.174 sec.
Execute         db_write -model pool<2u, 32u, 16u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.adb -f 
Command         db_write done; 0.166 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model SCIG.1 -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cifar_10_mul_32s_12ns_32_1_1' to 'cifar_10_mul_32s_bXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
Command         create_rtl_model done; 0.374 sec.
INFO: [HLS 200-111]  Elapsed time: 1.245 seconds; current allocated memory: 420.040 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl SCIG.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/SCIG_1 -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl SCIG.1 -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/SCIG_1 
Execute         gen_rtl SCIG.1 -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/SCIG_1 
Execute         gen_tb_info SCIG.1 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1 -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Command         gen_tb_info done; 0.128 sec.
Execute         report -model SCIG.1 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SCIG_1_csynth.rpt -f 
Execute         report -model SCIG.1 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SCIG_1_csynth.xml -f -x 
Execute         report -model SCIG.1 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.verbose.rpt -verbose -f 
Command         report done; 0.395 sec.
Execute         db_write -model SCIG.1 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.adb -f 
Command         db_write done; 0.373 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_800u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model SMM<1u, 800u, 64u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_0' to 'SMM_1u_800u_64u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_0' to 'SMM_1u_800u_64u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_1' to 'SMM_1u_800u_64u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_1' to 'SMM_1u_800u_64u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_2' to 'SMM_1u_800u_64u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_2' to 'SMM_1u_800u_64u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_3' to 'SMM_1u_800u_64u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_3' to 'SMM_1u_800u_64u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_4' to 'SMM_1u_800u_64u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_4' to 'SMM_1u_800u_64u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_5' to 'SMM_1u_800u_64u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_5' to 'SMM_1u_800u_64u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_6' to 'SMM_1u_800u_64u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_6' to 'SMM_1u_800u_64u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_7' to 'SMM_1u_800u_64u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_7' to 'SMM_1u_800u_64u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_8' to 'SMM_1u_800u_64u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_8' to 'SMM_1u_800u_64u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_9' to 'SMM_1u_800u_64u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_9' to 'SMM_1u_800u_64u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_10' to 'SMM_1u_800u_64u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_10' to 'SMM_1u_800u_64u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_11' to 'SMM_1u_800u_64u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_11' to 'SMM_1u_800u_64u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_12' to 'SMM_1u_800u_64u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_12' to 'SMM_1u_800u_64u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_13' to 'SMM_1u_800u_64u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_13' to 'SMM_1u_800u_64u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_14' to 'SMM_1u_800u_64u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_14' to 'SMM_1u_800u_64u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_15' to 'SMM_1u_800u_64u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_15' to 'SMM_1u_800u_64u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_16' to 'SMM_1u_800u_64u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_16' to 'SMM_1u_800u_64u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_17' to 'SMM_1u_800u_64u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_17' to 'SMM_1u_800u_64u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_18' to 'SMM_1u_800u_64u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_18' to 'SMM_1u_800u_64u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_19' to 'SMM_1u_800u_64u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_19' to 'SMM_1u_800u_64u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_20' to 'SMM_1u_800u_64u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_20' to 'SMM_1u_800u_64u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_21' to 'SMM_1u_800u_64u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_21' to 'SMM_1u_800u_64u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_22' to 'SMM_1u_800u_64u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_22' to 'SMM_1u_800u_64u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_23' to 'SMM_1u_800u_64u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_23' to 'SMM_1u_800u_64u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_A_V_4_24' to 'SMM_1u_800u_64u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_800u_64u_s_B_V_4_24' to 'SMM_1u_800u_64u_scLz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mac_mula3i2': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_mul_2iS': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_800u_64u_s'.
Command         create_rtl_model done; 0.635 sec.
INFO: [HLS 200-111]  Elapsed time: 2.758 seconds; current allocated memory: 424.716 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl SMM<1u, 800u, 64u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/SMM_1u_800u_64u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl SMM<1u, 800u, 64u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/SMM_1u_800u_64u_s 
Execute         gen_rtl SMM<1u, 800u, 64u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/SMM_1u_800u_64u_s 
Execute         gen_tb_info SMM<1u, 800u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model SMM<1u, 800u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SMM_1u_800u_64u_s_csynth.rpt -f 
Command         report done; 0.106 sec.
Execute         report -model SMM<1u, 800u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/SMM_1u_800u_64u_s_csynth.xml -f -x 
Execute         report -model SMM<1u, 800u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.verbose.rpt -verbose -f 
Command         report done; 0.512 sec.
Execute         db_write -model SMM<1u, 800u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.adb -f 
Command         db_write done; 0.416 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_64u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model pool<2u, 64u, 8u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_64u_8u_s_buf' to 'pool_2u_64u_8u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_64u_8u_s_acc' to 'pool_2u_64u_8u_s_cNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_64u_8u_s'.
Command         create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 2.478 seconds; current allocated memory: 427.442 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool<2u, 64u, 8u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/pool_2u_64u_8u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl pool<2u, 64u, 8u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/pool_2u_64u_8u_s 
Execute         gen_rtl pool<2u, 64u, 8u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/pool_2u_64u_8u_s 
Execute         gen_tb_info pool<2u, 64u, 8u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model pool<2u, 64u, 8u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/pool_2u_64u_8u_s_csynth.rpt -f 
Execute         report -model pool<2u, 64u, 8u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/pool_2u_64u_8u_s_csynth.xml -f -x 
Execute         report -model pool<2u, 64u, 8u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.verbose.rpt -verbose -f 
Command         report done; 0.201 sec.
Execute         db_write -model pool<2u, 64u, 8u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.adb -f 
Command         db_write done; 0.213 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_1024u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model FC<1u, 1024u, 64u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_4' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_0' to 'FC_1u_1024u_64u_scOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_0' to 'FC_1u_1024u_64u_scPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_1123' to 'FC_1u_1024u_64u_scQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_1127' to 'FC_1u_1024u_64u_scRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_2124' to 'FC_1u_1024u_64u_scSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_2128' to 'FC_1u_1024u_64u_scTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_3125' to 'FC_1u_1024u_64u_scUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_3129' to 'FC_1u_1024u_64u_scVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_4126' to 'FC_1u_1024u_64u_scWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_4130' to 'FC_1u_1024u_64u_scXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_5' to 'FC_1u_1024u_64u_scYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_5' to 'FC_1u_1024u_64u_scZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_6' to 'FC_1u_1024u_64u_sc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_6' to 'FC_1u_1024u_64u_sc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_7' to 'FC_1u_1024u_64u_sc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_7' to 'FC_1u_1024u_64u_sc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_8' to 'FC_1u_1024u_64u_sc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_8' to 'FC_1u_1024u_64u_sc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_9' to 'FC_1u_1024u_64u_sc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_9' to 'FC_1u_1024u_64u_sc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_10' to 'FC_1u_1024u_64u_sc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_10' to 'FC_1u_1024u_64u_sc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_11' to 'FC_1u_1024u_64u_sdaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_11' to 'FC_1u_1024u_64u_sdbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_12' to 'FC_1u_1024u_64u_sdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_12' to 'FC_1u_1024u_64u_sddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_13' to 'FC_1u_1024u_64u_sdeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_13' to 'FC_1u_1024u_64u_sdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_14' to 'FC_1u_1024u_64u_sdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_14' to 'FC_1u_1024u_64u_sdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_15' to 'FC_1u_1024u_64u_sdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_15' to 'FC_1u_1024u_64u_sdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_16' to 'FC_1u_1024u_64u_sdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_16' to 'FC_1u_1024u_64u_sdlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_17' to 'FC_1u_1024u_64u_sdmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_17' to 'FC_1u_1024u_64u_sdnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_18' to 'FC_1u_1024u_64u_sdoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_18' to 'FC_1u_1024u_64u_sdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_19' to 'FC_1u_1024u_64u_sdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_19' to 'FC_1u_1024u_64u_sdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_20' to 'FC_1u_1024u_64u_sdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_20' to 'FC_1u_1024u_64u_sdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_21' to 'FC_1u_1024u_64u_sduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_21' to 'FC_1u_1024u_64u_sdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_22' to 'FC_1u_1024u_64u_sdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_22' to 'FC_1u_1024u_64u_sdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_23' to 'FC_1u_1024u_64u_sdyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_23' to 'FC_1u_1024u_64u_sdzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_24' to 'FC_1u_1024u_64u_sdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_24' to 'FC_1u_1024u_64u_sdBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_25' to 'FC_1u_1024u_64u_sdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_25' to 'FC_1u_1024u_64u_sdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_26' to 'FC_1u_1024u_64u_sdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_26' to 'FC_1u_1024u_64u_sdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_27' to 'FC_1u_1024u_64u_sdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_27' to 'FC_1u_1024u_64u_sdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_28' to 'FC_1u_1024u_64u_sdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_28' to 'FC_1u_1024u_64u_sdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_29' to 'FC_1u_1024u_64u_sdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_29' to 'FC_1u_1024u_64u_sdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_30' to 'FC_1u_1024u_64u_sdMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_30' to 'FC_1u_1024u_64u_sdNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_A_V_31' to 'FC_1u_1024u_64u_sdOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_1024u_64u_s_B_V_31' to 'FC_1u_1024u_64u_sdPK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mac_mula3i2': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_mul_2iS': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_1024u_64u_s'.
Command         create_rtl_model done; 0.877 sec.
INFO: [HLS 200-111]  Elapsed time: 1.896 seconds; current allocated memory: 432.988 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl FC<1u, 1024u, 64u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/FC_1u_1024u_64u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl FC<1u, 1024u, 64u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/FC_1u_1024u_64u_s 
Execute         gen_rtl FC<1u, 1024u, 64u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/FC_1u_1024u_64u_s 
Execute         gen_tb_info FC<1u, 1024u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Command         gen_tb_info done; 0.119 sec.
Execute         report -model FC<1u, 1024u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/FC_1u_1024u_64u_s_csynth.rpt -f 
Command         report done; 0.126 sec.
Execute         report -model FC<1u, 1024u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/FC_1u_1024u_64u_s_csynth.xml -f -x 
Command         report done; 0.119 sec.
Execute         report -model FC<1u, 1024u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.verbose.rpt -verbose -f 
Command         report done; 0.617 sec.
Execute         db_write -model FC<1u, 1024u, 64u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.adb -f 
Command         db_write done; 0.512 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_64u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model FC<1u, 64u, 10u> -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_0' to 'FC_1u_64u_10u_s_AdQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_0' to 'FC_1u_64u_10u_s_BdRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_1' to 'FC_1u_64u_10u_s_AdSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_1' to 'FC_1u_64u_10u_s_BdTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_2' to 'FC_1u_64u_10u_s_AdUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_2' to 'FC_1u_64u_10u_s_BdVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_3' to 'FC_1u_64u_10u_s_AdWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_3' to 'FC_1u_64u_10u_s_BdXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_4' to 'FC_1u_64u_10u_s_AdYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_4' to 'FC_1u_64u_10u_s_BdZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_5' to 'FC_1u_64u_10u_s_Ad0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_5' to 'FC_1u_64u_10u_s_Bd1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_6' to 'FC_1u_64u_10u_s_Ad2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_6' to 'FC_1u_64u_10u_s_Bd3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_7' to 'FC_1u_64u_10u_s_Ad4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_7' to 'FC_1u_64u_10u_s_Bd5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_8' to 'FC_1u_64u_10u_s_Ad6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_8' to 'FC_1u_64u_10u_s_Bd7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_9' to 'FC_1u_64u_10u_s_Ad8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_9' to 'FC_1u_64u_10u_s_Bd9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_10' to 'FC_1u_64u_10u_s_AeaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_10' to 'FC_1u_64u_10u_s_BebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_11' to 'FC_1u_64u_10u_s_AecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_11' to 'FC_1u_64u_10u_s_BedO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_12' to 'FC_1u_64u_10u_s_AeeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_12' to 'FC_1u_64u_10u_s_BefO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_13' to 'FC_1u_64u_10u_s_AegO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_13' to 'FC_1u_64u_10u_s_BehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_14' to 'FC_1u_64u_10u_s_AeiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_14' to 'FC_1u_64u_10u_s_BejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_A_V_1_15' to 'FC_1u_64u_10u_s_AekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_64u_10u_s_B_V_1_15' to 'FC_1u_64u_10u_s_BelP' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mac_mula3i2': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_mul_2iS': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_64u_10u_s'.
Command         create_rtl_model done; 0.597 sec.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 437.163 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl FC<1u, 64u, 10u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/FC_1u_64u_10u_s -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl FC<1u, 64u, 10u> -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/FC_1u_64u_10u_s 
Execute         gen_rtl FC<1u, 64u, 10u> -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/FC_1u_64u_10u_s 
Execute         gen_tb_info FC<1u, 64u, 10u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model FC<1u, 64u, 10u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/FC_1u_64u_10u_s_csynth.rpt -f 
Execute         report -model FC<1u, 64u, 10u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/FC_1u_64u_10u_s_csynth.xml -f -x 
Execute         report -model FC<1u, 64u, 10u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.verbose.rpt -verbose -f 
Command         report done; 0.368 sec.
Execute         db_write -model FC<1u, 64u, 10u> -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.adb -f 
Command         db_write done; 0.359 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model AXI_DMA_MASTER -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cifar_10_mul_32s_bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 438.452 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXI_DMA_MASTER -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/AXI_DMA_MASTER -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl AXI_DMA_MASTER -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/AXI_DMA_MASTER 
Execute         gen_rtl AXI_DMA_MASTER -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/AXI_DMA_MASTER 
Execute         gen_tb_info AXI_DMA_MASTER -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Execute         report -model AXI_DMA_MASTER -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/AXI_DMA_MASTER_csynth.rpt -f 
Execute         report -model AXI_DMA_MASTER -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/AXI_DMA_MASTER_csynth.xml -f -x 
Execute         report -model AXI_DMA_MASTER -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.rpt -verbose -f 
Execute         db_write -model AXI_DMA_MASTER -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.adb -f 
Command         db_write done; 0.155 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cifar_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model cifar_10 -vendor xilinx -mg_file D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cifar_10/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cifar_10/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cifar_10/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cifar_10/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cifar_10' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_75u_32u_U0' to 'start_for_SMM_1u_emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_32u_32u_U0' to 'start_for_pool_2uenQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_800u_32u_U0' to 'start_for_SMM_1u_eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_32u_16u_U0' to 'start_for_pool_2uepQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_800u_64u_U0' to 'start_for_SMM_1u_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_64u_8u_U0' to 'start_for_pool_2uerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_1024u_64u_U0' to 'start_for_FC_1u_1esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_64u_10u_U0' to 'start_for_FC_1u_6etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAeuR' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cifar_10'.
Command         create_rtl_model done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 439.708 MB.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         gen_rtl cifar_10 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/systemc/cifar_10 -synmodules AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10 
Execute         gen_rtl cifar_10 -istop -style xilinx -f -lang vhdl -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/vhdl/cifar_10 
Execute         gen_rtl cifar_10 -istop -style xilinx -f -lang vlog -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/verilog/cifar_10 
Execute         export_constraint_db -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl -f -tool general 
Execute         report -model cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.design.xml -verbose -f -dv 
Command         report done; 1.611 sec.
Execute         report -model cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10 -p D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db 
Command         gen_tb_info done; 0.108 sec.
Execute         report -model cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/cifar_10_csynth.rpt -f 
Execute         report -model cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/syn/report/cifar_10_csynth.xml -f -x 
Execute         report -model cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.verbose.rpt -verbose -f 
Command         report done; 1.178 sec.
Execute         db_write -model cifar_10 -o D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.adb -f 
Command         db_write done; 0.18 sec.
Execute         sc_get_clocks cifar_10 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain cifar_10 
INFO-FLOW: Model list for RTL component generation: AXI_DMA_SLAVE SCIG {SMM<1u, 75u, 32u>} {pool<2u, 32u, 32u>} SCIG.2 {SMM<1u, 800u, 32u>} {pool<2u, 32u, 16u>} SCIG.1 {SMM<1u, 800u, 64u>} {pool<2u, 64u, 8u>} {FC<1u, 1024u, 64u>} {FC<1u, 64u, 10u>} AXI_DMA_MASTER cifar_10
INFO-FLOW: Handling components in module [AXI_DMA_SLAVE] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO-FLOW: Found component cifar_10_mul_32s_bkb.
INFO-FLOW: Append model cifar_10_mul_32s_bkb
INFO-FLOW: Handling components in module [SCIG] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
INFO-FLOW: Found component cifar_10_mul_32s_cud.
INFO-FLOW: Append model cifar_10_mul_32s_cud
INFO-FLOW: Found component SCIG_inputBuf_V.
INFO-FLOW: Append model SCIG_inputBuf_V
INFO-FLOW: Found component SCIG_inElem_V.
INFO-FLOW: Append model SCIG_inElem_V
INFO-FLOW: Handling components in module [SMM_1u_75u_32u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
INFO-FLOW: Found component cifar_10_urem_7ns1iI.
INFO-FLOW: Append model cifar_10_urem_7ns1iI
INFO-FLOW: Found component cifar_10_mul_mul_2iS.
INFO-FLOW: Append model cifar_10_mul_mul_2iS
INFO-FLOW: Found component cifar_10_mac_mula3i2.
INFO-FLOW: Append model cifar_10_mac_mula3i2
INFO-FLOW: Found component SMM_1u_75u_32u_s_dEe.
INFO-FLOW: Append model SMM_1u_75u_32u_s_dEe
INFO-FLOW: Found component SMM_1u_75u_32u_s_eOg.
INFO-FLOW: Append model SMM_1u_75u_32u_s_eOg
INFO-FLOW: Handling components in module [pool_2u_32u_32u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
INFO-FLOW: Found component pool_2u_32u_32u_s4jc.
INFO-FLOW: Append model pool_2u_32u_32u_s4jc
INFO-FLOW: Found component pool_2u_32u_32u_s5jm.
INFO-FLOW: Append model pool_2u_32u_32u_s5jm
INFO-FLOW: Handling components in module [SCIG_2] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
INFO-FLOW: Found component cifar_10_mul_32s_6jw.
INFO-FLOW: Append model cifar_10_mul_32s_6jw
INFO-FLOW: Found component SCIG_2_inputBuf_V.
INFO-FLOW: Append model SCIG_2_inputBuf_V
INFO-FLOW: Handling components in module [SMM_1u_800u_32u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
INFO-FLOW: Found component SMM_1u_800u_32u_s7jG.
INFO-FLOW: Append model SMM_1u_800u_32u_s7jG
INFO-FLOW: Found component SMM_1u_800u_32u_s8jQ.
INFO-FLOW: Append model SMM_1u_800u_32u_s8jQ
INFO-FLOW: Handling components in module [pool_2u_32u_16u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
INFO-FLOW: Found component pool_2u_32u_16u_sbVr.
INFO-FLOW: Append model pool_2u_32u_16u_sbVr
INFO-FLOW: Handling components in module [SCIG_1] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
INFO-FLOW: Found component cifar_10_mul_32s_bXr.
INFO-FLOW: Append model cifar_10_mul_32s_bXr
INFO-FLOW: Handling components in module [SMM_1u_800u_64u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
INFO-FLOW: Found component SMM_1u_800u_64u_sbZs.
INFO-FLOW: Append model SMM_1u_800u_64u_sbZs
INFO-FLOW: Handling components in module [pool_2u_64u_8u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
INFO-FLOW: Found component pool_2u_64u_8u_s_cNA.
INFO-FLOW: Append model pool_2u_64u_8u_s_cNA
INFO-FLOW: Handling components in module [FC_1u_1024u_64u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
INFO-FLOW: Handling components in module [FC_1u_64u_10u_s] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
INFO-FLOW: Found component FC_1u_64u_10u_s_AdQK.
INFO-FLOW: Append model FC_1u_64u_10u_s_AdQK
INFO-FLOW: Found component FC_1u_64u_10u_s_BdRK.
INFO-FLOW: Append model FC_1u_64u_10u_s_BdRK
INFO-FLOW: Handling components in module [AXI_DMA_MASTER] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
INFO-FLOW: Handling components in module [cifar_10] ... 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component fifo_w32_d50_A.
INFO-FLOW: Append model fifo_w32_d50_A
INFO-FLOW: Found component start_for_SCIG_U0.
INFO-FLOW: Append model start_for_SCIG_U0
INFO-FLOW: Found component start_for_SMM_1u_emP.
INFO-FLOW: Append model start_for_SMM_1u_emP
INFO-FLOW: Found component start_for_pool_2uenQ.
INFO-FLOW: Append model start_for_pool_2uenQ
INFO-FLOW: Found component start_for_SCIG_2_U0.
INFO-FLOW: Append model start_for_SCIG_2_U0
INFO-FLOW: Found component start_for_SMM_1u_eoQ.
INFO-FLOW: Append model start_for_SMM_1u_eoQ
INFO-FLOW: Found component start_for_pool_2uepQ.
INFO-FLOW: Append model start_for_pool_2uepQ
INFO-FLOW: Found component start_for_SCIG_1_U0.
INFO-FLOW: Append model start_for_SCIG_1_U0
INFO-FLOW: Found component start_for_SMM_1u_eqQ.
INFO-FLOW: Append model start_for_SMM_1u_eqQ
INFO-FLOW: Found component start_for_pool_2uerQ.
INFO-FLOW: Append model start_for_pool_2uerQ
INFO-FLOW: Found component start_for_FC_1u_1esQ.
INFO-FLOW: Append model start_for_FC_1u_1esQ
INFO-FLOW: Found component start_for_FC_1u_6etR.
INFO-FLOW: Append model start_for_FC_1u_6etR
INFO-FLOW: Found component start_for_AXI_DMAeuR.
INFO-FLOW: Append model start_for_AXI_DMAeuR
INFO-FLOW: Append model AXI_DMA_SLAVE
INFO-FLOW: Append model SCIG
INFO-FLOW: Append model SMM_1u_75u_32u_s
INFO-FLOW: Append model pool_2u_32u_32u_s
INFO-FLOW: Append model SCIG_2
INFO-FLOW: Append model SMM_1u_800u_32u_s
INFO-FLOW: Append model pool_2u_32u_16u_s
INFO-FLOW: Append model SCIG_1
INFO-FLOW: Append model SMM_1u_800u_64u_s
INFO-FLOW: Append model pool_2u_64u_8u_s
INFO-FLOW: Append model FC_1u_1024u_64u_s
INFO-FLOW: Append model FC_1u_64u_10u_s
INFO-FLOW: Append model AXI_DMA_MASTER
INFO-FLOW: Append model cifar_10
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cifar_10_mul_32s_bkb cifar_10_mul_32s_cud SCIG_inputBuf_V SCIG_inElem_V cifar_10_urem_7ns1iI cifar_10_mul_mul_2iS cifar_10_mac_mula3i2 SMM_1u_75u_32u_s_dEe SMM_1u_75u_32u_s_eOg pool_2u_32u_32u_s4jc pool_2u_32u_32u_s5jm cifar_10_mul_32s_6jw SCIG_2_inputBuf_V SMM_1u_800u_32u_s7jG SMM_1u_800u_32u_s8jQ pool_2u_32u_16u_sbVr cifar_10_mul_32s_bXr SMM_1u_800u_64u_sbZs pool_2u_64u_8u_s_cNA FC_1u_64u_10u_s_AdQK FC_1u_64u_10u_s_BdRK fifo_w32_d50_A fifo_w32_d50_A fifo_w32_d2_A fifo_w32_d50_A fifo_w32_d50_A fifo_w32_d2_A fifo_w32_d50_A fifo_w32_d50_A fifo_w32_d2_A fifo_w32_d50_A fifo_w32_d50_A fifo_w32_d50_A start_for_SCIG_U0 start_for_SMM_1u_emP start_for_pool_2uenQ start_for_SCIG_2_U0 start_for_SMM_1u_eoQ start_for_pool_2uepQ start_for_SCIG_1_U0 start_for_SMM_1u_eqQ start_for_pool_2uerQ start_for_FC_1u_1esQ start_for_FC_1u_6etR start_for_AXI_DMAeuR AXI_DMA_SLAVE SCIG SMM_1u_75u_32u_s pool_2u_32u_32u_s SCIG_2 SMM_1u_800u_32u_s pool_2u_32u_16u_s SCIG_1 SMM_1u_800u_64u_s pool_2u_64u_8u_s FC_1u_1024u_64u_s FC_1u_64u_10u_s AXI_DMA_MASTER cifar_10
INFO-FLOW: To file: write model cifar_10_mul_32s_bkb
INFO-FLOW: To file: write model cifar_10_mul_32s_cud
INFO-FLOW: To file: write model SCIG_inputBuf_V
INFO-FLOW: To file: write model SCIG_inElem_V
INFO-FLOW: To file: write model cifar_10_urem_7ns1iI
INFO-FLOW: To file: write model cifar_10_mul_mul_2iS
INFO-FLOW: To file: write model cifar_10_mac_mula3i2
INFO-FLOW: To file: write model SMM_1u_75u_32u_s_dEe
INFO-FLOW: To file: write model SMM_1u_75u_32u_s_eOg
INFO-FLOW: To file: write model pool_2u_32u_32u_s4jc
INFO-FLOW: To file: write model pool_2u_32u_32u_s5jm
INFO-FLOW: To file: write model cifar_10_mul_32s_6jw
INFO-FLOW: To file: write model SCIG_2_inputBuf_V
INFO-FLOW: To file: write model SMM_1u_800u_32u_s7jG
INFO-FLOW: To file: write model SMM_1u_800u_32u_s8jQ
INFO-FLOW: To file: write model pool_2u_32u_16u_sbVr
INFO-FLOW: To file: write model cifar_10_mul_32s_bXr
INFO-FLOW: To file: write model SMM_1u_800u_64u_sbZs
INFO-FLOW: To file: write model pool_2u_64u_8u_s_cNA
INFO-FLOW: To file: write model FC_1u_64u_10u_s_AdQK
INFO-FLOW: To file: write model FC_1u_64u_10u_s_BdRK
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model fifo_w32_d50_A
INFO-FLOW: To file: write model start_for_SCIG_U0
INFO-FLOW: To file: write model start_for_SMM_1u_emP
INFO-FLOW: To file: write model start_for_pool_2uenQ
INFO-FLOW: To file: write model start_for_SCIG_2_U0
INFO-FLOW: To file: write model start_for_SMM_1u_eoQ
INFO-FLOW: To file: write model start_for_pool_2uepQ
INFO-FLOW: To file: write model start_for_SCIG_1_U0
INFO-FLOW: To file: write model start_for_SMM_1u_eqQ
INFO-FLOW: To file: write model start_for_pool_2uerQ
INFO-FLOW: To file: write model start_for_FC_1u_1esQ
INFO-FLOW: To file: write model start_for_FC_1u_6etR
INFO-FLOW: To file: write model start_for_AXI_DMAeuR
INFO-FLOW: To file: write model AXI_DMA_SLAVE
INFO-FLOW: To file: write model SCIG
INFO-FLOW: To file: write model SMM_1u_75u_32u_s
INFO-FLOW: To file: write model pool_2u_32u_32u_s
INFO-FLOW: To file: write model SCIG_2
INFO-FLOW: To file: write model SMM_1u_800u_32u_s
INFO-FLOW: To file: write model pool_2u_32u_16u_s
INFO-FLOW: To file: write model SCIG_1
INFO-FLOW: To file: write model SMM_1u_800u_64u_s
INFO-FLOW: To file: write model pool_2u_64u_8u_s
INFO-FLOW: To file: write model FC_1u_1024u_64u_s
INFO-FLOW: To file: write model FC_1u_64u_10u_s
INFO-FLOW: To file: write model AXI_DMA_MASTER
INFO-FLOW: To file: write model cifar_10
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'cifar_10_mul_32s_bkb_Mul_LUT_0'
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'cifar_10_mul_32s_cud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'cifar_10_urem_7ns1iI_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_75u_32u_s_dEe_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_75u_32u_s_eOg_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
Command         ap_source done; 0.108 sec.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pool_2u_32u_32u_s4jc_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_32u_32u_s5jm_ram (RAM_2P_LUTRAM)' using distributed RAMs.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'cifar_10_mul_32s_6jw_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_2_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_800u_32u_s7jG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_800u_32u_s8jQ_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pool_2u_32u_16u_sbVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'cifar_10_mul_32s_bXr_Mul_LUT_3'
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_800u_64u_sbZs_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pool_2u_64u_8u_s_cNA_ram (RAM_2P_LUTRAM)' using distributed RAMs.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FC_1u_64u_10u_s_AdQK_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_64u_10u_s_BdRK_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_9_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_10_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_11_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_emP_U(start_for_SMM_1u_emP)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uenQ_U(start_for_pool_2uenQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_2_U0_U(start_for_SCIG_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_eoQ_U(start_for_SMM_1u_eoQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uepQ_U(start_for_pool_2uepQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_eqQ_U(start_for_SMM_1u_eqQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uerQ_U(start_for_pool_2uerQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_1esQ_U(start_for_FC_1u_1esQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_6etR_U(start_for_FC_1u_6etR)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAeuR_U(start_for_AXI_DMAeuR)' using Shift Registers.
Command         ap_source done; 0.463 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.101 sec.
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cifar_10 xml_exists=0
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=59 #gSsdmPorts=8
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl 
Execute         sc_get_clocks cifar_10 
Execute         source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 614.082 ; gain = 529.391
INFO: [SYSC 207-301] Generating SystemC RTL for cifar_10.
INFO: [VHDL 208-304] Generating VHDL RTL for cifar_10.
INFO: [VLOG 209-307] Generating Verilog RTL for cifar_10.
Command       autosyn done; 64.216 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 89.199 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.102 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_75u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_2.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_32u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_32u_16u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SCIG_1.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/SMM_1u_800u_64u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/pool_2u_64u_8u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_1024u_64u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/FC_1u_64u_10u_s.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.compgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cifar_10
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cifar_10
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.rtl_wrap.cfg.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.constraint.tcl 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/cifar_10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.102 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/08_Verilog/pro/PYNQ-Classification-master/hw/script_design_flow/CIFAR_10_wrapper/CIFAR_10/solution1/impl/ip/pack.bat
Command     export_design done; 9.955 sec.
Command   ap_source done; 99.414 sec.
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/aes/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/blowfish/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/des/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/rc4/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcl8.5/http1.0/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcl8.5/opt0.4/pkgIndex.tcl 
