// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_7s_14s_16_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<112> > x_V;
    sc_out< sc_lv<7> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<7> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<7> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<7> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<7> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mul_mul_7s_14s_16_1_1<1,1,7,14,16>* myproject_mul_mul_7s_14s_16_1_1_U1;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<112> > x_V_preg;
    sc_signal< sc_lv<112> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<7> > tmp_fu_167_p4;
    sc_signal< sc_lv<7> > tmp_reg_724;
    sc_signal< sc_lv<7> > tmp_1_reg_733;
    sc_signal< sc_lv<7> > p_Val2_4_fu_187_p4;
    sc_signal< sc_lv<7> > p_Val2_4_reg_739;
    sc_signal< sc_lv<7> > tmp_3_reg_749;
    sc_signal< sc_lv<16> > mul_ln1192_2_fu_718_p2;
    sc_signal< sc_lv<16> > mul_ln1192_2_reg_754;
    sc_signal< sc_lv<13> > trunc_ln1192_fu_225_p1;
    sc_signal< sc_lv<13> > trunc_ln1192_reg_759;
    sc_signal< sc_lv<7> > tmp_4_reg_764;
    sc_signal< sc_lv<6> > tmp_s_reg_771;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > r_V_5_fu_215_p0;
    sc_signal< sc_lv<14> > sext_ln1118_1_fu_197_p1;
    sc_signal< sc_lv<7> > r_V_5_fu_215_p1;
    sc_signal< sc_lv<14> > r_V_5_fu_215_p2;
    sc_signal< sc_lv<8> > r_V_fu_252_p3;
    sc_signal< sc_lv<7> > mul_ln1192_fu_263_p0;
    sc_signal< sc_lv<13> > sext_ln1192_fu_249_p1;
    sc_signal< sc_lv<8> > mul_ln1192_fu_263_p1;
    sc_signal< sc_lv<13> > mul_ln1192_fu_263_p2;
    sc_signal< sc_lv<15> > rhs_V_fu_277_p3;
    sc_signal< sc_lv<16> > sext_ln1192_2_fu_284_p1;
    sc_signal< sc_lv<16> > shl_ln_fu_269_p3;
    sc_signal< sc_lv<7> > mul_ln1192_1_fu_294_p0;
    sc_signal< sc_lv<7> > mul_ln1192_1_fu_294_p1;
    sc_signal< sc_lv<13> > mul_ln1192_1_fu_294_p2;
    sc_signal< sc_lv<16> > sub_ln1192_fu_288_p2;
    sc_signal< sc_lv<16> > shl_ln1192_1_fu_300_p3;
    sc_signal< sc_lv<15> > rhs_V_1_fu_314_p3;
    sc_signal< sc_lv<16> > add_ln1192_fu_308_p2;
    sc_signal< sc_lv<16> > sext_ln1192_3_fu_321_p1;
    sc_signal< sc_lv<16> > sub_ln1192_1_fu_325_p2;
    sc_signal< sc_lv<16> > ret_V_fu_331_p2;
    sc_signal< sc_lv<19> > shl_ln1192_3_fu_358_p3;
    sc_signal< sc_lv<19> > shl_ln1192_2_fu_351_p3;
    sc_signal< sc_lv<8> > r_V_2_fu_371_p3;
    sc_signal< sc_lv<7> > mul_ln1192_3_fu_385_p0;
    sc_signal< sc_lv<8> > mul_ln1192_3_fu_385_p1;
    sc_signal< sc_lv<13> > sext_ln1118_2_fu_378_p1;
    sc_signal< sc_lv<13> > mul_ln1192_3_fu_385_p2;
    sc_signal< sc_lv<19> > sub_ln1192_2_fu_365_p2;
    sc_signal< sc_lv<19> > shl_ln1192_4_fu_391_p3;
    sc_signal< sc_lv<7> > mul_ln1192_4_fu_411_p0;
    sc_signal< sc_lv<7> > mul_ln1192_4_fu_411_p1;
    sc_signal< sc_lv<13> > sext_ln1118_4_fu_405_p1;
    sc_signal< sc_lv<13> > mul_ln1192_4_fu_411_p2;
    sc_signal< sc_lv<19> > add_ln1192_2_fu_399_p2;
    sc_signal< sc_lv<19> > shl_ln1192_5_fu_417_p3;
    sc_signal< sc_lv<9> > shl_ln1_fu_431_p3;
    sc_signal< sc_lv<10> > sext_ln1118_6_fu_438_p1;
    sc_signal< sc_lv<10> > sext_ln1118_fu_348_p1;
    sc_signal< sc_lv<10> > r_V_6_fu_442_p2;
    sc_signal< sc_lv<19> > sub_ln1192_3_fu_425_p2;
    sc_signal< sc_lv<19> > rhs_V_2_fu_448_p3;
    sc_signal< sc_lv<19> > sub_ln1192_4_fu_456_p2;
    sc_signal< sc_lv<19> > ret_V_1_fu_462_p2;
    sc_signal< sc_lv<16> > rhs_V_8_fu_482_p3;
    sc_signal< sc_lv<8> > r_V_7_fu_495_p3;
    sc_signal< sc_lv<7> > mul_ln1192_5_fu_510_p0;
    sc_signal< sc_lv<13> > sext_ln1192_6_fu_479_p1;
    sc_signal< sc_lv<8> > mul_ln1192_5_fu_510_p1;
    sc_signal< sc_lv<13> > mul_ln1192_5_fu_510_p2;
    sc_signal< sc_lv<16> > sub_ln1192_5_fu_489_p2;
    sc_signal< sc_lv<16> > shl_ln1192_6_fu_516_p3;
    sc_signal< sc_lv<10> > shl_ln1192_7_fu_530_p3;
    sc_signal< sc_lv<10> > sext_ln1192_7_fu_502_p1;
    sc_signal< sc_lv<10> > sub_ln1192_7_fu_537_p2;
    sc_signal< sc_lv<16> > sub_ln1192_6_fu_524_p2;
    sc_signal< sc_lv<16> > shl_ln1192_8_fu_543_p3;
    sc_signal< sc_lv<16> > add_ln1192_4_fu_551_p2;
    sc_signal< sc_lv<16> > ret_V_2_fu_557_p2;
    sc_signal< sc_lv<7> > mul_ln1192_6_fu_574_p0;
    sc_signal< sc_lv<8> > mul_ln1192_6_fu_574_p1;
    sc_signal< sc_lv<13> > mul_ln1192_6_fu_574_p2;
    sc_signal< sc_lv<13> > rhs_V_9_fu_588_p3;
    sc_signal< sc_lv<16> > sext_ln1192_9_fu_595_p1;
    sc_signal< sc_lv<16> > shl_ln1192_9_fu_580_p3;
    sc_signal< sc_lv<14> > rhs_V_5_fu_605_p3;
    sc_signal< sc_lv<16> > sub_ln1192_8_fu_599_p2;
    sc_signal< sc_lv<16> > sext_ln1192_10_fu_612_p1;
    sc_signal< sc_lv<14> > rhs_V_6_fu_622_p3;
    sc_signal< sc_lv<16> > sub_ln1192_9_fu_616_p2;
    sc_signal< sc_lv<16> > sext_ln1192_11_fu_629_p1;
    sc_signal< sc_lv<16> > sub_ln1192_10_fu_633_p2;
    sc_signal< sc_lv<16> > ret_V_3_fu_639_p2;
    sc_signal< sc_lv<16> > rhs_V_7_fu_660_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_656_p1;
    sc_signal< sc_lv<17> > sext_ln728_fu_667_p1;
    sc_signal< sc_lv<17> > ret_V_4_fu_671_p2;
    sc_signal< sc_lv<7> > mul_ln1192_7_fu_681_p0;
    sc_signal< sc_lv<7> > mul_ln1192_7_fu_681_p1;
    sc_signal< sc_lv<13> > mul_ln1192_7_fu_681_p2;
    sc_signal< sc_lv<19> > sext_ln1192_12_fu_677_p1;
    sc_signal< sc_lv<19> > shl_ln1192_s_fu_687_p3;
    sc_signal< sc_lv<19> > sub_ln1192_11_fu_695_p2;
    sc_signal< sc_lv<19> > ret_V_5_fu_701_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<112> ap_const_lv112_0;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_F400;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<19> ap_const_lv19_79000;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_FA00;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<16> ap_const_lv16_F800;
    static const sc_lv<19> ap_const_lv19_7C000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_2_fu_399_p2();
    void thread_add_ln1192_4_fu_551_p2();
    void thread_add_ln1192_fu_308_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_mul_ln1192_1_fu_294_p0();
    void thread_mul_ln1192_1_fu_294_p1();
    void thread_mul_ln1192_1_fu_294_p2();
    void thread_mul_ln1192_3_fu_385_p0();
    void thread_mul_ln1192_3_fu_385_p1();
    void thread_mul_ln1192_3_fu_385_p2();
    void thread_mul_ln1192_4_fu_411_p0();
    void thread_mul_ln1192_4_fu_411_p1();
    void thread_mul_ln1192_4_fu_411_p2();
    void thread_mul_ln1192_5_fu_510_p0();
    void thread_mul_ln1192_5_fu_510_p1();
    void thread_mul_ln1192_5_fu_510_p2();
    void thread_mul_ln1192_6_fu_574_p0();
    void thread_mul_ln1192_6_fu_574_p1();
    void thread_mul_ln1192_6_fu_574_p2();
    void thread_mul_ln1192_7_fu_681_p0();
    void thread_mul_ln1192_7_fu_681_p1();
    void thread_mul_ln1192_7_fu_681_p2();
    void thread_mul_ln1192_fu_263_p0();
    void thread_mul_ln1192_fu_263_p1();
    void thread_mul_ln1192_fu_263_p2();
    void thread_p_Val2_4_fu_187_p4();
    void thread_r_V_2_fu_371_p3();
    void thread_r_V_5_fu_215_p0();
    void thread_r_V_5_fu_215_p1();
    void thread_r_V_5_fu_215_p2();
    void thread_r_V_6_fu_442_p2();
    void thread_r_V_7_fu_495_p3();
    void thread_r_V_fu_252_p3();
    void thread_ret_V_1_fu_462_p2();
    void thread_ret_V_2_fu_557_p2();
    void thread_ret_V_3_fu_639_p2();
    void thread_ret_V_4_fu_671_p2();
    void thread_ret_V_5_fu_701_p2();
    void thread_ret_V_fu_331_p2();
    void thread_rhs_V_1_fu_314_p3();
    void thread_rhs_V_2_fu_448_p3();
    void thread_rhs_V_5_fu_605_p3();
    void thread_rhs_V_6_fu_622_p3();
    void thread_rhs_V_7_fu_660_p3();
    void thread_rhs_V_8_fu_482_p3();
    void thread_rhs_V_9_fu_588_p3();
    void thread_rhs_V_fu_277_p3();
    void thread_sext_ln1118_1_fu_197_p1();
    void thread_sext_ln1118_2_fu_378_p1();
    void thread_sext_ln1118_4_fu_405_p1();
    void thread_sext_ln1118_6_fu_438_p1();
    void thread_sext_ln1118_fu_348_p1();
    void thread_sext_ln1192_10_fu_612_p1();
    void thread_sext_ln1192_11_fu_629_p1();
    void thread_sext_ln1192_12_fu_677_p1();
    void thread_sext_ln1192_2_fu_284_p1();
    void thread_sext_ln1192_3_fu_321_p1();
    void thread_sext_ln1192_6_fu_479_p1();
    void thread_sext_ln1192_7_fu_502_p1();
    void thread_sext_ln1192_9_fu_595_p1();
    void thread_sext_ln1192_fu_249_p1();
    void thread_sext_ln703_fu_656_p1();
    void thread_sext_ln728_fu_667_p1();
    void thread_shl_ln1192_1_fu_300_p3();
    void thread_shl_ln1192_2_fu_351_p3();
    void thread_shl_ln1192_3_fu_358_p3();
    void thread_shl_ln1192_4_fu_391_p3();
    void thread_shl_ln1192_5_fu_417_p3();
    void thread_shl_ln1192_6_fu_516_p3();
    void thread_shl_ln1192_7_fu_530_p3();
    void thread_shl_ln1192_8_fu_543_p3();
    void thread_shl_ln1192_9_fu_580_p3();
    void thread_shl_ln1192_s_fu_687_p3();
    void thread_shl_ln1_fu_431_p3();
    void thread_shl_ln_fu_269_p3();
    void thread_sub_ln1192_10_fu_633_p2();
    void thread_sub_ln1192_11_fu_695_p2();
    void thread_sub_ln1192_1_fu_325_p2();
    void thread_sub_ln1192_2_fu_365_p2();
    void thread_sub_ln1192_3_fu_425_p2();
    void thread_sub_ln1192_4_fu_456_p2();
    void thread_sub_ln1192_5_fu_489_p2();
    void thread_sub_ln1192_6_fu_524_p2();
    void thread_sub_ln1192_7_fu_537_p2();
    void thread_sub_ln1192_8_fu_599_p2();
    void thread_sub_ln1192_9_fu_616_p2();
    void thread_sub_ln1192_fu_288_p2();
    void thread_tmp_fu_167_p4();
    void thread_trunc_ln1192_fu_225_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
