// Seed: 483362368
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    output wire id_3
);
endmodule
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    input supply0 id_3,
    input wor id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire  module_1;
  wire  id_8;
  uwire id_9 = id_3;
endmodule
module module_2;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge 1'd0) 1)
  else $display(1, id_1);
  wand id_6;
  module_2 modCall_1 ();
  initial begin : LABEL_0
    if (1) id_2 <= id_3 == id_6 & 1;
  end
endmodule
