$date
  Tue Nov  7 16:12:18 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module altera_common_conversion $end
$upscope $end
$scope module altera_device_families $end
$upscope $end
$scope module calculator_tb $end
$var reg 1 ! clock $end
$var reg 1 " b0 $end
$var reg 1 # b1 $end
$var reg 1 $ b2 $end
$var reg 2 % op[1:0] $end
$var reg 8 & data[7:0] $end
$var reg 7 ' digit0[6:0] $end
$var reg 7 ( digit1[6:0] $end
$var reg 4 ) stackview[3:0] $end
$scope module uut $end
$var reg 1 * clock $end
$var reg 1 + b0 $end
$var reg 1 , b1 $end
$var reg 1 - b2 $end
$var reg 2 . op[1:0] $end
$var reg 8 / data[7:0] $end
$var reg 7 0 digit0[6:0] $end
$var reg 7 1 digit1[6:0] $end
$var reg 4 2 stackview[3:0] $end
$var reg 8 3 ram_input[7:0] $end
$var reg 8 4 ram_output[7:0] $end
$var reg 1 5 ram_we $end
$var reg 4 6 stack_ptr[3:0] $end
$var reg 8 7 mbr[7:0] $end
$var reg 3 8 state[2:0] $end
$var reg 7 9 hex0[6:0] $end
$var reg 7 : hex1[6:0] $end
$scope module ram0 $end
$var reg 4 ; address[3:0] $end
$var reg 1 < clock $end
$var reg 8 = data[7:0] $end
$var reg 1 > wren $end
$var reg 8 ? q[7:0] $end
$var reg 8 @ sub_wire0[7:0] $end
$scope module altsyncram_component $end
$var reg 1 A wren_a $end
$var reg 1 B wren_b $end
$var reg 1 C rden_a $end
$var reg 1 D rden_b $end
$var reg 8 E data_a[7:0] $end
$var reg 1 F data_b[0:0] $end
$var reg 4 G address_a[3:0] $end
$var reg 1 H address_b[0:0] $end
$var reg 1 I clock0 $end
$var reg 1 J clock1 $end
$var reg 1 K clocken0 $end
$var reg 1 L clocken1 $end
$var reg 1 M clocken2 $end
$var reg 1 N clocken3 $end
$var reg 1 O aclr0 $end
$var reg 1 P aclr1 $end
$var reg 1 Q addressstall_a $end
$var reg 1 R addressstall_b $end
$var reg 1 S byteena_a[0:0] $end
$var reg 1 T byteena_b[0:0] $end
$var reg 8 U q_a[7:0] $end
$var reg 1 V q_b[0:0] $end
$var reg 3 W eccstatus[2:0] $end
$var reg 8 X i_data_reg_a[7:0] $end
$var reg 1 Y i_data_reg_b[0:0] $end
$var reg 8 Z i_q_reg_a[7:0] $end
$var reg 8 [ i_q_tmp_a[7:0] $end
$var reg 8 \ i_q_tmp2_a[7:0] $end
$var reg 8 ] i_q_tmp_wren_a[7:0] $end
$var reg 8 ^ i_q_tmp2_wren_a[7:0] $end
$var reg 1 _ i_q_tmp_wren_b[0:0] $end
$var reg 1 ` i_q_reg_b[0:0] $end
$var reg 1 a i_q_tmp_b[0:0] $end
$var reg 1 b i_q_tmp2_b[0:0] $end
$var reg 1 c i_q_output_latch[0:0] $end
$var reg 1 d i_q_ecc_reg_b[0:0] $end
$var reg 1 e i_q_ecc_tmp_b[0:0] $end
$var reg 8 f i_current_written_data_a[7:0] $end
$var reg 8 g i_original_data_a[7:0] $end
$var reg 1 h i_original_data_b[0:0] $end
$var reg 8 i i_byteena_mask_reg_a_x[7:0] $end
$var reg 1 j i_byteena_mask_reg_b_x[0:0] $end
$var reg 8 k i_byteena_mask_reg_a[7:0] $end
$var reg 1 l i_byteena_mask_reg_b[0:0] $end
$var reg 8 m i_byteena_mask_reg_a_out[7:0] $end
$var reg 1 n i_byteena_mask_reg_b_out[0:0] $end
$var reg 8 o i_byteena_mask_reg_a_out_b[7:0] $end
$var reg 1 p i_byteena_mask_reg_b_out_a[0:0] $end
$var reg 4 q i_address_reg_a[3:0] $end
$var reg 1 r i_address_reg_b[0:0] $end
$var reg 1 s i_wren_reg_a $end
$var reg 1 t i_wren_reg_b $end
$var reg 1 u i_rden_reg_a $end
$var reg 1 v i_rden_reg_b $end
$var reg 1 w i_read_flag_a $end
$var reg 1 x i_read_flag_b $end
$var reg 1 y i_reread_flag_a $end
$var reg 1 z i_reread_flag_b $end
$var reg 1 { i_reread_flag2_a $end
$var reg 1 | i_reread_flag2_b $end
$var reg 1 } i_write_flag_a $end
$var reg 1 !" i_write_flag_b $end
$var reg 1 "" i_nmram_write_a $end
$var reg 1 #" i_nmram_write_b $end
$var reg 1 $" i_indata_aclr_a $end
$var reg 1 %" i_address_aclr_a $end
$var reg 1 &" i_wrcontrol_aclr_a $end
$var reg 1 '" i_indata_aclr_b $end
$var reg 1 (" i_address_aclr_b $end
$var reg 1 )" i_wrcontrol_aclr_b $end
$var reg 1 *" i_outdata_aclr_a $end
$var reg 1 +" i_outdata_aclr_b $end
$var reg 1 ," i_rdcontrol_aclr_b $end
$var reg 1 -" i_byteena_aclr_a $end
$var reg 1 ." i_byteena_aclr_b $end
$var reg 1 /" good_to_go_a $end
$var reg 1 0" good_to_go_b $end
$var reg 1 1" i_core_clocken_a $end
$var reg 1 2" i_core_clocken_b $end
$var reg 1 3" i_core_clocken_b0 $end
$var reg 1 4" i_core_clocken_b1 $end
$var reg 1 5" i_inclocken0 $end
$var reg 1 6" i_input_clocken_b $end
$var reg 1 7" i_outdata_clken_b $end
$var reg 1 8" i_outdata_clken_a $end
$var reg 1 9" i_outlatch_clken_a $end
$var reg 1 :" i_outlatch_clken_b $end
$var reg 1 ;" i_core_clocken_a_reg $end
$var reg 1 <" i_core_clocken_b_reg $end
$var reg 1 =" default_val $end
$var reg 8 >" i_data_zero_a[7:0] $end
$var reg 1 ?" i_data_zero_b[0:0] $end
$var reg 8 @" i_data_ones_a[7:0] $end
$var reg 1 A" i_data_ones_b[0:0] $end
$var reg 1 B" same_clock_pulse0 $end
$var reg 1 C" same_clock_pulse1 $end
$var reg 1 D" i_force_reread_a $end
$var reg 1 E" i_force_reread_a1 $end
$var reg 1 F" i_force_reread_b $end
$var reg 1 G" i_force_reread_b1 $end
$var reg 1 H" i_force_reread_signal_a $end
$var reg 1 I" i_force_reread_signal_b $end
$var reg 1 J" i_good_to_write_a $end
$var reg 1 K" i_good_to_write_b $end
$scope module ifg02 $end
$upscope $end
$scope module ifg03a $end
$upscope $end
$scope module ifg15 $end
$upscope $end
$scope module ifg172a $end
$upscope $end
$scope module ifg50a $end
$upscope $end
$scope module ifg51a $end
$upscope $end
$scope module ifg52b $end
$upscope $end
$scope module ifclr01 $end
$upscope $end
$scope module ifg52 $end
$upscope $end
$scope module ifg57 $end
$upscope $end
$upscope $end
$upscope $end
$scope module hexd0 $end
$var reg 4 L" a[3:0] $end
$var reg 7 M" segments[6:0] $end
$upscope $end
$scope module hexd1 $end
$var reg 4 N" a[3:0] $end
$var reg 7 O" segments[6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
b00 %
b00000000 &
b0000000 '
b0000000 (
bUUUU )
0*
1+
0,
0-
b00 .
b00000000 /
b0000000 0
b0000000 1
bUUUU 2
bUUUUUUUU 3
b00000000 4
U5
bUUUU 6
bUUUUUUUU 7
bUUU 8
b0000000 9
b0000000 :
bUUUU ;
0<
bUUUUUUUU =
U>
b00000000 ?
b00000000 @
UA
0B
1C
1D
bUUUUUUUU E
b1 F
bUUUU G
b1 H
0I
ZJ
1K
1L
1M
1N
0O
0P
0Q
0R
b1 S
bZ T
b00000000 U
b0 V
b000 W
b00000000 X
b0 Y
b00000000 Z
b00000000 [
b00000000 \
b00000000 ]
b00000000 ^
b0 _
b0 `
b0 a
b0 b
b0 c
b0 d
b0 e
b00000000 f
b00000000 g
b0 h
b00000000 i
b0 j
b11111111 k
b1 l
b11111111 m
b1 n
b11111111 o
b1 p
b0000 q
b0 r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
12"
13"
14"
15"
16"
07"
18"
19"
1:"
0;"
0<"
0="
b00000000 >"
b0 ?"
b11111111 @"
b1 A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
1K"
bUUUU L"
b0000000 M"
bUUUU N"
b0000000 O"
#5000000
1!
b1000000 '
b1000000 (
b0000 )
1*
b1000000 0
b1000000 1
b0000 2
b00000000 3
05
b0000 6
b00000000 7
b000 8
b1000000 9
b1000000 :
b0000 ;
1<
b00000000 =
0>
0A
b00000000 E
b0000 G
1I
bUUUUUUUU X
b00000000 m
bXXXXXXXX o
bUUUU q
Us
1u
1w
1""
1/"
1;"
b0000 L"
b1000000 M"
b0000 N"
b1000000 O"
#10000000
0!
0*
0<
0I
#15000000
1!
1*
1<
1I
b00000000 X
b0000 q
0s
0w
#20000000
0!
1#
1$
0*
1,
1-
0<
0I
#25000000
1!
1*
1<
1I
1w
#30000000
0!
0*
0<
0I
#35000000
1!
1*
1<
1I
0w
#40000000
0!
0"
b00000010 &
0*
0+
b00000010 /
0<
0I
#45000000
1!
b0100100 '
1*
b0100100 0
b00000010 7
b111 8
b0100100 9
1<
1I
1w
b0010 L"
b0100100 M"
#50000000
0!
0*
0<
0I
#55000000
1!
1*
1<
1I
0w
#60000000
0!
1"
0*
1+
0<
0I
#65000000
1!
1*
b000 8
1<
1I
1w
#70000000
0!
0*
0<
0I
#75000000
1!
1*
1<
1I
0w
#80000000
0!
0#
0*
0,
0<
0I
#85000000
1!
1*
b00000010 3
15
b001 8
1<
b00000010 =
1>
1A
b00000010 E
1I
1w
#90000000
0!
0*
0<
0I
#95000000
1!
b0001 )
1*
b0001 2
05
b0001 6
b111 8
b0001 ;
1<
0>
0A
b0001 G
1I
b00000010 X
b00000010 [
b00000010 \
b00000010 f
1s
0w
1}
#100000000
0!
1#
0*
1,
0<
0I
#105000000
1!
1*
b00000010 4
b000 8
1<
b00000010 ?
b00000010 @
1I
b00000010 U
b00000010 Z
b00000000 [
b00000000 \
b00000000 f
b0001 q
0s
1w
0}
#110000000
0!
0*
0<
0I
#115000000
1!
1*
b00000000 4
1<
b00000000 ?
b00000000 @
1I
b00000000 U
b00000000 Z
0w
#120000000
0!
0"
b00000110 &
0*
0+
b00000110 /
0<
0I
#125000000
1!
b0000010 '
1*
b0000010 0
b00000110 7
b111 8
b0000010 9
1<
1I
1w
b0110 L"
b0000010 M"
#130000000
0!
0*
0<
0I
#135000000
1!
1*
1<
1I
0w
#140000000
0!
1"
0*
1+
0<
0I
#145000000
1!
1*
b000 8
1<
1I
1w
#150000000
0!
0*
0<
0I
#155000000
1!
1*
1<
1I
0w
#160000000
0!
0$
b10 %
0*
0-
b10 .
0<
0I
#165000000
1!
b0000 )
1*
b0000 2
b0000 6
b100 8
b0000 ;
1<
b0000 G
1I
1w
#170000000
0!
0*
0<
0I
#175000000
1!
1*
b101 8
1<
1I
b00000010 [
b00000010 \
b0000 q
0w
#180000000
0!
1$
0*
1-
0<
0I
#185000000
1!
1*
b00000010 4
b110 8
1<
b00000010 ?
b00000010 @
1I
b00000010 U
b00000010 Z
1w
#190000000
0!
0*
0<
0I
#195000000
1!
b1000110 '
1*
b1000110 0
b00001100 7
b111 8
b1000110 9
1<
1I
0w
b1100 L"
b1000110 M"
#200000000
0!
0*
0<
0I
#205000000
1!
1*
b000 8
1<
1I
1w
#210000000
0!
0*
0<
0I
#215000000
1!
1*
1<
1I
0w
#220000000
0!
0*
0<
0I
#225000000
1!
1*
1<
1I
1w
#230000000
0!
0*
0<
0I
#235000000
1!
1*
1<
1I
0w
#240000000
0!
0*
0<
0I
#245000000
1!
1*
1<
1I
1w
#250000000
0!
0*
0<
0I
#255000000
1!
1*
1<
1I
0w
#260000000
0!
0*
0<
0I
#265000000
1!
1*
1<
1I
1w
#270000000
0!
0*
0<
0I
#275000000
1!
1*
1<
1I
0w
#280000000
0!
0#
0*
0,
0<
0I
#285000000
1!
1*
b00001100 3
15
b001 8
1<
b00001100 =
1>
1A
b00001100 E
1I
1w
#290000000
0!
0*
0<
0I
#295000000
1!
b0001 )
1*
b0001 2
05
b0001 6
b111 8
b0001 ;
1<
0>
0A
b0001 G
1I
b00001100 X
b00001100 [
b00001100 \
b00001100 f
b00000010 g
1s
0w
1}
#300000000
0!
1#
0*
1,
0<
0I
#305000000
1!
1*
b00001100 4
b000 8
1<
b00001100 ?
b00001100 @
1I
b00001100 U
b00001100 Z
b00000000 [
b00000000 \
b00000000 f
b00000000 g
b0001 q
0s
1w
0}
#310000000
0!
0*
0<
0I
#315000000
1!
1*
b00000000 4
1<
b00000000 ?
b00000000 @
1I
b00000000 U
b00000000 Z
0w
#320000000
0!
0"
b00000011 &
0*
0+
b00000011 /
0<
0I
#325000000
1!
b0110000 '
1*
b0110000 0
b00000011 7
b111 8
b0110000 9
1<
1I
1w
b0011 L"
b0110000 M"
#330000000
0!
0*
0<
0I
#335000000
1!
1*
1<
1I
0w
#340000000
0!
1"
0*
1+
0<
0I
#345000000
1!
1*
b000 8
1<
1I
1w
#350000000
0!
0*
0<
0I
#355000000
1!
1*
1<
1I
0w
#360000000
0!
0$
b11 %
0*
0-
b11 .
0<
0I
#365000000
1!
b0000 )
1*
b0000 2
b0000 6
b100 8
b0000 ;
1<
b0000 G
1I
1w
#370000000
0!
0*
0<
0I
#375000000
1!
1*
b101 8
1<
1I
b00001100 [
b00001100 \
b0000 q
0w
#380000000
0!
1$
0*
1-
0<
0I
#385000000
1!
1*
b00001100 4
b110 8
1<
b00001100 ?
b00001100 @
1I
b00001100 U
b00001100 Z
1w
#390000000
0!
0*
0<
0I
#395000000
1!
b0011001 '
1*
b0011001 0
b00000100 7
b111 8
b0011001 9
1<
1I
0w
b0100 L"
b0011001 M"
#400000000
0!
0*
0<
0I
#405000000
1!
1*
b000 8
1<
1I
1w
#410000000
0!
0*
0<
0I
#415000000
1!
1*
1<
1I
0w
#420000000
0!
0*
0<
0I
#425000000
1!
1*
1<
1I
1w
#430000000
0!
0*
0<
0I
#435000000
1!
1*
1<
1I
0w
#440000000
0!
0*
0<
0I
#445000000
1!
1*
1<
1I
1w
#450000000
0!
0*
0<
0I
#455000000
1!
1*
1<
1I
0w
#460000000
0!
0*
0<
0I
#465000000
1!
1*
1<
1I
1w
#470000000
0!
0*
0<
0I
#475000000
1!
1*
1<
1I
0w
#480000000
0!
0*
0<
0I
#485000000
1!
1*
1<
1I
1w
#490000000
0!
0*
0<
0I
#495000000
1!
1*
1<
1I
0w
