/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 304 176)
	(text "stage4" (rect 5 0 52 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 137 31 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "read[15..0]" (rect 0 0 76 20)(font "Intel Clear" (font_size 8)))
		(text "read[15..0]" (rect 21 27 97 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "result[15..0]" (rect 0 0 86 20)(font "Intel Clear" (font_size 8)))
		(text "result[15..0]" (rect 21 43 107 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "input[15..0]" (rect 0 0 82 20)(font "Intel Clear" (font_size 8)))
		(text "input[15..0]" (rect 21 59 103 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk" (rect 0 0 20 20)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 75 41 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "wb[2..0]" (rect 0 0 56 20)(font "Intel Clear" (font_size 8)))
		(text "wb[2..0]" (rect 21 91 77 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "sel[1..0]" (rect 0 0 55 20)(font "Intel Clear" (font_size 8)))
		(text "sel[1..0]" (rect 21 107 76 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "ouput_enable" (rect 0 0 100 20)(font "Intel Clear" (font_size 8)))
		(text "ouput_enable" (rect 21 123 121 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 288 32)
		(output)
		(text "Rf_writeData[15..0]" (rect 0 0 135 20)(font "Intel Clear" (font_size 8)))
		(text "Rf_writeData[15..0]" (rect 132 27 267 47)(font "Intel Clear" (font_size 8)))
		(line (pt 288 32)(pt 272 32)(line_width 3))
	)
	(port
		(pt 288 48)
		(output)
		(text "wbOut[2..0]" (rect 0 0 83 20)(font "Intel Clear" (font_size 8)))
		(text "wbOut[2..0]" (rect 184 43 267 63)(font "Intel Clear" (font_size 8)))
		(line (pt 288 48)(pt 272 48)(line_width 3))
	)
	(port
		(pt 288 64)
		(output)
		(text "OutputPort[15..0]" (rect 0 0 127 20)(font "Intel Clear" (font_size 8)))
		(text "OutputPort[15..0]" (rect 140 59 267 79)(font "Intel Clear" (font_size 8)))
		(line (pt 288 64)(pt 272 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 272 144))
	)
)
