Implementation of a 15,11 reed Solomon decoder using 4 bit Galois Field arithmetic in Verilog.

## Structure:

Syndrome Calculator -> Euclidian Algorithm (Polynomial Division)
-> Error Locator (Using Chien search and Forney Method) -> 
Error Correction by adding error vector to delayed version of input codeword.



## Author
Fraser Davies