
---------- Begin Simulation Statistics ----------
final_tick                               3137956226500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150762                       # Simulator instruction rate (inst/s)
host_mem_usage                                4370416                       # Number of bytes of host memory used
host_op_rate                                   271852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9949.46                       # Real time elapsed on the host
host_tick_rate                              207067147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2704776769                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060207                       # Number of seconds simulated
sim_ticks                                2060206543000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19624323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39248645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    262748624                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     23829363                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    279580475                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     96370152                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    262748624                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    166378472                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       350199238                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33013747                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     14617509                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         776990083                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        351696540                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     23829393                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          136407774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      49360743                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts    944516208                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      886946162                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3979525327                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.222877                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.096505                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3731766001     93.77%     93.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     81114811      2.04%     95.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41041365      1.03%     96.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     31219088      0.78%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19017163      0.48%     98.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      8112345      0.20%     98.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6681644      0.17%     98.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11212167      0.28%     98.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     49360743      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3979525327                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14569997                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         882666223                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             185936953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3997115      0.45%      0.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    651449881     73.45%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       959676      0.11%     74.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2975866      0.34%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    185936953     20.96%     95.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     41626670      4.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    886946161                       # Class of committed instruction
system.switch_cpus.commit.refs              227563623                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             886946161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.240826                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.240826                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3608318891                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2162481314                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        162523148                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         268698410                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       23920426                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      56950618                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           308249207                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               9324242                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            67040394                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                415533                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           350199238                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         215207160                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3866206879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       6130086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1357236660                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles           37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          796                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        47840852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.084991                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    230283160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    129383899                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.329393                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4120411507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.587120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.921747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3710328628     90.05%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17049787      0.41%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         37430686      0.91%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         29708100      0.72%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48779929      1.18%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         44564957      1.08%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         14285233      0.35%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         11629046      0.28%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        206635141      5.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4120411507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30389456                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        199898127                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.444357                       # Inst execution rate
system.switch_cpus.iew.exec_refs            735522758                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           67040394                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      2777581626                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     374047564                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2308150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     96480002                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1830763634                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     668482364                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     64032574                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1830935556                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       15772697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     225016033                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       23920426                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     249208262                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     30367743                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     37875846                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       328180                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       131788                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       162963                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    188110583                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     54853324                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       131788                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     24010241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6379215                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1441400175                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1416752630                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.671734                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         968237567                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.343838                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1426515086                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2692758522                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1154994417                       # number of integer regfile writes
system.switch_cpus.ipc                       0.121347                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.121347                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     12305851      0.65%      0.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1119821949     59.09%     59.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1525271      0.08%     59.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       3126745      0.17%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    686627731     36.23%     96.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     71560583      3.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1894968130                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            88870318                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.046898                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10312183     11.60%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       78033409     87.81%     99.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        524726      0.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1971532597                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8027712176                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1416752630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2774701759                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1830763634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1894968130                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    943817324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     28494091                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined   1436754167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4120411507                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.459898                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.362627                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3565844597     86.54%     86.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    125513166      3.05%     89.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     84324583      2.05%     91.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     73052265      1.77%     93.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    112951778      2.74%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     72897998      1.77%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     49079191      1.19%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     23106677      0.56%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13641252      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4120411507                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.459898                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           215207304                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   146                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     33293047                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     14458127                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    374047564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     96480002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      1168449731                       # number of misc regfile reads
system.switch_cpus.numCycles               4120413086                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      3230746506                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     951901493                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      191638378                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        192182414                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      271754012                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      18444127                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5422462461                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2041545049                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2205187328                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         284961648                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        8512337                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       23920426                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     388600500                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1253285674                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3018841597                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         286701763                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           5761626954                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3805045556                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30475283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8001                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60957706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8001                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18469415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1669425                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17954898                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1154907                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1154907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18469415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58872967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     58872967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58872967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1362799808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1362799808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1362799808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19624322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19624322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19624322                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50263019463                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy       107474148872                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 3137956226500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28352690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6825089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        43280522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2121910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2121910                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28352682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     91423776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              91423800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2280336384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2280337408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19631019                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106843200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50113442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50105441     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8001      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50113442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        35638768995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45711888000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     10850278                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10850278                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     10850278                       # number of overall hits
system.l2.overall_hits::total                10850278                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     19624314                       # number of demand (read+write) misses
system.l2.demand_misses::total               19624322                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     19624314                       # number of overall misses
system.l2.overall_misses::total              19624322                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       661995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1680059401542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1680060063537                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       661995                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1680059401542                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1680060063537                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     30474592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30474600                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     30474592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30474600                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.643957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.643957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.643957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.643957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82749.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85611.114944                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85611.113777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82749.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85611.114944                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85611.113777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         2967628235                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  19624322                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     151.221950                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1669425                       # number of writebacks
system.l2.writebacks::total                   1669425                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     19624314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19624322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     19624314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19624322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       581995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1483816261542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1483816843537                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       581995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1483816261542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1483816843537                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.643957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.643957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.643957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.643957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72749.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75611.114944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75611.113777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72749.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75611.114944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75611.113777                       # average overall mshr miss latency
system.l2.replacements                       19631019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5155664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5155664                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5155664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5155664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       967003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                967003                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      1154907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1154907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  99094707329                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   99094707329                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2121910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2121910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.544277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.544277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85803.192230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85803.192230                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1154907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1154907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  87545637329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  87545637329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.544277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75803.192230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75803.192230                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       661995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       661995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82749.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82749.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       581995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       581995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72749.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72749.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      9883275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9883275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     18469407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        18469407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1580964694213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1580964694213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     28352682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28352682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.651417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.651417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85599.104195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85599.104195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     18469407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     18469407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1396270624213                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1396270624213                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.651417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.651417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75599.104195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75599.104195                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    60946637                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19631019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.104609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.122620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.102017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2046.774595                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 507224619                       # Number of tag accesses
system.l2.tags.data_accesses                507224619                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data   1255956096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1255956608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106843200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106843200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     19624314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19624322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1669425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1669425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    609626302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             609626550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51860431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51860431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51860431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    609626302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            661486982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1669353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  19513608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000926740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       104132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       104132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41120613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1567213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19624322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1669425                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19624322                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1669425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110706                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    72                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1084619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1102633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1099989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1105097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1094879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1105421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1101981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1103347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1101541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1100074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1319094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1503044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1510358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1580094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1498646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1102799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           371671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           371856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           421505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           305866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 310564328128                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97568080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            676444628128                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15915.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34665.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8707558                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1480014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19624322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1669425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19513616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 104188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 104149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10995368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.298029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.511669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.602888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8641095     78.59%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1114582     10.14%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       528243      4.80%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       178649      1.62%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       134821      1.23%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        99292      0.90%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        72322      0.66%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        53261      0.48%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173103      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10995368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       104132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     187.388113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.484088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.010624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4187      4.02%      4.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        34830     33.45%     37.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        29788     28.61%     66.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        18814     18.07%     84.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         9483      9.11%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3551      3.41%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1223      1.17%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          402      0.39%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          158      0.15%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           84      0.08%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           48      0.05%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           33      0.03%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           21      0.02%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           10      0.01%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            7      0.01%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           21      0.02%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           28      0.03%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           27      0.03%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           48      0.05%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           59      0.06%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           96      0.09%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407          134      0.13%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471          208      0.20%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535          252      0.24%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599          201      0.19%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663          150      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727          124      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791           86      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855           40      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        104132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       104132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.030903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.250698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102529     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.08%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1419      1.36%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        104132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1248871424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7085184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               106837120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1255956608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106843200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       606.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    609.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2060206448000                       # Total gap between requests
system.mem_ctrls.avgGap                      96751.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data   1248870912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    106837120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 248.518771935577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 606187237.024030685425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51857480.194402039051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     19624314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1669425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       246250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 676444381878                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50402149038000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30781.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34469.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30191322.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          43812189540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23286708225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         76509741000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8671030740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     162630670800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     880583402340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49575354720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1245069097365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.341881                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 121313129227                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  68794700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1870098713773                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34694780820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18440713335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62817477240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           42871860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162630670800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     837083697870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      86206718400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1201916930325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.396327                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216706282720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  68794700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1774705560280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1077749683500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060206543000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1336038391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    215207152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1551245543                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1336038391                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    215207152                       # number of overall hits
system.cpu.icache.overall_hits::total      1551245543                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1630420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1630428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1630420                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.cpu.icache.overall_misses::total       1630428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       922000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       922000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       922000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       922000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1337668811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    215207160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1552875971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1337668811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    215207160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1552875971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst       115250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total     0.565496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst       115250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total     0.565496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1828                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   228.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1630173                       # number of writebacks
system.cpu.icache.writebacks::total           1630173                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       914000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       914000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       914000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       914000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       114250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       114250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       114250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       114250                       # average overall mshr miss latency
system.cpu.icache.replacements                1630173                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1336038391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    215207152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1551245543                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1630420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            8                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1630428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       922000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       922000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1337668811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    215207160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1552875971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst       115250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total     0.565496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       914000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       914000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       114250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       114250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.850486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           274679179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1630173                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.496950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   248.599292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.251194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.020512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3107382370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3107382370                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    374803345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    254561739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        629365084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    374803345                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    254561739                       # number of overall hits
system.cpu.dcache.overall_hits::total       629365084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     52878564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     30474592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       83353156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     52878564                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     30474592                       # number of overall misses
system.cpu.dcache.overall_misses::total      83353156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1873199720738                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1873199720738                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1873199720738                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1873199720738                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    427681909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    285036331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    712718240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    427681909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    285036331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    712718240                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.106915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.106915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61467.589812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22473.050939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61467.589812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22473.050939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   3683613177                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          30474592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   120.874897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10281351                       # number of writebacks
system.cpu.dcache.writebacks::total          10281351                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     30474592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30474592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     30474592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30474592                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1842725128738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1842725128738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1842725128738                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1842725128738                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.106915                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.106915                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042758                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60467.589812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60467.589812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60467.589812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60467.589812                       # average overall mshr miss latency
system.cpu.dcache.replacements               83352900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    286845033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    215056979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       501902012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     50040931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     28352682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      78393613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1757351619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1757351619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    336885964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    243409661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    580295625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.148540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.116481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.135093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61981.847767                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22417.025472                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     28352682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28352682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1728998937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1728998937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.116481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60981.847767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60981.847767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     87958312                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     39504760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      127463072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2837633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2121910                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4959543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 115848101238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 115848101238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     90795945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     41626670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    132422615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.050975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54596.142738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23358.624220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2121910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2121910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 113726191238                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 113726191238                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.050975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53596.142738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53596.142738                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3137956226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998848                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           712711935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          83352900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.550536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    87.924937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   168.073911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.343457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.656539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1508789636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1508789636                       # Number of data accesses

---------- End Simulation Statistics   ----------
