#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x557271e37920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557271db8250 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x557271e09290 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000101001>;
enum0x557271d67d80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x557271e92b00_0 .net "active", 0 0, v0x557271e8fe30_0;  1 drivers
v0x557271e92bc0_0 .net "address", 31 0, L_0x557271ea40e0;  1 drivers
v0x557271e92cb0_0 .net "byteenable", 3 0, v0x557271e8ffd0_0;  1 drivers
v0x557271e92da0_0 .var "clk", 0 0;
v0x557271e92e40_0 .net "read", 0 0, v0x557271e89f10_0;  1 drivers
v0x557271e92f30_0 .net "readdata", 31 0, v0x557271e927a0_0;  1 drivers
v0x557271e92ff0_0 .net "register_v0", 31 0, L_0x557271e38d80;  1 drivers
v0x557271e930b0_0 .var "reset", 0 0;
v0x557271e93150_0 .net "state", 2 0, v0x557271e8d780_0;  1 drivers
v0x557271e93280_0 .var "waitrequest", 0 0;
v0x557271e93320_0 .net "write", 0 0, v0x557271e89fb0_0;  1 drivers
v0x557271e933c0_0 .net "writedata", 31 0, L_0x557271e56770;  1 drivers
E_0x557271d9f5d0 .event negedge, v0x557271e88460_0;
S_0x557271e37580 .scope module, "datapath" "mips_cpu_bus" 3 79, 4 2 0, S_0x557271db8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x557271e38d80 .functor BUFZ 32, v0x557271e8da20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557271e56770 .functor BUFZ 32, v0x557271e90f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557271df5ee0 .functor AND 1, v0x557271e8a2b0_0, L_0x557271ea65d0, C4<1>, C4<1>;
L_0x557271e71fc0 .functor OR 1, L_0x557271df5ee0, v0x557271e8a1f0_0, C4<0>, C4<0>;
v0x557271e8d8a0_0 .net "ALUAmux2to1", 31 0, L_0x557271ea4cb0;  1 drivers
v0x557271e8d980_0 .net "ALUB", 31 0, v0x557271e874f0_0;  1 drivers
v0x557271e8da20_0 .var "ALUOut", 31 0;
v0x557271e8daf0_0 .net "ALUSrcA", 0 0, v0x557271e89ac0_0;  1 drivers
v0x557271e8dbc0_0 .net "ALUSrcB", 1 0, v0x557271e89b60_0;  1 drivers
v0x557271e8dcb0_0 .net "ALU_MULTorDIV_result", 63 0, v0x557271e69310_0;  1 drivers
v0x557271e8dda0_0 .net "ALU_result", 31 0, v0x557271e38ea0_0;  1 drivers
v0x557271e8deb0_0 .net "ALUctl", 3 0, v0x557271e89c50_0;  1 drivers
v0x557271e8dfc0_0 .net "Decodemux2to1", 31 0, L_0x557271e93af0;  1 drivers
v0x557271e8e0a0_0 .net "HI", 31 0, v0x557271e87f00_0;  1 drivers
v0x557271e8e160_0 .net "IRWrite", 0 0, v0x557271e89d50_0;  1 drivers
v0x557271e8e200_0 .net "IorD", 0 0, v0x557271e89e20_0;  1 drivers
v0x557271e8e2a0_0 .net "LO", 31 0, v0x557271e87fc0_0;  1 drivers
v0x557271e8e340_0 .net "MemtoReg", 0 0, v0x557271e8a050_0;  1 drivers
v0x557271e8e3e0_0 .net "PC", 31 0, v0x557271e8aec0_0;  1 drivers
v0x557271e8e4d0_0 .net "PCSource", 1 0, v0x557271e8a110_0;  1 drivers
v0x557271e8e5c0_0 .net "PCWrite", 0 0, v0x557271e8a1f0_0;  1 drivers
v0x557271e8e770_0 .net "PCWriteCond", 0 0, v0x557271e8a2b0_0;  1 drivers
v0x557271e8e810_0 .net "RegDst", 0 0, v0x557271e8a370_0;  1 drivers
v0x557271e8e8b0_0 .net "RegWrite", 0 0, v0x557271e8a430_0;  1 drivers
v0x557271e8e9a0_0 .net "RegWritemux2to1", 31 0, L_0x557271ea4c10;  1 drivers
v0x557271e8ea40_0 .net "Regmux2to1", 4 0, L_0x557271ea4770;  1 drivers
L_0x7f8b4cb01018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557271e8eae0_0 .net/2u *"_ivl_14", 2 0, L_0x7f8b4cb01018;  1 drivers
v0x557271e8eb80_0 .net *"_ivl_16", 0 0, L_0x557271e93a00;  1 drivers
v0x557271e8ec20_0 .net *"_ivl_24", 31 0, L_0x557271e93e00;  1 drivers
L_0x7f8b4cb01060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8ece0_0 .net *"_ivl_27", 30 0, L_0x7f8b4cb01060;  1 drivers
L_0x7f8b4cb010a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8edc0_0 .net/2u *"_ivl_28", 31 0, L_0x7f8b4cb010a8;  1 drivers
v0x557271e8eea0_0 .net *"_ivl_30", 0 0, L_0x557271ea3fa0;  1 drivers
v0x557271e8ef60_0 .net *"_ivl_34", 31 0, L_0x557271ea41e0;  1 drivers
L_0x7f8b4cb010f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8f040_0 .net *"_ivl_37", 30 0, L_0x7f8b4cb010f0;  1 drivers
L_0x7f8b4cb01138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8f120_0 .net/2u *"_ivl_38", 31 0, L_0x7f8b4cb01138;  1 drivers
v0x557271e8f200_0 .net *"_ivl_40", 0 0, L_0x557271ea4370;  1 drivers
v0x557271e8f2c0_0 .net *"_ivl_43", 4 0, L_0x557271ea4520;  1 drivers
v0x557271e8f5b0_0 .net *"_ivl_45", 4 0, L_0x557271ea4650;  1 drivers
v0x557271e8f690_0 .net *"_ivl_48", 31 0, L_0x557271ea4900;  1 drivers
L_0x7f8b4cb01180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8f770_0 .net *"_ivl_51", 30 0, L_0x7f8b4cb01180;  1 drivers
L_0x7f8b4cb011c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8f850_0 .net/2u *"_ivl_52", 31 0, L_0x7f8b4cb011c8;  1 drivers
v0x557271e8f930_0 .net *"_ivl_54", 0 0, L_0x557271ea4ad0;  1 drivers
v0x557271e8f9f0_0 .net *"_ivl_58", 31 0, L_0x557271ea4df0;  1 drivers
L_0x7f8b4cb01210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8fad0_0 .net *"_ivl_61", 30 0, L_0x7f8b4cb01210;  1 drivers
L_0x7f8b4cb01258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e8fbb0_0 .net/2u *"_ivl_62", 31 0, L_0x7f8b4cb01258;  1 drivers
v0x557271e8fc90_0 .net *"_ivl_64", 0 0, L_0x557271ea4f70;  1 drivers
v0x557271e8fd50_0 .net *"_ivl_8", 0 0, L_0x557271df5ee0;  1 drivers
v0x557271e8fe30_0 .var "active", 0 0;
v0x557271e8fef0_0 .net "address", 31 0, L_0x557271ea40e0;  alias, 1 drivers
v0x557271e8ffd0_0 .var "byteenable", 3 0;
v0x557271e900b0_0 .net "clk", 0 0, v0x557271e92da0_0;  1 drivers
v0x557271e90150_0 .net "fixed_shift", 0 0, v0x557271e8a5d0_0;  1 drivers
v0x557271e90240_0 .net "full_instr", 31 0, L_0x557271e93870;  1 drivers
v0x557271e90320_0 .net "instr10_6", 4 0, L_0x557271e93590;  1 drivers
v0x557271e903e0_0 .net "instr15_0", 15 0, v0x557271e88fb0_0;  1 drivers
v0x557271e904d0_0 .net "instr15_11", 4 0, L_0x557271e93460;  1 drivers
v0x557271e905b0_0 .net "instr20_16", 4 0, v0x557271e890b0_0;  1 drivers
v0x557271e90670_0 .net "instr25_21", 4 0, v0x557271e89150_0;  1 drivers
v0x557271e90740_0 .net "instr31_26", 5 0, v0x557271e89260_0;  1 drivers
v0x557271e90810_0 .net "pc_ctl", 0 0, L_0x557271e71fc0;  1 drivers
v0x557271e908e0_0 .net "pc_in", 31 0, v0x557271e8bab0_0;  1 drivers
v0x557271e909d0_0 .net "read", 0 0, v0x557271e89f10_0;  alias, 1 drivers
v0x557271e90a70_0 .net "readR1", 4 0, L_0x557271ea53f0;  1 drivers
v0x557271e90b40_0 .net "readR2", 4 0, L_0x557271ea5490;  1 drivers
v0x557271e90c10_0 .net "readdata", 31 0, v0x557271e927a0_0;  alias, 1 drivers
v0x557271e90ce0_0 .net "readdata1", 31 0, L_0x557271ea44b0;  1 drivers
v0x557271e90db0_0 .net "readdata2", 31 0, L_0x557271e731a0;  1 drivers
v0x557271e90ea0_0 .var "regA", 31 0;
v0x557271e90f40_0 .var "regB", 31 0;
v0x557271e91410_0 .net "register_v0", 31 0, L_0x557271e38d80;  alias, 1 drivers
v0x557271e914f0_0 .net "reset", 0 0, v0x557271e930b0_0;  1 drivers
v0x557271e91590_0 .var "stall", 0 0;
v0x557271e91660_0 .net "state", 2 0, v0x557271e8d780_0;  alias, 1 drivers
v0x557271e91700_0 .net "unsign", 0 0, v0x557271e8a900_0;  1 drivers
v0x557271e917f0_0 .net "waitrequest", 0 0, v0x557271e93280_0;  1 drivers
v0x557271e918b0_0 .net "write", 0 0, v0x557271e89fb0_0;  alias, 1 drivers
v0x557271e91950_0 .net "writedata", 31 0, L_0x557271e56770;  alias, 1 drivers
v0x557271e91a10_0 .net "zero", 0 0, L_0x557271ea65d0;  1 drivers
L_0x557271e93460 .part v0x557271e927a0_0, 11, 5;
L_0x557271e93590 .part v0x557271e927a0_0, 6, 5;
L_0x557271e93870 .concat [ 16 5 5 6], v0x557271e88fb0_0, v0x557271e890b0_0, v0x557271e89150_0, v0x557271e89260_0;
L_0x557271e93a00 .cmp/eq 3, v0x557271e8d780_0, L_0x7f8b4cb01018;
L_0x557271e93af0 .functor MUXZ 32, L_0x557271e93870, v0x557271e927a0_0, L_0x557271e93a00, C4<>;
L_0x557271e93c30 .part L_0x557271e93af0, 26, 6;
L_0x557271e93d60 .part L_0x557271e93af0, 0, 6;
L_0x557271e93e00 .concat [ 1 31 0 0], v0x557271e89e20_0, L_0x7f8b4cb01060;
L_0x557271ea3fa0 .cmp/eq 32, L_0x557271e93e00, L_0x7f8b4cb010a8;
L_0x557271ea40e0 .functor MUXZ 32, v0x557271e8da20_0, v0x557271e8aec0_0, L_0x557271ea3fa0, C4<>;
L_0x557271ea41e0 .concat [ 1 31 0 0], v0x557271e8a370_0, L_0x7f8b4cb010f0;
L_0x557271ea4370 .cmp/eq 32, L_0x557271ea41e0, L_0x7f8b4cb01138;
L_0x557271ea4520 .part L_0x557271e93af0, 16, 5;
L_0x557271ea4650 .part L_0x557271e93af0, 11, 5;
L_0x557271ea4770 .functor MUXZ 5, L_0x557271ea4650, L_0x557271ea4520, L_0x557271ea4370, C4<>;
L_0x557271ea4900 .concat [ 1 31 0 0], v0x557271e8a050_0, L_0x7f8b4cb01180;
L_0x557271ea4ad0 .cmp/eq 32, L_0x557271ea4900, L_0x7f8b4cb011c8;
L_0x557271ea4c10 .functor MUXZ 32, v0x557271e927a0_0, v0x557271e8da20_0, L_0x557271ea4ad0, C4<>;
L_0x557271ea4df0 .concat [ 1 31 0 0], v0x557271e89ac0_0, L_0x7f8b4cb01210;
L_0x557271ea4f70 .cmp/eq 32, L_0x557271ea4df0, L_0x7f8b4cb01258;
L_0x557271ea4cb0 .functor MUXZ 32, v0x557271e90ea0_0, v0x557271e8aec0_0, L_0x557271ea4f70, C4<>;
L_0x557271ea5290 .part L_0x557271e93af0, 26, 6;
L_0x557271ea53f0 .part L_0x557271e93af0, 21, 5;
L_0x557271ea5490 .part L_0x557271e93af0, 16, 5;
L_0x557271ea6a30 .part L_0x557271e93af0, 26, 6;
L_0x557271ea6ad0 .part L_0x557271e93af0, 0, 6;
L_0x557271ea6ca0 .part L_0x557271e93af0, 21, 5;
L_0x557271ea6d40 .part L_0x557271e93af0, 16, 5;
L_0x557271ea6ed0 .part L_0x557271e93af0, 0, 16;
S_0x557271e52f30 .scope module, "ALU" "alu" 4 147, 5 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x557271e1e480 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x557271e6b430_0 .net "ALUOperation", 3 0, v0x557271e89c50_0;  alias, 1 drivers
v0x557271e69310_0 .var "ALU_MULTorDIV_result", 63 0;
v0x557271e38ea0_0 .var "ALU_result", 31 0;
v0x557271e59d50_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x557271e3a140_0 .var "ALU_temp_result", 32 0;
v0x557271e56890_0 .net "A_unsign", 32 0, L_0x557271ea5d50;  1 drivers
v0x557271db57d0_0 .net "B_unsign", 32 0, L_0x557271ea6070;  1 drivers
L_0x7f8b4cb01330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e85e20_0 .net/2u *"_ivl_0", 31 0, L_0x7f8b4cb01330;  1 drivers
L_0x7f8b4cb013c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e85f00_0 .net/2u *"_ivl_10", 31 0, L_0x7f8b4cb013c0;  1 drivers
v0x557271e85fe0_0 .net *"_ivl_12", 31 0, L_0x557271ea5e90;  1 drivers
v0x557271e860c0_0 .net *"_ivl_14", 31 0, L_0x557271ea5f80;  1 drivers
L_0x7f8b4cb01408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557271e861a0_0 .net *"_ivl_19", 0 0, L_0x7f8b4cb01408;  1 drivers
v0x557271e86280_0 .net *"_ivl_2", 31 0, L_0x557271ea5b00;  1 drivers
L_0x7f8b4cb01450 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e86360_0 .net/2u *"_ivl_20", 32 0, L_0x7f8b4cb01450;  1 drivers
v0x557271e86440_0 .net *"_ivl_22", 0 0, L_0x557271ea61f0;  1 drivers
L_0x7f8b4cb01498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557271e86500_0 .net/2s *"_ivl_24", 1 0, L_0x7f8b4cb01498;  1 drivers
L_0x7f8b4cb014e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557271e865e0_0 .net/2s *"_ivl_26", 1 0, L_0x7f8b4cb014e0;  1 drivers
v0x557271e866c0_0 .net *"_ivl_28", 1 0, L_0x557271ea63f0;  1 drivers
v0x557271e867a0_0 .net *"_ivl_4", 31 0, L_0x557271ea5c60;  1 drivers
L_0x7f8b4cb01378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557271e86880_0 .net *"_ivl_9", 0 0, L_0x7f8b4cb01378;  1 drivers
v0x557271e86960_0 .net "a", 31 0, L_0x557271ea4cb0;  alias, 1 drivers
v0x557271e86a40_0 .net "b", 31 0, v0x557271e874f0_0;  alias, 1 drivers
v0x557271e86b20_0 .net "fixed_shift", 0 0, v0x557271e8a5d0_0;  alias, 1 drivers
v0x557271e86be0_0 .net "instr10_6", 4 0, L_0x557271e93590;  alias, 1 drivers
v0x557271e86cc0_0 .var "quotient", 31 0;
v0x557271e86da0_0 .var "quotient_unsign", 32 0;
v0x557271e86e80_0 .var "remainder", 31 0;
v0x557271e86f60_0 .var "remainder_unsign", 32 0;
v0x557271e87040_0 .net "unsign", 0 0, v0x557271e8a900_0;  alias, 1 drivers
v0x557271e87100_0 .net "zero", 0 0, L_0x557271ea65d0;  alias, 1 drivers
E_0x557271d67280/0 .event anyedge, v0x557271e87040_0, v0x557271e6b430_0, v0x557271e56890_0, v0x557271db57d0_0;
E_0x557271d67280/1 .event anyedge, v0x557271e59d50_0, v0x557271e86da0_0, v0x557271e86f60_0, v0x557271e3a140_0;
E_0x557271d67280/2 .event anyedge, v0x557271e86960_0, v0x557271e86a40_0, v0x557271e86cc0_0, v0x557271e86e80_0;
E_0x557271d67280/3 .event anyedge, v0x557271e86b20_0, v0x557271e86be0_0;
E_0x557271d67280 .event/or E_0x557271d67280/0, E_0x557271d67280/1, E_0x557271d67280/2, E_0x557271d67280/3;
L_0x557271ea5b00 .arith/sum 32, L_0x7f8b4cb01330, L_0x557271ea4cb0;
L_0x557271ea5c60 .concat [ 32 0 0 0], L_0x557271ea5b00;
L_0x557271ea5d50 .concat [ 32 1 0 0], L_0x557271ea5c60, L_0x7f8b4cb01378;
L_0x557271ea5e90 .arith/sum 32, L_0x7f8b4cb013c0, v0x557271e874f0_0;
L_0x557271ea5f80 .concat [ 32 0 0 0], L_0x557271ea5e90;
L_0x557271ea6070 .concat [ 32 1 0 0], L_0x557271ea5f80, L_0x7f8b4cb01408;
L_0x557271ea61f0 .cmp/eq 33, v0x557271e3a140_0, L_0x7f8b4cb01450;
L_0x557271ea63f0 .functor MUXZ 2, L_0x7f8b4cb014e0, L_0x7f8b4cb01498, L_0x557271ea61f0, C4<>;
L_0x557271ea65d0 .part L_0x557271ea63f0, 0, 1;
S_0x557271e872e0 .scope module, "ALUmux4to1" "ALUmux4to1" 4 111, 6 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x557271e1cc70 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x557271e874f0_0 .var "ALUB", 31 0;
v0x557271e875d0_0 .net "ALUSrcB", 1 0, v0x557271e89b60_0;  alias, 1 drivers
v0x557271e87690_0 .net "immediate", 15 0, v0x557271e88fb0_0;  alias, 1 drivers
v0x557271e87750_0 .net "opcode", 5 0, L_0x557271ea5290;  1 drivers
v0x557271e87830_0 .net "register_b", 31 0, L_0x557271e731a0;  alias, 1 drivers
v0x557271e87910_0 .var "shift_2", 31 0;
v0x557271e879f0_0 .var "sign_extended", 31 0;
E_0x557271da0530/0 .event anyedge, v0x557271e87750_0, v0x557271e87690_0, v0x557271e879f0_0, v0x557271e875d0_0;
E_0x557271da0530/1 .event anyedge, v0x557271e87830_0, v0x557271e87910_0;
E_0x557271da0530 .event/or E_0x557271da0530/0, E_0x557271da0530/1;
S_0x557271e87b70 .scope module, "HI_LO_Control" "HI_LO_Control" 4 161, 7 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x557271e20150 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x557271e20c30 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x557271e87e40_0 .net "ALU_MULTorDIV_result", 63 0, v0x557271e69310_0;  alias, 1 drivers
v0x557271e87f00_0 .var "HI", 31 0;
v0x557271e87fc0_0 .var "LO", 31 0;
v0x557271e880b0_0 .net *"_ivl_0", 31 0, L_0x557271ea66c0;  1 drivers
L_0x7f8b4cb01528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e88190_0 .net *"_ivl_3", 25 0, L_0x7f8b4cb01528;  1 drivers
L_0x7f8b4cb01570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557271e882c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f8b4cb01570;  1 drivers
v0x557271e883a0_0 .net *"_ivl_6", 0 0, L_0x557271ea67b0;  1 drivers
v0x557271e88460_0 .net "clk", 0 0, v0x557271e92da0_0;  alias, 1 drivers
v0x557271e88520_0 .net "final_code", 5 0, L_0x557271ea68f0;  1 drivers
v0x557271e88600_0 .net "func_code", 5 0, L_0x557271ea6ad0;  1 drivers
v0x557271e886e0_0 .net "opcode", 5 0, L_0x557271ea6a30;  1 drivers
v0x557271e887c0_0 .net "regA", 31 0, v0x557271e90ea0_0;  1 drivers
v0x557271e888a0_0 .net "reset", 0 0, v0x557271e930b0_0;  alias, 1 drivers
v0x557271e88960_0 .net "state", 2 0, v0x557271e8d780_0;  alias, 1 drivers
E_0x557271da01e0 .event posedge, v0x557271e88460_0;
L_0x557271ea66c0 .concat [ 6 26 0 0], L_0x557271ea6a30, L_0x7f8b4cb01528;
L_0x557271ea67b0 .cmp/eq 32, L_0x557271ea66c0, L_0x7f8b4cb01570;
L_0x557271ea68f0 .functor MUXZ 6, L_0x557271ea6a30, L_0x557271ea6ad0, L_0x557271ea67b0, C4<>;
S_0x557271e88b60 .scope module, "IR" "instruction_reg" 4 117, 8 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x557271e88e10_0 .net "IRWrite", 0 0, v0x557271e89d50_0;  alias, 1 drivers
v0x557271e88ef0_0 .net "clk", 0 0, v0x557271e92da0_0;  alias, 1 drivers
v0x557271e88fb0_0 .var "instr15_0", 15 0;
v0x557271e890b0_0 .var "instr20_16", 4 0;
v0x557271e89150_0 .var "instr25_21", 4 0;
v0x557271e89260_0 .var "instr31_26", 5 0;
v0x557271e89340_0 .net "memdata", 31 0, v0x557271e927a0_0;  alias, 1 drivers
v0x557271e89420_0 .net "reset", 0 0, v0x557271e930b0_0;  alias, 1 drivers
S_0x557271e895f0 .scope module, "control" "control_signal_simplified" 4 93, 9 2 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x557271d9d480 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x557271e18b10 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x557271e19580 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
enum0x557271e1b7b0 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
v0x557271e89ac0_0 .var "ALUSrcA", 0 0;
v0x557271e89b60_0 .var "ALUSrcB", 1 0;
v0x557271e89c50_0 .var "ALUctl", 3 0;
v0x557271e89d50_0 .var "IRWrite", 0 0;
v0x557271e89e20_0 .var "IorD", 0 0;
v0x557271e89f10_0 .var "MemRead", 0 0;
v0x557271e89fb0_0 .var "MemWrite", 0 0;
v0x557271e8a050_0 .var "MemtoReg", 0 0;
v0x557271e8a110_0 .var "PCSource", 1 0;
v0x557271e8a1f0_0 .var "PCWrite", 0 0;
v0x557271e8a2b0_0 .var "PCWriteCond", 0 0;
v0x557271e8a370_0 .var "RegDst", 0 0;
v0x557271e8a430_0 .var "RegWrite", 0 0;
v0x557271e8a4f0_0 .var "byteenable", 3 0;
v0x557271e8a5d0_0 .var "fixed_shift", 0 0;
v0x557271e8a670_0 .net "func_code", 5 0, L_0x557271e93d60;  1 drivers
v0x557271e8a730_0 .net "opcode", 5 0, L_0x557271e93c30;  1 drivers
v0x557271e8a810_0 .net "state", 2 0, v0x557271e8d780_0;  alias, 1 drivers
v0x557271e8a900_0 .var "unsign", 0 0;
E_0x557271d8a6a0 .event anyedge, v0x557271e88960_0, v0x557271e8a730_0, v0x557271e8a670_0;
S_0x557271e8ac90 .scope module, "pc1" "pc" 4 84, 10 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x557271e897d0_0 .net "clk", 0 0, v0x557271e92da0_0;  alias, 1 drivers
v0x557271e8aec0_0 .var "pc_new", 31 0;
v0x557271e8afa0_0 .net "pc_prev", 31 0, v0x557271e8bab0_0;  alias, 1 drivers
v0x557271e8b060_0 .net "pcctl", 0 0, L_0x557271e71fc0;  alias, 1 drivers
v0x557271e8b120_0 .net "reset", 0 0, v0x557271e930b0_0;  alias, 1 drivers
S_0x557271e8b300 .scope module, "pcmux" "PCmux3to1" 4 167, 11 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x557271e8b670_0 .net "ALUOut", 31 0, v0x557271e8da20_0;  1 drivers
v0x557271e8b770_0 .net "ALU_result", 31 0, v0x557271e38ea0_0;  alias, 1 drivers
v0x557271e8b830_0 .var "Jump_address", 31 0;
v0x557271e8b8d0_0 .net "PCSource", 1 0, v0x557271e8a110_0;  alias, 1 drivers
v0x557271e8b9c0_0 .net "PC_in", 31 0, v0x557271e8aec0_0;  alias, 1 drivers
v0x557271e8bab0_0 .var "PC_out", 31 0;
v0x557271e8bb80_0 .net "instr15_0", 15 0, L_0x557271ea6ed0;  1 drivers
v0x557271e8bc40_0 .net "instr20_16", 4 0, L_0x557271ea6d40;  1 drivers
v0x557271e8bd20_0 .net "instr25_21", 4 0, L_0x557271ea6ca0;  1 drivers
E_0x557271e73340/0 .event anyedge, v0x557271e8aec0_0, v0x557271e8bd20_0, v0x557271e8bc40_0, v0x557271e8bb80_0;
E_0x557271e73340/1 .event anyedge, v0x557271e8a110_0, v0x557271e38ea0_0, v0x557271e8b670_0, v0x557271e8b830_0;
E_0x557271e73340 .event/or E_0x557271e73340/0, E_0x557271e73340/1;
S_0x557271e8bf00 .scope module, "regfile" "registers" 4 126, 12 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x557271ea44b0 .functor BUFZ 32, L_0x557271ea5650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557271e731a0 .functor BUFZ 32, L_0x557271ea58d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557271e8c4c0_0 .net "RegWrite", 0 0, v0x557271e8a430_0;  alias, 1 drivers
v0x557271e8c5b0_0 .net *"_ivl_0", 31 0, L_0x557271ea5650;  1 drivers
v0x557271e8c670_0 .net *"_ivl_10", 6 0, L_0x557271ea5970;  1 drivers
L_0x7f8b4cb012e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557271e8c760_0 .net *"_ivl_13", 1 0, L_0x7f8b4cb012e8;  1 drivers
v0x557271e8c840_0 .net *"_ivl_2", 6 0, L_0x557271ea56f0;  1 drivers
L_0x7f8b4cb012a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557271e8c970_0 .net *"_ivl_5", 1 0, L_0x7f8b4cb012a0;  1 drivers
v0x557271e8ca50_0 .net *"_ivl_8", 31 0, L_0x557271ea58d0;  1 drivers
v0x557271e8cb30_0 .net "clk", 0 0, v0x557271e92da0_0;  alias, 1 drivers
v0x557271e8cbd0_0 .net "readR1", 4 0, L_0x557271ea53f0;  alias, 1 drivers
v0x557271e8ccb0_0 .net "readR2", 4 0, L_0x557271ea5490;  alias, 1 drivers
v0x557271e8cd90_0 .net "readdata1", 31 0, L_0x557271ea44b0;  alias, 1 drivers
v0x557271e8ce70_0 .net "readdata2", 31 0, L_0x557271e731a0;  alias, 1 drivers
v0x557271e8cf30 .array "register", 0 31, 31 0;
v0x557271e8cfd0_0 .net "reset", 0 0, v0x557271e930b0_0;  alias, 1 drivers
v0x557271e8d070_0 .net "writeR", 4 0, L_0x557271ea4770;  alias, 1 drivers
v0x557271e8d150_0 .net "writedata", 31 0, L_0x557271ea4c10;  alias, 1 drivers
L_0x557271ea5650 .array/port v0x557271e8cf30, L_0x557271ea56f0;
L_0x557271ea56f0 .concat [ 5 2 0 0], L_0x557271ea53f0, L_0x7f8b4cb012a0;
L_0x557271ea58d0 .array/port v0x557271e8cf30, L_0x557271ea5970;
L_0x557271ea5970 .concat [ 5 2 0 0], L_0x557271ea5490, L_0x7f8b4cb012e8;
S_0x557271e8c1c0 .scope begin, "$unm_blk_86" "$unm_blk_86" 12 17, 12 17 0, S_0x557271e8bf00;
 .timescale 0 0;
v0x557271e8c3c0_0 .var/i "i", 31 0;
S_0x557271e8d350 .scope module, "stm" "CPU_statemachine" 4 81, 13 1 0, S_0x557271e37580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x557271d9c090 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x557271e8d530_0 .net "clk", 0 0, v0x557271e92da0_0;  alias, 1 drivers
v0x557271e8d5f0_0 .net "reset", 0 0, v0x557271e930b0_0;  alias, 1 drivers
v0x557271e8d6b0_0 .net "stall", 0 0, v0x557271e91590_0;  1 drivers
v0x557271e8d780_0 .var "state", 2 0;
S_0x557271e91c40 .scope module, "ram" "ram_tiny_CPU" 3 83, 14 1 0, S_0x557271db8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x557271e91e40 .param/str "RAM_INIT_FILE" 0 14 10, "./CPU_ram/Mult_test.txt";
v0x557271e92370_0 .net "address", 31 0, L_0x557271ea40e0;  alias, 1 drivers
v0x557271e92450_0 .net "byteenable", 3 0, v0x557271e8ffd0_0;  alias, 1 drivers
v0x557271e924f0_0 .net "clk", 0 0, v0x557271e92da0_0;  alias, 1 drivers
v0x557271e925c0 .array "memory", 0 4095, 31 0;
v0x557271e92660_0 .net "read", 0 0, v0x557271e89f10_0;  alias, 1 drivers
v0x557271e927a0_0 .var "readdata", 31 0;
v0x557271e92890_0 .net "write", 0 0, v0x557271e89fb0_0;  alias, 1 drivers
v0x557271e92980_0 .net "writedata", 31 0, L_0x557271e56770;  alias, 1 drivers
S_0x557271e92070 .scope begin, "$unm_blk_90" "$unm_blk_90" 14 14, 14 14 0, S_0x557271e91c40;
 .timescale 0 0;
v0x557271e92270_0 .var/i "i", 31 0;
    .scope S_0x557271e8d350;
T_0 ;
    %wait E_0x557271da01e0;
    %load/vec4 v0x557271e8d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557271e8d780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557271e8d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557271e8d780_0;
    %assign/vec4 v0x557271e8d780_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x557271e8d780_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557271e8d780_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x557271e8d780_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557271e8d780_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x557271e8d780_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557271e8d780_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x557271e8d780_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x557271e8d780_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x557271e8d780_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557271e8d780_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557271e8ac90;
T_1 ;
    %wait E_0x557271da01e0;
    %load/vec4 v0x557271e8b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557271e8aec0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557271e8b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x557271e8afa0_0;
    %assign/vec4 v0x557271e8aec0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557271e895f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x557271e895f0;
T_3 ;
Ewait_0 .event/or E_0x557271d8a6a0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e8a110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %load/vec4 v0x557271e8a810_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a1f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e8a110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89e20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557271e8a810_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e89f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89d50_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x557271e8a810_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x557271e8a730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x557271e8a670_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a5d0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x557271e8a730_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.27, 5;
    %load/vec4 v0x557271e8a730_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a900_0, 0, 1;
    %jmp T_3.38;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557271e89b60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557271e89c50_0, 0, 4;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.27 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x557271e8a810_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.39, 4;
    %load/vec4 v0x557271e8a730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.41, 4;
    %load/vec4 v0x557271e8a670_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %jmp T_3.56;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.56;
T_3.56 ;
    %pop/vec4 1;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x557271e8a730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.57, 4;
    %jmp T_3.58;
T_3.57 ;
    %load/vec4 v0x557271e8a730_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %jmp T_3.67;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89f10_0, 0, 1;
    %jmp T_3.67;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e89fb0_0, 0, 1;
    %jmp T_3.67;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.67;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.67;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.67;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.67;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.67;
T_3.67 ;
    %pop/vec4 1;
T_3.58 ;
T_3.42 ;
    %jmp T_3.40;
T_3.39 ;
    %load/vec4 v0x557271e8a810_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.68, 4;
    %load/vec4 v0x557271e8a730_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %load/vec4 v0x557271e8a730_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %jmp T_3.73;
T_3.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e8a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e8a050_0, 0, 1;
    %jmp T_3.73;
T_3.73 ;
    %pop/vec4 1;
T_3.70 ;
T_3.68 ;
T_3.40 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557271e872e0;
T_4 ;
    %wait E_0x557271da0530;
    %load/vec4 v0x557271e87750_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x557271e87750_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557271e87750_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557271e87690_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x557271e879f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557271e87690_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x557271e87690_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x557271e879f0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557271e87690_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x557271e879f0_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x557271e879f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557271e87910_0, 0, 32;
    %load/vec4 v0x557271e875d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x557271e87830_0;
    %store/vec4 v0x557271e874f0_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x557271e874f0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x557271e879f0_0;
    %store/vec4 v0x557271e874f0_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x557271e87910_0;
    %store/vec4 v0x557271e874f0_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557271e88b60;
T_5 ;
    %wait E_0x557271da01e0;
    %load/vec4 v0x557271e89420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557271e89260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557271e89150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557271e890b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557271e88fb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557271e88e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557271e89340_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x557271e89260_0, 0;
    %load/vec4 v0x557271e89340_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x557271e89150_0, 0;
    %load/vec4 v0x557271e89340_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x557271e890b0_0, 0;
    %load/vec4 v0x557271e89340_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x557271e88fb0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557271e8bf00;
T_6 ;
    %wait E_0x557271da01e0;
    %fork t_1, S_0x557271e8c1c0;
    %jmp t_0;
    .scope S_0x557271e8c1c0;
t_1 ;
    %load/vec4 v0x557271e8cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557271e8c3c0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x557271e8c3c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557271e8c3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557271e8cf30, 0, 4;
    %load/vec4 v0x557271e8c3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557271e8c3c0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557271e8c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x557271e8d150_0;
    %load/vec4 v0x557271e8d070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557271e8cf30, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x557271e8bf00;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557271e52f30;
T_7 ;
    %wait E_0x557271d67280;
    %load/vec4 v0x557271e87040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x557271e6b430_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x557271e3a140_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x557271e56890_0;
    %load/vec4 v0x557271db57d0_0;
    %sub;
    %store/vec4 v0x557271e3a140_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x557271e56890_0;
    %pad/u 66;
    %load/vec4 v0x557271db57d0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x557271e59d50_0, 0, 66;
    %load/vec4 v0x557271e59d50_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x557271e69310_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x557271e56890_0;
    %load/vec4 v0x557271db57d0_0;
    %div;
    %store/vec4 v0x557271e86da0_0, 0, 33;
    %load/vec4 v0x557271e56890_0;
    %load/vec4 v0x557271db57d0_0;
    %mod;
    %store/vec4 v0x557271e86f60_0, 0, 33;
    %load/vec4 v0x557271e86da0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x557271e86f60_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557271e69310_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x557271e56890_0;
    %load/vec4 v0x557271db57d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x557271e3a140_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x557271e3a140_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557271e6b430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %and;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %or;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %xor;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %add;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %sub;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x557271e86960_0;
    %pad/u 64;
    %load/vec4 v0x557271e86a40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x557271e69310_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %mod;
    %store/vec4 v0x557271e86e80_0, 0, 32;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %div;
    %store/vec4 v0x557271e86cc0_0, 0, 32;
    %load/vec4 v0x557271e86cc0_0;
    %load/vec4 v0x557271e86e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557271e69310_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x557271e86a40_0;
    %load/vec4 v0x557271e86960_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x557271e86a40_0;
    %load/vec4 v0x557271e86960_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x557271e86960_0;
    %load/vec4 v0x557271e86a40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x557271e86b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %load/vec4 v0x557271e86a40_0;
    %ix/getv 4, v0x557271e86be0_0;
    %shiftr 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %load/vec4 v0x557271e86a40_0;
    %ix/getv 4, v0x557271e86960_0;
    %shiftr 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x557271e86b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.36, 8;
    %load/vec4 v0x557271e86a40_0;
    %ix/getv 4, v0x557271e86be0_0;
    %shiftl 4;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %load/vec4 v0x557271e86a40_0;
    %ix/getv 4, v0x557271e86960_0;
    %shiftl 4;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x557271e86b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x557271e86a40_0;
    %ix/getv 4, v0x557271e86be0_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x557271e86a40_0;
    %ix/getv 4, v0x557271e86960_0;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x557271e38ea0_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557271e87b70;
T_8 ;
    %wait E_0x557271da01e0;
    %load/vec4 v0x557271e888a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557271e87fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557271e87f00_0, 0;
T_8.0 ;
    %load/vec4 v0x557271e88520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x557271e88960_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x557271e88520_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x557271e887c0_0;
    %assign/vec4 v0x557271e87f00_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x557271e887c0_0;
    %assign/vec4 v0x557271e87fc0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x557271e87f00_0, 0;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x557271e87fc0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x557271e87f00_0, 0;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x557271e87fc0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x557271e87f00_0, 0;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x557271e87fc0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x557271e87f00_0, 0;
    %load/vec4 v0x557271e87e40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x557271e87fc0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557271e8b300;
T_9 ;
    %wait E_0x557271e73340;
    %load/vec4 v0x557271e8b9c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x557271e8bd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557271e8bc40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557271e8bb80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557271e8b830_0, 0, 32;
    %load/vec4 v0x557271e8b8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x557271e8b770_0;
    %store/vec4 v0x557271e8bab0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x557271e8b670_0;
    %store/vec4 v0x557271e8bab0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x557271e8b830_0;
    %store/vec4 v0x557271e8bab0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557271e37580;
T_10 ;
    %wait E_0x557271da01e0;
    %load/vec4 v0x557271e914f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557271e90ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557271e90f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557271e8da20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557271e90ce0_0;
    %assign/vec4 v0x557271e90ea0_0, 0;
    %load/vec4 v0x557271e90db0_0;
    %assign/vec4 v0x557271e90f40_0, 0;
    %load/vec4 v0x557271e8dda0_0;
    %assign/vec4 v0x557271e8da20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557271e91c40;
T_11 ;
    %fork t_3, S_0x557271e92070;
    %jmp t_2;
    .scope S_0x557271e92070;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557271e92270_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x557271e92270_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x557271e92270_0;
    %store/vec4a v0x557271e925c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557271e92270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x557271e92270_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call/w 14 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x557271e91e40 {0 0 0};
    %vpi_call/w 14 23 "$readmemh", P_0x557271e91e40, v0x557271e925c0 {0 0 0};
    %end;
    .scope S_0x557271e91c40;
t_2 %join;
    %end;
    .thread T_11;
    .scope S_0x557271e91c40;
T_12 ;
    %wait E_0x557271da01e0;
    %load/vec4 v0x557271e92890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x557271e92980_0;
    %ix/getv 3, v0x557271e92370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557271e925c0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557271e92660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x557271e92370_0;
    %load/vec4a v0x557271e925c0, 4;
    %assign/vec4 v0x557271e927a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557271db8250;
T_13 ;
    %vpi_call/w 3 19 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557271db8250 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e92da0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x557271e92da0_0;
    %inv;
    %store/vec4 v0x557271e92da0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x557271e92da0_0;
    %inv;
    %store/vec4 v0x557271e92da0_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x557271db8250;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e930b0_0, 0, 1;
    %wait E_0x557271d9f5d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557271e930b0_0, 0, 1;
    %wait E_0x557271d9f5d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557271e930b0_0, 0, 1;
    %vpi_call/w 3 42 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x557271e92f30_0, v0x557271e92ff0_0 {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 46 "$display", "DECODE        - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 49 "$display", "EXECUTE       - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 52 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 55 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %vpi_call/w 3 56 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 61 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x557271e92f30_0, v0x557271e92ff0_0 {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 64 "$display", "DECODE        - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 67 "$display", "EXECUTE       - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 70 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %wait E_0x557271d9f5d0;
    %vpi_call/w 3 73 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h, opcode: %b", v0x557271e92f30_0, v0x557271e92ff0_0, &PV<v0x557271e92f30_0, 26, 6> {0 0 0};
    %vpi_call/w 3 74 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "CPU_ram/ram_tiny_CPU.v";
