
---------- Begin Simulation Statistics ----------
final_tick                                  579856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127936                       # Simulator instruction rate (inst/s)
host_mem_usage                                 890880                       # Number of bytes of host memory used
host_op_rate                                   155554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.82                       # Real time elapsed on the host
host_tick_rate                               74182822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1215895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000580                       # Number of seconds simulated
sim_ticks                                   579856000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.857196                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  125269                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               134905                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                107                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11090                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            208840                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2001                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5384                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3383                       # Number of indirect misses.
system.cpu.branchPred.lookups                  273110                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        99747                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        76380                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        95577                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        80550                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1187                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          233                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        19143                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3731                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1461                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1001                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2431                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1071                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          834                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         2172                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         2216                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         3513                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1300                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1037                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          983                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1106                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1086                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          406                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          255                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           39                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           17                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         2272                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          369                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          806                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       125944                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2445                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         2345                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        11110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         3527                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         4603                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1906                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          928                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2495                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         3138                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          862                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         4631                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1319                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1155                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1495                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1303                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          629                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          847                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          990                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          575                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          160                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26           48                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           23                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           12                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        39556                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          358                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1467                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   22387                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    419976                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   419014                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7417                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     221019                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61414                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          143338                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001904                       # Number of instructions committed
system.cpu.commit.committedOps                1217799                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       902904                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.348758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.338428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       554856     61.45%     61.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105154     11.65%     73.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        72671      8.05%     81.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        36450      4.04%     85.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25173      2.79%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23567      2.61%     90.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17219      1.91%     92.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6400      0.71%     93.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        61414      6.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       902904                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16953                       # Number of function calls committed.
system.cpu.commit.int_insts                   1112699                       # Number of committed integer instructions.
system.cpu.commit.loads                        173888                       # Number of loads committed
system.cpu.commit.membars                         554                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           844574     69.35%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.11%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.01%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              21      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             55      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          173888     14.28%     83.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         197792     16.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1217799                       # Class of committed instruction
system.cpu.commit.refs                         371680                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1107                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1215895                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.159715                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.159715                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                374344                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3766                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               125047                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1416652                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   260178                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    263754                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7605                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 14784                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19324                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      273110                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    214136                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        589369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5867                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1237549                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           165                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   22604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.235498                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             324221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             149657                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.067115                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             925205                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.614934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.765819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   597384     64.57%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    80324      8.68%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34451      3.72%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27811      3.01%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24777      2.68%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    24101      2.60%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15521      1.68%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    17941      1.94%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   102895     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               925205                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          234510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9099                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   236093                       # Number of branches executed
system.cpu.iew.exec_nop                          2122                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.139700                       # Inst execution rate
system.cpu.iew.exec_refs                       411841                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     208001                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23049                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                199610                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                629                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4062                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               215816                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1362258                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                203840                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11775                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1321727                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     61                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 48124                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7605                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 48219                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4300                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        11458                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        18022                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            108                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5522                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3577                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1201356                       # num instructions consuming a value
system.cpu.iew.wb_count                       1299572                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.538563                       # average fanout of values written-back
system.cpu.iew.wb_producers                    647006                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.120596                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1304297                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1618351                       # number of integer regfile reads
system.cpu.int_regfile_writes                  892161                       # number of integer regfile writes
system.cpu.ipc                               0.862281                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.862281                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                32      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                915262     68.64%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1337      0.10%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   103      0.01%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   23      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  65      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               206702     15.50%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              209919     15.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1333503                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       11914                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008934                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3953     33.18%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4390     36.85%     70.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3571     29.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1343852                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3602156                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1298270                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1502413                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1359507                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1333503                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 629                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          144232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1079                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        86393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        925205                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.441305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.054051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              498135     53.84%     53.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118576     12.82%     66.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               83984      9.08%     75.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               64521      6.97%     82.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52354      5.66%     88.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39145      4.23%     92.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               42831      4.63%     97.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14003      1.51%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11656      1.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          925205                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.149854                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1533                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3047                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1302                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2061                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9744                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13227                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               199610                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              215816                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  935747                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2172                       # number of misc regfile writes
system.cpu.numCycles                          1159715                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   76994                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1229281                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8458                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   273167                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4162                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    94                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2182900                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1394927                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1400311                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    268873                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 102227                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7605                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                124732                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   171018                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1710175                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         173834                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5712                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     98664                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            639                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1643                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2201236                       # The number of ROB reads
system.cpu.rob.rob_writes                     2744762                       # The number of ROB writes
system.cpu.timesIdled                            3555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1296                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     152                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4080                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3453                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4080                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       482112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  482112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7702                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9544500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39849750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5199                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5712                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1659                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          172                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 32475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       698240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       586688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1284928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000716                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11159     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19737500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8012496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8568499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  818                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3461                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2643                       # number of overall hits
system.l2.overall_hits::.cpu.data                 818                       # number of overall hits
system.l2.overall_hits::total                    3461                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4465                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7533                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3068                       # number of overall misses
system.l2.overall_misses::.cpu.data              4465                       # number of overall misses
system.l2.overall_misses::total                  7533                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    244130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    348269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        592399500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    244130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    348269000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       592399500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.537209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.845164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.685192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.537209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.845164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.685192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79573.174707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77999.776036                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78640.581442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79573.174707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77999.776036                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78640.581442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7533                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    213450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    303619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    517069500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    213450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    303619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    517069500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.537209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.845164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.685192                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.537209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.845164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.685192                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69573.174707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67999.776036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68640.581442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69573.174707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67999.776036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68640.581442                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3884                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3884                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5196                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3453                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    265522000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     265522000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.952815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76896.032436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76896.032436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    230992000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    230992000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.952815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66896.032436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66896.032436                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    244130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    244130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.537209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.537209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79573.174707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79573.174707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    213450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.537209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.537209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69573.174707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69573.174707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     82747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     82747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.610006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81765.810277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81765.810277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     72627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     72627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.610006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.610006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71765.810277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71765.810277                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          169                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             169                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.982558                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982558                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3236000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3236000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.982558                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982558                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19147.928994                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19147.928994                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3795.325559                       # Cycle average of tags in use
system.l2.tags.total_refs                       21134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7705                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.742894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.826620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1882.074184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1808.424755                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.057436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.115824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6364                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.235046                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    178129                       # Number of tag accesses
system.l2.tags.data_accesses                   178129                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         196352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             482112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       196352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        196352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7533                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         338622003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         492812008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831434011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    338622003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        338622003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        338622003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        492812008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            831434011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000681500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7533                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7533                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     65889750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   37665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               207133500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8746.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27496.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7533                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.136705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.673606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.671504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          480     32.81%     32.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          368     25.15%     57.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159     10.87%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          110      7.52%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      3.14%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      3.62%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      2.26%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.30%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          195     13.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1463                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 482112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  482112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       831.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     579750500                       # Total gap between requests
system.mem_ctrls.avgGap                      76961.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       196352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 338622002.704119622707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 492812008.498661696911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     87227000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    119906500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28431.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26854.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3991260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2117610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24782940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        209475570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46264320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          332115060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.754373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    118055750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    442560250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6475980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3434475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29002680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        254494740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8353440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          347244675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.846395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     18199250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    542416750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       207011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207011                       # number of overall hits
system.cpu.icache.overall_hits::total          207011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7122                       # number of overall misses
system.cpu.icache.overall_misses::total          7122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    351779497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    351779497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    351779497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    351779497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       214133                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       214133                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       214133                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       214133                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033260                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49393.358186                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49393.358186                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49393.358186                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49393.358186                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1632                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.275862                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5199                       # number of writebacks
system.cpu.icache.writebacks::total              5199                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1410                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1410                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1410                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1410                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5712                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5712                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5712                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5712                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    281010498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    281010498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    281010498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    281010498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026675                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026675                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49196.515756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49196.515756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49196.515756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49196.515756                       # average overall mshr miss latency
system.cpu.icache.replacements                   5199                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       207011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    351779497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    351779497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       214133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       214133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49393.358186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49393.358186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1410                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1410                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5712                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5712                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    281010498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    281010498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49196.515756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49196.515756                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.265530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              212723                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5712                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.241422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.265530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            433978                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           433978                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       340975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           340975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       341602                       # number of overall hits
system.cpu.dcache.overall_hits::total          341602                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41863                       # number of overall misses
system.cpu.dcache.overall_misses::total         41863                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2567950314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2567950314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2567950314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2567950314                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       382832                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       382832                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       383465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       383465                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109335                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109335                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61350.558186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61350.558186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61341.765139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61341.765139                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32596                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3937                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               845                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.575148                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.605263                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3884                       # number of writebacks
system.cpu.dcache.writebacks::total              3884                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36410                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5453                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    370241896                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    370241896                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    370586896                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    370586896                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67971.708463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67971.708463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67960.186319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67960.186319                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    584602000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    584602000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54554.124673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54554.124673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1651                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1651                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     91811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55609.630527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55609.630527                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1978714400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1978714400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       197185                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       197185                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.157198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.157198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63835.674420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63835.674420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    273940482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    273940482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75011.084885                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75011.084885                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          627                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           627                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          633                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          633                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009479                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009479                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       345000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       345000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009479                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009479                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        57500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        57500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          144                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          144                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4633914                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4633914                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          146                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          146                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.986301                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.986301                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32179.958333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32179.958333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          144                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          144                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4489914                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4489914                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.986301                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.986301                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31179.958333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31179.958333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          570                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          570                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       263000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       263000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006969                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006969                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003484                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           476.083078                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              348169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.825665                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   476.083078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            774617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           774617                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    579856000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    579856000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
