Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 63b2b76d03154727b76bc21a1b8c396c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sine_Gen_tb_behav xil_defaultlib.Sine_Gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Divider
Compiling module xil_defaultlib.Duty_Cycler
Compiling module xil_defaultlib.Sine_Gen
Compiling module xil_defaultlib.Sine_Gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sine_Gen_tb_behav
