{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:06:09 2015 " "Info: Processing started: Thu Dec 10 15:06:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hello -c hello --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hello -c hello --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register var2\[0\] register L0\[2\]~reg0 126.61 MHz 7.898 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 126.61 MHz between source register \"var2\[0\]\" and destination register \"L0\[2\]~reg0\" (period= 7.898 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.700 ns + Longest register register " "Info: + Longest register to register delay is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns var2\[0\] 1 REG LCFF_X26_Y20_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N27; Fanout = 2; REG Node = 'var2\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { var2[0] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.393 ns) 0.901 ns Add1~385 2 COMB LCCOMB_X27_Y20_N0 2 " "Info: 2: + IC(0.508 ns) + CELL(0.393 ns) = 0.901 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 2; COMB Node = 'Add1~385'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.901 ns" { var2[0] Add1~385 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.972 ns Add1~387 3 COMB LCCOMB_X27_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.972 ns; Loc. = LCCOMB_X27_Y20_N2; Fanout = 2; COMB Node = 'Add1~387'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~385 Add1~387 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.043 ns Add1~389 4 COMB LCCOMB_X27_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.043 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 2; COMB Node = 'Add1~389'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~387 Add1~389 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.114 ns Add1~391 5 COMB LCCOMB_X27_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.114 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 2; COMB Node = 'Add1~391'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~389 Add1~391 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.185 ns Add1~393 6 COMB LCCOMB_X27_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.185 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 2; COMB Node = 'Add1~393'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~391 Add1~393 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.256 ns Add1~395 7 COMB LCCOMB_X27_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.256 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'Add1~395'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~393 Add1~395 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.327 ns Add1~397 8 COMB LCCOMB_X27_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.327 ns; Loc. = LCCOMB_X27_Y20_N12; Fanout = 2; COMB Node = 'Add1~397'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~395 Add1~397 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.486 ns Add1~399 9 COMB LCCOMB_X27_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.486 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 2; COMB Node = 'Add1~399'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~397 Add1~399 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.557 ns Add1~401 10 COMB LCCOMB_X27_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.557 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 2; COMB Node = 'Add1~401'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~399 Add1~401 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.628 ns Add1~403 11 COMB LCCOMB_X27_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.628 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 2; COMB Node = 'Add1~403'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~401 Add1~403 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.699 ns Add1~405 12 COMB LCCOMB_X27_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.699 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 2; COMB Node = 'Add1~405'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~403 Add1~405 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.770 ns Add1~407 13 COMB LCCOMB_X27_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.770 ns; Loc. = LCCOMB_X27_Y20_N22; Fanout = 2; COMB Node = 'Add1~407'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~405 Add1~407 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.841 ns Add1~409 14 COMB LCCOMB_X27_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.841 ns; Loc. = LCCOMB_X27_Y20_N24; Fanout = 2; COMB Node = 'Add1~409'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~407 Add1~409 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.912 ns Add1~411 15 COMB LCCOMB_X27_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.912 ns; Loc. = LCCOMB_X27_Y20_N26; Fanout = 2; COMB Node = 'Add1~411'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~409 Add1~411 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.983 ns Add1~413 16 COMB LCCOMB_X27_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.983 ns; Loc. = LCCOMB_X27_Y20_N28; Fanout = 2; COMB Node = 'Add1~413'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~411 Add1~413 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.129 ns Add1~415 17 COMB LCCOMB_X27_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.129 ns; Loc. = LCCOMB_X27_Y20_N30; Fanout = 2; COMB Node = 'Add1~415'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~413 Add1~415 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.200 ns Add1~417 18 COMB LCCOMB_X27_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.200 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 2; COMB Node = 'Add1~417'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~415 Add1~417 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.271 ns Add1~419 19 COMB LCCOMB_X27_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.271 ns; Loc. = LCCOMB_X27_Y19_N2; Fanout = 2; COMB Node = 'Add1~419'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~417 Add1~419 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.342 ns Add1~421 20 COMB LCCOMB_X27_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.342 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 2; COMB Node = 'Add1~421'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~419 Add1~421 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.413 ns Add1~423 21 COMB LCCOMB_X27_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.413 ns; Loc. = LCCOMB_X27_Y19_N6; Fanout = 2; COMB Node = 'Add1~423'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~421 Add1~423 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.484 ns Add1~425 22 COMB LCCOMB_X27_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.484 ns; Loc. = LCCOMB_X27_Y19_N8; Fanout = 2; COMB Node = 'Add1~425'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~423 Add1~425 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.555 ns Add1~427 23 COMB LCCOMB_X27_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.555 ns; Loc. = LCCOMB_X27_Y19_N10; Fanout = 2; COMB Node = 'Add1~427'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~425 Add1~427 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.626 ns Add1~429 24 COMB LCCOMB_X27_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.626 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 2; COMB Node = 'Add1~429'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~427 Add1~429 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.785 ns Add1~431 25 COMB LCCOMB_X27_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.785 ns; Loc. = LCCOMB_X27_Y19_N14; Fanout = 2; COMB Node = 'Add1~431'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~429 Add1~431 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.195 ns Add1~432 26 COMB LCCOMB_X27_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.195 ns; Loc. = LCCOMB_X27_Y19_N16; Fanout = 2; COMB Node = 'Add1~432'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~431 Add1~432 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.438 ns) 4.305 ns Equal1~576 27 COMB LCCOMB_X29_Y19_N0 1 " "Info: 27: + IC(0.672 ns) + CELL(0.438 ns) = 4.305 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 1; COMB Node = 'Equal1~576'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { Add1~432 Equal1~576 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.242 ns) 5.218 ns Equal1~578 28 COMB LCCOMB_X26_Y19_N6 7 " "Info: 28: + IC(0.671 ns) + CELL(0.242 ns) = 5.218 ns; Loc. = LCCOMB_X26_Y19_N6; Fanout = 7; COMB Node = 'Equal1~578'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.913 ns" { Equal1~576 Equal1~578 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.438 ns) 5.940 ns L0\[3\]~376 29 COMB LCCOMB_X26_Y19_N2 32 " "Info: 29: + IC(0.284 ns) + CELL(0.438 ns) = 5.940 ns; Loc. = LCCOMB_X26_Y19_N2; Fanout = 32; COMB Node = 'L0\[3\]~376'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.722 ns" { Equal1~578 L0[3]~376 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.150 ns) 7.616 ns L0\[2\]~377 30 COMB LCCOMB_X1_Y22_N0 1 " "Info: 30: + IC(1.526 ns) + CELL(0.150 ns) = 7.616 ns; Loc. = LCCOMB_X1_Y22_N0; Fanout = 1; COMB Node = 'L0\[2\]~377'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.676 ns" { L0[3]~376 L0[2]~377 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.700 ns L0\[2\]~reg0 31 REG LCFF_X1_Y22_N1 9 " "Info: 31: + IC(0.000 ns) + CELL(0.084 ns) = 7.700 ns; Loc. = LCFF_X1_Y22_N1; Fanout = 9; REG Node = 'L0\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { L0[2]~377 L0[2]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.039 ns ( 52.45 % ) " "Info: Total cell delay = 4.039 ns ( 52.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 47.55 % ) " "Info: Total interconnect delay = 3.661 ns ( 47.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "7.700 ns" { var2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~432 Equal1~576 Equal1~578 L0[3]~376 L0[2]~377 L0[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "7.700 ns" { var2[0] {} Add1~385 {} Add1~387 {} Add1~389 {} Add1~391 {} Add1~393 {} Add1~395 {} Add1~397 {} Add1~399 {} Add1~401 {} Add1~403 {} Add1~405 {} Add1~407 {} Add1~409 {} Add1~411 {} Add1~413 {} Add1~415 {} Add1~417 {} Add1~419 {} Add1~421 {} Add1~423 {} Add1~425 {} Add1~427 {} Add1~429 {} Add1~431 {} Add1~432 {} Equal1~576 {} Equal1~578 {} L0[3]~376 {} L0[2]~377 {} L0[2]~reg0 {} } { 0.000ns 0.508ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.671ns 0.284ns 1.526ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.242ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.806 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 96 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 96; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.537 ns) 2.806 ns L0\[2\]~reg0 3 REG LCFF_X1_Y22_N1 9 " "Info: 3: + IC(1.198 ns) + CELL(0.537 ns) = 2.806 ns; Loc. = LCFF_X1_Y22_N1; Fanout = 9; REG Node = 'L0\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { CLK~clkctrl L0[2]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.31 % ) " "Info: Total cell delay = 1.496 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.310 ns ( 46.69 % ) " "Info: Total interconnect delay = 1.310 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { CLK CLK~clkctrl L0[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L0[2]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.790 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 96 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 96; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.537 ns) 2.790 ns var2\[0\] 3 REG LCFF_X26_Y20_N27 2 " "Info: 3: + IC(1.182 ns) + CELL(0.537 ns) = 2.790 ns; Loc. = LCFF_X26_Y20_N27; Fanout = 2; REG Node = 'var2\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.719 ns" { CLK~clkctrl var2[0] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.62 % ) " "Info: Total cell delay = 1.496 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.294 ns ( 46.38 % ) " "Info: Total interconnect delay = 1.294 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.790 ns" { CLK CLK~clkctrl var2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.790 ns" { CLK {} CLK~combout {} CLK~clkctrl {} var2[0] {} } { 0.000ns 0.000ns 0.112ns 1.182ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { CLK CLK~clkctrl L0[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L0[2]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.790 ns" { CLK CLK~clkctrl var2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.790 ns" { CLK {} CLK~combout {} CLK~clkctrl {} var2[0] {} } { 0.000ns 0.000ns 0.112ns 1.182ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "7.700 ns" { var2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~432 Equal1~576 Equal1~578 L0[3]~376 L0[2]~377 L0[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "7.700 ns" { var2[0] {} Add1~385 {} Add1~387 {} Add1~389 {} Add1~391 {} Add1~393 {} Add1~395 {} Add1~397 {} Add1~399 {} Add1~401 {} Add1~403 {} Add1~405 {} Add1~407 {} Add1~409 {} Add1~411 {} Add1~413 {} Add1~415 {} Add1~417 {} Add1~419 {} Add1~421 {} Add1~423 {} Add1~425 {} Add1~427 {} Add1~429 {} Add1~431 {} Add1~432 {} Equal1~576 {} Equal1~578 {} L0[3]~376 {} L0[2]~377 {} L0[2]~reg0 {} } { 0.000ns 0.508ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.671ns 0.284ns 1.526ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.242ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { CLK CLK~clkctrl L0[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L0[2]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.790 ns" { CLK CLK~clkctrl var2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.790 ns" { CLK {} CLK~combout {} CLK~clkctrl {} var2[0] {} } { 0.000ns 0.000ns 0.112ns 1.182ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK C0\[7\] L0\[1\]~reg0 11.706 ns register " "Info: tco from clock \"CLK\" to destination pin \"C0\[7\]\" through register \"L0\[1\]~reg0\" is 11.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.806 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 96 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 96; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.537 ns) 2.806 ns L0\[1\]~reg0 3 REG LCFF_X1_Y22_N27 10 " "Info: 3: + IC(1.198 ns) + CELL(0.537 ns) = 2.806 ns; Loc. = LCFF_X1_Y22_N27; Fanout = 10; REG Node = 'L0\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { CLK~clkctrl L0[1]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.31 % ) " "Info: Total cell delay = 1.496 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.310 ns ( 46.69 % ) " "Info: Total interconnect delay = 1.310 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { CLK CLK~clkctrl L0[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L0[1]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.650 ns + Longest register pin " "Info: + Longest register to pin delay is 8.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L0\[1\]~reg0 1 REG LCFF_X1_Y22_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y22_N27; Fanout = 10; REG Node = 'L0\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[1]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(0.398 ns) 2.647 ns Mux21~33 2 COMB LCCOMB_X22_Y19_N10 1 " "Info: 2: + IC(2.249 ns) + CELL(0.398 ns) = 2.647 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 1; COMB Node = 'Mux21~33'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.647 ns" { L0[1]~reg0 Mux21~33 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.235 ns) + CELL(2.768 ns) 8.650 ns C0\[7\] 3 PIN PIN_AE8 0 " "Info: 3: + IC(3.235 ns) + CELL(2.768 ns) = 8.650 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'C0\[7\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.003 ns" { Mux21~33 C0[7] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.166 ns ( 36.60 % ) " "Info: Total cell delay = 3.166 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.484 ns ( 63.40 % ) " "Info: Total interconnect delay = 5.484 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.650 ns" { L0[1]~reg0 Mux21~33 C0[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.650 ns" { L0[1]~reg0 {} Mux21~33 {} C0[7] {} } { 0.000ns 2.249ns 3.235ns } { 0.000ns 0.398ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { CLK CLK~clkctrl L0[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L0[1]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.650 ns" { L0[1]~reg0 Mux21~33 C0[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.650 ns" { L0[1]~reg0 {} Mux21~33 {} C0[7] {} } { 0.000ns 2.249ns 3.235ns } { 0.000ns 0.398ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:07:15 2015 " "Info: Processing ended: Thu Dec 10 15:07:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
