DECL|CC2650_CCFG_BACKDOOR_ACTIVE_HIGH|enumerator|CC2650_CCFG_BACKDOOR_ACTIVE_HIGH =
DECL|CC2650_CCFG_BACKDOOR_ACTIVE_LOW|enumerator|CC2650_CCFG_BACKDOOR_ACTIVE_LOW =
DECL|CC2650_CCFG_BACKDOOR_DISABLED|enumerator|CC2650_CCFG_BACKDOOR_DISABLED =
DECL|CC2650_CCFG_BACKDOOR_ENABLED|enumerator|CC2650_CCFG_BACKDOOR_ENABLED =
DECL|CC2650_CCFG_BL_CONFIG_BL_ENABLE_MASK|enumerator|CC2650_CCFG_BL_CONFIG_BL_ENABLE_MASK = 0x000000FF,
DECL|CC2650_CCFG_BL_CONFIG_BL_ENABLE_POS|enumerator|CC2650_CCFG_BL_CONFIG_BL_ENABLE_POS = 0,
DECL|CC2650_CCFG_BL_CONFIG_BL_LEVEL_MASK|enumerator|CC2650_CCFG_BL_CONFIG_BL_LEVEL_MASK = 0x00010000,
DECL|CC2650_CCFG_BL_CONFIG_BL_LEVEL_POS|enumerator|CC2650_CCFG_BL_CONFIG_BL_LEVEL_POS = 16,
DECL|CC2650_CCFG_BL_CONFIG_BL_PIN_NUMBER_MASK|enumerator|CC2650_CCFG_BL_CONFIG_BL_PIN_NUMBER_MASK = 0x0000FF00,
DECL|CC2650_CCFG_BL_CONFIG_BL_PIN_NUMBER_POS|enumerator|CC2650_CCFG_BL_CONFIG_BL_PIN_NUMBER_POS = 8,
DECL|CC2650_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_MASK|enumerator|CC2650_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_MASK = 0xFF000000
DECL|CC2650_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_POS|enumerator|CC2650_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_POS = 24
DECL|CC2650_CCFG_BL_CONFIG_MASK|enum|enum CC2650_CCFG_BL_CONFIG_MASK {
DECL|CC2650_CCFG_BL_CONFIG_POS|enum|enum CC2650_CCFG_BL_CONFIG_POS {
DECL|CC2650_CCFG_BL_CONFIG_VALUES|enum|enum CC2650_CCFG_BL_CONFIG_VALUES {
DECL|CC2650_CCFG_BL_CONFIG|enumerator|CC2650_CCFG_BL_CONFIG = 0xFD8,
DECL|CC2650_CCFG_BOOTLOADER_DISABLED|enumerator|CC2650_CCFG_BOOTLOADER_DISABLED =
DECL|CC2650_CCFG_BOOTLOADER_ENABLED|enumerator|CC2650_CCFG_BOOTLOADER_ENABLED =
DECL|CC2650_CCFG_CCFG_PROT_127_96_MASK|enum|enum CC2650_CCFG_CCFG_PROT_127_96_MASK {
DECL|CC2650_CCFG_CCFG_PROT_127_96_POS|enum|enum CC2650_CCFG_CCFG_PROT_127_96_POS {
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_100_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_100_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_100_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_100_POS = 100,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_101_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_101_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_101_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_101_POS = 101,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_102_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_102_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_102_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_102_POS = 102,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_103_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_103_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_103_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_103_POS = 103,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_104_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_104_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_104_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_104_POS = 104,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_105_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_105_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_105_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_105_POS = 105,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_106_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_106_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_106_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_106_POS = 106,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_107_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_107_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_107_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_107_POS = 107,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_108_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_108_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_108_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_108_POS = 108,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_109_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_109_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_109_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_109_POS = 109,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_110_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_110_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_110_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_110_POS = 110,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_111_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_111_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_111_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_111_POS = 111,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_112_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_112_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_112_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_112_POS = 112,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_113_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_113_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_113_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_113_POS = 113,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_114_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_114_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_114_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_114_POS = 114,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_115_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_115_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_115_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_115_POS = 115,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_116_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_116_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_116_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_116_POS = 116,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_117_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_117_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_117_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_117_POS = 117,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_118_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_118_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_118_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_118_POS = 118,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_119_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_119_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_119_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_119_POS = 119,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_120_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_120_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_120_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_120_POS = 120,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_121_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_121_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_121_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_121_POS = 121,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_122_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_122_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_122_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_122_POS = 122,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_123_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_123_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_123_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_123_POS = 123,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_124_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_124_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_124_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_124_POS = 124,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_125_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_125_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_125_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_125_POS = 125,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_126_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_126_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_126_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_126_POS = 126,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127_POS = 127
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_96_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_96_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_96_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_96_POS = 96,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_97_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_97_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_97_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_97_POS = 97,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_98_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_98_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_98_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_98_POS = 98,
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_99_MASK|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_99_MASK =
DECL|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_99_POS|enumerator|CC2650_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_99_POS = 99,
DECL|CC2650_CCFG_CCFG_PROT_127_96|enumerator|CC2650_CCFG_CCFG_PROT_127_96 = 0xFFC
DECL|CC2650_CCFG_CCFG_PROT_31_0_MASK|enum|enum CC2650_CCFG_CCFG_PROT_31_0_MASK {
DECL|CC2650_CCFG_CCFG_PROT_31_0_POS|enum|enum CC2650_CCFG_CCFG_PROT_31_0_POS {
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_0_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_0_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_0_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_0_POS = 0,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_10_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_10_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_10_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_10_POS = 10,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_11_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_11_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_11_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_11_POS = 11,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_12_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_12_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_12_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_12_POS = 12,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_13_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_13_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_13_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_13_POS = 13,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_14_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_14_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_14_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_14_POS = 14,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_15_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_15_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_15_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_15_POS = 15,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_16_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_16_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_16_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_16_POS = 16,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_17_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_17_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_17_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_17_POS = 17,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_18_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_18_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_18_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_18_POS = 18,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_19_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_19_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_19_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_19_POS = 19,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_1_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_1_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_1_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_1_POS = 1,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_20_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_20_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_20_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_20_POS = 20,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_21_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_21_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_21_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_21_POS = 21,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_22_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_22_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_22_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_22_POS = 22,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_23_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_23_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_23_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_23_POS = 23,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_24_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_24_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_24_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_24_POS = 24,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_25_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_25_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_25_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_25_POS = 25,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_26_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_26_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_26_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_26_POS = 26,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_27_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_27_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_27_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_27_POS = 27,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_28_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_28_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_28_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_28_POS = 28,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_29_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_29_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_29_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_29_POS = 29,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_2_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_2_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_2_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_2_POS = 2,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_30_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_30_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_30_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_30_POS = 30,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_31_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_31_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_31_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_31_POS = 31
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_3_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_3_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_3_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_3_POS = 3,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_4_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_4_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_4_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_4_POS = 4,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_5_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_5_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_5_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_5_POS = 5,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_6_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_6_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_6_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_6_POS = 6,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_7_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_7_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_7_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_7_POS = 7,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_8_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_8_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_8_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_8_POS = 8,
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_9_MASK|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_9_MASK =
DECL|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_9_POS|enumerator|CC2650_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_9_POS = 9,
DECL|CC2650_CCFG_CCFG_PROT_31_0|enumerator|CC2650_CCFG_CCFG_PROT_31_0 = 0xFF0,
DECL|CC2650_CCFG_CCFG_PROT_63_32_MASK|enum|enum CC2650_CCFG_CCFG_PROT_63_32_MASK {
DECL|CC2650_CCFG_CCFG_PROT_63_32_POS|enum|enum CC2650_CCFG_CCFG_PROT_63_32_POS {
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_32_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_32_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_32_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_32_POS = 32,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_33_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_33_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_33_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_33_POS = 33,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_34_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_34_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_34_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_34_POS = 34,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_35_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_35_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_35_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_35_POS = 35,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_36_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_36_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_36_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_36_POS = 36,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_37_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_37_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_37_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_37_POS = 37,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_38_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_38_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_38_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_38_POS = 38,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_39_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_39_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_39_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_39_POS = 39,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_40_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_40_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_40_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_40_POS = 40,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_41_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_41_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_41_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_41_POS = 41,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_42_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_42_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_42_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_42_POS = 42,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_43_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_43_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_43_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_43_POS = 43,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_44_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_44_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_44_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_44_POS = 44,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_45_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_45_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_45_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_45_POS = 45,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_46_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_46_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_46_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_46_POS = 46,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_47_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_47_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_47_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_47_POS = 47,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_48_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_48_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_48_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_48_POS = 48,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_49_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_49_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_49_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_49_POS = 49,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_50_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_50_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_50_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_50_POS = 50,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_51_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_51_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_51_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_51_POS = 51,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_52_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_52_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_52_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_52_POS = 52,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_53_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_53_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_53_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_53_POS = 53,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_54_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_54_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_54_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_54_POS = 54,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_55_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_55_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_55_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_55_POS = 55,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_56_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_56_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_56_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_56_POS = 56,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_57_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_57_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_57_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_57_POS = 57,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_58_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_58_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_58_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_58_POS = 58,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_59_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_59_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_59_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_59_POS = 59,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_60_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_60_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_60_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_60_POS = 60,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_61_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_61_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_61_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_61_POS = 61,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_62_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_62_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_62_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_62_POS = 62,
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_63_MASK|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_63_MASK =
DECL|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_63_POS|enumerator|CC2650_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_63_POS = 63
DECL|CC2650_CCFG_CCFG_PROT_63_32|enumerator|CC2650_CCFG_CCFG_PROT_63_32 = 0xFF4,
DECL|CC2650_CCFG_CCFG_PROT_95_64_MASK|enum|enum CC2650_CCFG_CCFG_PROT_95_64_MASK {
DECL|CC2650_CCFG_CCFG_PROT_95_64_POS|enum|enum CC2650_CCFG_CCFG_PROT_95_64_POS {
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_64_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_64_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_64_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_64_POS = 64,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_65_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_65_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_65_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_65_POS = 65,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_66_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_66_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_66_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_66_POS = 66,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_67_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_67_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_67_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_67_POS = 67,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_68_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_68_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_68_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_68_POS = 68,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_69_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_69_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_69_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_69_POS = 69,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_70_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_70_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_70_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_70_POS = 70,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_71_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_71_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_71_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_71_POS = 71,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_72_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_72_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_72_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_72_POS = 72,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_73_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_73_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_73_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_73_POS = 73,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_74_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_74_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_74_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_74_POS = 74,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_75_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_75_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_75_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_75_POS = 75,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_76_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_76_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_76_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_76_POS = 76,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_77_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_77_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_77_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_77_POS = 77,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_78_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_78_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_78_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_78_POS = 78,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_79_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_79_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_79_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_79_POS = 79,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_80_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_80_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_80_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_80_POS = 80,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_81_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_81_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_81_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_81_POS = 81,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_82_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_82_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_82_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_82_POS = 82,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_83_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_83_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_83_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_83_POS = 83,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_84_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_84_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_84_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_84_POS = 84,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_85_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_85_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_85_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_85_POS = 85,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_86_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_86_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_86_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_86_POS = 86,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_87_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_87_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_87_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_87_POS = 87,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_88_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_88_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_88_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_88_POS = 88,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_89_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_89_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_89_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_89_POS = 89,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_90_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_90_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_90_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_90_POS = 90,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_91_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_91_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_91_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_91_POS = 91,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_92_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_92_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_92_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_92_POS = 92,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_93_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_93_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_93_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_93_POS = 93,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_94_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_94_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_94_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_94_POS = 94,
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_95_MASK|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_95_MASK =
DECL|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_95_POS|enumerator|CC2650_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_95_POS = 95
DECL|CC2650_CCFG_CCFG_PROT_95_64|enumerator|CC2650_CCFG_CCFG_PROT_95_64 = 0xFF8,
DECL|CC2650_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_MASK =
DECL|CC2650_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_POS = 16
DECL|CC2650_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_MASK =
DECL|CC2650_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_POS = 8,
DECL|CC2650_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_MASK =
DECL|CC2650_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_POS = 0,
DECL|CC2650_CCFG_CCFG_TAP_DAP_0|enumerator|CC2650_CCFG_CCFG_TAP_DAP_0 = 0xFE4,
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_MASK|enum|enum CC2650_CCFG_CCFG_TAP_DAP_1_MASK {
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_MASK =
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_POS = 8,
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_MASK =
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_POS = 16
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_POS|enum|enum CC2650_CCFG_CCFG_TAP_DAP_1_POS {
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_MASK =
DECL|CC2650_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_POS = 0,
DECL|CC2650_CCFG_CCFG_TAP_DAP_1|enumerator|CC2650_CCFG_CCFG_TAP_DAP_1 = 0xFE8,
DECL|CC2650_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_MASK|enumerator|CC2650_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_MASK = 0x000000FF
DECL|CC2650_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_POS|enumerator|CC2650_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_POS = 0
DECL|CC2650_CCFG_CCFG_TI_OPTIONS|enumerator|CC2650_CCFG_CCFG_TI_OPTIONS = 0xFE0,
DECL|CC2650_CCFG_ERASE_CONF_BANK_ERASE_DIS_N_MASK|enumerator|CC2650_CCFG_ERASE_CONF_BANK_ERASE_DIS_N_MASK = 0x00000001,
DECL|CC2650_CCFG_ERASE_CONF_BANK_ERASE_DIS_N_POS|enumerator|CC2650_CCFG_ERASE_CONF_BANK_ERASE_DIS_N_POS = 0,
DECL|CC2650_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N_MASK|enumerator|CC2650_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N_MASK = 0x00000100
DECL|CC2650_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N_POS|enumerator|CC2650_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N_POS = 8
DECL|CC2650_CCFG_ERASE_CONF_MASK|enum|enum CC2650_CCFG_ERASE_CONF_MASK {
DECL|CC2650_CCFG_ERASE_CONF_POS|enum|enum CC2650_CCFG_ERASE_CONF_POS {
DECL|CC2650_CCFG_ERASE_CONF|enumerator|CC2650_CCFG_ERASE_CONF = 0xFDC,
DECL|CC2650_CCFG_EXT_LF_CLK_DIO_MASK|enumerator|CC2650_CCFG_EXT_LF_CLK_DIO_MASK = 0xFF000000
DECL|CC2650_CCFG_EXT_LF_CLK_DIO_POS|enumerator|CC2650_CCFG_EXT_LF_CLK_DIO_POS = 24
DECL|CC2650_CCFG_EXT_LF_CLK_MASK|enum|enum CC2650_CCFG_EXT_LF_CLK_MASK {
DECL|CC2650_CCFG_EXT_LF_CLK_POS|enum|enum CC2650_CCFG_EXT_LF_CLK_POS {
DECL|CC2650_CCFG_EXT_LF_CLK_RTC_INCREMENT_MASK|enumerator|CC2650_CCFG_EXT_LF_CLK_RTC_INCREMENT_MASK = 0x00FFFFFF,
DECL|CC2650_CCFG_EXT_LF_CLK_RTC_INCREMENT_POS|enumerator|CC2650_CCFG_EXT_LF_CLK_RTC_INCREMENT_POS = 0,
DECL|CC2650_CCFG_EXT_LF_CLK|enumerator|CC2650_CCFG_EXT_LF_CLK = 0xFA8,
DECL|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P0_MASK|enumerator|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P0_MASK = 0xFFFF0000
DECL|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P0_POS|enumerator|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P0_POS = 16
DECL|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P1_MASK|enumerator|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P1_MASK = 0x0000FF00,
DECL|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P1_POS|enumerator|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P1_POS = 8,
DECL|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P2_MASK|enumerator|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P2_MASK = 0x000000FF,
DECL|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P2_POS|enumerator|CC2650_CCFG_FREQ_OFFSET_HF_COMP_P2_POS = 0,
DECL|CC2650_CCFG_FREQ_OFFSET_MASK|enum|enum CC2650_CCFG_FREQ_OFFSET_MASK {
DECL|CC2650_CCFG_FREQ_OFFSET_POS|enum|enum CC2650_CCFG_FREQ_OFFSET_POS {
DECL|CC2650_CCFG_FREQ_OFFSET|enumerator|CC2650_CCFG_FREQ_OFFSET = 0xFC4,
DECL|CC2650_CCFG_IEEE_BLE_0_ADDR_MASK|enumerator|CC2650_CCFG_IEEE_BLE_0_ADDR_MASK = 0xFFFFFFFF
DECL|CC2650_CCFG_IEEE_BLE_0_ADDR_POS|enumerator|CC2650_CCFG_IEEE_BLE_0_ADDR_POS = 0
DECL|CC2650_CCFG_IEEE_BLE_0|enumerator|CC2650_CCFG_IEEE_BLE_0 = 0xFD0,
DECL|CC2650_CCFG_IEEE_BLE_1_ADDR_MASK|enumerator|CC2650_CCFG_IEEE_BLE_1_ADDR_MASK = 0xFFFFFFFF
DECL|CC2650_CCFG_IEEE_BLE_1_ADDR_POS|enumerator|CC2650_CCFG_IEEE_BLE_1_ADDR_POS = 0
DECL|CC2650_CCFG_IEEE_BLE_1_MASK|enum|enum CC2650_CCFG_IEEE_BLE_1_MASK {
DECL|CC2650_CCFG_IEEE_BLE_1_POS|enum|enum CC2650_CCFG_IEEE_BLE_1_POS {
DECL|CC2650_CCFG_IEEE_BLE_1|enumerator|CC2650_CCFG_IEEE_BLE_1 = 0xFD4,
DECL|CC2650_CCFG_IEEE_BLE_MASK|enum|enum CC2650_CCFG_IEEE_BLE_MASK {
DECL|CC2650_CCFG_IEEE_BLE_POS|enum|enum CC2650_CCFG_IEEE_BLE_POS {
DECL|CC2650_CCFG_IEEE_MAC_0_ADDR_MASK|enumerator|CC2650_CCFG_IEEE_MAC_0_ADDR_MASK = 0xFFFFFFFF
DECL|CC2650_CCFG_IEEE_MAC_0_ADDR_POS|enumerator|CC2650_CCFG_IEEE_MAC_0_ADDR_POS = 0
DECL|CC2650_CCFG_IEEE_MAC_0_MASK|enum|enum CC2650_CCFG_IEEE_MAC_0_MASK {
DECL|CC2650_CCFG_IEEE_MAC_0_POS|enum|enum CC2650_CCFG_IEEE_MAC_0_POS {
DECL|CC2650_CCFG_IEEE_MAC_0|enumerator|CC2650_CCFG_IEEE_MAC_0 = 0xFC8,
DECL|CC2650_CCFG_IEEE_MAC_1_ADDR_MASK|enumerator|CC2650_CCFG_IEEE_MAC_1_ADDR_MASK = 0xFFFFFFFF
DECL|CC2650_CCFG_IEEE_MAC_1_ADDR_POS|enumerator|CC2650_CCFG_IEEE_MAC_1_ADDR_POS = 0
DECL|CC2650_CCFG_IEEE_MAC_1_MASK|enum|enum CC2650_CCFG_IEEE_MAC_1_MASK {
DECL|CC2650_CCFG_IEEE_MAC_1_POS|enum|enum CC2650_CCFG_IEEE_MAC_1_POS {
DECL|CC2650_CCFG_IEEE_MAC_1|enumerator|CC2650_CCFG_IEEE_MAC_1 = 0xFCC,
DECL|CC2650_CCFG_IMAGE_IS_VALID|enumerator|CC2650_CCFG_IMAGE_IS_VALID =
DECL|CC2650_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_MASK|enumerator|CC2650_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_MASK = 0xFFFFFFFF
DECL|CC2650_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_POS|enumerator|CC2650_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_POS = 0
DECL|CC2650_CCFG_IMAGE_VALID_CONF_MASK|enum|enum CC2650_CCFG_IMAGE_VALID_CONF_MASK {
DECL|CC2650_CCFG_IMAGE_VALID_CONF_POS|enum|enum CC2650_CCFG_IMAGE_VALID_CONF_POS {
DECL|CC2650_CCFG_IMAGE_VALID_CONF_VALUES|enum|enum CC2650_CCFG_IMAGE_VALID_CONF_VALUES {
DECL|CC2650_CCFG_IMAGE_VALID_CONF|enumerator|CC2650_CCFG_IMAGE_VALID_CONF = 0xFEC,
DECL|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN_MASK|enumerator|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN_MASK = 0x00080000,
DECL|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN_POS|enumerator|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN_POS = 19,
DECL|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_MASK|enumerator|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_MASK = 0x00070000,
DECL|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_POS|enumerator|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_POS = 16,
DECL|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_MASK|enumerator|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_MASK = 0x00F00000
DECL|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_POS|enumerator|CC2650_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_POS = 20
DECL|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_MASK|enumerator|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_MASK = 0x0000F000,
DECL|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_POS|enumerator|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_POS = 12,
DECL|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_MASK|enumerator|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_MASK = 0x00000F00,
DECL|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_POS|enumerator|CC2650_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_POS = 8,
DECL|CC2650_CCFG_MODE_CONF_1_MASK|enum|enum CC2650_CCFG_MODE_CONF_1_MASK {
DECL|CC2650_CCFG_MODE_CONF_1_POS|enum|enum CC2650_CCFG_MODE_CONF_1_POS {
DECL|CC2650_CCFG_MODE_CONF_1_XOSC_MAX_START_MASK|enumerator|CC2650_CCFG_MODE_CONF_1_XOSC_MAX_START_MASK = 0x000000FF,
DECL|CC2650_CCFG_MODE_CONF_1_XOSC_MAX_START_POS|enumerator|CC2650_CCFG_MODE_CONF_1_XOSC_MAX_START_POS = 0,
DECL|CC2650_CCFG_MODE_CONF_1|enumerator|CC2650_CCFG_MODE_CONF_1 = 0xFAC,
DECL|CC2650_CCFG_MODE_CONF_DCDC_ACTIVE_MASK|enumerator|CC2650_CCFG_MODE_CONF_DCDC_ACTIVE_MASK =
DECL|CC2650_CCFG_MODE_CONF_DCDC_ACTIVE_POS|enumerator|CC2650_CCFG_MODE_CONF_DCDC_ACTIVE_POS = 26,
DECL|CC2650_CCFG_MODE_CONF_DCDC_RECHARGE_MASK|enumerator|CC2650_CCFG_MODE_CONF_DCDC_RECHARGE_MASK =
DECL|CC2650_CCFG_MODE_CONF_DCDC_RECHARGE_POS|enumerator|CC2650_CCFG_MODE_CONF_DCDC_RECHARGE_POS = 27,
DECL|CC2650_CCFG_MODE_CONF_HF_COMP_MASK|enumerator|CC2650_CCFG_MODE_CONF_HF_COMP_MASK =
DECL|CC2650_CCFG_MODE_CONF_HF_COMP_POS|enumerator|CC2650_CCFG_MODE_CONF_HF_COMP_POS = 16,
DECL|CC2650_CCFG_MODE_CONF_MASK|enum|enum CC2650_CCFG_MODE_CONF_MASK {
DECL|CC2650_CCFG_MODE_CONF_POS|enum|enum CC2650_CCFG_MODE_CONF_POS {
DECL|CC2650_CCFG_MODE_CONF_RTC_COMP_MASK|enumerator|CC2650_CCFG_MODE_CONF_RTC_COMP_MASK =
DECL|CC2650_CCFG_MODE_CONF_RTC_COMP_POS|enumerator|CC2650_CCFG_MODE_CONF_RTC_COMP_POS = 20,
DECL|CC2650_CCFG_MODE_CONF_SCLK_LF_OPTION_MASK|enumerator|CC2650_CCFG_MODE_CONF_SCLK_LF_OPTION_MASK =
DECL|CC2650_CCFG_MODE_CONF_SCLK_LF_OPTION_POS|enumerator|CC2650_CCFG_MODE_CONF_SCLK_LF_OPTION_POS = 22,
DECL|CC2650_CCFG_MODE_CONF_VDDR_CAP_MASK|enumerator|CC2650_CCFG_MODE_CONF_VDDR_CAP_MASK =
DECL|CC2650_CCFG_MODE_CONF_VDDR_CAP_POS|enumerator|CC2650_CCFG_MODE_CONF_VDDR_CAP_POS = 0,
DECL|CC2650_CCFG_MODE_CONF_VDDR_EXT_LOAD_MASK|enumerator|CC2650_CCFG_MODE_CONF_VDDR_EXT_LOAD_MASK =
DECL|CC2650_CCFG_MODE_CONF_VDDR_EXT_LOAD_POS|enumerator|CC2650_CCFG_MODE_CONF_VDDR_EXT_LOAD_POS = 25,
DECL|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_MASK|enumerator|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_MASK =
DECL|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_POS|enumerator|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_POS = 28
DECL|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_TC_MASK|enumerator|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_TC_MASK =
DECL|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_TC_POS|enumerator|CC2650_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_TC_POS = 21,
DECL|CC2650_CCFG_MODE_CONF_VDDS_BOD_LEVEL_MASK|enumerator|CC2650_CCFG_MODE_CONF_VDDS_BOD_LEVEL_MASK =
DECL|CC2650_CCFG_MODE_CONF_VDDS_BOD_LEVEL_POS|enumerator|CC2650_CCFG_MODE_CONF_VDDS_BOD_LEVEL_POS = 24,
DECL|CC2650_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_MASK|enumerator|CC2650_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_MASK =
DECL|CC2650_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_POS|enumerator|CC2650_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_POS = 8,
DECL|CC2650_CCFG_MODE_CONF_XOSC_CAP_MOD_MASK|enumerator|CC2650_CCFG_MODE_CONF_XOSC_CAP_MOD_MASK =
DECL|CC2650_CCFG_MODE_CONF_XOSC_CAP_MOD_POS|enumerator|CC2650_CCFG_MODE_CONF_XOSC_CAP_MOD_POS = 17,
DECL|CC2650_CCFG_MODE_CONF_XOSC_FREQ_MASK|enumerator|CC2650_CCFG_MODE_CONF_XOSC_FREQ_MASK =
DECL|CC2650_CCFG_MODE_CONF_XOSC_FREQ_POS|enumerator|CC2650_CCFG_MODE_CONF_XOSC_FREQ_POS = 18,
DECL|CC2650_CCFG_MODE_CONF|enumerator|CC2650_CCFG_MODE_CONF = 0xFB4,
DECL|CC2650_CCFG_RTC_OFFSET_MASK|enum|enum CC2650_CCFG_RTC_OFFSET_MASK {
DECL|CC2650_CCFG_RTC_OFFSET_POS|enum|enum CC2650_CCFG_RTC_OFFSET_POS {
DECL|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P0_MASK|enumerator|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P0_MASK = 0xFFFF0000
DECL|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P0_POS|enumerator|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P0_POS = 16
DECL|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P1_MASK|enumerator|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P1_MASK = 0x0000FF00,
DECL|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P1_POS|enumerator|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P1_POS = 8,
DECL|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P2_MASK|enumerator|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P2_MASK = 0x000000FF,
DECL|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P2_POS|enumerator|CC2650_CCFG_RTC_OFFSET_RTC_COMP_P2_POS = 0,
DECL|CC2650_CCFG_RTC_OFFSET|enumerator|CC2650_CCFG_RTC_OFFSET = 0xFC0,
DECL|CC2650_CCFG_Registers|enum|enum CC2650_CCFG_Registers {
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_MASK|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_MASK =
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_POS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_POS = 4,
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCD_C_SETTING_MASK|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCD_C_SETTING_MASK =
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCD_C_SETTING_POS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCD_C_SETTING_POS = 1,
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM_MASK|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM_MASK =
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM_POS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM_POS = 2,
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO_MASK|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO_MASK =
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO_POS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO_POS = 3,
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_MASK|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_MASK =
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_POS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_POS = 0,
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_MASK|enum|enum CC2650_CCFG_SIZE_AND_DIS_FLAGS_MASK {
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_POS|enum|enum CC2650_CCFG_SIZE_AND_DIS_FLAGS_POS {
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_MASK|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_MASK =
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_POS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_POS = 16
DECL|CC2650_CCFG_SIZE_AND_DIS_FLAGS|enumerator|CC2650_CCFG_SIZE_AND_DIS_FLAGS = 0xFB0,
DECL|CC2650_CCFG_TAP_DAP_0_MASK|enum|enum CC2650_CCFG_TAP_DAP_0_MASK {
DECL|CC2650_CCFG_TAP_DAP_0_POS|enum|enum CC2650_CCFG_TAP_DAP_0_POS {
DECL|CC2650_CCFG_TI_FA_DISABLED|enumerator|CC2650_CCFG_TI_FA_DISABLED =
DECL|CC2650_CCFG_TI_FA_ENABLED|enumerator|CC2650_CCFG_TI_FA_ENABLED =
DECL|CC2650_CCFG_TI_OPTIONS_MASK|enum|enum CC2650_CCFG_TI_OPTIONS_MASK {
DECL|CC2650_CCFG_TI_OPTIONS_POS|enum|enum CC2650_CCFG_TI_OPTIONS_POS {
DECL|CC2650_CCFG_TI_OPTIONS_VALUES|enum|enum CC2650_CCFG_TI_OPTIONS_VALUES {
DECL|CC2650_CCFG_VOLT_LOAD_0_MASK|enum|enum CC2650_CCFG_VOLT_LOAD_0_MASK {
DECL|CC2650_CCFG_VOLT_LOAD_0_POS|enum|enum CC2650_CCFG_VOLT_LOAD_0_POS {
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_MASK = 0x000000FF,
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_POS|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_POS = 0,
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_MASK = 0x00FF0000,
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_POS|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_POS = 16,
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_MASK = 0xFF000000
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_POS|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_POS = 24
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_MASK = 0x0000FF00,
DECL|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_POS|enumerator|CC2650_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_POS = 8,
DECL|CC2650_CCFG_VOLT_LOAD_0|enumerator|CC2650_CCFG_VOLT_LOAD_0 = 0xFB8,
DECL|CC2650_CCFG_VOLT_LOAD_1_MASK|enum|enum CC2650_CCFG_VOLT_LOAD_1_MASK {
DECL|CC2650_CCFG_VOLT_LOAD_1_POS|enum|enum CC2650_CCFG_VOLT_LOAD_1_POS {
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_MASK = 0x00FF0000,
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_POS|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_POS = 16,
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_MASK = 0xFF000000
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_POS|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_POS = 24
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_MASK = 0x000000FF,
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_POS|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_POS = 0,
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_MASK|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_MASK = 0x0000FF00,
DECL|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_POS|enumerator|CC2650_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_POS = 8,
DECL|CC2650_CCFG_VOLT_LOAD_1|enumerator|CC2650_CCFG_VOLT_LOAD_1 = 0xFBC,
DECL|_CC2650_CCFG_H_|macro|_CC2650_CCFG_H_
