

================================================================
== Vivado HLS Report for 'ConvolutionInputGene_1'
================================================================
* Date:           Sat Jan 30 13:15:49 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_ConvolutionInputGenerator_3
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.055 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57170|    57170| 0.572 ms | 0.572 ms |  57170|  57170|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    57168|    57168|         2|          1|          1|  57168|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1094|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|     256|    480|    -|
|Multiplexer      |        -|      -|       -|    237|    -|
|Register         |        -|      -|     345|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     601|   1832|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |ConvolutionInputGfYi_U1  |ConvolutionInputGfYi  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |inputBuf_0_V_U  |ConvolutionInputGbkb  |        0|  64|  120|    0|   240|   32|     1|         7680|
    |inputBuf_1_V_U  |ConvolutionInputGbkb  |        0|  64|  120|    0|   240|   32|     1|         7680|
    |inputBuf_2_V_U  |ConvolutionInputGbkb  |        0|  64|  120|    0|   240|   32|     1|         7680|
    |inputBuf_3_V_U  |ConvolutionInputGbkb  |        0|  64|  120|    0|   240|   32|     1|         7680|
    +----------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total           |                      |        0| 256|  480|    0|   960|  128|     4|        30720|
    +----------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln197_fu_380_p2                |     +    |      0|  0|  23|          16|           1|
    |add_ln204_fu_736_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln207_fu_752_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln211_fu_772_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_427_p2                |     +    |      0|  0|  39|           1|          32|
    |add_ln220_1_fu_459_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln220_fu_445_p2                |     +    |      0|  0|  36|          29|          29|
    |add_ln221_1_fu_473_p2              |     +    |      0|  0|   2|           1|           2|
    |add_ln221_fu_479_p2                |     +    |      0|  0|   2|           2|           2|
    |add_ln223_fu_485_p2                |     +    |      0|  0|  39|           1|          32|
    |add_ln226_fu_502_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln232_fu_533_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln235_fu_553_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln256_1_fu_627_p2              |     +    |      0|  0|  15|           5|           1|
    |add_ln256_fu_633_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln263_fu_699_p2                |     +    |      0|  0|  39|          32|           1|
    |grp_fu_336_p2                      |     +    |      0|  0|  39|          32|           1|
    |and_ln245_fu_606_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_230                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_660                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_666                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_670                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_674                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op119_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op127_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op131_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op133_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op162_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op172_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op174_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op176_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op65_load_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln197_fu_374_p2               |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln199_fu_396_p2               |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln205_fu_348_p2               |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln208_fu_758_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln215_fu_405_p2               |   icmp   |      0|  0|  18|          32|          11|
    |icmp_ln224_fu_491_p2               |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln227_fu_508_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln230_fu_519_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln233_fu_539_p2               |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln236_fu_559_p2               |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln245_1_fu_600_p2             |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln245_fu_594_p2               |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln252_fu_342_p2               |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln257_fu_639_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln264_fu_705_p2               |   icmp   |      0|  0|  18|          32|          11|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |select_ln208_fu_764_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln236_1_fu_573_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln236_fu_565_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln252_1_fu_661_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln252_2_fu_669_p3           |  select  |      0|  0|   5|           1|           5|
    |select_ln252_fu_653_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln257_fu_645_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln264_fu_711_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1094|         875|         311|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |count_simd_1_0_fu_104         |   9|          2|   32|         64|
    |counter_internal_blo_fu_120   |   9|          2|   32|         64|
    |current_block_write_s_fu_112  |  15|          3|   32|         96|
    |current_line_1_0_fu_116       |  15|          3|   32|         96|
    |i_0_0_reg_277                 |   9|          2|   16|         32|
    |in_V_V_TDATA_blk_n            |   9|          2|    1|          2|
    |inp_15_0_fu_96                |  15|          3|   32|         96|
    |inputBuf_0_V_address1         |  15|          3|    8|         24|
    |inputBuf_1_V_address1         |  15|          3|    8|         24|
    |inputBuf_2_V_address1         |  15|          3|    8|         24|
    |inputBuf_3_V_address1         |  15|          3|    8|         24|
    |k_x_1_0_fu_100                |   9|          2|   32|         64|
    |k_y_1_0_fu_92                 |   9|          2|   32|         64|
    |ofm_x_1_0_fu_88               |   9|          2|   32|         64|
    |ofm_y_1_0_fu_84               |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n           |   9|          2|    1|          2|
    |read_block_1_0_fu_108         |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 237|         49|  372|        907|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln221_reg_901             |   2|   0|    2|          0|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |count_simd_1_0_fu_104         |  32|   0|   32|          0|
    |counter_internal_blo_fu_120   |  32|   0|   32|          0|
    |current_block_write_s_fu_112  |  32|   0|   32|          0|
    |current_line_1_0_fu_116       |  32|   0|   32|          0|
    |i_0_0_reg_277                 |  16|   0|   16|          0|
    |icmp_ln199_reg_893            |   1|   0|    1|          0|
    |icmp_ln215_reg_897            |   1|   0|    1|          0|
    |inp_15_0_fu_96                |  32|   0|   32|          0|
    |k_x_1_0_fu_100                |  32|   0|   32|          0|
    |k_y_1_0_fu_92                 |  32|   0|   32|          0|
    |ofm_x_1_0_fu_88               |  32|   0|   32|          0|
    |ofm_y_1_0_fu_84               |  32|   0|   32|          0|
    |read_block_1_0_fu_108         |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 345|   0|  345|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|in_V_V_TDATA    |  in |   32|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |   32|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

