Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d442fe6f2ff64fa3b3304e96f5238413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pingpong_asyn_fifo_tb_behav xil_defaultlib.pingpong_asyn_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "J:/Verilog_Develop/pingpong_asyn_fifo/pingpong_asyn_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem_default
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.pingpong_asyn_fifo
Compiling module xil_defaultlib.pingpong_asyn_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pingpong_asyn_fifo_tb_behav
