## -*- coding: utf-8 -*-
<%inherit file="skeleton.tmp"/>
entity prom is
<%block name="entity">
	port (
		clka : in std_logic;
		addra : in std_logic_vector(${oc.prom_msb()} downto 0);
		douta : out std_logic_vector(31 downto 0));
</%block>
end prom;

architecture RTL of prom is
	subtype word_t is ${oc.ir_t()};
	type mem_t is array (0 to ${oc.sim_prom_max()}) of word_t;
	signal addr_in	: integer range 0 to ${oc.sim_prom_max()};

	constant mem : mem_t := (
<%include file="test"/>
	 );


begin
	prom_sim: process(clka)
	begin
		if rising_edge(clka) then
			addr_in <= conv_integer(addra);
			douta <= mem(addr_in);
		end if;
	end process;

end RTL;
<%namespace name="oc" file="macro.tmp"/>
