 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:08:20 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          891
Number of nets:                          2901
Number of cells:                         1969
Number of combinational cells:           1543
Number of sequential cells:               380
Number of macros/black boxes:               0
Number of buf/inv:                        314
Number of references:                      27

Combinational area:              14175.705153
Buf/Inv area:                     1209.647626
Noncombinational area:           11962.332584
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26138.037738
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------
SYS_TOP                           26138.0377    100.0    121.2001      0.0000  0.0000  SYS_TOP
ALU                                5725.8223     21.9   1074.3271    560.1092  0.0000  ALU_16B_test_1
ALU/add_39                          231.8099      0.9    231.8099      0.0000  0.0000  ALU_16B_DW01_add_0
ALU/div_56                         1437.9274      5.5   1437.9274      0.0000  0.0000  ALU_16B_DW_div_uns_0
ALU/mult_49                        2155.7144      8.2   1914.4909      0.0000  0.0000  ALU_16B_DW02_mult_0
ALU/mult_49/FS_1                    241.2235      0.9    241.2235      0.0000  0.0000  ALU_16B_DW01_add_1
ALU/sub_44                          265.9342      1.0    265.9342      0.0000  0.0000  ALU_16B_DW01_sub_0
CLK_GATE                             40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
Data_sync                           480.0936      1.8     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_test_1
FIFO                               4811.5265     18.4     14.1204      0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1
FIFO/MEM                           3360.6553     12.9   1252.0088   2108.6465  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1
FIFO/RD                             454.2062      1.7    158.8545    295.3517  0.0000  FIFO_RD_ADDR_SIZE3_test_1
FIFO/WR                             455.3829      1.7    158.8545    296.5284  0.0000  FIFO_WR_ADDR_SIZE3_test_1
FIFO/sync_r2w                       263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_BUS_WIDTH4_test_0
FIFO/sync_w2r                       263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_BUS_WIDTH4_test_1
Prescalemux                          88.2525      0.3     88.2525      0.0000  0.0000  P_MUX
REGISTER                           7080.2042     27.1   2569.9129   4510.2913  0.0000  Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1
RSTSYNC1                             65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
RSTSYNC2                             65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
RX                                 2524.0216      9.7     14.1204      0.0000  0.0000  UART_RX_TOP_test_1
RX/DUT1                             435.3790      1.7    336.5362     98.8428  0.0000  FSM_test_1
RX/DUT2                             618.9442      2.4    322.4158    296.5284  0.0000  edge_bit_counter_test_1
RX/DUT3                             270.6410      1.0    171.7982     98.8428  0.0000  data_sampling_test_1
RX/DUT4                             345.9498      1.3    280.0546     65.8952  0.0000  parity_check_test_1
RX/DUT5                             742.4977      2.8    380.0741    362.4236  0.0000  deserializer_test_1
RX/DUT6                              44.7146      0.2     11.7670     32.9476  0.0000  strt_check_test_1
RX/DUT7                              51.7748      0.2     18.8272     32.9476  0.0000  stop_check_test_1
TX                                  982.5445      3.8      0.0000      0.0000  0.0000  UART_TX_test_1
TX/DUT1                             638.9481      2.4    243.5769    395.3712  0.0000  Serializer_test_1
TX/DUT2                             183.5652      0.7     84.7224     98.8428  0.0000  uart_fsm_test_1
TX/DUT3                             134.1438      0.5    101.1962     32.9476  0.0000  parity_calc_test_1
TX/DUT4                              25.8874      0.1     25.8874      0.0000  0.0000  mux
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U7_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U_system_control                   2083.9357      8.0   1250.8321    833.1036  0.0000  system_control_test_1
clock_divider_RX                    955.4804      3.7    400.0780    341.2430  0.0000  ClkDiv_test_0
clock_divider_RX/add_20             107.0797      0.4    107.0797      0.0000  0.0000  ClkDiv_0_DW01_inc_1
clock_divider_RX/add_49             107.0797      0.4    107.0797      0.0000  0.0000  ClkDiv_0_DW01_inc_0
clock_divider_TX                    955.4804      3.7    400.0780    341.2430  0.0000  ClkDiv_test_1
clock_divider_TX/add_20             107.0797      0.4    107.0797      0.0000  0.0000  ClkDiv_1_DW01_inc_1
clock_divider_TX/add_49             107.0797      0.4    107.0797      0.0000  0.0000  ClkDiv_1_DW01_inc_0
pulse_gen                            71.7787      0.3      5.8835     65.8952  0.0000  pulse_gen_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------
Total                                                  14175.7052  11962.3326  0.0000

1
