module CD4076 (D, Q, CLK, CLR) ;

input [3:0] D ;
output [3:0] Q ;
input CLK ;
input CLR ;
//input EN ;
reg [3:0] Q;

always @ (posedge CLK or posedge CLR)
begin
  if(CLR==1'b1) Q=4'b0000;    
  else Q=D;      
end

endmodule 
