// Seed: 1707043857
module module_0;
  assign id_1 = 1;
  wire id_2 = 1;
  tri  id_3 = 1'h0;
  always id_3 = id_3;
  assign id_3 = 1'b0;
  logic [7:0] id_4;
  assign id_4[1] = 1;
  assign id_2 = 1'b0;
  wire id_5;
endmodule
module module_1 ();
  wire id_1;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(id_4), .id_1((id_4)), .id_2(1), .id_3(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_6;
endmodule
