Warning: Option '-sort_by' is deprecated, use '-report_by' instead. (CMD-105)
Warning: Scenario Mfunc:min is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 23:01:04 2024
****************************************

  Startpoint: CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_1_ (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: CPU_wrapper/L1C_inst1/DA/i_data_array (rising edge-triggered flip-flop clocked by cpu_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: cpu_clk
  Path Type: max

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock cpu_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.7499      0.7499

  CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_1_/CK (DFCLRBN)
                                                   0.0000      0.7499 r
  CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_1_/Q (DFCLRBN)
                                                   0.4798      1.2297 f
  CPU_wrapper/CPU2/U61/O (BUF6)                    0.2040      1.4337 f
  CPU_wrapper/CPU2/Reg_file0/U292/O (AN2)          0.3129      1.7466 f
  CPU_wrapper/CPU2/Reg_file0/U3219/O (ND2P)        0.1610      1.9076 r
  CPU_wrapper/CPU2/Reg_file0/U358/O (INV6)         0.1846      2.0922 f
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_1_8989/O (AN2S)
                                                   0.2833      2.3755 f
  CPU_wrapper/CPU2/Reg_file0/U236/O (BUF3)         0.2732      2.6487 f
  CPU_wrapper/CPU2/Reg_file0/U2985/O (AO222S)      0.5144      3.1631 f
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_3_9176/O (NR2)
                                                   0.2792      3.4423 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_2_9175/O (AN3B2S)
                                                   0.2269      3.6691 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_1_9174/O (ND3)
                                                   0.2182      3.8874 f
  CPU_wrapper/CPU2/Reg_file0/U253/O (AO22S)        0.3508      4.2382 f
  CPU_wrapper/CPU2/Reg_file0/U261/O (INV1)         0.1651      4.4033 r
  CPU_wrapper/CPU2/Reg_file0/U181/O (MOAI1)        0.1648      4.5681 f
  CPU_wrapper/CPU2/Mux2_14/U5/O (INV1S)            0.1548      4.7229 r
  CPU_wrapper/CPU2/Mux2_14/U20/O (MOAI1)           0.1106      4.8335 f
  CPU_wrapper/CPU2/Comparator0/r371/U333/O (XNR2HS)
                                                   0.2447      5.0782 f
  CPU_wrapper/CPU2/Comparator0/r371/U239/O (NR2)   0.1994      5.2776 r
  CPU_wrapper/CPU2/Comparator0/r371/U332/O (ND2P)
                                                   0.1013      5.3789 f
  CPU_wrapper/CPU2/Comparator0/r371/U238/O (OAI12H)
                                                   0.1973      5.5762 r
  CPU_wrapper/CPU2/Comparator0/r371/U248/O (AOI12H)
                                                   0.1172      5.6934 f
  CPU_wrapper/CPU2/Comparator0/r371/U240/O (OAI12H)
                                                   0.0898      5.7832 r
  CPU_wrapper/CPU2/Comparator0/r371/U227/O (AOI12H)
                                                   0.1087      5.8919 f
  CPU_wrapper/CPU2/Comparator0/r371/U180/O (OAI12H)
                                                   0.1754      6.0674 r
  CPU_wrapper/CPU2/Comparator0/r371/U182/O (AOI12H)
                                                   0.1136      6.1809 f
  CPU_wrapper/CPU2/Comparator0/r371/U245/O (OAI12H)
                                                   0.1677      6.3486 r
  CPU_wrapper/CPU2/Comparator0/r371/U233/O (INV1S)
                                                   0.0936      6.4422 f
  CPU_wrapper/CPU2/Comparator0/ctmTdsLR_2_10135/O (OA12P)
                                                   0.2135      6.6557 f
  CPU_wrapper/CPU2/Comparator0/ctmTdsLR_1_10134/OB (MXL2HS)
                                                   0.1396      6.7953 r
  CPU_wrapper/CPU2/Comparator0/U3/OB (MXL2HS)      0.1490      6.9442 f
  CPU_wrapper/CPU2/Control0/U3/O (ND3P)            0.1511      7.0953 r
  CPU_wrapper/CPU2/Control0/U5/O (ND2T)            0.1019      7.1972 f
  CPU_wrapper/CPU2/Mux16_1_0/U21/O (INV3)          0.0901      7.2873 r
  CPU_wrapper/CPU2/Mux16_1_0/U18/O (AN2T)          0.2141      7.5014 r
  CPU_wrapper/CPU2/Mux16_1_0/U11/O (AN2T)          0.3954      7.8968 r
  CPU_wrapper/CPU2/Mux16_1_0/U229/O (AOI22S)       0.1691      8.0659 f
  CPU_wrapper/CPU2/Mux16_1_0/U230/O (ND2S)         0.1927      8.2586 r
  CPU_wrapper/CPU2/Mux16_1_0/U30/O (OR3)           0.3318      8.5904 r
  CPU_wrapper/L1C_inst1/U12/O (INV2)               0.1701      8.7605 f
  CPU_wrapper/L1C_inst1/U19/O (OAI22H)             0.2335      8.9940 r
  CPU_wrapper/L1C_inst1/DA/ZBUF_13_inst_1242/O (BUF2)
                                                   0.3392      9.3332 r
  CPU_wrapper/L1C_inst1/DA/i_data_array/A2 (data_array)
                                                   0.0206      9.3538 r
  data arrival time                                            9.3538

  clock cpu_clk (rise edge)                       10.0000     10.0000
  clock network delay (propagated)                 0.7860     10.7860
  CPU_wrapper/L1C_inst1/DA/i_data_array/CK (data_array)
                                                   0.0000     10.7860 r
  clock uncertainty                               -0.5000     10.2860
  library setup time                              -0.9740      9.3120
  data required time                                           9.3120
  ----------------------------------------------------------------------------
  data required time                                           9.3120
  data arrival time                                           -9.3538
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.0418



  Startpoint: axi_duv_bridge/read_curr_state_reg_1_ (rising edge-triggered flip-flop clocked by axi_clk)
  Endpoint: axi_duv_bridge/ar_m5/mem_reg_1__18_ (rising edge-triggered flip-flop clocked by axi_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: axi_clk
  Path Type: max

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock axi_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.4834      0.4834

  axi_duv_bridge/read_curr_state_reg_1_/CK (QDFFS)
                                                   0.0000      0.4834 r
  axi_duv_bridge/read_curr_state_reg_1_/Q (QDFFS)
                                                   0.3984      0.8818 f
  axi_duv_bridge/U1124/O (INV1S)                   0.2691      1.1509 r
  axi_duv_bridge/U1141/O (ND3S)                    0.2714      1.4224 f
  axi_duv_bridge/U287/O (NR2)                      0.8331      2.2555 r
  axi_duv_bridge/HFSINV_1395_1023/O (INV1S)        0.9833      3.2388 f
  axi_duv_bridge/U310/O (MOAI1S)                   1.3112      4.5500 r
  axi_duv_bridge/ar_m5/U212/O (ND2S)               0.1074      4.6574 f
  axi_duv_bridge/ar_m5/U38/O (NR2)                 0.2193      4.8767 r
  axi_duv_bridge/ar_m5/U19/O (INV1S)               0.1550      5.0317 f
  axi_duv_bridge/ar_m5/U101/O (OA12S)              0.3202      5.3519 f
  axi_duv_bridge/ar_m5/HFSINV_176_845/O (INV1S)    1.0888      6.4407 r
  axi_duv_bridge/ar_m5/U211/O (ND2)                1.3404      7.7811 f
  axi_duv_bridge/ar_m5/HFSBUF_123_603/O (BUF1)     0.8686      8.6498 f
  axi_duv_bridge/ar_m5/U141/O (OAI22S)             0.3460      8.9957 r
  axi_duv_bridge/ar_m5/mem_reg_1__18_/D (DFFS)     0.0002      8.9959 r
  data arrival time                                            8.9959

  clock axi_clk (rise edge)                       25.0000     25.0000
  clock network delay (propagated)                 0.4522     25.4522
  axi_duv_bridge/ar_m5/mem_reg_1__18_/CK (DFFS)    0.0000     25.4522 r
  clock uncertainty                               -0.5000     24.9522
  library setup time                              -0.1250     24.8272
  data required time                                          24.8272
  ----------------------------------------------------------------------------
  data required time                                          24.8272
  data arrival time                                           -8.9959
  ----------------------------------------------------------------------------
  slack (MET)                                                 15.8312



  Startpoint: ROM/ROM_curr_state_reg (rising edge-triggered flip-flop clocked by rom_clk)
  Endpoint: axi_duv_bridge/r_m0/mem_reg_2__37_ (rising edge-triggered flip-flop clocked by rom_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: rom_clk
  Path Type: max

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock rom_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.0534      0.0534

  ROM/ROM_curr_state_reg/CK (DFCRBN)               0.0000      0.0534 r
  ROM/ROM_curr_state_reg/Q (DFCRBN)                0.7073      0.7607 f
  axi_duv_bridge/r_m0/U32/O (AN2S)                 0.4808      1.2415 f
  axi_duv_bridge/r_m0/U104/O (AO13S)               0.4314      1.6729 f
  axi_duv_bridge/r_m0/HFSINV_104_876/O (INV1S)     0.4598      2.1327 r
  axi_duv_bridge/r_m0/U256/O (OR2B1S)              0.7554      2.8881 r
  axi_duv_bridge/r_m0/HFSBUF_327_620/O (BUF1S)     1.2658      4.1538 r
  axi_duv_bridge/r_m0/U111/O (MOAI1S)              0.2982      4.4521 f
  axi_duv_bridge/r_m0/mem_reg_2__37_/D (QDFFS)     0.0002      4.4523 f
  data arrival time                                            4.4523

  clock rom_clk (rise edge)                       50.2000     50.2000
  clock network delay (propagated)                 0.0846     50.2846
  axi_duv_bridge/r_m0/mem_reg_2__37_/CK (QDFFS)    0.0000     50.2846 r
  clock uncertainty                               -0.5000     49.7846
  library setup time                              -0.2043     49.5803
  data required time                                          49.5803
  ----------------------------------------------------------------------------
  data required time                                          49.5803
  data arrival time                                           -4.4523
  ----------------------------------------------------------------------------
  slack (MET)                                                 45.1280



  Startpoint: DRAM/DRAM_curr_state_reg_2_ (rising edge-triggered flip-flop clocked by dram_clk)
  Endpoint: axi_duv_bridge/r_m5/mem_reg_2__39_ (rising edge-triggered flip-flop clocked by dram_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: dram_clk
  Path Type: max

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock dram_clk (rise edge)                       0.0000      0.0000
  clock network delay (propagated)                 0.2454      0.2454

  DRAM/DRAM_curr_state_reg_2_/CK (QDFFS)           0.0000      0.2454 r
  DRAM/DRAM_curr_state_reg_2_/Q (QDFFS)            0.5255      0.7709 f
  DRAM/U157/O (INV1S)                              0.2495      1.0204 r
  DRAM/U183/O (ND3S)                               0.6856      1.7061 f
  DRAM/HFSINV_1094_1015/O (INV1)                   1.0275      2.7336 r
  DRAM/ctmTdsLR_1_10625/O (AN2S)                   0.3129      3.0465 r
  axi_duv_bridge/r_m5/U55/O (AN2S)                 0.4678      3.5143 r
  axi_duv_bridge/r_m5/U103/O (AO13S)               0.2931      3.8074 r
  axi_duv_bridge/r_m5/HFSINV_105_918/O (INV1S)     0.6280      4.4354 f
  axi_duv_bridge/r_m5/U256/O (OR2B1S)              0.9998      5.4352 f
  axi_duv_bridge/r_m5/HFSBUF_99_648/O (BUF1S)      0.9274      6.3627 f
  axi_duv_bridge/r_m5/U109/O (MOAI1S)              0.4859      6.8486 r
  axi_duv_bridge/r_m5/mem_reg_2__39_/D (QDFFS)     0.0003      6.8488 r
  data arrival time                                            6.8488

  clock dram_clk (rise edge)                      30.4000     30.4000
  clock network delay (propagated)                 0.2322     30.6322
  axi_duv_bridge/r_m5/mem_reg_2__39_/CK (QDFFS)    0.0000     30.6322 r
  clock uncertainty                               -0.5000     30.1322
  library setup time                              -0.1420     29.9902
  data required time                                          29.9902
  ----------------------------------------------------------------------------
  data required time                                          29.9902
  data arrival time                                           -6.8488
  ----------------------------------------------------------------------------
  slack (MET)                                                 23.1413



  Startpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by pwm_clk)
  Endpoint: axi_duv_bridge/r_m1/mem_reg_1__3_ (rising edge-triggered flip-flop clocked by pwm_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: pwm_clk
  Path Type: max

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.4251      0.4251

  IM1/i_SRAM/CK (SRAM)                             0.0000      0.4251 r
  IM1/i_SRAM/DO1 (SRAM)                            5.6220      6.0471 r
  IM1/U40/O (AN2S)                                 1.0473      7.0944 r
  axi_duv_bridge/r_m1/U124/O (INV1S)               0.8414      7.9358 f
  axi_duv_bridge/r_m1/U220/O (MOAI1S)              0.5948      8.5306 r
  axi_duv_bridge/r_m1/mem_reg_1__3_/D (QDFFS)      0.0003      8.5309 r
  data arrival time                                            8.5309

  clock pwm_clk (rise edge)                       39.0000     39.0000
  clock network delay (propagated)                 0.3597     39.3597
  axi_duv_bridge/r_m1/mem_reg_1__3_/CK (QDFFS)     0.0000     39.3597 r
  library setup time                              -0.1550     39.2047
  data required time                                          39.2047
  ----------------------------------------------------------------------------
  data required time                                          39.2047
  data arrival time                                           -8.5309
  ----------------------------------------------------------------------------
  slack (MET)                                                 30.6738


1
