{"vcs1":{"timestamp_begin":1680527484.794805391, "rt":0.84, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680527485.670616773, "rt":1.41, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680527487.100564513, "rt":0.44, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680527484.512828863}
{"VCS_COMP_START_TIME": 1680527484.512828863}
{"VCS_COMP_END_TIME": 1680527488.180302035}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339432}}
{"stitch_vcselab": {"peak_mem": 239092}}
