	LVDS_echo_FPGA12_qsys u0 (
		.clk_clk                                                      (<connected-to-clk_clk>),                                                      //                                      clk.clk
		.reset_reset_n                                                (<connected-to-reset_reset_n>),                                                //                                    reset.reset_n
		.lvds_echo_fpga12_component_0_conduit_end_tx_out_fpga1        (<connected-to-lvds_echo_fpga12_component_0_conduit_end_tx_out_fpga1>),        // lvds_echo_fpga12_component_0_conduit_end.tx_out_fpga1
		.lvds_echo_fpga12_component_0_conduit_end_tx_outclock_fpga1   (<connected-to-lvds_echo_fpga12_component_0_conduit_end_tx_outclock_fpga1>),   //                                         .tx_outclock_fpga1
		.lvds_echo_fpga12_component_0_conduit_end_tx_outclock_fpga2   (<connected-to-lvds_echo_fpga12_component_0_conduit_end_tx_outclock_fpga2>),   //                                         .tx_outclock_fpga2
		.lvds_echo_fpga12_component_0_conduit_end_tx_align_done_fpga1 (<connected-to-lvds_echo_fpga12_component_0_conduit_end_tx_align_done_fpga1>), //                                         .tx_align_done_fpga1
		.lvds_echo_fpga12_component_0_conduit_end_rx_in_fpga1         (<connected-to-lvds_echo_fpga12_component_0_conduit_end_rx_in_fpga1>),         //                                         .rx_in_fpga1
		.lvds_echo_fpga12_component_0_conduit_end_rx_inclock_fpga1    (<connected-to-lvds_echo_fpga12_component_0_conduit_end_rx_inclock_fpga1>),    //                                         .rx_inclock_fpga1
		.lvds_echo_fpga12_component_0_conduit_end_rx_align_done_fpga1 (<connected-to-lvds_echo_fpga12_component_0_conduit_end_rx_align_done_fpga1>), //                                         .rx_align_done_fpga1
		.lvds_echo_fpga12_component_0_conduit_end_tx_out_fpga2        (<connected-to-lvds_echo_fpga12_component_0_conduit_end_tx_out_fpga2>),        //                                         .tx_out_fpga2
		.lvds_echo_fpga12_component_0_conduit_end_tx_align_done_fpga2 (<connected-to-lvds_echo_fpga12_component_0_conduit_end_tx_align_done_fpga2>), //                                         .tx_align_done_fpga2
		.lvds_echo_fpga12_component_0_conduit_end_rx_in_fpga2         (<connected-to-lvds_echo_fpga12_component_0_conduit_end_rx_in_fpga2>),         //                                         .rx_in_fpga2
		.lvds_echo_fpga12_component_0_conduit_end_rx_inclock_fpga2    (<connected-to-lvds_echo_fpga12_component_0_conduit_end_rx_inclock_fpga2>),    //                                         .rx_inclock_fpga2
		.lvds_echo_fpga12_component_0_conduit_end_rx_align_done_fpga2 (<connected-to-lvds_echo_fpga12_component_0_conduit_end_rx_align_done_fpga2>), //                                         .rx_align_done_fpga2
		.lvds_echo_fpga12_component_0_conduit_end_led_out             (<connected-to-lvds_echo_fpga12_component_0_conduit_end_led_out>)              //                                         .led_out
	);

