# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4.1and2.srcs/sources_1/new/mem_fsm.v" \
"../../../../Lab4.1and2.srcs/sources_1/new/ram.v" \
"../../../../Lab4.1and2.srcs/sources_1/new/top.v" \
"../../../../Lab4.1and2.srcs/sim_1/new/top_tb.v" \
"../../../../Lab4.1and2.srcs/sim_1/new/ram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
