define void @DVIVisortDown(i32 %n, double* nocapture %dvec, i32* nocapture %ivec) #1 {
  tail call void @llvm.dbg.value(metadata i32 %n, i64 0, metadata !205, metadata !512), !dbg !965
  tail call void @llvm.dbg.value(metadata double* %dvec, i64 0, metadata !206, metadata !512), !dbg !966
  tail call void @llvm.dbg.value(metadata i32* %ivec, i64 0, metadata !207, metadata !512), !dbg !967
  tail call void @llvm.dbg.value(metadata i32 1, i64 0, metadata !209, metadata !512), !dbg !968
  %1 = icmp sgt i32 %n, 1, !dbg !969
  br i1 %1, label %.preheader.lr.ph, label %._crit_edge, !dbg !972

.preheader.lr.ph:                                 ; preds = %0
  %2 = add i32 %n, -1, !dbg !972
  br label %.lr.ph, !dbg !972

.lr.ph:                                           ; preds = %.preheader.lr.ph, %.critedge
  %indvars.iv = phi i64 [ 1, %.preheader.lr.ph ], [ %indvars.iv.next, %.critedge ]
  %.phi.trans.insert = getelementptr inbounds double* %dvec, i64 %indvars.iv
  %.pre = load double* %.phi.trans.insert, align 8, !dbg !973, !tbaa !565
  br label %3, !dbg !977

; <label>:3                                       ; preds = %.lr.ph, %8
  %4 = phi double [ %.pre, %.lr.ph ], [ %18, %8 ]
  %indvars.iv4 = phi i64 [ %indvars.iv, %.lr.ph ], [ %indvars.iv.next5, %8 ]
  %indvars.iv.next5 = add nsw i64 %indvars.iv4, -1, !dbg !977
  %5 = getelementptr inbounds double* %dvec, i64 %indvars.iv.next5, !dbg !978
  %6 = load double* %5, align 8, !dbg !978, !tbaa !565
  %7 = fcmp olt double %6, %4, !dbg !979
  br i1 %7, label %8, label %.critedge, !dbg !980

; <label>:8                                       ; preds = %3
  %9 = getelementptr inbounds double* %dvec, i64 %indvars.iv4, !dbg !973
  %10 = getelementptr inbounds i32* %ivec, i64 %indvars.iv.next5, !dbg !981
  %11 = load i32* %10, align 4, !dbg !981, !tbaa !525
  tail call void @llvm.dbg.value(metadata i32 %11, i64 0, metadata !210, metadata !512), !dbg !984
  %12 = getelementptr inbounds i32* %ivec, i64 %indvars.iv4, !dbg !981
  %13 = load i32* %12, align 4, !dbg !981, !tbaa !525
  store i32 %13, i32* %10, align 4, !dbg !981, !tbaa !525
  store i32 %11, i32* %12, align 4, !dbg !981, !tbaa !525
  %14 = bitcast double* %5 to i64*, !dbg !981
  %15 = bitcast double* %9 to i64*, !dbg !981
  %16 = load i64* %15, align 8, !dbg !981, !tbaa !565
  store i64 %16, i64* %14, align 8, !dbg !981, !tbaa !565
  store double %6, double* %9, align 8, !dbg !981, !tbaa !565
  %17 = icmp sgt i64 %indvars.iv4, 1, !dbg !985
  %18 = bitcast i64 %16 to double
  br i1 %17, label %3, label %.critedge, !dbg !977

.critedge:                                        ; preds = %8, %3
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !972
  %lftr.wideiv = trunc i64 %indvars.iv to i32, !dbg !972
  %exitcond = icmp eq i32 %lftr.wideiv, %2, !dbg !972
  br i1 %exitcond, label %._crit_edge, label %.lr.ph, !dbg !972

._crit_edge:                                      ; preds = %.critedge, %0
  ret void, !dbg !986
}
