// Seed: 4020991034
`define pp_4 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = id_2;
endmodule
