 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fpu
Version: D-2010.03-SP4
<<<<<<< HEAD
Date   : Thu Jul 13 16:59:04 2017
****************************************

=======
Date   : Thu Jul 13 15:06:13 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: fpu_op[0] (input port clocked by clk)
  Endpoint: fpu_op_r1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  fpu_op[0] (in)                           0.00       0.00 r
  fpu_op_r1_reg[0]/D (DFF_X2)              0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  fpu_op_r1_reg[0]/CK (DFF_X2)             0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  fpu_op_r1_reg[0]/CK (DFF_X2)             0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: fpu_op[1] (input port clocked by clk)
  Endpoint: fpu_op_r1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  fpu_op[1] (in)                           0.00       0.00 r
  fpu_op_r1_reg[1]/D (DFF_X2)              0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  fpu_op_r1_reg[1]/CK (DFF_X2)             0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  fpu_op_r1_reg[1]/CK (DFF_X2)             0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: fpu_op[2] (input port clocked by clk)
  Endpoint: fpu_op_r1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  fpu_op[2] (in)                           0.00       0.00 r
  fpu_op_r1_reg[2]/D (DFF_X2)              0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  fpu_op_r1_reg[2]/CK (DFF_X2)             0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  fpu_op_r1_reg[2]/CK (DFF_X2)             0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[0] (input port clocked by clk)
  Endpoint: opa_r_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[0] (in)                              0.00       0.00 r
  opa_r_reg[0]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[0]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[0]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[1] (input port clocked by clk)
  Endpoint: opa_r_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[1] (in)                              0.00       0.00 r
  opa_r_reg[1]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[1]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[1]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[2] (input port clocked by clk)
  Endpoint: opa_r_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[2] (in)                              0.00       0.00 r
  opa_r_reg[2]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[2]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[2]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[3] (input port clocked by clk)
  Endpoint: opa_r_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[3] (in)                              0.00       0.00 r
  opa_r_reg[3]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[3]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[3]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[4] (input port clocked by clk)
  Endpoint: opa_r_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[4] (in)                              0.00       0.00 r
  opa_r_reg[4]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[4]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[4]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[5] (input port clocked by clk)
  Endpoint: opa_r_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[5] (in)                              0.00       0.00 r
  opa_r_reg[5]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[5]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[5]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: opa[6] (input port clocked by clk)
  Endpoint: opa_r_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[6] (in)                              0.00       0.00 r
  opa_r_reg[6]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  opa_r_reg[6]/CK (DFF_X2)                 0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         1.35
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[6]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


  Startpoint: div_by_zero_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_by_zero
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  div_by_zero_reg/CK (DFF_X2)              0.00       0.00 r
=======
  div_by_zero_reg/CK (DFF_X2)              0.00 #     0.00 r
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  div_by_zero_reg/Q (DFF_X2)               0.16       0.16 f
  div_by_zero (out)                        0.00       0.16 f
  data arrival time                                   0.16

<<<<<<< HEAD
  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
=======
  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: ine_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ine (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  out_reg[13]/CK (DFF_X2)                  0.00       0.00 r
  out_reg[13]/Q (DFF_X2)                   0.16       0.16 f
  out[13] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
=======
  ine_reg/CK (DFF_X2)                      0.00 #     0.00 r
  ine_reg/Q (DFF_X2)                       0.16       0.16 f
  ine (out)                                0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: inf_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inf (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  out_reg[14]/CK (DFF_X2)                  0.00       0.00 r
  out_reg[14]/Q (DFF_X2)                   0.16       0.16 f
  out[14] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: qnan_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: qnan (output port clocked by clk)
=======
  inf_reg/CK (DFF_X2)                      0.00 #     0.00 r
  inf_reg/Q (DFF_X2)                       0.16       0.16 f
  inf (out)                                0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  qnan_reg/CK (DFF_X2)                     0.00       0.00 r
  qnan_reg/Q (DFF_X2)                      0.16       0.16 f
  qnan (out)                               0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: snan_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: snan (output port clocked by clk)
=======
  out_reg[0]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[0]/Q (DFF_X2)                    0.16       0.16 f
  out[0] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  snan_reg/CK (DFF_X2)                     0.00       0.00 r
  snan_reg/Q (DFF_X2)                      0.16       0.16 f
  snan (out)                               0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: ine_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ine (output port clocked by clk)
=======
  out_reg[1]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[1]/Q (DFF_X2)                    0.16       0.16 f
  out[1] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  ine_reg/CK (DFF_X1)                      0.00       0.00 r
  ine_reg/Q (DFF_X1)                       0.15       0.15 f
  ine (out)                                0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: inf_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inf (output port clocked by clk)
=======
  out_reg[2]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[2]/Q (DFF_X2)                    0.16       0.16 f
  out[2] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  inf_reg/CK (DFF_X1)                      0.00       0.00 r
  inf_reg/Q (DFF_X1)                       0.15       0.15 f
  inf (out)                                0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
=======
  out_reg[3]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[3]/Q (DFF_X2)                    0.16       0.16 f
  out[3] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  out_reg[0]/CK (DFF_X1)                   0.00       0.00 r
  out_reg[0]/Q (DFF_X1)                    0.15       0.15 f
  out[0] (out)                             0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: out_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
=======
  out_reg[4]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[4]/Q (DFF_X2)                    0.16       0.16 f
  out[4] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  out_reg[1]/CK (DFF_X1)                   0.00       0.00 r
  out_reg[1]/Q (DFF_X1)                    0.15       0.15 f
  out[1] (out)                             0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
=======
  out_reg[5]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[5]/Q (DFF_X2)                    0.16       0.16 f
  out[5] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
<<<<<<< HEAD
  out_reg[2]/CK (DFF_X1)                   0.00       0.00 r
  out_reg[2]/Q (DFF_X1)                    0.15       0.15 f
  out[2] (out)                             0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  output external delay                    0.00       1.39
  data required time                                  1.39
  -----------------------------------------------------------
  data required time                                  1.39
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[15]
=======
  out_reg[6]/CK (DFF_X2)                   0.00 #     0.00 r
  out_reg[6]/Q (DFF_X2)                    0.16       0.16 f
  out[6] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[63]
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U2028/ZN (NAND2_X4)                      0.03       1.85 r
  U1554/ZN (INV_X4)                        0.02       1.86 f
  U1553/ZN (NAND2_X4)                      0.02       1.89 r
  U1548/ZN (INV_X8)                        0.01       1.90 f
  U1264/ZN (NAND4_X1)                      0.05       1.95 r
  U1227/ZN (NOR3_X2)                       0.03       1.99 f
  U1223/ZN (NOR2_X2)                       0.05       2.03 r
  U1231/ZN (INV_X4)                        0.01       2.04 f
  U1230/ZN (NOR2_X4)                       0.04       2.09 r
  U1293/ZN (AOI21_X4)                      0.02       2.11 f
  U2054/ZN (AOI211_X4)                     0.07       2.18 r
  U2046/ZN (NAND2_X4)                      0.02       2.21 f
  U2047/ZN (INV_X8)                        0.02       2.23 r
  U2126/ZN (NAND2_X4)                      0.02       2.24 f
  U2127/ZN (AOI22_X4)                      0.06       2.30 r
  U1574/ZN (NAND2_X4)                      0.02       2.32 f
  out_reg[15]/D (DFF_X1)                   0.00       2.32 f
  data arrival time                                   2.32

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  out_reg[15]/CK (DFF_X1)                  0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.97


  Startpoint: fpu_op_r3_reg[1]
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1525/ZN (OAI221_X2)                                    0.07      12.10 f
  U1524/ZN (INV_X4)                                       0.03      12.13 r
  U1328/ZN (NAND4_X2)                                     0.03      12.16 f
  U1327/ZN (NOR4_X2)                                      0.09      12.25 r
  U1326/ZN (NAND4_X2)                                     0.06      12.31 f
  U3645/ZN (NOR2_X2)                                      0.06      12.38 r
  U1317/ZN (INV_X4)                                       0.02      12.39 f
  U1316/ZN (AOI22_X2)                                     0.06      12.45 r
  U1315/ZN (INV_X4)                                       0.01      12.46 f
  U1314/ZN (AOI22_X2)                                     0.05      12.51 r
  U1309/ZN (OAI22_X2)                                     0.04      12.55 f
  U1308/ZN (AOI22_X2)                                     0.06      12.61 r
  U3825/ZN (OAI21_X2)                                     0.03      12.64 f
  out_reg[63]/D (DFF_X2)                                  0.00      12.64 f
  data arrival time                                                 12.64

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  out_reg[63]/CK (DFF_X2)                                 0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u0/opb_dn_reg
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: underflow_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U2028/ZN (NAND2_X4)                      0.03       1.85 r
  U1554/ZN (INV_X4)                        0.02       1.86 f
  U1553/ZN (NAND2_X4)                      0.02       1.89 r
  U1548/ZN (INV_X8)                        0.01       1.90 f
  U1264/ZN (NAND4_X1)                      0.05       1.95 r
  U1227/ZN (NOR3_X2)                       0.03       1.99 f
  U1223/ZN (NOR2_X2)                       0.05       2.03 r
  U1231/ZN (INV_X4)                        0.01       2.04 f
  U1230/ZN (NOR2_X4)                       0.04       2.09 r
  U1293/ZN (AOI21_X4)                      0.02       2.11 f
  U2054/ZN (AOI211_X4)                     0.07       2.18 r
  U2046/ZN (NAND2_X4)                      0.02       2.21 f
  U2047/ZN (INV_X8)                        0.02       2.23 r
  U2550/ZN (NAND2_X2)                      0.02       2.25 f
  U1256/ZN (INV_X8)                        0.02       2.27 r
  U1564/ZN (NAND3_X2)                      0.02       2.28 f
  U1563/ZN (NAND3_X2)                      0.03       2.31 r
  underflow_reg/D (DFF_X1)                 0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  underflow_reg/CK (DFF_X1)                0.00       1.39 r
  library setup time                      -0.05       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.97


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inf_reg (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1525/ZN (OAI221_X2)                                    0.07      12.10 f
  U1524/ZN (INV_X4)                                       0.03      12.13 r
  U1328/ZN (NAND4_X2)                                     0.03      12.16 f
  U1327/ZN (NOR4_X2)                                      0.09      12.25 r
  U1326/ZN (NAND4_X2)                                     0.06      12.31 f
  U1157/ZN (NOR4_X2)                                      0.07      12.38 r
  U1156/ZN (OR2_X2)                                       0.05      12.43 r
  U1155/ZN (AOI221_X2)                                    0.03      12.46 f
  U3375/ZN (OAI33_X1)                                     0.14      12.60 r
  underflow_reg/D (DFF_X2)                                0.00      12.60 r
  data arrival time                                                 12.60

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  underflow_reg/CK (DFF_X2)                               0.00      13.89 r
  library setup time                                     -0.06      13.82
  data required time                                                13.82
  --------------------------------------------------------------------------
  data required time                                                13.82
  data arrival time                                                -12.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ine_reg (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U1575/ZN (NAND2_X2)                      0.04       1.86 r
  U1568/ZN (INV_X4)                        0.02       1.88 f
  U1843/ZN (OAI21_X4)                      0.04       1.92 r
  U1842/ZN (NAND2_X4)                      0.03       1.95 f
  U2545/ZN (INV_X8)                        0.02       1.97 r
  U3102/ZN (NOR2_X4)                       0.02       1.99 f
  U1441/ZN (NAND2_X2)                      0.04       2.03 r
  U2600/ZN (NAND3_X2)                      0.03       2.06 f
  U2555/ZN (NAND2_X4)                      0.02       2.08 r
  U3123/ZN (INV_X4)                        0.01       2.09 f
  U1747/ZN (AOI211_X4)                     0.07       2.16 r
  U3128/ZN (NOR2_X4)                       0.02       2.18 f
  U2798/ZN (NAND2_X4)                      0.05       2.23 r
  U1546/ZN (NAND2_X2)                      0.03       2.26 f
  U2580/ZN (OAI21_X4)                      0.04       2.29 r
  U1763/ZN (OAI21_X4)                      0.02       2.31 f
  inf_reg/D (DFF_X1)                       0.00       2.31 f
  data arrival time                                   2.31

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  inf_reg/CK (DFF_X1)                      0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.97


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ine_reg (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1525/ZN (OAI221_X2)                                    0.07      12.10 f
  U1524/ZN (INV_X4)                                       0.03      12.13 r
  U1328/ZN (NAND4_X2)                                     0.03      12.16 f
  U1327/ZN (NOR4_X2)                                      0.09      12.25 r
  U1326/ZN (NAND4_X2)                                     0.06      12.31 f
  U1223/ZN (AND2_X2)                                      0.07      12.38 f
  U3829/ZN (AOI21_X2)                                     0.04      12.42 r
  U1221/ZN (AOI22_X2)                                     0.03      12.45 f
  U1218/ZN (OAI221_X2)                                    0.08      12.53 r
  ine_reg/D (DFF_X2)                                      0.00      12.53 r
  data arrival time                                                 12.53

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  ine_reg/CK (DFF_X2)                                     0.00      13.89 r
  library setup time                                     -0.06      13.83
  data required time                                                13.83
  --------------------------------------------------------------------------
  data required time                                                13.83
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zero_reg (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U2028/ZN (NAND2_X4)                      0.03       1.85 r
  U1554/ZN (INV_X4)                        0.02       1.86 f
  U1553/ZN (NAND2_X4)                      0.02       1.89 r
  U1548/ZN (INV_X8)                        0.01       1.90 f
  U1264/ZN (NAND4_X1)                      0.05       1.95 r
  U1227/ZN (NOR3_X2)                       0.03       1.99 f
  U1223/ZN (NOR2_X2)                       0.05       2.03 r
  U1231/ZN (INV_X4)                        0.01       2.04 f
  U1230/ZN (NOR2_X4)                       0.04       2.09 r
  U1293/ZN (AOI21_X4)                      0.02       2.11 f
  U2054/ZN (AOI211_X4)                     0.07       2.18 r
  U2046/ZN (NAND2_X4)                      0.02       2.21 f
  U2047/ZN (INV_X8)                        0.02       2.23 r
  U2550/ZN (NAND2_X2)                      0.02       2.25 f
  U1256/ZN (INV_X8)                        0.02       2.27 r
  U2765/ZN (NAND3_X2)                      0.02       2.28 f
  U2618/ZN (NAND2_X2)                      0.03       2.31 r
  ine_reg/D (DFF_X1)                       0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  ine_reg/CK (DFF_X1)                      0.00       1.39 r
  library setup time                      -0.04       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.97


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: overflow_reg
            (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1525/ZN (OAI221_X2)                                    0.07      12.10 f
  U1524/ZN (INV_X4)                                       0.03      12.13 r
  U1328/ZN (NAND4_X2)                                     0.03      12.16 f
  U1327/ZN (NOR4_X2)                                      0.09      12.25 r
  U1326/ZN (NAND4_X2)                                     0.06      12.31 f
  U3421/ZN (NOR2_X2)                                      0.07      12.39 r
  U3826/ZN (OAI21_X2)                                     0.03      12.42 f
  U1137/ZN (OAI211_X2)                                    0.05      12.47 r
  zero_reg/D (DFF_X2)                                     0.00      12.47 r
  data arrival time                                                 12.47

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  zero_reg/CK (DFF_X2)                                    0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inf_reg (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U2028/ZN (NAND2_X4)                      0.03       1.85 r
  U1554/ZN (INV_X4)                        0.02       1.86 f
  U1553/ZN (NAND2_X4)                      0.02       1.89 r
  U1548/ZN (INV_X8)                        0.01       1.90 f
  U2154/ZN (NAND2_X4)                      0.02       1.92 r
  U1827/ZN (AOI21_X4)                      0.03       1.95 f
  U2125/ZN (AOI211_X4)                     0.07       2.02 r
  U2110/ZN (NAND2_X4)                      0.03       2.04 f
  U2058/ZN (NOR3_X4)                       0.04       2.08 r
  U2055/ZN (NAND3_X4)                      0.04       2.12 f
  U2056/ZN (NAND2_X4)                      0.03       2.15 r
  U1560/ZN (INV_X8)                        0.01       2.16 f
  U2710/ZN (NAND4_X4)                      0.05       2.22 r
  U1562/ZN (OAI21_X1)                      0.04       2.26 f
  U1255/ZN (AOI21_X4)                      0.05       2.31 r
  overflow_reg/D (DFF_X1)                  0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  overflow_reg/CK (DFF_X1)                 0.00       1.39 r
  library setup time                      -0.05       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.97


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zero_reg (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1517/ZN (OAI221_X2)                                    0.06      12.08 f
  U1516/ZN (INV_X4)                                       0.03      12.12 r
  U1214/ZN (NAND4_X2)                                     0.03      12.15 f
  U1213/ZN (NOR4_X2)                                      0.05      12.21 r
  U1148/ZN (NAND4_X2)                                     0.03      12.24 f
  U3424/ZN (OAI21_X2)                                     0.04      12.28 r
  U3832/ZN (AOI21_X2)                                     0.02      12.30 f
  U1143/ZN (OAI221_X2)                                    0.04      12.35 r
  inf_reg/D (DFF_X2)                                      0.00      12.35 r
  data arrival time                                                 12.35

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  inf_reg/CK (DFF_X2)                                     0.00      13.89 r
  library setup time                                     -0.06      13.83
  data required time                                                13.83
  --------------------------------------------------------------------------
  data required time                                                13.83
  data arrival time                                                -12.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
<<<<<<< HEAD
  fpu_op_r3_reg[1]/CK (DFF_X2)                            0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)                            0.11       0.11 r
  U1926/ZN (INV_X4)                                       0.02       0.13 f
  U1924/ZN (INV_X16)                                      0.02       0.16 r
  U1925/ZN (INV_X8)                                       0.02       0.18 f
  U2335/ZN (NAND3_X4)                                     0.02       0.20 r
  U2333/ZN (INV_X8)                                       0.01       0.21 f
  U2334/ZN (NOR2_X4)                                      0.02       0.24 r
  U2348/ZN (NAND2_X4)                                     0.02       0.25 f
  U2321/ZN (AOI211_X4)                                    0.08       0.33 r
  U2864/ZN (NOR2_X4)                                      0.02       0.35 f
  U2186/ZN (OAI211_X4)                                    0.05       0.40 r
  U2234/ZN (INV_X8)                                       0.02       0.42 f
  U2871/ZN (OAI21_X4)                                     0.03       0.45 r
  U2451/ZN (NAND2_X4)                                     0.02       0.47 f
  U2761/ZN (INV_X4)                                       0.02       0.49 r
  U2760/ZN (NAND2_X4)                                     0.01       0.50 f
  U2872/ZN (OAI21_X4)                                     0.04       0.54 r
  u4/sub_467/B[2] (fpu_DW01_sub_23)                       0.00       0.54 r
  u4/sub_467/U33/ZN (INV_X8)                              0.01       0.55 f
  u4/sub_467/U32/ZN (NOR2_X4)                             0.03       0.58 r
  u4/sub_467/U31/ZN (NOR2_X4)                             0.02       0.60 f
  u4/sub_467/U20/ZN (XNOR2_X2)                            0.07       0.66 f
  u4/sub_467/DIFF[2] (fpu_DW01_sub_23)                    0.00       0.66 f
  U1937/ZN (AOI22_X4)                                     0.07       0.73 r
  U1321/ZN (NAND2_X2)                                     0.02       0.76 f
  U1320/ZN (NAND2_X2)                                     0.03       0.79 r
  U1566/ZN (NAND2_X2)                                     0.02       0.80 f
  U1654/ZN (AND2_X2)                                      0.04       0.85 f
  U18/ZN (OAI211_X2)                                      0.06       0.91 r
  U1311/ZN (NOR2_X4)                                      0.02       0.92 f
  U1897/ZN (NAND2_X2)                                     0.02       0.94 r
  u4/C1739/ZN (OR2_X2)                                    0.05       1.00 r
  U2013/ZN (INV_X4)                                       0.02       1.02 f
  U2015/ZN (NOR2_X4)                                      0.03       1.05 r
  U2164/ZN (NAND2_X4)                                     0.02       1.07 f
  U2160/ZN (OAI211_X4)                                    0.04       1.11 r
  U2103/ZN (OAI21_X4)                                     0.03       1.14 f
  U2104/ZN (OAI211_X4)                                    0.05       1.19 r
  U2040/ZN (NOR2_X4)                                      0.02       1.21 f
  U2032/ZN (NAND3_X4)                                     0.02       1.23 r
  u4/sll_451/SH[0] (fpu_DW01_ash_4)                       0.00       1.23 r
  u4/sll_451/U80/ZN (INV_X16)                             0.02       1.25 f
  u4/sll_451/U81/ZN (INV_X16)                             0.02       1.26 r
  u4/sll_451/U169/Z (MUX2_X2)                             0.14       1.40 f
  u4/sll_451/U170/ZN (INV_X4)                             0.02       1.42 r
  u4/sll_451/U25/ZN (NAND2_X2)                            0.02       1.44 f
  u4/sll_451/U59/ZN (NAND2_X4)                            0.03       1.47 r
  u4/sll_451/U35/ZN (NAND2_X2)                            0.02       1.49 f
  u4/sll_451/U206/ZN (NAND2_X4)                           0.03       1.52 r
  u4/sll_451/B[12] (fpu_DW01_ash_4)                       0.00       1.52 r
  U1325/ZN (INV_X2)                                       0.02       1.54 f
  U2003/ZN (OAI21_X4)                                     0.04       1.58 r
  u4/add_393/A[0] (fpu_DW01_inc_5)                        0.00       1.58 r
  u4/add_393/U22/ZN (NAND3_X2)                            0.03       1.60 f
  u4/add_393/U14/ZN (NOR2_X4)                             0.03       1.63 r
  u4/add_393/U13/ZN (NAND2_X4)                            0.02       1.65 f
  u4/add_393/U15/ZN (INV_X8)                              0.02       1.67 r
  u4/add_393/SUM[10] (fpu_DW01_inc_5)                     0.00       1.67 r
  U1760/ZN (INV_X8)                                       0.01       1.68 f
  U1955/ZN (OAI21_X4)                                     0.04       1.73 r
  U1868/ZN (INV_X4)                                       0.02       1.74 f
  U1927/ZN (NAND2_X4)                                     0.02       1.76 r
  U1859/ZN (OAI21_X4)                                     0.02       1.79 f
  U1871/ZN (AOI21_X4)                                     0.04       1.83 r
  U2028/ZN (NAND2_X4)                                     0.02       1.85 f
  U1554/ZN (INV_X4)                                       0.03       1.87 r
  U1553/ZN (NAND2_X4)                                     0.02       1.89 f
  U1548/ZN (INV_X8)                                       0.02       1.91 r
  U1228/ZN (INV_X2)                                       0.01       1.92 f
  U1229/ZN (INV_X2)                                       0.02       1.94 r
  U2155/ZN (INV_X1)                                       0.02       1.96 f
  U2424/ZN (AOI21_X2)                                     0.05       2.01 r
  U1218/ZN (INV_X2)                                       0.02       2.03 f
  U3192/ZN (NAND3_X2)                                     0.03       2.06 r
  U1769/ZN (NAND2_X4)                                     0.02       2.08 f
  U1558/ZN (AOI21_X2)                                     0.05       2.13 r
  U2054/ZN (AOI211_X4)                                    0.04       2.17 f
  U2046/ZN (NAND2_X4)                                     0.03       2.20 r
  U2047/ZN (INV_X8)                                       0.01       2.21 f
  U2550/ZN (NAND2_X2)                                     0.04       2.25 r
  U1256/ZN (INV_X8)                                       0.01       2.26 f
  U1257/ZN (AND3_X2)                                      0.05       2.31 f
  zero_reg/D (DFF_X1)                                     0.00       2.31 f
  data arrival time                                                  2.31

  clock clk (rise edge)                                   1.39       1.39
  clock network delay (ideal)                             0.00       1.39
  zero_reg/CK (DFF_X1)                                    0.00       1.39 r
  library setup time                                     -0.04       1.35
  data required time                                                 1.35
  --------------------------------------------------------------------------
  data required time                                                 1.35
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3] (rising edge-triggered flip-flop clocked by clk)
=======
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1573/ZN (OAI221_X2)                                    0.06      12.08 f
  U1572/ZN (INV_X4)                                       0.04      12.12 r
  U1567/ZN (OAI22_X2)                                     0.03      12.15 f
  out_reg[0]/D (DFF_X2)                                   0.00      12.15 f
  data arrival time                                                 12.15

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  out_reg[0]/CK (DFF_X2)                                  0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U1575/ZN (NAND2_X2)                      0.04       1.86 r
  U1568/ZN (INV_X4)                        0.02       1.88 f
  U1843/ZN (OAI21_X4)                      0.04       1.92 r
  U1842/ZN (NAND2_X4)                      0.03       1.95 f
  U2545/ZN (INV_X8)                        0.02       1.97 r
  U3102/ZN (NOR2_X4)                       0.02       1.99 f
  U1441/ZN (NAND2_X2)                      0.04       2.03 r
  U2600/ZN (NAND3_X2)                      0.03       2.06 f
  U2555/ZN (NAND2_X4)                      0.02       2.08 r
  U3123/ZN (INV_X4)                        0.01       2.09 f
  U1747/ZN (AOI211_X4)                     0.07       2.16 r
  U3128/ZN (NOR2_X4)                       0.02       2.18 f
  U2798/ZN (NAND2_X4)                      0.05       2.23 r
  U2774/ZN (NAND2_X1)                      0.03       2.26 f
  U2608/ZN (AOI21_X2)                      0.04       2.30 r
  out_reg[3]/D (DFF_X1)                    0.00       2.30 r
  data arrival time                                   2.30

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  out_reg[3]/CK (DFF_X1)                   0.00       1.39 r
  library setup time                      -0.05       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.96


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[5] (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1525/ZN (OAI221_X2)                                    0.07      12.10 f
  U1524/ZN (INV_X4)                                       0.03      12.13 r
  U3843/ZN (NOR2_X2)                                      0.02      12.15 f
  out_reg[11]/D (DFF_X2)                                  0.00      12.15 f
  data arrival time                                                 12.15

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  out_reg[11]/CK (DFF_X2)                                 0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U1575/ZN (NAND2_X2)                      0.04       1.86 r
  U1568/ZN (INV_X4)                        0.02       1.88 f
  U1843/ZN (OAI21_X4)                      0.04       1.92 r
  U1842/ZN (NAND2_X4)                      0.03       1.95 f
  U2545/ZN (INV_X8)                        0.02       1.97 r
  U3102/ZN (NOR2_X4)                       0.02       1.99 f
  U1441/ZN (NAND2_X2)                      0.04       2.03 r
  U2600/ZN (NAND3_X2)                      0.03       2.06 f
  U2555/ZN (NAND2_X4)                      0.02       2.08 r
  U3123/ZN (INV_X4)                        0.01       2.09 f
  U1747/ZN (AOI211_X4)                     0.07       2.16 r
  U3128/ZN (NOR2_X4)                       0.02       2.18 f
  U2798/ZN (NAND2_X4)                      0.05       2.23 r
  U1545/ZN (NAND2_X1)                      0.03       2.26 f
  U2609/ZN (AOI21_X2)                      0.04       2.30 r
  out_reg[5]/D (DFF_X1)                    0.00       2.30 r
  data arrival time                                   2.30

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  out_reg[5]/CK (DFF_X1)                   0.00       1.39 r
  library setup time                      -0.05       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.96


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1] (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1521/ZN (OAI221_X2)                                    0.07      12.10 f
  U1520/ZN (INV_X4)                                       0.03      12.13 r
  U3844/ZN (NOR2_X2)                                      0.02      12.15 f
  out_reg[12]/D (DFF_X2)                                  0.00      12.15 f
  data arrival time                                                 12.15

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  out_reg[12]/CK (DFF_X2)                                 0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[5] (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U1575/ZN (NAND2_X2)                      0.04       1.86 r
  U1568/ZN (INV_X4)                        0.02       1.88 f
  U1843/ZN (OAI21_X4)                      0.04       1.92 r
  U1842/ZN (NAND2_X4)                      0.03       1.95 f
  U2545/ZN (INV_X8)                        0.02       1.97 r
  U3102/ZN (NOR2_X4)                       0.02       1.99 f
  U1441/ZN (NAND2_X2)                      0.04       2.03 r
  U2600/ZN (NAND3_X2)                      0.03       2.06 f
  U2555/ZN (NAND2_X4)                      0.02       2.08 r
  U3123/ZN (INV_X4)                        0.01       2.09 f
  U1747/ZN (AOI211_X4)                     0.07       2.16 r
  U3128/ZN (NOR2_X4)                       0.02       2.18 f
  U2798/ZN (NAND2_X4)                      0.05       2.23 r
  U2584/ZN (NAND2_X1)                      0.03       2.26 f
  U2589/ZN (AOI21_X2)                      0.04       2.30 r
  out_reg[1]/D (DFF_X1)                    0.00       2.30 r
  data arrival time                                   2.30

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  out_reg[1]/CK (DFF_X1)                   0.00       1.39 r
  library setup time                      -0.05       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.96


  Startpoint: fpu_op_r3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2] (rising edge-triggered flip-flop clocked by clk)
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1549/ZN (OAI221_X2)                                    0.07      12.10 f
  U1548/ZN (INV_X4)                                       0.03      12.13 r
  U3837/ZN (NOR2_X2)                                      0.02      12.15 f
  out_reg[5]/D (DFF_X2)                                   0.00      12.15 f
  data arrival time                                                 12.15

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  out_reg[5]/CK (DFF_X2)                                  0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

<<<<<<< HEAD
  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fpu_op_r3_reg[1]/CK (DFF_X2)             0.00       0.00 r
  fpu_op_r3_reg[1]/QN (DFF_X2)             0.11       0.11 r
  U1926/ZN (INV_X4)                        0.02       0.13 f
  U1924/ZN (INV_X16)                       0.02       0.16 r
  U1925/ZN (INV_X8)                        0.02       0.18 f
  U2335/ZN (NAND3_X4)                      0.02       0.20 r
  U2333/ZN (INV_X8)                        0.01       0.21 f
  U2334/ZN (NOR2_X4)                       0.02       0.24 r
  U2348/ZN (NAND2_X4)                      0.02       0.25 f
  U2321/ZN (AOI211_X4)                     0.08       0.33 r
  U2864/ZN (NOR2_X4)                       0.02       0.35 f
  U2186/ZN (OAI211_X4)                     0.05       0.40 r
  U2090/ZN (NAND2_X4)                      0.03       0.43 f
  U1296/ZN (NAND2_X4)                      0.03       0.46 r
  U2064/ZN (XNOR2_X2)                      0.07       0.53 r
  U2536/ZN (INV_X4)                        0.01       0.54 f
  U2614/ZN (NAND2_X4)                      0.02       0.56 r
  U2615/ZN (NAND2_X4)                      0.02       0.58 f
  U1327/ZN (OAI21_X2)                      0.04       0.63 r
  U1890/ZN (OAI21_X4)                      0.03       0.66 f
  U1888/ZN (INV_X8)                        0.02       0.68 r
  U1889/ZN (NAND2_X2)                      0.02       0.69 f
  U1884/ZN (NAND2_X4)                      0.02       0.72 r
  U1874/ZN (OAI21_X4)                      0.02       0.74 f
  U1873/ZN (AOI211_X4)                     0.06       0.80 r
  U1654/ZN (AND2_X2)                       0.05       0.85 r
  U18/ZN (OAI211_X2)                       0.04       0.89 f
  U1311/ZN (NOR2_X4)                       0.03       0.92 r
  U1897/ZN (NAND2_X2)                      0.02       0.93 f
  u4/C1739/ZN (OR2_X2)                     0.06       0.99 f
  U2013/ZN (INV_X4)                        0.03       1.03 r
  U1795/ZN (INV_X8)                        0.02       1.04 f
  U1794/ZN (OAI21_X4)                      0.04       1.08 r
  U2160/ZN (OAI211_X4)                     0.03       1.12 f
  U2103/ZN (OAI21_X4)                      0.05       1.16 r
  U2104/ZN (OAI211_X4)                     0.03       1.19 f
  U2040/ZN (NOR2_X4)                       0.03       1.22 r
  U2032/ZN (NAND3_X4)                      0.03       1.26 f
  u4/sll_451/SH[0] (fpu_DW01_ash_4)        0.00       1.26 f
  u4/sll_451/U80/ZN (INV_X16)              0.03       1.28 r
  u4/sll_451/U79/ZN (INV_X16)              0.02       1.30 f
  u4/sll_451/U167/Z (MUX2_X2)              0.07       1.37 r
  u4/sll_451/U23/ZN (NOR2_X2)              0.02       1.39 f
  u4/sll_451/U65/ZN (INV_X4)               0.02       1.41 r
  u4/sll_451/U173/ZN (NAND2_X2)            0.02       1.42 f
  u4/sll_451/M1_2_7/Z (MUX2_X2)            0.12       1.54 f
  u4/sll_451/B[7] (fpu_DW01_ash_4)         0.00       1.54 f
  U2969/ZN (NOR3_X4)                       0.04       1.58 r
  U1836/ZN (NAND4_X2)                      0.03       1.61 f
  U1800/ZN (INV_X4)                        0.02       1.63 r
  U1850/ZN (OAI21_X4)                      0.02       1.64 f
  U1965/ZN (OAI21_X4)                      0.04       1.69 r
  U1955/ZN (OAI21_X4)                      0.02       1.71 f
  U1868/ZN (INV_X4)                        0.02       1.73 r
  U1927/ZN (NAND2_X4)                      0.01       1.75 f
  U1859/ZN (OAI21_X4)                      0.05       1.79 r
  U1871/ZN (AOI21_X4)                      0.02       1.82 f
  U1575/ZN (NAND2_X2)                      0.04       1.86 r
  U1568/ZN (INV_X4)                        0.02       1.88 f
  U1843/ZN (OAI21_X4)                      0.04       1.92 r
  U1842/ZN (NAND2_X4)                      0.03       1.95 f
  U2545/ZN (INV_X8)                        0.02       1.97 r
  U3102/ZN (NOR2_X4)                       0.02       1.99 f
  U1441/ZN (NAND2_X2)                      0.04       2.03 r
  U2600/ZN (NAND3_X2)                      0.03       2.06 f
  U2555/ZN (NAND2_X4)                      0.02       2.08 r
  U3123/ZN (INV_X4)                        0.01       2.09 f
  U1747/ZN (AOI211_X4)                     0.07       2.16 r
  U3128/ZN (NOR2_X4)                       0.02       2.18 f
  U2798/ZN (NAND2_X4)                      0.05       2.23 r
  U1544/ZN (NAND2_X1)                      0.03       2.26 f
  U2607/ZN (AOI21_X2)                      0.04       2.30 r
  out_reg[2]/D (DFF_X1)                    0.00       2.30 r
  data arrival time                                   2.30

  clock clk (rise edge)                    1.39       1.39
  clock network delay (ideal)              0.00       1.39
  out_reg[2]/CK (DFF_X1)                   0.00       1.39 r
  library setup time                      -0.05       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.96
=======
  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                               0.00 #     0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                                0.23       0.23 f
  U974/ZN (NAND2_X2)                                      0.05       0.28 r
  U3714/ZN (OAI21_X2)                                     0.03       0.30 f
  U3/Z (MUX2_X2)                                          0.12       0.42 f
  U4/Z (MUX2_X2)                                          0.12       0.54 f
  U6/Z (MUX2_X2)                                          0.25       0.79 f
  U4017/ZN (INV_X4)                                       0.09       0.88 r
  U4015/ZN (INV_X4)                                       0.04       0.92 f
  U4016/ZN (INV_X4)                                       0.07       0.99 r
  U2188/ZN (AND3_X2)                                      0.07       1.06 r
  U2184/ZN (NAND2_X2)                                     0.04       1.10 f
  U5021/ZN (INV_X4)                                       0.04       1.14 r
  U3633/ZN (NAND3_X2)                                     0.05       1.19 f
  U5019/ZN (INV_X4)                                       0.05       1.24 r
  U3544/ZN (NAND3_X2)                                     0.06       1.30 f
  U3642/ZN (NOR3_X2)                                      0.13       1.43 r
  U5018/ZN (INV_X4)                                       0.04       1.47 f
  U3409/ZN (NOR3_X2)                                      0.12       1.59 r
  U5017/ZN (INV_X4)                                       0.04       1.63 f
  U3725/ZN (NOR3_X2)                                      0.12       1.75 r
  U350/ZN (AND3_X2)                                       0.07       1.83 r
  U4073/ZN (AND3_X4)                                      0.09       1.92 r
  U3641/ZN (NAND3_X2)                                     0.06       1.98 f
  U3411/ZN (NOR3_X2)                                      0.16       2.14 r
  U5015/ZN (INV_X4)                                       0.03       2.17 f
  U3724/ZN (NOR3_X2)                                      0.17       2.33 r
  U5012/ZN (INV_X4)                                       0.02       2.36 f
  U3402/ZN (NOR3_X2)                                      0.18       2.53 r
  U5011/ZN (INV_X4)                                       0.02       2.56 f
  U292/ZN (OAI221_X2)                                     0.09       2.65 r
  U291/ZN (AOI221_X2)                                     0.04       2.69 f
  U290/ZN (NAND4_X2)                                      0.07       2.77 r
  U289/ZN (AOI221_X2)                                     0.04       2.80 f
  U4024/ZN (NAND4_X2)                                     0.16       2.96 r
  u4/add_489/B[0] (fpu_DW01_add_0)                        0.00       2.96 r
  u4/add_489/U3/ZN (AND2_X4)                              0.07       3.03 r
  u4/add_489/U1_1/S (FA_X1)                               0.08       3.11 r
  u4/add_489/SUM[1] (fpu_DW01_add_0)                      0.00       3.11 r
  u4/sub_496/B[1] (fpu_DW01_sub_5)                        0.00       3.11 r
  u4/sub_496/U22/ZN (INV_X4)                              0.02       3.13 f
  u4/sub_496/U2_1/CO (FA_X1)                              0.12       3.25 f
  u4/sub_496/U2_2/CO (FA_X1)                              0.11       3.36 f
  u4/sub_496/U2_3/CO (FA_X1)                              0.11       3.47 f
  u4/sub_496/U2_4/CO (FA_X1)                              0.11       3.58 f
  u4/sub_496/U2_5/CO (FA_X1)                              0.11       3.69 f
  u4/sub_496/U2_6/CO (FA_X1)                              0.12       3.81 f
  u4/sub_496/U5/ZN (INV_X4)                               0.02       3.83 r
  u4/sub_496/U2/ZN (NAND2_X2)                             0.03       3.86 f
  u4/sub_496/U9/ZN (INV_X4)                               0.02       3.88 r
  u4/sub_496/U6/ZN (NAND2_X2)                             0.02       3.90 f
  u4/sub_496/U13/ZN (INV_X4)                              0.02       3.92 r
  u4/sub_496/U10/ZN (NAND2_X2)                            0.02       3.94 f
  u4/sub_496/U1/ZN (XNOR2_X2)                             0.05       3.99 r
  u4/sub_496/DIFF[10] (fpu_DW01_sub_5)                    0.00       3.99 r
  U4403/ZN (OR4_X1)                                       0.06       4.05 r
  U3977/ZN (NOR3_X2)                                      0.05       4.11 f
  U3803/ZN (AOI222_X1)                                    0.17       4.28 r
  U3802/ZN (OAI21_X2)                                     0.05       4.32 f
  U4524/ZN (INV_X4)                                       0.02       4.35 r
  U32/ZN (OAI221_X2)                                      0.05       4.39 f
  u4/C19050/ZN (OR2_X2)                                   0.08       4.47 f
  u4/C19049/ZN (OR2_X2)                                   0.05       4.52 f
  u4/C19048/ZN (OR2_X2)                                   0.05       4.57 f
  u4/C19047/ZN (OR2_X2)                                   0.05       4.62 f
  u4/C19046/ZN (OR2_X2)                                   0.05       4.67 f
  u4/C19045/ZN (OR2_X2)                                   0.05       4.72 f
  u4/C19044/ZN (OR2_X2)                                   0.05       4.78 f
  u4/C19043/ZN (OR2_X2)                                   0.05       4.83 f
  u4/C19042/ZN (OR2_X2)                                   0.08       4.90 f
  U1929/ZN (NOR2_X4)                                      0.04       4.95 r
  U1928/ZN (AOI22_X2)                                     0.04       4.99 f
  U3417/ZN (NOR3_X2)                                      0.16       5.15 r
  U139/ZN (AOI22_X2)                                      0.03       5.18 f
  U137/ZN (NAND2_X2)                                      0.07       5.25 r
  u4/sll_454/SH[8] (fpu_DW01_ash_0)                       0.00       5.25 r
  u4/sll_454/U37/ZN (INV_X4)                              0.04       5.29 f
  u4/sll_454/U264/ZN (NAND2_X1)                           0.05       5.34 r
  u4/sll_454/U263/ZN (INV_X1)                             0.05       5.39 f
  u4/sll_454/U262/ZN (AOI21_X1)                           0.21       5.60 r
  u4/sll_454/U29/ZN (INV_X4)                              0.17       5.78 f
  u4/sll_454/M1_0_24/Z (MUX2_X2)                          0.12       5.89 f
  u4/sll_454/M1_1_26/Z (MUX2_X2)                          0.12       6.02 f
  u4/sll_454/M1_2_30/Z (MUX2_X2)                          0.12       6.14 f
  u4/sll_454/M1_3_38/Z (MUX2_X2)                          0.12       6.27 f
  u4/sll_454/M1_4_54/Z (MUX2_X2)                          0.12       6.39 f
  u4/sll_454/M1_5_54/Z (MUX2_X2)                          0.09       6.49 f
  u4/sll_454/U104/ZN (AND2_X1)                            0.05       6.54 f
  u4/sll_454/B[54] (fpu_DW01_ash_0)                       0.00       6.54 f
  U1814/ZN (AOI22_X2)                                     0.09       6.63 r
  U1729/ZN (INV_X4)                                       0.03       6.65 f
  u4/add_396/A[0] (fpu_DW01_inc_2)                        0.00       6.65 f
  u4/add_396/U1_1_1/CO (HA_X1)                            0.06       6.72 f
  u4/add_396/U1_1_2/CO (HA_X1)                            0.06       6.78 f
  u4/add_396/U1_1_3/CO (HA_X1)                            0.06       6.84 f
  u4/add_396/U1_1_4/CO (HA_X1)                            0.06       6.90 f
  u4/add_396/U1_1_5/CO (HA_X1)                            0.06       6.96 f
  u4/add_396/U1_1_6/CO (HA_X1)                            0.06       7.01 f
  u4/add_396/U1_1_7/CO (HA_X1)                            0.06       7.07 f
  u4/add_396/U1_1_8/CO (HA_X1)                            0.06       7.13 f
  u4/add_396/U1_1_9/CO (HA_X1)                            0.06       7.19 f
  u4/add_396/U1_1_10/CO (HA_X1)                           0.06       7.25 f
  u4/add_396/U1_1_11/CO (HA_X1)                           0.06       7.31 f
  u4/add_396/U1_1_12/CO (HA_X1)                           0.06       7.37 f
  u4/add_396/U1_1_13/CO (HA_X1)                           0.06       7.43 f
  u4/add_396/U1_1_14/CO (HA_X1)                           0.06       7.49 f
  u4/add_396/U1_1_15/CO (HA_X1)                           0.06       7.55 f
  u4/add_396/U1_1_16/CO (HA_X1)                           0.06       7.61 f
  u4/add_396/U1_1_17/CO (HA_X1)                           0.06       7.67 f
  u4/add_396/U1_1_18/CO (HA_X1)                           0.06       7.73 f
  u4/add_396/U1_1_19/CO (HA_X1)                           0.06       7.79 f
  u4/add_396/U1_1_20/CO (HA_X1)                           0.06       7.85 f
  u4/add_396/U1_1_21/CO (HA_X1)                           0.06       7.91 f
  u4/add_396/U1_1_22/CO (HA_X1)                           0.06       7.97 f
  u4/add_396/U1_1_23/CO (HA_X1)                           0.06       8.03 f
  u4/add_396/U1_1_24/CO (HA_X1)                           0.06       8.09 f
  u4/add_396/U1_1_25/CO (HA_X1)                           0.06       8.15 f
  u4/add_396/U1_1_26/CO (HA_X1)                           0.06       8.21 f
  u4/add_396/U1_1_27/CO (HA_X1)                           0.06       8.27 f
  u4/add_396/U1_1_28/CO (HA_X1)                           0.06       8.33 f
  u4/add_396/U1_1_29/CO (HA_X1)                           0.06       8.39 f
  u4/add_396/U1_1_30/CO (HA_X1)                           0.06       8.45 f
  u4/add_396/U1_1_31/CO (HA_X1)                           0.06       8.50 f
  u4/add_396/U1_1_32/CO (HA_X1)                           0.06       8.56 f
  u4/add_396/U1_1_33/CO (HA_X1)                           0.06       8.62 f
  u4/add_396/U1_1_34/CO (HA_X1)                           0.06       8.68 f
  u4/add_396/U1_1_35/CO (HA_X1)                           0.06       8.74 f
  u4/add_396/U1_1_36/CO (HA_X1)                           0.06       8.80 f
  u4/add_396/U1_1_37/CO (HA_X1)                           0.06       8.86 f
  u4/add_396/U1_1_38/CO (HA_X1)                           0.06       8.92 f
  u4/add_396/U1_1_39/CO (HA_X1)                           0.06       8.98 f
  u4/add_396/U1_1_40/CO (HA_X1)                           0.06       9.04 f
  u4/add_396/U1_1_41/CO (HA_X1)                           0.06       9.10 f
  u4/add_396/U1_1_42/CO (HA_X1)                           0.06       9.16 f
  u4/add_396/U1_1_43/CO (HA_X1)                           0.06       9.22 f
  u4/add_396/U1_1_44/CO (HA_X1)                           0.06       9.28 f
  u4/add_396/U1_1_45/CO (HA_X1)                           0.06       9.34 f
  u4/add_396/U1_1_46/CO (HA_X1)                           0.06       9.40 f
  u4/add_396/U1_1_47/CO (HA_X1)                           0.06       9.46 f
  u4/add_396/U1_1_48/CO (HA_X1)                           0.06       9.52 f
  u4/add_396/U1_1_49/CO (HA_X1)                           0.06       9.58 f
  u4/add_396/U1_1_50/CO (HA_X1)                           0.06       9.64 f
  u4/add_396/U1_1_51/CO (HA_X1)                           0.06       9.70 f
  u4/add_396/SUM[52] (fpu_DW01_inc_2)                     0.00       9.70 f
  U1736/ZN (NAND2_X2)                                     0.04       9.74 r
  U3713/ZN (NOR2_X2)                                      0.03       9.77 f
  U1701/ZN (INV_X4)                                       0.03       9.80 r
  U3937/ZN (NAND3_X2)                                     0.02       9.81 f
  U3935/ZN (NAND3_X2)                                     0.05       9.87 r
  U3430/ZN (NOR2_X2)                                      0.02       9.89 f
  U3938/ZN (AOI222_X1)                                    0.12      10.01 r
  U8/ZN (NAND2_X2)                                        0.07      10.08 f
  U4337/ZN (NOR2_X1)                                      0.07      10.15 r
  U4338/ZN (INV_X1)                                       0.03      10.19 f
  U4339/ZN (NOR2_X1)                                      0.06      10.24 r
  U4340/ZN (INV_X1)                                       0.03      10.27 f
  U4341/ZN (NOR2_X1)                                      0.06      10.33 r
  U4342/ZN (INV_X1)                                       0.03      10.36 f
  U4006/ZN (OR2_X4)                                       0.07      10.43 f
  U4343/ZN (NOR2_X1)                                      0.07      10.50 r
  U4344/ZN (NAND2_X1)                                     0.05      10.54 f
  U4345/ZN (NOR2_X1)                                      0.08      10.62 r
  U4346/ZN (NAND2_X1)                                     0.05      10.68 f
  U4347/ZN (NOR2_X1)                                      0.07      10.74 r
  U4348/Z (XOR2_X1)                                       0.10      10.84 r
  U1691/ZN (AOI22_X2)                                     0.02      10.86 f
  U1688/ZN (AND3_X2)                                      0.08      10.95 f
  U1637/ZN (NAND4_X2)                                     0.04      10.98 r
  U1636/ZN (NAND4_X2)                                     0.03      11.01 f
  U3416/ZN (OAI21_X2)                                     0.04      11.06 r
  U1632/ZN (AOI22_X2)                                     0.02      11.08 f
  U3378/ZN (OAI33_X1)                                     0.17      11.25 r
  U1631/ZN (INV_X4)                                       0.02      11.27 f
  U1630/ZN (OAI211_X2)                                    0.07      11.34 r
  U3590/ZN (NOR2_X2)                                      0.03      11.37 f
  U3667/ZN (NOR2_X2)                                      0.11      11.48 r
  U3743/ZN (AOI21_X2)                                     0.06      11.55 f
  U1588/ZN (NOR4_X2)                                      0.09      11.64 r
  U1587/ZN (AND4_X2)                                      0.08      11.71 r
  U3662/ZN (NAND3_X2)                                     0.03      11.74 f
  U1585/ZN (AND3_X2)                                      0.09      11.83 f
  U3580/ZN (OAI21_X2)                                     0.04      11.87 r
  U3966/ZN (NAND2_X2)                                     0.04      11.91 f
  U4010/ZN (INV_X4)                                       0.12      12.03 r
  U1529/ZN (OAI221_X2)                                    0.07      12.10 f
  U1528/ZN (INV_X4)                                       0.03      12.13 r
  U3842/ZN (NOR2_X2)                                      0.02      12.15 f
  out_reg[10]/D (DFF_X2)                                  0.00      12.15 f
  data arrival time                                                 12.15

  clock clk (rise edge)                                  13.89      13.89
  clock network delay (ideal)                             0.00      13.89
  out_reg[10]/CK (DFF_X2)                                 0.00      13.89 r
  library setup time                                     -0.05      13.84
  data required time                                                13.84
  --------------------------------------------------------------------------
  data required time                                                13.84
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69
>>>>>>> 19bcd6ae7dd75d2fa45f393a96c8f1177c0bf471


1
