INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/assignment1/assignment1.srcs/sources_1/new/FA_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit
INFO: [VRFC 10-311] analyzing module FA_GateFlow
INFO: [VRFC 10-311] analyzing module FA_DataFlow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/assignment1/assignment1.srcs/sources_1/new/FA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_tb
