$date
	Fri Mar 30 20:15:59 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo041 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$scope module Exemplo048 $end
$var wire 1 # clock $end
$var wire 1 $ p1 $end
$scope module clk $end
$var reg 1 % clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 # clock $end
$var reg 1 & signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
x$
0#
0"
0!
$end
#2
1&
1$
#7
0&
0$
#12
1&
1$
1%
1#
1"
1!
#24
0%
0#
0"
0!
#31
0&
0$
#36
1&
1$
1%
1#
1"
1!
#48
0%
0#
0"
0!
#55
0&
0$
#60
1&
1$
1%
1#
1"
1!
#72
0%
0#
0"
0!
#79
0&
0$
#84
1&
1$
1%
1#
1"
1!
#96
0%
0#
0"
0!
#103
0&
0$
#108
1&
1$
1%
1#
1"
1!
#120
0%
0#
0"
0!
