

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a9062585c7d8c1292454d5112e137c93a1d88fca_modified_3] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     3 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f2f37bff923d30dbd4ce2cfb5619dd74  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_dsSMYu
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SeLlwZ"
Running: cat _ptx_SeLlwZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FPhV3t
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FPhV3t --output-file  /dev/null 2> _ptx_SeLlwZinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SeLlwZ _ptx2_FPhV3t _ptx_SeLlwZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=31860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 36 sec (156 sec)
gpgpu_simulation_rate = 31860 (inst/sec)
gpgpu_simulation_rate = 2624 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=56389

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 56389 (inst/sec)
gpgpu_simulation_rate = 3807 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=44135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7fa1afc1a100 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 26 sec (326 sec)
gpgpu_simulation_rate = 44135 (inst/sec)
gpgpu_simulation_rate = 3328 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=55891

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 55891 (inst/sec)
gpgpu_simulation_rate = 3888 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=28895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7fa1ac89b580 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 44 sec (824 sec)
gpgpu_simulation_rate = 28895 (inst/sec)
gpgpu_simulation_rate = 2781 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=33883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 54 sec (834 sec)
gpgpu_simulation_rate = 33883 (inst/sec)
gpgpu_simulation_rate = 3018 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 753739
gpu_sim_insn = 4995458
gpu_ipc =       6.6276
gpu_tot_sim_cycle = 3498691
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.5047
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 16582258
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1101
partiton_reqs_in_parallel_util = 16582258
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 753739
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       1.9503 GB/Sec
L2_BW_total  =       1.8218 GB/Sec
gpu_total_sim_rate=24541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 1015, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 988, 844, 844, 859, 1053, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154131	W0_Idle:92076436	W0_Scoreboard:10702607	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1224 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3498690 
mrq_lat_table:4965 	269 	278 	1272 	336 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50370 	11133 	36 	0 	1029 	392 	2832 	1221 	15 	24 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	34842 	442 	109 	3 	26258 	51 	0 	0 	0 	1029 	392 	2832 	1221 	15 	24 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50040 	9533 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	518 	77 	2 	10 	10 	11 	23 	17 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.687500  2.818182  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  2.846154  3.100000  3.181818  3.700000  2.666667  3.000000  3.400000  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.714286  3.181818  2.894737  2.947368  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.083333  2.500000  2.800000  2.692308  2.500000  3.571429  3.058824  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.866667  3.000000  3.363636  3.000000  3.333333  3.200000  2.928571  3.285714  3.333333  4.090909  4.153846  4.166667  5.300000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.470588  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.588235  3.769231  6.142857  3.450000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.583333  2.900000  2.533333  3.470588  2.842105  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.250000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.666667  3.250000  4.875000  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.400000  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.363636  2.277778  3.500000  3.090909  3.875000  3.538461  4.000000  3.466667  4.000000  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.416667  3.230769  2.937500  2.523809  2.700000  3.111111  4.600000  4.333333  6.250000  5.000000  3.923077  6.833333 
average row locality = 7597/2155 = 3.525290
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5        10         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      20298     19906      1718      3157      1366      2832      1894      4209      6534      6898      9669     12796     22704     20964     16299     17183
dram[1]:      16158     17291      6032      1785      2822      2484      1748      1367      7279      9625     19403     13351     19729     22303     13987     14578
dram[2]:      11972     16647      7077      2082      6434      1526      2471      4063      6101      6663      9744     15420     21797     20916     20383     22765
dram[3]:      16598     14665      2043      1527      6587      2345      1639      1297      7566      9721     11993     11099     21939     22989     20375     15240
dram[4]:      14262     16424      8930      1903      1831      2657      1566      1234      6702      7392     13453     11062     17127     20661     17431     18557
dram[5]:      13913     15073      1661      1379      3949      1652      5847      1883      7103      5895      9894     11376     20313     14107     16769     16404
dram[6]:      13278     19017      5669      9260      4746      1695      6609      1501      6285      6229     11992     12347     18956     19219     17247     19601
dram[7]:      14868     14463      2151      3846      1297      4047      7047      3046      8537      8152     12025     18885     16139     20899     16684     25772
dram[8]:      20563     16926      1528      2226      1511      4897      2987      1550      7857      8754     11133     10275     20067     17620     20662     20016
dram[9]:      17774     20566      2491      1594      1832      1469      2457      1575      8250     15200     14657     11802     17398     16694     16213     21469
dram[10]:      16101     12341      3131     10765      2475      1314      2741      1056      7417      6940     14136     10869     16352     18564     16270     20055
maximum mf latency per bank:
dram[0]:     230680     18205      5193     52123       412     84262     29764     73682     10608     27397     10680     73384    195098     13337     18334     18365
dram[1]:      20818     22568    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410     36286     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497     28331      3445       526     10603     10616    151099     10691     19946     13301     18277     18308
dram[5]:      18216     30898      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     36287     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365     26009       460     89441     32701       489     10633     10673     10670     10703    195129     24798    248288     18242
dram[9]:      18177     18204     35795       359     17798       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207     35365    258751     32574       430     75319       489     14952     10662     85985     10706     13310     15641     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573184 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001401
n_activity=13637 dram_eff=0.3674
bk0: 136a 3575329i bk1: 112a 3575472i bk2: 116a 3575580i bk3: 116a 3575574i bk4: 132a 3575522i bk5: 144a 3575190i bk6: 156a 3575044i bk7: 108a 3575314i bk8: 172a 3575330i bk9: 172a 3575082i bk10: 200a 3575163i bk11: 188a 3575146i bk12: 168a 3575469i bk13: 156a 3575415i bk14: 168a 3575457i bk15: 152a 3575477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00252203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573305 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001352
n_activity=13063 dram_eff=0.3702
bk0: 136a 3575390i bk1: 124a 3575381i bk2: 116a 3575494i bk3: 112a 3575576i bk4: 116a 3575529i bk5: 132a 3575478i bk6: 124a 3575253i bk7: 128a 3575250i bk8: 168a 3575312i bk9: 180a 3575134i bk10: 176a 3575420i bk11: 172a 3575312i bk12: 152a 3575603i bk13: 148a 3575505i bk14: 172a 3575414i bk15: 168a 3575328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573162 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001409
n_activity=14234 dram_eff=0.3539
bk0: 156a 3575146i bk1: 124a 3575506i bk2: 132a 3575383i bk3: 144a 3575358i bk4: 124a 3575482i bk5: 128a 3575364i bk6: 128a 3575317i bk7: 124a 3575324i bk8: 188a 3575180i bk9: 192a 3574999i bk10: 200a 3575165i bk11: 176a 3575197i bk12: 148a 3575633i bk13: 164a 3575397i bk14: 140a 3575708i bk15: 160a 3575465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00225638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573159 n_act=208 n_pre=192 n_req=714 n_rd=2416 n_write=110 bw_util=0.001413
n_activity=14047 dram_eff=0.3596
bk0: 152a 3575191i bk1: 128a 3575354i bk2: 128a 3575575i bk3: 120a 3575485i bk4: 148a 3575331i bk5: 132a 3575332i bk6: 128a 3575392i bk7: 140a 3575105i bk8: 172a 3575350i bk9: 176a 3575089i bk10: 164a 3575480i bk11: 180a 3575277i bk12: 164a 3575486i bk13: 160a 3575397i bk14: 148a 3575600i bk15: 176a 3575280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00217752
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0964600, atomic=0 1 entries : 0x7fa1a45dc270 :  mf: uid=1064120, sid25:w12, part=4, addr=0xc0964620, load , size=32, unknown  status = IN_PARTITION_DRAM (3498690), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573311 n_act=181 n_pre=165 n_req=683 n_rd=2327 n_write=101 bw_util=0.001358
n_activity=12801 dram_eff=0.3793
bk0: 127a 3575364i bk1: 136a 3575367i bk2: 132a 3575556i bk3: 104a 3575585i bk4: 104a 3575641i bk5: 120a 3575534i bk6: 132a 3575277i bk7: 140a 3575149i bk8: 168a 3575273i bk9: 164a 3575257i bk10: 184a 3575283i bk11: 180a 3575207i bk12: 172a 3575431i bk13: 148a 3575475i bk14: 160a 3575492i bk15: 156a 3575387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573136 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001426
n_activity=14277 dram_eff=0.3571
bk0: 140a 3575356i bk1: 136a 3575258i bk2: 140a 3575322i bk3: 128a 3575524i bk4: 124a 3575432i bk5: 104a 3575516i bk6: 96a 3575522i bk7: 108a 3575402i bk8: 164a 3575435i bk9: 188a 3575100i bk10: 212a 3575189i bk11: 180a 3575211i bk12: 156a 3575597i bk13: 216a 3574946i bk14: 172a 3575427i bk15: 176a 3575288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00246946
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573221 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001386
n_activity=13903 dram_eff=0.3565
bk0: 144a 3575348i bk1: 112a 3575522i bk2: 128a 3575482i bk3: 108a 3575587i bk4: 128a 3575510i bk5: 112a 3575477i bk6: 112a 3575491i bk7: 128a 3575244i bk8: 192a 3575231i bk9: 180a 3575059i bk10: 172a 3575415i bk11: 188a 3575080i bk12: 188a 3575320i bk13: 164a 3575323i bk14: 168a 3575464i bk15: 164a 3575251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00226644
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573309 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.001352
n_activity=12855 dram_eff=0.3762
bk0: 136a 3575447i bk1: 136a 3575388i bk2: 92a 3575742i bk3: 104a 3575557i bk4: 144a 3575264i bk5: 108a 3575484i bk6: 132a 3575213i bk7: 136a 3575319i bk8: 148a 3575504i bk9: 148a 3575367i bk10: 204a 3575208i bk11: 192a 3575073i bk12: 172a 3575406i bk13: 144a 3575512i bk14: 172a 3575399i bk15: 156a 3575417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00222031
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573358 n_act=179 n_pre=163 n_req=660 n_rd=2300 n_write=85 bw_util=0.001334
n_activity=12544 dram_eff=0.3803
bk0: 100a 3575643i bk1: 124a 3575515i bk2: 128a 3575513i bk3: 140a 3575558i bk4: 116a 3575500i bk5: 96a 3575558i bk6: 124a 3575305i bk7: 124a 3575204i bk8: 164a 3575447i bk9: 152a 3575360i bk10: 188a 3575303i bk11: 188a 3575104i bk12: 172a 3575408i bk13: 164a 3575329i bk14: 172a 3575400i bk15: 148a 3575445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573379 n_act=184 n_pre=168 n_req=653 n_rd=2268 n_write=86 bw_util=0.001317
n_activity=12716 dram_eff=0.3702
bk0: 104a 3575597i bk1: 96a 3575596i bk2: 132a 3575442i bk3: 128a 3575509i bk4: 136a 3575342i bk5: 120a 3575491i bk6: 112a 3575389i bk7: 108a 3575373i bk8: 164a 3575380i bk9: 148a 3575383i bk10: 184a 3575324i bk11: 176a 3575238i bk12: 160a 3575530i bk13: 164a 3575363i bk14: 168a 3575456i bk15: 168a 3575308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3576085 n_nop=3573158 n_act=203 n_pre=187 n_req=725 n_rd=2416 n_write=121 bw_util=0.001419
n_activity=13886 dram_eff=0.3654
bk0: 116a 3575624i bk1: 132a 3575355i bk2: 148a 3575382i bk3: 104a 3575633i bk4: 128a 3575509i bk5: 132a 3575326i bk6: 140a 3575136i bk7: 160a 3574921i bk8: 188a 3575171i bk9: 192a 3575036i bk10: 164a 3575457i bk11: 176a 3575172i bk12: 164a 3575517i bk13: 156a 3575388i bk14: 172a 3575379i bk15: 144a 3575476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00214396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.13834
	minimum = 6
	maximum = 29
Network latency average = 7.13038
	minimum = 6
	maximum = 28
Slowest packet = 103721
Flit latency average = 6.7352
	minimum = 6
	maximum = 27
Slowest flit = 190630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000411522
	minimum = 0.000254067 (at node 2)
	maximum = 0.000528035 (at node 38)
Accepted packet rate average = 0.000411522
	minimum = 0.000254067 (at node 2)
	maximum = 0.000528035 (at node 38)
Injected flit rate average = 0.000617907
	minimum = 0.000262691 (at node 2)
	maximum = 0.00101295 (at node 38)
Accepted flit rate average= 0.000617907
	minimum = 0.00049553 (at node 43)
	maximum = 0.000841804 (at node 21)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9108 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.4286 (7 samples)
Network latency average = 9.53816 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.5714 (7 samples)
Flit latency average = 9.30524 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200231 (7 samples)
	minimum = 0.0168292 (7 samples)
	maximum = 0.0270129 (7 samples)
Accepted packet rate average = 0.0200231 (7 samples)
	minimum = 0.0168292 (7 samples)
	maximum = 0.0270129 (7 samples)
Injected flit rate average = 0.0300944 (7 samples)
	minimum = 0.0169107 (7 samples)
	maximum = 0.0509096 (7 samples)
Accepted flit rate average = 0.0300944 (7 samples)
	minimum = 0.0225927 (7 samples)
	maximum = 0.0397566 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 35 sec (1355 sec)
gpgpu_simulation_rate = 24541 (inst/sec)
gpgpu_simulation_rate = 2582 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 16652
gpu_sim_insn = 4456084
gpu_ipc =     267.6005
gpu_tot_sim_cycle = 3737493
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.0897
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14475
partiton_reqs_in_parallel = 366344
partiton_reqs_in_parallel_total    = 42369359
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4343
partiton_reqs_in_parallel_util = 366344
partiton_reqs_in_parallel_util_total    = 42369359
gpu_sim_cycle_parition_util = 16652
gpu_tot_sim_cycle_parition_util    = 1925889
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =      66.7734 GB/Sec
L2_BW_total  =       2.0029 GB/Sec
gpu_total_sim_rate=27425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
979, 1135, 948, 949, 948, 949, 1212, 949, 949, 964, 964, 979, 1123, 964, 949, 964, 1137, 836, 866, 836, 836, 866, 836, 836, 836, 836, 851, 851, 836, 836, 851, 836, 723, 723, 723, 738, 738, 738, 972, 723, 738, 945, 723, 893, 738, 738, 723, 723, 1087, 704, 704, 704, 719, 719, 734, 704, 719, 704, 704, 704, 704, 704, 719, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 11549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5078
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1585
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174235	W0_Idle:92784238	W0_Scoreboard:10758454	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1069 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3737492 
mrq_lat_table:4965 	269 	278 	1272 	336 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61663 	11493 	36 	0 	1075 	424 	2832 	1221 	15 	24 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	42031 	1037 	801 	991 	28084 	382 	32 	0 	0 	1075 	424 	2832 	1221 	15 	24 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57322 	10406 	3830 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	529 	78 	2 	10 	13 	12 	23 	17 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.687500  2.818182  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  2.846154  3.100000  3.181818  3.700000  2.666667  3.000000  3.400000  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.714286  3.181818  2.894737  2.947368  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.083333  2.500000  2.800000  2.692308  2.500000  3.571429  3.058824  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.866667  3.000000  3.363636  3.000000  3.333333  3.200000  2.928571  3.285714  3.333333  4.090909  4.153846  4.166667  5.300000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.470588  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.588235  3.769231  6.142857  3.450000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.583333  2.900000  2.533333  3.470588  2.842105  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.250000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.666667  3.250000  4.875000  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.400000  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.363636  2.277778  3.500000  3.090909  3.875000  3.538461  4.000000  3.466667  4.000000  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.416667  3.230769  2.937500  2.523809  2.700000  3.111111  4.600000  4.333333  6.250000  5.000000  3.923077  6.833333 
average row locality = 7597/2155 = 3.525290
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5        10         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      20471     20074      1792      3246      1643      3028      2170      4604      6774      7149     10007     13186     23172     21453     16537     17486
dram[1]:      16279     17339      6093      1877      3097      2831      2077      1687      7510      9891     19823     13804     20213     22609     14239     14818
dram[2]:      12085     16777      7142      2153      6688      1788      2797      4408      6352      6895     10200     15768     22104     21265     20679     23039
dram[3]:      16693     14734      2127      1561      6828      2568      2003      1579      7873      9984     12229     11442     22220     23343     20641     15449
dram[4]:      14424     16572      9015      1959      2175      2985      1832      1483      6976      7704     13712     11633     17443     21042     17687     18813
dram[5]:      13974     15235      1712      1442      4193      1959      6313      2310      7404      6122     10179     11620     20637     14396     17030     16625
dram[6]:      13416     19115      5758      9336      5054      2032      6993      1806      6493      6480     12462     12734     19154     19439     17509     19853
dram[7]:      14963     14617      2224      3906      1503      4367      7369      3356      8828      8411     12431     19212     16506     21339     16909     26056
dram[8]:      20666     17110      1574      2295      1780      5211      3371      1909      8210      9082     11527     10486     23039     17863     20900     20299
dram[9]:      17973     20730      2570      1702      2081      1756      2808      1963      8552     15497     14934     12368     17842     16959     16425     21665
dram[10]:      16196     12521      3218     10868      2718      1534      2969      1296      7688      7182     14524     11224     16681     19017     16480     20331
maximum mf latency per bank:
dram[0]:     230680     18205      5193     52123       412     84262     29764     73682     10608     27397     10680     73384    195098     13337     18334     18365
dram[1]:      20818     22568    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410     36286     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497     28331      3445       526     10603     10616    151099     10691     19946     13301     18277     18308
dram[5]:      18216     30898      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     73658       512     36287     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365     26009       460     89441     32701       489     10633     10673     10670     10703    195129     24798    248288     18242
dram[9]:      18177     18204     35795       452     17798       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207     35365    258751     32574       430     75319       489     14952     10662     85985     10706     13310     15641     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604103 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001389
n_activity=13637 dram_eff=0.3674
bk0: 136a 3606248i bk1: 112a 3606391i bk2: 116a 3606499i bk3: 116a 3606493i bk4: 132a 3606441i bk5: 144a 3606109i bk6: 156a 3605963i bk7: 108a 3606233i bk8: 172a 3606249i bk9: 172a 3606001i bk10: 200a 3606082i bk11: 188a 3606065i bk12: 168a 3606388i bk13: 156a 3606334i bk14: 168a 3606376i bk15: 152a 3606396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00250041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604224 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001341
n_activity=13063 dram_eff=0.3702
bk0: 136a 3606309i bk1: 124a 3606300i bk2: 116a 3606413i bk3: 112a 3606495i bk4: 116a 3606448i bk5: 132a 3606397i bk6: 124a 3606172i bk7: 128a 3606169i bk8: 168a 3606231i bk9: 180a 3606053i bk10: 176a 3606339i bk11: 172a 3606231i bk12: 152a 3606522i bk13: 148a 3606424i bk14: 172a 3606333i bk15: 168a 3606247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00232354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604081 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001397
n_activity=14234 dram_eff=0.3539
bk0: 156a 3606065i bk1: 124a 3606425i bk2: 132a 3606302i bk3: 144a 3606277i bk4: 124a 3606401i bk5: 128a 3606283i bk6: 128a 3606236i bk7: 124a 3606243i bk8: 188a 3606099i bk9: 192a 3605918i bk10: 200a 3606084i bk11: 176a 3606116i bk12: 148a 3606552i bk13: 164a 3606316i bk14: 140a 3606627i bk15: 160a 3606384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00223704
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604078 n_act=208 n_pre=192 n_req=714 n_rd=2416 n_write=110 bw_util=0.001401
n_activity=14047 dram_eff=0.3596
bk0: 152a 3606110i bk1: 128a 3606273i bk2: 128a 3606494i bk3: 120a 3606404i bk4: 148a 3606250i bk5: 132a 3606251i bk6: 128a 3606311i bk7: 140a 3606024i bk8: 172a 3606269i bk9: 176a 3606008i bk10: 164a 3606399i bk11: 180a 3606196i bk12: 164a 3606405i bk13: 160a 3606316i bk14: 148a 3606519i bk15: 176a 3606199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00215886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604229 n_act=181 n_pre=165 n_req=683 n_rd=2328 n_write=101 bw_util=0.001347
n_activity=12818 dram_eff=0.379
bk0: 128a 3606281i bk1: 136a 3606286i bk2: 132a 3606475i bk3: 104a 3606504i bk4: 104a 3606560i bk5: 120a 3606453i bk6: 132a 3606196i bk7: 140a 3606068i bk8: 168a 3606192i bk9: 164a 3606176i bk10: 184a 3606202i bk11: 180a 3606126i bk12: 172a 3606350i bk13: 148a 3606394i bk14: 160a 3606411i bk15: 156a 3606306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00232104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604055 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001413
n_activity=14277 dram_eff=0.3571
bk0: 140a 3606275i bk1: 136a 3606177i bk2: 140a 3606241i bk3: 128a 3606443i bk4: 124a 3606351i bk5: 104a 3606435i bk6: 96a 3606441i bk7: 108a 3606321i bk8: 164a 3606354i bk9: 188a 3606019i bk10: 212a 3606108i bk11: 180a 3606130i bk12: 156a 3606516i bk13: 216a 3605865i bk14: 172a 3606346i bk15: 176a 3606207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00244829
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604140 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001374
n_activity=13903 dram_eff=0.3565
bk0: 144a 3606267i bk1: 112a 3606441i bk2: 128a 3606401i bk3: 108a 3606506i bk4: 128a 3606429i bk5: 112a 3606396i bk6: 112a 3606410i bk7: 128a 3606163i bk8: 192a 3606150i bk9: 180a 3605978i bk10: 172a 3606334i bk11: 188a 3605999i bk12: 188a 3606239i bk13: 164a 3606242i bk14: 168a 3606383i bk15: 164a 3606170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00224702
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604228 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.001341
n_activity=12855 dram_eff=0.3762
bk0: 136a 3606366i bk1: 136a 3606307i bk2: 92a 3606661i bk3: 104a 3606476i bk4: 144a 3606183i bk5: 108a 3606403i bk6: 132a 3606132i bk7: 136a 3606238i bk8: 148a 3606423i bk9: 148a 3606286i bk10: 204a 3606127i bk11: 192a 3605992i bk12: 172a 3606325i bk13: 144a 3606431i bk14: 172a 3606318i bk15: 156a 3606336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00220127
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604277 n_act=179 n_pre=163 n_req=660 n_rd=2300 n_write=85 bw_util=0.001322
n_activity=12544 dram_eff=0.3803
bk0: 100a 3606562i bk1: 124a 3606434i bk2: 128a 3606432i bk3: 140a 3606477i bk4: 116a 3606419i bk5: 96a 3606477i bk6: 124a 3606224i bk7: 124a 3606123i bk8: 164a 3606366i bk9: 152a 3606279i bk10: 188a 3606222i bk11: 188a 3606023i bk12: 172a 3606327i bk13: 164a 3606248i bk14: 172a 3606319i bk15: 148a 3606364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604298 n_act=184 n_pre=168 n_req=653 n_rd=2268 n_write=86 bw_util=0.001305
n_activity=12716 dram_eff=0.3702
bk0: 104a 3606516i bk1: 96a 3606515i bk2: 132a 3606361i bk3: 128a 3606428i bk4: 136a 3606261i bk5: 120a 3606410i bk6: 112a 3606308i bk7: 108a 3606292i bk8: 164a 3606299i bk9: 148a 3606302i bk10: 184a 3606243i bk11: 176a 3606157i bk12: 160a 3606449i bk13: 164a 3606282i bk14: 168a 3606375i bk15: 168a 3606227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192487
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607004 n_nop=3604077 n_act=203 n_pre=187 n_req=725 n_rd=2416 n_write=121 bw_util=0.001407
n_activity=13886 dram_eff=0.3654
bk0: 116a 3606543i bk1: 132a 3606274i bk2: 148a 3606301i bk3: 104a 3606552i bk4: 128a 3606428i bk5: 132a 3606245i bk6: 140a 3606055i bk7: 160a 3605840i bk8: 188a 3606090i bk9: 192a 3605955i bk10: 164a 3606376i bk11: 176a 3606091i bk12: 164a 3606436i bk13: 156a 3606307i bk14: 172a 3606298i bk15: 144a 3606395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00212559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5388
	minimum = 6
	maximum = 360
Network latency average = 13.6044
	minimum = 6
	maximum = 253
Slowest packet = 137132
Flit latency average = 13.8193
	minimum = 6
	maximum = 252
Slowest flit = 232347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0140904
	minimum = 0.0109303 (at node 14)
	maximum = 0.0417392 (at node 44)
Accepted packet rate average = 0.0140904
	minimum = 0.0109303 (at node 14)
	maximum = 0.0417392 (at node 44)
Injected flit rate average = 0.0211357
	minimum = 0.0141733 (at node 14)
	maximum = 0.0528797 (at node 44)
Accepted flit rate average= 0.0211357
	minimum = 0.0175365 (at node 47)
	maximum = 0.072338 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7393 (8 samples)
	minimum = 6 (8 samples)
	maximum = 96.125 (8 samples)
Network latency average = 10.0464 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70.625 (8 samples)
Flit latency average = 9.8695 (8 samples)
	minimum = 6 (8 samples)
	maximum = 69.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0192815 (8 samples)
	minimum = 0.0160918 (8 samples)
	maximum = 0.0288537 (8 samples)
Accepted packet rate average = 0.0192815 (8 samples)
	minimum = 0.0160918 (8 samples)
	maximum = 0.0288537 (8 samples)
Injected flit rate average = 0.0289745 (8 samples)
	minimum = 0.0165685 (8 samples)
	maximum = 0.0511558 (8 samples)
Accepted flit rate average = 0.0289745 (8 samples)
	minimum = 0.0219607 (8 samples)
	maximum = 0.0438292 (8 samples)
Injected packet size average = 1.50271 (8 samples)
Accepted packet size average = 1.50271 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 55 sec (1375 sec)
gpgpu_simulation_rate = 27425 (inst/sec)
gpgpu_simulation_rate = 2718 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 499851
gpu_sim_insn = 5111858
gpu_ipc =      10.2268
gpu_tot_sim_cycle = 4464566
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.5915
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14475
partiton_reqs_in_parallel = 10996722
partiton_reqs_in_parallel_total    = 42735703
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0353
partiton_reqs_in_parallel_util = 10996722
partiton_reqs_in_parallel_util_total    = 42735703
gpu_sim_cycle_parition_util = 499851
gpu_tot_sim_cycle_parition_util    = 1942541
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       9.2704 GB/Sec
L2_BW_total  =       2.7146 GB/Sec
gpu_total_sim_rate=24553

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1094, 1250, 1063, 1064, 1259, 1064, 1472, 1064, 1064, 1079, 1224, 1291, 1238, 1079, 1562, 1079, 1423, 951, 981, 951, 1214, 1178, 1345, 1148, 951, 1174, 966, 966, 951, 951, 966, 1122, 985, 815, 815, 830, 1001, 830, 1287, 815, 830, 1037, 815, 985, 1001, 1131, 1168, 986, 1298, 796, 1112, 888, 1008, 811, 826, 796, 1008, 796, 796, 796, 796, 796, 811, 796, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 12340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5869
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1585
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199597	W0_Idle:111104409	W0_Scoreboard:20004448	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 834 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4464565 
mrq_lat_table:11865 	293 	336 	3848 	557 	389 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105442 	16045 	36 	2 	1218 	573 	2869 	1278 	103 	105 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	83584 	1079 	801 	991 	34818 	382 	32 	0 	2 	1219 	572 	2869 	1278 	103 	105 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94554 	10737 	3831 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	4108 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1322 	90 	7 	23 	45 	50 	70 	37 	13 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.125000  2.175000  2.302325  2.342857  2.475000  2.244444  2.000000  2.190476  2.163265  2.169811  2.480000  2.622222  2.538461  2.465116  2.705882  3.161290 
dram[1]:  2.256410  2.093023  2.378378  2.514286  2.093023  2.205128  2.605263  2.285714  2.270833  2.229167  2.690476  2.967742  3.233333  2.526316  3.000000  3.200000 
dram[2]:  2.000000  2.562500  2.170732  2.113636  2.275000  2.083333  1.962963  2.142857  2.311111  2.176471  2.568182  2.333333  2.969697  3.032258  2.857143  2.794118 
dram[3]:  2.102041  2.285714  2.051282  2.000000  1.980392  2.166667  2.214286  2.175000  2.700000  2.460000  2.619048  2.500000  2.857143  2.947368  2.511628  2.694444 
dram[4]:  2.086957  2.270270  2.130435  1.976744  2.393939  2.000000  2.261905  2.666667  2.425000  2.204545  2.479167  2.466667  3.423077  2.939394  2.710526  2.628572 
dram[5]:  2.090909  2.019608  2.041667  2.966667  2.040000  2.641026  2.260870  2.243243  2.416667  2.350000  2.878049  2.463415  2.567568  2.609756  2.659091  3.028571 
dram[6]:  2.486486  2.093023  2.244444  1.925000  2.350000  2.208333  2.000000  2.111111  2.446809  2.392157  2.500000  2.200000  2.973684  2.764706  2.565217  2.648649 
dram[7]:  2.200000  2.425000  2.105263  1.978261  1.890625  2.441176  2.263158  2.333333  2.542857  2.386364  2.500000  2.361702  2.600000  3.125000  2.609756  2.611111 
dram[8]:  2.000000  2.136364  2.119048  2.484848  1.812500  2.000000  2.191489  2.065217  2.500000  2.416667  2.769231  2.634146  2.909091  2.777778  2.833333  3.218750 
dram[9]:  2.444444  2.261905  1.880000  2.181818  1.980769  2.341463  2.361111  2.388889  2.234043  2.325581  2.295455  3.000000  2.705882  2.710526  2.650000  2.763158 
dram[10]:  2.750000  2.358974  2.135135  2.200000  2.302325  2.363636  2.220000  2.191489  2.255319  2.400000  2.512195  2.666667  3.000000  2.685714  3.000000  3.344828 
average row locality = 17384/7262 = 2.393831
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        22        20        24        25        31        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        27        32        24        22        27        26        24        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        30        23        31        30        33        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        31        24        31        25        28        26        26        23        27 
total reads: 4473
bank skew: 34/16 = 2.12
chip skew: 436/374 = 1.17
average mf latency per bank:
dram[0]:       9796      7671      2393      2611      1789      2605      3323      2556      4772      3674      5339      6710     12992      9149      9762      8428
dram[1]:       7829      7811      3523      2383      2305      2541      1481      2638      3980      5230      8856      7710      9654      9860      8955      8514
dram[2]:       7828      7455      4814      2547      5518      1222      4262      3434      3816      4513      5955      8706      9672     11567     10873     13490
dram[3]:      10372      8142      2684      2863      4212      2973      1150      1223      5541      5559      6059      8055     11801     11342      9097     10421
dram[4]:       7802      9771      4816      2400      1888      1923      6142      1059      4035      5710      8349      5703     12041      9576      9731     10630
dram[5]:       6964      6638      1629      1866      2728      1547      3853      1261      5653      4565      5715      6452     11648      9859      7988      8336
dram[6]:       7821     10478      3335      4557      3117      1859      2914      2726      4587      3317      6544      9120      9857     12312      8112     10667
dram[7]:       8060      7254      2193      3203       969      3571      6318      1772      4926      4411      7928     10585      8676      9650     10127     15086
dram[8]:       7089      7929      2880      2694      2605      3866      1874      3645      4885      3912      6934      5751     13115      9137     11133      9142
dram[9]:       6378      7115      2831      1993      1619      1417      1874      1460      4990      7691      8972      6024     12263      9033      9543     11156
dram[10]:       6516      6406      4004      5672      2169      1561      3797      2418      4360      4586      6922      5663      9909     10088     10842      9792
maximum mf latency per bank:
dram[0]:     230680     18205     36507     52123     54276     84262    120473     73682     56920     27397     10680     73384    195098     18373     43816     18365
dram[1]:      20818     22568    128582     70416     59264     67352     18179     88152     39113     90833    248804     49380     13300     21007     93593     20137
dram[2]:      77766     18175    213550     54430    111830     10715    121339     89547     10607     49187     23684    195109     13306     79960     43895    230279
dram[3]:     257915     20845     70389     75165    193082     67483       491       556     95896    171042     51678    119097    157904    208804     98399    101068
dram[4]:      54335    106278    240381     39113     26239     28331     96200       526     10603     98477    151099     10691     77780     13301    114432    114436
dram[5]:      18216     30898      6771     26070     78590     62126     93294       518    103685     36184     30159     38913     95848     85125     36528     18300
dram[6]:      75612    114432     77721    213540     69001     56858     73658    111413     54103     10618     51737    114006    143804    124249     28241     93221
dram[7]:      18158     69981     28459     70411       405     73585    219375     32761     28182     51678    137045    248157     15821     46672     93222    257910
dram[8]:      72739     73014     80369     26122    111833     89441     32701    119470     67249     36204    119130     10703    195129     24798    248288     43838
dram[9]:      18177     75618     35795     10478     38582     36398     32618     26150     41640    230458    195115     10705    116564     54446     62191    180433
dram[10]:      18175     18207     77967    258751     33940     59625    120514     65174     14952     51885     85985     10706     49228     48932     93261     36557
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528621 n_act=688 n_pre=672 n_req=1620 n_rd=4736 n_write=436 bw_util=0.002281
n_activity=37196 dram_eff=0.2781
bk0: 296a 4533181i bk1: 252a 4533420i bk2: 288a 4533269i bk3: 244a 4533657i bk4: 280a 4533429i bk5: 288a 4533208i bk6: 288a 4532927i bk7: 268a 4533095i bk8: 320a 4533069i bk9: 332a 4532814i bk10: 360a 4532862i bk11: 352a 4532884i bk12: 292a 4533430i bk13: 312a 4533157i bk14: 276a 4533580i bk15: 288a 4533405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00323804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528982 n_act=618 n_pre=602 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002183
n_activity=35067 dram_eff=0.2824
bk0: 256a 4533501i bk1: 272a 4533326i bk2: 256a 4533545i bk3: 256a 4533582i bk4: 272a 4533386i bk5: 260a 4533471i bk6: 288a 4533231i bk7: 280a 4533173i bk8: 324a 4533049i bk9: 324a 4532999i bk10: 340a 4533205i bk11: 288a 4533444i bk12: 280a 4533661i bk13: 288a 4533359i bk14: 292a 4533461i bk15: 272a 4533529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00292471
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528787 n_act=660 n_pre=644 n_req=1546 n_rd=4688 n_write=374 bw_util=0.002232
n_activity=36622 dram_eff=0.2764
bk0: 304a 4533133i bk1: 248a 4533653i bk2: 268a 4533442i bk3: 292a 4533346i bk4: 268a 4533462i bk5: 300a 4533116i bk6: 300a 4532905i bk7: 272a 4533153i bk8: 324a 4533175i bk9: 336a 4532790i bk10: 344a 4533109i bk11: 308a 4533214i bk12: 292a 4533595i bk13: 284a 4533527i bk14: 256a 4533836i bk15: 292a 4533516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00280564
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528669 n_act=670 n_pre=654 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002276
n_activity=37014 dram_eff=0.2788
bk0: 304a 4533097i bk1: 244a 4533569i bk2: 256a 4533588i bk3: 264a 4533420i bk4: 300a 4533072i bk5: 308a 4533133i bk6: 276a 4533227i bk7: 252a 4533310i bk8: 316a 4533307i bk9: 372a 4532799i bk10: 328a 4533233i bk11: 316a 4533246i bk12: 300a 4533516i bk13: 320a 4533212i bk14: 308a 4533168i bk15: 296a 4533431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00277962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528880 n_act=642 n_pre=626 n_req=1540 n_rd=4620 n_write=385 bw_util=0.002207
n_activity=35549 dram_eff=0.2816
bk0: 288a 4533282i bk1: 256a 4533493i bk2: 300a 4533291i bk3: 272a 4533414i bk4: 236a 4533691i bk5: 292a 4533258i bk6: 272a 4533204i bk7: 288a 4533083i bk8: 292a 4533356i bk9: 300a 4533103i bk10: 368a 4532923i bk11: 340a 4532959i bk12: 260a 4533816i bk13: 280a 4533427i bk14: 304a 4533341i bk15: 272a 4533465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc08cc880, atomic=0 1 entries : 0x7fa1a555b000 :  mf: uid=1477342, sid06:w13, part=5, addr=0xc08cc8c0, load , size=32, unknown  status = IN_PARTITION_DRAM (4464565), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528586 n_act=672 n_pre=656 n_req=1628 n_rd=4815 n_write=424 bw_util=0.00231
n_activity=37189 dram_eff=0.2817
bk0: 268a 4533328i bk1: 296a 4533039i bk2: 292a 4533273i bk3: 264a 4533664i bk4: 304a 4533081i bk5: 275a 4533269i bk6: 300a 4532988i bk7: 256a 4533297i bk8: 352a 4533022i bk9: 292a 4533325i bk10: 360a 4533143i bk11: 316a 4533094i bk12: 280a 4533525i bk13: 316a 4533118i bk14: 336a 4533122i bk15: 308a 4533331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00314896
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528478 n_act=698 n_pre=682 n_req=1641 n_rd=4872 n_write=423 bw_util=0.002335
n_activity=38056 dram_eff=0.2783
bk0: 276a 4533415i bk1: 272a 4533314i bk2: 288a 4533167i bk3: 244a 4533530i bk4: 276a 4533460i bk5: 304a 4533065i bk6: 276a 4533172i bk7: 332a 4532685i bk8: 340a 4533073i bk9: 356a 4532763i bk10: 332a 4533269i bk11: 344a 4532829i bk12: 328a 4533291i bk13: 276a 4533358i bk14: 340a 4533065i bk15: 288a 4533266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00302526
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528797 n_act=658 n_pre=642 n_req=1558 n_rd=4664 n_write=392 bw_util=0.00223
n_activity=35964 dram_eff=0.2812
bk0: 232a 4533663i bk1: 284a 4533328i bk2: 244a 4533662i bk3: 268a 4533274i bk4: 352a 4532606i bk5: 252a 4533518i bk6: 264a 4533350i bk7: 284a 4533245i bk8: 276a 4533544i bk9: 316a 4533112i bk10: 356a 4533081i bk11: 340a 4532905i bk12: 300a 4533322i bk13: 288a 4533419i bk14: 312a 4533344i bk15: 296a 4533384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00296528
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528754 n_act=663 n_pre=647 n_req=1579 n_rd=4680 n_write=409 bw_util=0.002244
n_activity=36584 dram_eff=0.2782
bk0: 292a 4533132i bk1: 284a 4533222i bk2: 268a 4533442i bk3: 248a 4533705i bk4: 268a 4533289i bk5: 284a 4532982i bk6: 296a 4532930i bk7: 288a 4533029i bk8: 304a 4533350i bk9: 348a 4532908i bk10: 324a 4533332i bk11: 316a 4533149i bk12: 284a 4533585i bk13: 292a 4533328i bk14: 292a 4533520i bk15: 292a 4533477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00292052
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528847 n_act=656 n_pre=640 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002209
n_activity=36460 dram_eff=0.2748
bk0: 264a 4533572i bk1: 284a 4533254i bk2: 280a 4533261i bk3: 288a 4533305i bk4: 292a 4533050i bk5: 276a 4533214i bk6: 244a 4533451i bk7: 252a 4533314i bk8: 328a 4533106i bk9: 304a 4533137i bk10: 312a 4533285i bk11: 312a 4533223i bk12: 272a 4533611i bk13: 296a 4533293i bk14: 300a 4533362i bk15: 296a 4533332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00270068
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4535153 n_nop=4528816 n_act=638 n_pre=622 n_req=1582 n_rd=4660 n_write=417 bw_util=0.002239
n_activity=35966 dram_eff=0.2823
bk0: 248a 4533643i bk1: 276a 4533377i bk2: 252a 4533695i bk3: 268a 4533487i bk4: 280a 4533372i bk5: 288a 4533123i bk6: 328a 4532856i bk7: 288a 4532945i bk8: 328a 4533117i bk9: 356a 4532822i bk10: 312a 4533265i bk11: 336a 4533004i bk12: 280a 4533613i bk13: 272a 4533400i bk14: 268a 4533719i bk15: 280a 4533567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00275603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 562, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.91272
	minimum = 6
	maximum = 30
Network latency average = 6.9105
	minimum = 6
	maximum = 30
Slowest packet = 251063
Flit latency average = 6.41113
	minimum = 6
	maximum = 29
Slowest flit = 377757
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00195611
	minimum = 0.00118035 (at node 5)
	maximum = 0.00237871 (at node 40)
Accepted packet rate average = 0.00195611
	minimum = 0.00118035 (at node 5)
	maximum = 0.00237871 (at node 40)
Injected flit rate average = 0.00294756
	minimum = 0.00143043 (at node 5)
	maximum = 0.00429229 (at node 35)
Accepted flit rate average= 0.00294756
	minimum = 0.00211063 (at node 5)
	maximum = 0.00380714 (at node 10)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.203 (9 samples)
	minimum = 6 (9 samples)
	maximum = 88.7778 (9 samples)
Network latency average = 9.698 (9 samples)
	minimum = 6 (9 samples)
	maximum = 66.1111 (9 samples)
Flit latency average = 9.48524 (9 samples)
	minimum = 6 (9 samples)
	maximum = 65.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0173565 (9 samples)
	minimum = 0.014435 (9 samples)
	maximum = 0.0259121 (9 samples)
Accepted packet rate average = 0.0173565 (9 samples)
	minimum = 0.014435 (9 samples)
	maximum = 0.0259121 (9 samples)
Injected flit rate average = 0.0260827 (9 samples)
	minimum = 0.0148865 (9 samples)
	maximum = 0.0459488 (9 samples)
Accepted flit rate average = 0.0260827 (9 samples)
	minimum = 0.0197552 (9 samples)
	maximum = 0.0393823 (9 samples)
Injected packet size average = 1.50276 (9 samples)
Accepted packet size average = 1.50276 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 4 sec (1744 sec)
gpgpu_simulation_rate = 24553 (inst/sec)
gpgpu_simulation_rate = 2559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 11438
gpu_sim_insn = 4498644
gpu_ipc =     393.3069
gpu_tot_sim_cycle = 4698154
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      10.0722
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14491
partiton_reqs_in_parallel = 251636
partiton_reqs_in_parallel_total    = 53732425
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4905
partiton_reqs_in_parallel_util = 251636
partiton_reqs_in_parallel_util_total    = 53732425
gpu_sim_cycle_parition_util = 11438
gpu_tot_sim_cycle_parition_util    = 2442392
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     196.4212 GB/Sec
L2_BW_total  =       3.0578 GB/Sec
gpu_total_sim_rate=26719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1259, 1415, 1183, 1184, 1394, 1199, 1607, 1199, 1199, 1199, 1374, 1441, 1373, 1244, 1727, 1229, 1543, 1086, 1146, 1086, 1349, 1343, 1495, 1283, 1116, 1324, 1116, 1131, 1086, 1086, 1086, 1242, 1120, 950, 920, 965, 1151, 950, 1467, 935, 965, 1172, 965, 1120, 1151, 1266, 1333, 1121, 1442, 880, 1226, 1017, 1107, 925, 925, 910, 1137, 925, 895, 895, 940, 925, 940, 925, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 132925
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125094
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:382144	W0_Idle:111358716	W0_Scoreboard:20052618	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 735 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4698153 
mrq_lat_table:11865 	293 	336 	3848 	557 	389 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	126962 	17871 	231 	53 	1329 	573 	2869 	1278 	103 	105 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	89138 	2114 	2124 	5549 	43698 	2300 	192 	128 	43 	1325 	572 	2869 	1278 	103 	105 	26 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101813 	11624 	3856 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	19640 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1341 	90 	7 	23 	45 	50 	70 	37 	13 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    164840    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.125000  2.175000  2.302325  2.342857  2.475000  2.244444  2.000000  2.190476  2.163265  2.169811  2.480000  2.622222  2.538461  2.465116  2.705882  3.161290 
dram[1]:  2.256410  2.093023  2.378378  2.514286  2.093023  2.205128  2.605263  2.285714  2.270833  2.229167  2.690476  2.967742  3.233333  2.526316  3.000000  3.200000 
dram[2]:  2.000000  2.562500  2.170732  2.113636  2.275000  2.083333  1.962963  2.142857  2.311111  2.176471  2.568182  2.333333  2.969697  3.032258  2.857143  2.794118 
dram[3]:  2.102041  2.285714  2.051282  2.000000  1.980392  2.166667  2.214286  2.175000  2.700000  2.460000  2.619048  2.500000  2.857143  2.947368  2.511628  2.694444 
dram[4]:  2.086957  2.270270  2.130435  1.976744  2.393939  2.000000  2.261905  2.666667  2.425000  2.204545  2.479167  2.466667  3.423077  2.939394  2.710526  2.628572 
dram[5]:  2.090909  2.019608  2.041667  2.966667  2.040000  2.641026  2.260870  2.243243  2.416667  2.350000  2.878049  2.463415  2.567568  2.609756  2.659091  3.028571 
dram[6]:  2.486486  2.093023  2.244444  1.925000  2.350000  2.208333  2.000000  2.111111  2.446809  2.392157  2.500000  2.200000  2.973684  2.764706  2.565217  2.648649 
dram[7]:  2.200000  2.425000  2.105263  1.978261  1.890625  2.441176  2.263158  2.333333  2.542857  2.386364  2.500000  2.361702  2.600000  3.125000  2.609756  2.611111 
dram[8]:  2.000000  2.136364  2.119048  2.484848  1.812500  2.000000  2.191489  2.065217  2.500000  2.416667  2.769231  2.634146  2.909091  2.777778  2.833333  3.218750 
dram[9]:  2.444444  2.261905  1.880000  2.181818  1.980769  2.341463  2.361111  2.388889  2.234043  2.325581  2.295455  3.000000  2.705882  2.710526  2.650000  2.763158 
dram[10]:  2.750000  2.358974  2.135135  2.200000  2.302325  2.363636  2.220000  2.191489  2.255319  2.400000  2.512195  2.666667  3.000000  2.685714  3.000000  3.344828 
average row locality = 17384/7262 = 2.393831
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        22        20        24        25        31        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        27        32        24        22        27        26        24        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        30        23        31        30        33        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        31        24        31        25        28        26        26        23        27 
total reads: 4473
bank skew: 34/16 = 2.12
chip skew: 436/374 = 1.17
average mf latency per bank:
dram[0]:       9918      7811      2506      2762      2129      2908      3547      2794      4996      3885      5571      6936     13355      9454     10000      8677
dram[1]:       7963      7973      3682      2530      2609      2828      1715      2864      4213      5489      9093      8025     10014     10188      9181      8749
dram[2]:       7951      7598      4937      2680      5826      1560      4473      3687      4063      4742      6194      8963     10058     11903     11152     13737
dram[3]:      10478      8284      2838      3030      4524      3211      1399      1460      5771      5766      6284      8348     12048     11611      9317     10693
dram[4]:       7941      9906      4927      2527      2254      2225      6342      1274      4293      5974      8585      5954     12431      9910      9955     10888
dram[5]:       7117      6781      1751      2043      2947      1770      4059      1517      5867      4815      5940      6733     12006     10152      8160      8564
dram[6]:       7970     10628      3465      4735      3403      2045      3148      2933      4809      3508      6800      9372     10098     12613      8309     10901
dram[7]:       8229      7415      2398      3346      1155      3834      6581      2004      5220      4652      8170     10843      8952      9912     10368     15345
dram[8]:       7246      8068      3057      2867      2876      4087      2115      3912      5182      4157      7251      6035     22068      9455     11404      9379
dram[9]:       6506      7286      2995      2131      1870      1644      2172      1746      5252      7954      9282      6298     12568      9303      9765     11390
dram[10]:       6672      6570      4174      5846      2397      1803      3989      2637      4607      4814      7231      5913     10165     10379     11104     10022
maximum mf latency per bank:
dram[0]:     230680     18205     36507     52123     54276     84262    120473     73682     56920     27397     10680     73384    195098     18373     43816     18365
dram[1]:      20818     22568    128582     70416     59264     67352     18179     88152     39113     90833    248804     49380     13300     21007     93593     20137
dram[2]:      77766     18175    213550     54430    111830     10715    121339     89547     10607     49187     23684    195109     13306     79960     43895    230279
dram[3]:     257915     20845     70389     75165    193082     67483       491       556     95896    171042     51678    119097    157904    208804     98399    101068
dram[4]:      54335    106278    240381     39113     26239     28331     96200       526     10603     98477    151099     10691     77780     13301    114432    114436
dram[5]:      18216     30898      6771     26070     78590     62126     93294       518    103685     36184     30159     38913     95848     85125     36528     18300
dram[6]:      75612    114432     77721    213540     69001     56858     73658    111413     54103     10618     51737    114006    143804    124249     28241     93221
dram[7]:      18158     69981     28459     70411      2196     73585    219375     32761     28182     51678    137045    248157     15821     46672     93222    257910
dram[8]:      72739     73014     80369     26122    111833     89441     32701    119470     67249     36204    119130     10703    195129     24798    248288     43838
dram[9]:      18177     75618     35795     10478     38582     36398     32618     26150     41640    230458    195115     10705    116564     54446     62191    180433
dram[10]:      18175     18207     77967    258751     33940     59625    120514     65174     14952     51885     85985     10706     49228     48932     93261     36557
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4549858 n_act=688 n_pre=672 n_req=1620 n_rd=4736 n_write=436 bw_util=0.00227
n_activity=37196 dram_eff=0.2781
bk0: 296a 4554418i bk1: 252a 4554657i bk2: 288a 4554506i bk3: 244a 4554894i bk4: 280a 4554666i bk5: 288a 4554445i bk6: 288a 4554164i bk7: 268a 4554332i bk8: 320a 4554306i bk9: 332a 4554051i bk10: 360a 4554099i bk11: 352a 4554121i bk12: 292a 4554667i bk13: 312a 4554394i bk14: 276a 4554817i bk15: 288a 4554642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00322295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4550219 n_act=618 n_pre=602 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002173
n_activity=35067 dram_eff=0.2824
bk0: 256a 4554738i bk1: 272a 4554563i bk2: 256a 4554782i bk3: 256a 4554819i bk4: 272a 4554623i bk5: 260a 4554708i bk6: 288a 4554468i bk7: 280a 4554410i bk8: 324a 4554286i bk9: 324a 4554236i bk10: 340a 4554442i bk11: 288a 4554681i bk12: 280a 4554898i bk13: 288a 4554596i bk14: 292a 4554698i bk15: 272a 4554766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00291108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4550024 n_act=660 n_pre=644 n_req=1546 n_rd=4688 n_write=374 bw_util=0.002222
n_activity=36622 dram_eff=0.2764
bk0: 304a 4554370i bk1: 248a 4554890i bk2: 268a 4554679i bk3: 292a 4554583i bk4: 268a 4554699i bk5: 300a 4554353i bk6: 300a 4554142i bk7: 272a 4554390i bk8: 324a 4554412i bk9: 336a 4554027i bk10: 344a 4554346i bk11: 308a 4554451i bk12: 292a 4554832i bk13: 284a 4554764i bk14: 256a 4555073i bk15: 292a 4554753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00279256
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4549906 n_act=670 n_pre=654 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002265
n_activity=37014 dram_eff=0.2788
bk0: 304a 4554334i bk1: 244a 4554806i bk2: 256a 4554825i bk3: 264a 4554657i bk4: 300a 4554309i bk5: 308a 4554370i bk6: 276a 4554464i bk7: 252a 4554547i bk8: 316a 4554544i bk9: 372a 4554036i bk10: 328a 4554470i bk11: 316a 4554483i bk12: 300a 4554753i bk13: 320a 4554449i bk14: 308a 4554405i bk15: 296a 4554668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00276666
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4550117 n_act=642 n_pre=626 n_req=1540 n_rd=4620 n_write=385 bw_util=0.002197
n_activity=35549 dram_eff=0.2816
bk0: 288a 4554519i bk1: 256a 4554730i bk2: 300a 4554528i bk3: 272a 4554651i bk4: 236a 4554928i bk5: 292a 4554495i bk6: 272a 4554441i bk7: 288a 4554320i bk8: 292a 4554593i bk9: 300a 4554340i bk10: 368a 4554160i bk11: 340a 4554196i bk12: 260a 4555053i bk13: 280a 4554664i bk14: 304a 4554578i bk15: 272a 4554702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00285972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4549822 n_act=672 n_pre=656 n_req=1628 n_rd=4816 n_write=424 bw_util=0.0023
n_activity=37202 dram_eff=0.2817
bk0: 268a 4554565i bk1: 296a 4554276i bk2: 292a 4554510i bk3: 264a 4554901i bk4: 304a 4554318i bk5: 276a 4554504i bk6: 300a 4554225i bk7: 256a 4554534i bk8: 352a 4554259i bk9: 292a 4554562i bk10: 360a 4554380i bk11: 316a 4554331i bk12: 280a 4554762i bk13: 316a 4554355i bk14: 336a 4554359i bk15: 308a 4554568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00313428
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4549715 n_act=698 n_pre=682 n_req=1641 n_rd=4872 n_write=423 bw_util=0.002324
n_activity=38056 dram_eff=0.2783
bk0: 276a 4554652i bk1: 272a 4554551i bk2: 288a 4554404i bk3: 244a 4554767i bk4: 276a 4554697i bk5: 304a 4554302i bk6: 276a 4554409i bk7: 332a 4553922i bk8: 340a 4554310i bk9: 356a 4554000i bk10: 332a 4554506i bk11: 344a 4554066i bk12: 328a 4554528i bk13: 276a 4554595i bk14: 340a 4554302i bk15: 288a 4554503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00301116
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4550034 n_act=658 n_pre=642 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002219
n_activity=35964 dram_eff=0.2812
bk0: 232a 4554900i bk1: 284a 4554565i bk2: 244a 4554899i bk3: 268a 4554511i bk4: 352a 4553843i bk5: 252a 4554755i bk6: 264a 4554587i bk7: 284a 4554482i bk8: 276a 4554781i bk9: 316a 4554349i bk10: 356a 4554318i bk11: 340a 4554142i bk12: 300a 4554559i bk13: 288a 4554656i bk14: 312a 4554581i bk15: 296a 4554621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00295146
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4549991 n_act=663 n_pre=647 n_req=1579 n_rd=4680 n_write=409 bw_util=0.002234
n_activity=36584 dram_eff=0.2782
bk0: 292a 4554369i bk1: 284a 4554459i bk2: 268a 4554679i bk3: 248a 4554942i bk4: 268a 4554526i bk5: 284a 4554219i bk6: 296a 4554167i bk7: 288a 4554266i bk8: 304a 4554587i bk9: 348a 4554145i bk10: 324a 4554569i bk11: 316a 4554386i bk12: 284a 4554822i bk13: 292a 4554565i bk14: 292a 4554757i bk15: 292a 4554714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00290691
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4550084 n_act=656 n_pre=640 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002199
n_activity=36460 dram_eff=0.2748
bk0: 264a 4554809i bk1: 284a 4554491i bk2: 280a 4554498i bk3: 288a 4554542i bk4: 292a 4554287i bk5: 276a 4554451i bk6: 244a 4554688i bk7: 252a 4554551i bk8: 328a 4554343i bk9: 304a 4554374i bk10: 312a 4554522i bk11: 312a 4554460i bk12: 272a 4554848i bk13: 296a 4554530i bk14: 300a 4554599i bk15: 296a 4554569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00268809
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4556390 n_nop=4550053 n_act=638 n_pre=622 n_req=1582 n_rd=4660 n_write=417 bw_util=0.002229
n_activity=35966 dram_eff=0.2823
bk0: 248a 4554880i bk1: 276a 4554614i bk2: 252a 4554932i bk3: 268a 4554724i bk4: 280a 4554609i bk5: 288a 4554360i bk6: 328a 4554093i bk7: 288a 4554182i bk8: 328a 4554354i bk9: 356a 4554059i bk10: 312a 4554502i bk11: 336a 4554241i bk12: 280a 4554850i bk13: 272a 4554637i bk14: 268a 4554956i bk15: 280a 4554804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00274318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 562, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.7996
	minimum = 6
	maximum = 589
Network latency average = 34.4049
	minimum = 6
	maximum = 347
Slowest packet = 258557
Flit latency average = 39.6162
	minimum = 6
	maximum = 346
Slowest flit = 441028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0414479
	minimum = 0.0326995 (at node 24)
	maximum = 0.209355 (at node 44)
Accepted packet rate average = 0.0414479
	minimum = 0.0326995 (at node 24)
	maximum = 0.209355 (at node 44)
Injected flit rate average = 0.0621718
	minimum = 0.0528087 (at node 24)
	maximum = 0.225574 (at node 44)
Accepted flit rate average= 0.0621718
	minimum = 0.0444153 (at node 6)
	maximum = 0.402492 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2626 (10 samples)
	minimum = 6 (10 samples)
	maximum = 138.8 (10 samples)
Network latency average = 12.1687 (10 samples)
	minimum = 6 (10 samples)
	maximum = 94.2 (10 samples)
Flit latency average = 12.4983 (10 samples)
	minimum = 6 (10 samples)
	maximum = 93.3 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0197656 (10 samples)
	minimum = 0.0162614 (10 samples)
	maximum = 0.0442564 (10 samples)
Accepted packet rate average = 0.0197656 (10 samples)
	minimum = 0.0162614 (10 samples)
	maximum = 0.0442564 (10 samples)
Injected flit rate average = 0.0296916 (10 samples)
	minimum = 0.0186787 (10 samples)
	maximum = 0.0639113 (10 samples)
Accepted flit rate average = 0.0296916 (10 samples)
	minimum = 0.0222212 (10 samples)
	maximum = 0.0756933 (10 samples)
Injected packet size average = 1.50218 (10 samples)
Accepted packet size average = 1.50218 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 31 sec (1771 sec)
gpgpu_simulation_rate = 26719 (inst/sec)
gpgpu_simulation_rate = 2652 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 957448
gpu_sim_insn = 5750033
gpu_ipc =       6.0056
gpu_tot_sim_cycle = 5882824
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       9.0213
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 255
gpu_stall_icnt2sh    = 27075
partiton_reqs_in_parallel = 21063800
partiton_reqs_in_parallel_total    = 53984061
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      12.7571
partiton_reqs_in_parallel_util = 21063800
partiton_reqs_in_parallel_util_total    = 53984061
gpu_sim_cycle_parition_util = 957448
gpu_tot_sim_cycle_parition_util    = 2453830
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      21.6509 GB/Sec
L2_BW_total  =       5.9658 GB/Sec
gpu_total_sim_rate=20993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1976, 1845, 1599, 1863, 1509, 1680, 2323, 2103, 1853, 1996, 2522, 2254, 2034, 1820, 2403, 1816, 2508, 1892, 1963, 1593, 1780, 1628, 2241, 1685, 1662, 1727, 1598, 1758, 1765, 1644, 1933, 1894, 1577, 1813, 1180, 1303, 1463, 1536, 1987, 1273, 1303, 1586, 1225, 1642, 1504, 1772, 2102, 1796, 1731, 1445, 1748, 1486, 1344, 1264, 1852, 1476, 1596, 1017, 1354, 1249, 1229, 1436, 1505, 1581, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 163682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 155761
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3035
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414316	W0_Idle:130253994	W0_Scoreboard:53796368	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 266 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 735 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5882488 
mrq_lat_table:25524 	598 	708 	7170 	1845 	709 	169 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333826 	27363 	235 	55 	1849 	903 	3002 	1552 	365 	583 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	279789 	15438 	4863 	5579 	53245 	2364 	195 	128 	45 	1845 	902 	3002 	1552 	365 	583 	371 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234698 	31435 	9290 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	80151 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2887 	99 	11 	43 	83 	122 	171 	105 	37 	24 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  1.989474  2.070707  2.094737  2.197802  2.261364  2.019231  1.903846  2.019231  1.980582  1.956140  2.018868  2.053571  2.224490  2.121212  2.095745  2.679487 
dram[1]:  1.971698  2.009009  2.123595  2.200000  2.173913  2.151515  2.123595  2.206522  2.056604  2.081818  2.145631  2.242105  2.473684  2.131313  2.348315  2.217391 
dram[2]:  1.918919  2.217391  1.926316  2.058824  2.193548  2.037736  2.009524  2.215054  2.009709  1.920000  2.099010  2.054054  2.345238  2.404494  2.300000  2.264368 
dram[3]:  1.983051  2.054348  2.046729  1.884615  2.045871  2.146067  2.130000  1.893204  2.196262  2.273684  1.991304  2.065421  2.475000  2.302325  2.301205  2.493976 
dram[4]:  1.896226  2.059524  2.052632  2.086021  2.118279  2.131313  2.121212  2.426829  1.903846  2.080808  2.092783  2.110000  2.355556  2.247191  2.260417  2.232323 
dram[5]:  2.042105  2.009901  2.040816  2.512195  2.188119  2.241758  2.144444  2.072165  2.071429  2.160000  2.340425  2.028302  2.151515  2.402174  2.469136  2.340425 
dram[6]:  2.127451  1.941176  2.121212  1.981308  2.064516  2.054945  1.957265  2.067308  2.035714  2.017094  2.209524  2.121495  2.433735  2.382022  2.168421  2.229167 
dram[7]:  1.968750  2.163043  1.929293  1.970874  1.962617  2.088235  2.125000  2.180851  2.178218  2.000000  2.120000  2.000000  2.145833  2.242424  2.340659  2.409639 
dram[8]:  1.970297  2.105263  2.095238  2.193182  1.963964  1.961538  2.187500  2.018868  2.111111  2.073395  2.103774  2.187500  2.222222  2.252632  2.301075  2.487180 
dram[9]:  2.170455  1.989899  1.911765  2.070588  1.840336  2.076923  2.482759  2.069307  2.000000  1.981132  2.066667  2.191489  2.408602  2.389474  2.175258  2.455555 
dram[10]:  2.425000  2.032258  2.087912  2.072917  2.060000  2.122222  2.112245  1.981818  1.946429  2.128713  2.039216  2.276596  2.378049  2.260417  2.314607  2.380952 
average row locality = 36735/17246 = 2.130059
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       141       151       146       149       148       154       147       155       152       158       157       166       158       156       145       154 
dram[1]:       156       166       142       148       149       161       139       152       158       164       161       157       137       154       156       148 
dram[2]:       162       154       140       157       152       164       157       157       150       173       157       168       144       158       157       151 
dram[3]:       175       140       166       148       169       142       160       140       168       163       170       160       148       145       141       157 
dram[4]:       151       130       148       150       143       159       156       147       143       150       150       154       159       148       161       166 
dram[5]:       148       154       149       157       163       151       143       153       170       158       161       153       155       166       150       167 
dram[6]:       169       172       159       159       140       137       171       163       165       168       170       165       151       158       150       159 
dram[7]:       142       149       142       154       159       158       153       154       163       166       159       169       152       164       158       149 
dram[8]:       151       154       167       145       166       154       156       159       169       164       161       152       160       156       157       142 
dram[9]:       147       149       147       132       163       163       160       154       147       155       161       153       163       164       159       162 
dram[10]:       147       144       142       151       149       140       157       162       162       159       152       157       146       157       154       148 
total reads: 27257
bank skew: 175/130 = 1.35
chip skew: 2556/2415 = 1.06
number of total write accesses:
dram[0]:        48        54        53        51        51        56        51        55        52        65        57        64        60        54        52        55 
dram[1]:        53        57        47        50        51        52        50        51        60        65        60        56        51        57        53        56 
dram[2]:        51        50        43        53        52        52        54        49        57        67        55        60        53        56        50        46 
dram[3]:        59        49        53        48        54        49        53        55        67        53        59        61        50        53        50        50 
dram[4]:        50        43        47        44        54        52        54        52        55        56        53        57        53        52        56        55 
dram[5]:        46        49        51        49        58        53        50        48        62        58        59        62        58        55        50        53 
dram[6]:        48        59        51        53        52        50        58        52        63        68        62        62        51        54        56        55 
dram[7]:        47        50        49        49        51        55        51        51        57        58        53        65        54        58        55        51 
dram[8]:        48        46        53        48        52        50        54        55        59        62        62        58        60        58        57        52 
dram[9]:        44        48        48        44        56        53        56        55        61        55        56        53        61        63        52        59 
dram[10]:        47        45        48        48        57        51        50        56        56        56        56        57        49        60        52        52 
total reads: 9478
bank skew: 68/43 = 1.58
chip skew: 894/833 = 1.07
average mf latency per bank:
dram[0]:       8884      7147      3856      4517      7581      6521      5473      4975      5891      5596      6017      8379      9505      9000      8442      7542
dram[1]:       7648      7382      4861      3023      4627      9210      3122      5935      7082      5973      9750     10492      9973      8782      8299      9534
dram[2]:      10712      8253      5985      4772      7919      5992      8296      7414      6303      7174      6249      9516      6412      9749      9671     11824
dram[3]:       8398      5583      5895      3190      5250      6068      5399      5734      8017      7485      8032      7426     10222     12039      8279     11034
dram[4]:       9693      7115      5698      4340      5290      4667      6785      4904      7199      5606      7306      7940      8827      7701      9952      7006
dram[5]:       6654      7030      2304      4408      4246      6350      5006      4158      9876      6793      8592      5594      8645      7304      9600     10381
dram[6]:      12286      8270      6640      4870      5862      7288      7326      4426      4854      6227      5653      5909      8286      9907      9085      9779
dram[7]:       9387      8366      4018      5461      5976      7999      6419      6026      8654      7413      6947     10496      7332      7387     10820     11670
dram[8]:       7120      8714      3873      4901      5990      7363      7461      5941      7626      5733      5262      6156     11966      9698      9897      9193
dram[9]:      11483      9303      5119      3313      9675      8630      4925      6062      7691      8958      9209      8054     10722      8742     10996     12464
dram[10]:       6510     10449      6329      5879      6105      4652      8306      7491      7062      6226      7769      7421      8494      8562     10998      8554
maximum mf latency per bank:
dram[0]:     230680    165922    155664    161316    218325    160677    145414    150389    132170    189411    218633    189651    195098    153000    145678    158845
dram[1]:     218606    134975    128582     70416    215740    218335     75184    150889    171254    132135    248804    218614    179240    194574    202389    223838
dram[2]:     221229    221212    213550    119262    218326    160664    223549    171202    168725    155561    176680    195109     75017    163334    158910    230279
dram[3]:     257915     72412    147788    113942    193082    122673    166530    221074    179544    218903    218620    134697    184466    208804    127590    202359
dram[4]:     218631    179006    240381    150250    215728    118729    132175    150372    179557    173808    151099    207591    181843    122389    145210    145705
dram[5]:     165934    132393     41368     82976    166507    215750    168791    165896    218896    218899    181565    129450    181863    129488    143343    212767
dram[6]:     178875    140179    150398    213540    166520    215739    218623    111413    100873    218877     98297    114006    143804    181864    223840    143330
dram[7]:     189969    145322    150399    150401    218329    160923    219375    218755    218895    218852    137045    248157    147805    194612    212754    257910
dram[8]:     221231    189967    142785    142787    129765    158389    153204    158051    173729    184110    119130    187061    195129    163331    248288    142541
dram[9]:     199796    189948    150352    111397    169116    218347    140134    223500    179561    230458    207551    181608    160790    194573    212739    202345
dram[10]:     176361    199738    119281    258751    160908    123133    218635    220927    218876    184212    174172    218613    184459    179236    223827    202345
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6320143 n_act=1585 n_pre=1569 n_req=3315 n_rd=9748 n_write=1184 bw_util=0.003452
n_activity=70506 dram_eff=0.3101
bk0: 564a 6330004i bk1: 604a 6329388i bk2: 584a 6329638i bk3: 596a 6329642i bk4: 592a 6330011i bk5: 616a 6329466i bk6: 588a 6329417i bk7: 620a 6329078i bk8: 608a 6329257i bk9: 632a 6328657i bk10: 628a 6329156i bk11: 664a 6328764i bk12: 632a 6329466i bk13: 624a 6329449i bk14: 580a 6329842i bk15: 616a 6329914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00433739
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6320199 n_act=1538 n_pre=1522 n_req=3317 n_rd=9792 n_write=1178 bw_util=0.003464
n_activity=69743 dram_eff=0.3146
bk0: 624a 6329114i bk1: 664a 6328773i bk2: 568a 6329840i bk3: 592a 6329357i bk4: 596a 6329864i bk5: 644a 6329129i bk6: 556a 6329824i bk7: 608a 6329489i bk8: 632a 6329260i bk9: 656a 6328649i bk10: 644a 6328807i bk11: 628a 6329367i bk12: 548a 6330264i bk13: 616a 6329294i bk14: 624a 6329746i bk15: 592a 6329456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00453867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6319976 n_act=1587 n_pre=1571 n_req=3349 n_rd=10004 n_write=1091 bw_util=0.003503
n_activity=72383 dram_eff=0.3066
bk0: 648a 6329368i bk1: 616a 6329775i bk2: 560a 6329953i bk3: 628a 6329383i bk4: 608a 6329901i bk5: 656a 6329175i bk6: 628a 6329491i bk7: 628a 6329323i bk8: 600a 6329470i bk9: 692a 6328106i bk10: 628a 6329316i bk11: 672a 6328745i bk12: 576a 6330100i bk13: 632a 6329716i bk14: 628a 6329803i bk15: 604a 6329877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00402496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6319985 n_act=1578 n_pre=1562 n_req=3355 n_rd=9968 n_write=1136 bw_util=0.003506
n_activity=71907 dram_eff=0.3088
bk0: 700a 6328768i bk1: 560a 6329867i bk2: 664a 6329099i bk3: 592a 6329247i bk4: 676a 6329048i bk5: 568a 6330041i bk6: 640a 6329396i bk7: 560a 6329401i bk8: 672a 6328985i bk9: 652a 6329346i bk10: 680a 6328597i bk11: 640a 6329168i bk12: 592a 6330093i bk13: 580a 6330042i bk14: 564a 6330227i bk15: 628a 6330064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00420098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6320492 n_act=1525 n_pre=1509 n_req=3248 n_rd=9660 n_write=1043 bw_util=0.003379
n_activity=69211 dram_eff=0.3093
bk0: 604a 6329533i bk1: 520a 6330252i bk2: 592a 6329743i bk3: 600a 6329865i bk4: 572a 6329814i bk5: 636a 6329218i bk6: 624a 6329386i bk7: 588a 6329866i bk8: 572a 6329576i bk9: 600a 6329390i bk10: 600a 6329816i bk11: 616a 6329291i bk12: 636a 6329859i bk13: 592a 6329758i bk14: 644a 6329632i bk15: 664a 6329449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00407863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6320053 n_act=1533 n_pre=1517 n_req=3359 n_rd=9992 n_write=1134 bw_util=0.003513
n_activity=70175 dram_eff=0.3171
bk0: 592a 6329480i bk1: 616a 6329221i bk2: 596a 6329782i bk3: 628a 6329635i bk4: 652a 6328977i bk5: 604a 6329359i bk6: 572a 6329455i bk7: 612a 6329116i bk8: 680a 6328935i bk9: 632a 6329363i bk10: 644a 6329552i bk11: 612a 6328462i bk12: 620a 6329474i bk13: 664a 6329346i bk14: 600a 6330078i bk15: 668a 6329440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00474975
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6319537 n_act=1636 n_pre=1620 n_req=3450 n_rd=10224 n_write=1212 bw_util=0.003611
n_activity=74539 dram_eff=0.3068
bk0: 676a 6329394i bk1: 688a 6328634i bk2: 636a 6329165i bk3: 636a 6328919i bk4: 560a 6329775i bk5: 548a 6329941i bk6: 684a 6328800i bk7: 652a 6329209i bk8: 660a 6328541i bk9: 672a 6328300i bk10: 680a 6329201i bk11: 660a 6328706i bk12: 604a 6330145i bk13: 632a 6329733i bk14: 600a 6329950i bk15: 636a 6329243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00437922
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6319987 n_act=1588 n_pre=1572 n_req=3345 n_rd=9964 n_write=1118 bw_util=0.003499
n_activity=71528 dram_eff=0.3099
bk0: 568a 6329909i bk1: 596a 6329504i bk2: 568a 6329587i bk3: 616a 6329226i bk4: 636a 6329644i bk5: 632a 6329213i bk6: 612a 6329553i bk7: 616a 6329540i bk8: 652a 6329494i bk9: 664a 6328699i bk10: 636a 6329295i bk11: 676a 6328431i bk12: 608a 6329655i bk13: 656a 6328950i bk14: 632a 6329520i bk15: 596a 6329822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00484952
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6319860 n_act=1590 n_pre=1574 n_req=3387 n_rd=10052 n_write=1153 bw_util=0.003538
n_activity=71915 dram_eff=0.3116
bk0: 604a 6329369i bk1: 616a 6329619i bk2: 668a 6329054i bk3: 580a 6329885i bk4: 664a 6328815i bk5: 616a 6329234i bk6: 624a 6329388i bk7: 636a 6329073i bk8: 676a 6329206i bk9: 656a 6329048i bk10: 644a 6328877i bk11: 608a 6328952i bk12: 640a 6328989i bk13: 624a 6329034i bk14: 628a 6329434i bk15: 568a 6329812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00453615
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6320069 n_act=1569 n_pre=1553 n_req=3343 n_rd=9916 n_write=1122 bw_util=0.003485
n_activity=71097 dram_eff=0.3105
bk0: 588a 6329833i bk1: 596a 6329534i bk2: 588a 6329333i bk3: 528a 6329839i bk4: 652a 6328925i bk5: 652a 6329051i bk6: 640a 6329327i bk7: 616a 6328827i bk8: 588a 6329571i bk9: 620a 6328789i bk10: 644a 6328973i bk11: 612a 6329283i bk12: 652a 6329392i bk13: 656a 6329243i bk14: 636a 6329715i bk15: 648a 6329416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00426934
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6334229 n_nop=6320439 n_act=1518 n_pre=1502 n_req=3267 n_rd=9708 n_write=1062 bw_util=0.003401
n_activity=69504 dram_eff=0.3099
bk0: 588a 6330233i bk1: 576a 6330102i bk2: 568a 6330073i bk3: 604a 6329796i bk4: 596a 6329707i bk5: 560a 6329843i bk6: 628a 6329819i bk7: 648a 6329247i bk8: 648a 6329162i bk9: 636a 6329475i bk10: 608a 6329558i bk11: 628a 6329402i bk12: 584a 6330218i bk13: 628a 6329553i bk14: 616a 6329986i bk15: 592a 6329837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0037381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1194, Miss_rate = 0.073, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1243, Miss_rate = 0.075, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1198, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1250, Miss_rate = 0.076, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1219, Miss_rate = 0.074, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1282, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1297, Miss_rate = 0.076, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1195, Miss_rate = 0.073, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1211, Miss_rate = 0.074, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1204, Miss_rate = 0.073, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1239, Miss_rate = 0.074, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1259, Miss_rate = 0.074, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1275, Miss_rate = 0.076, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1281, Miss_rate = 0.076, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1228, Miss_rate = 0.074, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1263, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1287, Miss_rate = 0.058, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1226, Miss_rate = 0.075, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1247, Miss_rate = 0.075, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1232, Miss_rate = 0.076, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1209, Miss_rate = 0.074, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1218, Miss_rate = 0.073, Pending_hits = 592, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27257
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12982
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.29656
	minimum = 6
	maximum = 82
Network latency average = 8.83124
	minimum = 6
	maximum = 67
Slowest packet = 319461
Flit latency average = 8.34094
	minimum = 6
	maximum = 66
Slowest flit = 489997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00456848
	minimum = 0.00324457 (at node 27)
	maximum = 0.00544991 (at node 34)
Accepted packet rate average = 0.00456848
	minimum = 0.00324457 (at node 27)
	maximum = 0.00544991 (at node 34)
Injected flit rate average = 0.00709545
	minimum = 0.00413078 (at node 27)
	maximum = 0.0101426 (at node 34)
Accepted flit rate average= 0.00709545
	minimum = 0.00581755 (at node 27)
	maximum = 0.00852266 (at node 4)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6294 (11 samples)
	minimum = 6 (11 samples)
	maximum = 133.636 (11 samples)
Network latency average = 11.8653 (11 samples)
	minimum = 6 (11 samples)
	maximum = 91.7273 (11 samples)
Flit latency average = 12.1204 (11 samples)
	minimum = 6 (11 samples)
	maximum = 90.8182 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0183841 (11 samples)
	minimum = 0.0150781 (11 samples)
	maximum = 0.0407285 (11 samples)
Accepted packet rate average = 0.0183841 (11 samples)
	minimum = 0.0150781 (11 samples)
	maximum = 0.0407285 (11 samples)
Injected flit rate average = 0.0276374 (11 samples)
	minimum = 0.0173562 (11 samples)
	maximum = 0.0590232 (11 samples)
Accepted flit rate average = 0.0276374 (11 samples)
	minimum = 0.0207299 (11 samples)
	maximum = 0.0695869 (11 samples)
Injected packet size average = 1.50333 (11 samples)
Accepted packet size average = 1.50333 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 8 sec (2528 sec)
gpgpu_simulation_rate = 20993 (inst/sec)
gpgpu_simulation_rate = 2327 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 21207
gpu_sim_insn = 4715414
gpu_ipc =     222.3518
gpu_tot_sim_cycle = 6126181
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.4326
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 393
gpu_stall_icnt2sh    = 27261
partiton_reqs_in_parallel = 466416
partiton_reqs_in_parallel_total    = 75047861
partiton_level_parallism =      21.9935
partiton_level_parallism_total  =      12.3265
partiton_reqs_in_parallel_util = 466416
partiton_reqs_in_parallel_util_total    = 75047861
gpu_sim_cycle_parition_util = 21207
gpu_tot_sim_cycle_parition_util    = 3411278
partiton_level_parallism_util =      21.9935
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     177.6122 GB/Sec
L2_BW_total  =       6.3437 GB/Sec
gpu_total_sim_rate=22406

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2156, 2025, 1779, 2043, 1674, 1860, 2503, 2283, 2033, 2176, 2702, 2434, 2199, 2000, 2583, 1996, 2688, 2072, 2143, 1773, 1960, 1808, 2421, 1865, 1842, 1907, 1778, 1938, 1945, 1824, 2113, 2074, 1721, 1957, 1324, 1447, 1607, 1680, 2131, 1417, 1447, 1730, 1354, 1786, 1648, 1916, 2246, 1940, 1875, 1574, 1892, 1630, 1488, 1408, 1996, 1605, 1740, 1161, 1483, 1393, 1373, 1580, 1649, 1725, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 454190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 443535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5769
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:857059	W0_Idle:130752004	W0_Scoreboard:53848532	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 266 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 689 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6126180 
mrq_lat_table:26150 	616 	787 	7437 	2032 	855 	265 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	367516 	32234 	454 	428 	2305 	1033 	3002 	1552 	365 	583 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	287473 	17353 	6192 	11622 	69942 	7030 	474 	375 	372 	2276 	1023 	3002 	1552 	365 	583 	371 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	241859 	32424 	9311 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	111719 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2912 	107 	12 	43 	85 	122 	171 	105 	37 	24 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        23        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        19        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        20        19        58        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  1.979167  2.080000  2.094737  2.184783  2.247191  2.019231  1.903846  2.019231  2.097087  2.068965  2.121495  2.283186  2.292929  2.262626  2.105263  2.670886 
dram[1]:  1.971698  2.009009  2.123595  2.200000  2.173913  2.151515  2.123595  2.193548  2.311321  2.288288  2.254717  2.422680  2.467532  2.260000  2.355556  2.221053 
dram[2]:  1.910714  2.204301  1.926316  2.058824  2.193548  2.037736  2.000000  2.215054  2.223301  2.111111  2.254902  2.288288  2.470588  2.595506  2.307692  2.264368 
dram[3]:  1.983051  2.054348  2.046729  1.884615  2.045871  2.133333  2.130000  1.893204  2.418182  2.395833  2.184874  2.277778  2.600000  2.402299  2.309524  2.493976 
dram[4]:  1.896226  2.059524  2.052632  2.074468  2.106383  2.131313  2.121212  2.409639  2.018692  2.210000  2.180000  2.316832  2.472528  2.355556  2.257732  2.292929 
dram[5]:  2.042105  2.009901  2.040816  2.506024  2.188119  2.241758  2.131868  2.061224  2.274336  2.310000  2.515790  2.266055  2.290000  2.483871  2.475610  2.368421 
dram[6]:  2.135922  1.950000  2.121212  1.981308  2.064516  2.054945  1.957265  2.067308  2.210526  2.186441  2.481132  2.318182  2.476191  2.500000  2.166667  2.265306 
dram[7]:  1.968750  2.173913  1.929293  1.970874  1.962617  2.088235  2.125000  2.180851  2.278846  2.159292  2.250000  2.235294  2.202020  2.370000  2.336957  2.409639 
dram[8]:  1.970297  2.103093  2.084906  2.193182  1.955357  1.961538  2.187500  2.018868  2.277778  2.236364  2.330275  2.346939  3.097087  2.354167  2.376344  2.487180 
dram[9]:  2.170455  1.970588  1.902913  2.070588  1.840336  2.076923  2.465909  2.069307  2.219048  2.120370  2.224299  2.336842  2.510417  2.531250  2.173469  2.461539 
dram[10]:  2.390244  2.032258  2.087912  2.072917  2.049505  2.122222  2.112245  1.981818  2.123894  2.323529  2.209524  2.463158  2.421687  2.371134  2.322222  2.388235 
average row locality = 38160/17387 = 2.194743
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       141       152       146       149       148       154       147       155       156       163       162       175       161       161       146       155 
dram[1]:       156       166       142       148       149       161       139       152       167       172       168       165       138       158       157       150 
dram[2]:       162       154       140       157       152       164       157       157       157       182       164       177       148       163       158       151 
dram[3]:       175       140       166       148       169       142       160       140       178       167       181       169       151       149       142       157 
dram[4]:       151       130       148       150       143       159       156       147       149       155       155       162       163       152       162       168 
dram[5]:       148       154       149       157       163       151       143       153       178       163       168       164       161       170       151       168 
dram[6]:       170       173       159       159       140       137       171       163       172       175       180       175       153       164       151       161 
dram[7]:       142       149       142       154       159       158       153       154       168       172       164       179       156       170       159       149 
dram[8]:       151       155       167       145       166       154       156       159       175       170       171       158       167       161       159       142 
dram[9]:       147       150       147       132       163       163       160       154       154       161       167       158       168       168       160       163 
dram[10]:       147       144       142       151       149       140       157       162       169       165       159       164       148       160       155       149 
total reads: 27690
bank skew: 182/130 = 1.40
chip skew: 2603/2450 = 1.06
number of total write accesses:
dram[0]:        49        56        53        52        52        56        51        55        60        77        65        83        66        63        54        56 
dram[1]:        53        57        47        50        51        52        50        52        78        82        71        70        52        68        55        61 
dram[2]:        52        51        43        53        52        52        55        49        72        84        66        77        62        68        52        46 
dram[3]:        59        49        53        48        54        50        53        55        88        63        79        77        57        60        52        50 
dram[4]:        50        43        47        45        55        52        54        53        67        66        63        72        62        60        57        59 
dram[5]:        46        49        51        51        58        53        51        49        79        68        71        83        68        61        52        57 
dram[6]:        50        61        51        53        52        50        58        52        80        83        83        80        55        66        57        61 
dram[7]:        47        51        49        49        51        55        51        51        69        72        61        87        62        67        56        51 
dram[8]:        48        49        54        48        53        50        54        55        71        76        83        72       152        65        62        52 
dram[9]:        44        51        49        44        56        53        57        55        79        68        71        64        73        75        53        61 
dram[10]:        49        45        48        48        58        51        50        56        71        72        73        70        53        70        54        54 
total reads: 10470
bank skew: 152/43 = 3.53
chip skew: 1044/905 = 1.15
average mf latency per bank:
dram[0]:       9055      7275      4002      4630      7701      6674      5647      5134      5795      5398      6027      7778      9360      8695      8580      7694
dram[1]:       7914      7629      5018      3161      4790      9363      3303      6073      6515      5593      9342      9867     10203      8467      8393      9436
dram[2]:      10906      8456      6130      4901      8076      6146      8421      7583      5921      6666      6134      8864      6318      9295      9749     12044
dram[3]:       8607      5842      6015      3326      5397      6206      5560      5910      7307      7274      7384      6972     10006     11656      8411     11277
dram[4]:       9949      7415      5819      4446      5438      4827      6954      5048      6852      5461      7108      7453      8558      7522     10078      7035
dram[5]:       7005      7341      2439      4481      4395      6512      5160      4311      9116      6561      8201      5153      8260      7200      9668     10341
dram[6]:      12425      8457      6754      4997      6039      7469      7475      4585      4612      5923      5227      5496      8257      9321      9256      9696
dram[7]:       9712      8651      4160      5601      6132      8154      6600      6193      8297      7048      6819      9464      7144      7117     10974     11930
dram[8]:       7497      8885      4005      5075      6137      7536      7653      6120      7340      5521      4882      5887     14186      9398      9827      9446
dram[9]:      11824      9456      5255      3500      9826      8781      5068      6238      7130      8482      8665      7757     10191      8383     11120     12516
dram[10]:       6676     10702      6518      6053      6239      4823      8479      7644      6672      5901      7309      7109      8536      8315     11112      8692
maximum mf latency per bank:
dram[0]:     230680    165922    155664    161316    218325    160677    145414    150389    132170    189411    218633    189651    195098    153000    145678    158845
dram[1]:     218606    134975    128582     70416    215740    218335     75184    150889    171254    132135    248804    218614    179240    194574    202389    223838
dram[2]:     221229    221212    213550    119262    218326    160664    223549    171202    168725    155561    176680    195109     75017    163334    158910    230279
dram[3]:     257915     72412    147788    113942    193082    122673    166530    221074    179544    218903    218620    134697    184466    208804    127590    202359
dram[4]:     218631    179006    240381    150250    215728    118729    132175    150372    179557    173808    151099    207591    181843    122389    145210    145705
dram[5]:     165934    132393     41368     82976    166507    215750    168791    165896    218896    218899    181565    129450    181863    129488    143343    212767
dram[6]:     178875    140179    150398    213540    166520    215739    218623    111413    100873    218877     98297    114006    143804    181864    223840    143330
dram[7]:     189969    145322    150399    150401    218329    160923    219375    218755    218895    218852    137045    248157    147805    194612    212754    257910
dram[8]:     221231    189967    142785    142787    129765    158389    153204    158051    173729    184110    119130    187061    195129    163331    248288    142541
dram[9]:     199796    189948    150352    111397    169116    218347    140134    223500    179561    230458    207551    181608    160790    194573    212739    202345
dram[10]:     176361    199738    119281    258751    160908    123133    218635    220927    218876    184212    174172    218613    184459    179236    223827    202345
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359280 n_act=1596 n_pre=1580 n_req=3419 n_rd=9884 n_write=1266 bw_util=0.003499
n_activity=71814 dram_eff=0.3105
bk0: 564a 6369334i bk1: 608a 6368723i bk2: 584a 6369015i bk3: 596a 6368982i bk4: 592a 6369355i bk5: 616a 6368844i bk6: 588a 6368795i bk7: 620a 6368457i bk8: 624a 6368458i bk9: 652a 6367766i bk10: 648a 6368390i bk11: 700a 6367820i bk12: 644a 6368743i bk13: 644a 6368685i bk14: 584a 6369161i bk15: 620a 6369253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00465153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359295 n_act=1551 n_pre=1535 n_req=3437 n_rd=9952 n_write=1273 bw_util=0.003522
n_activity=71232 dram_eff=0.3152
bk0: 624a 6368483i bk1: 664a 6368145i bk2: 568a 6369213i bk3: 592a 6368731i bk4: 596a 6369243i bk5: 644a 6368510i bk6: 556a 6369206i bk7: 608a 6368844i bk8: 668a 6368291i bk9: 688a 6367671i bk10: 672a 6367946i bk11: 660a 6368481i bk12: 552a 6369599i bk13: 632a 6368526i bk14: 628a 6369055i bk15: 600a 6368669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00515564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359076 n_act=1594 n_pre=1578 n_req=3477 n_rd=10172 n_write=1186 bw_util=0.003564
n_activity=73749 dram_eff=0.308
bk0: 648a 6368700i bk1: 616a 6369123i bk2: 560a 6369327i bk3: 628a 6368758i bk4: 608a 6369277i bk5: 656a 6368552i bk6: 628a 6368839i bk7: 628a 6368700i bk8: 628a 6368541i bk9: 728a 6367114i bk10: 656a 6368469i bk11: 708a 6367835i bk12: 592a 6369319i bk13: 652a 6368919i bk14: 632a 6369118i bk15: 604a 6369252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00489425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359074 n_act=1590 n_pre=1574 n_req=3481 n_rd=10136 n_write=1232 bw_util=0.003567
n_activity=73528 dram_eff=0.3092
bk0: 700a 6368143i bk1: 560a 6369243i bk2: 664a 6368475i bk3: 592a 6368626i bk4: 676a 6368428i bk5: 568a 6369388i bk6: 640a 6368776i bk7: 560a 6368783i bk8: 712a 6367952i bk9: 668a 6368543i bk10: 724a 6367559i bk11: 676a 6368236i bk12: 604a 6369385i bk13: 596a 6369301i bk14: 568a 6369551i bk15: 628a 6369438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00467412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359611 n_act=1539 n_pre=1523 n_req=3355 n_rd=9800 n_write=1133 bw_util=0.003431
n_activity=70643 dram_eff=0.3095
bk0: 604a 6368906i bk1: 520a 6369630i bk2: 592a 6369122i bk3: 600a 6369208i bk4: 572a 6369154i bk5: 636a 6368597i bk6: 624a 6368766i bk7: 588a 6369202i bk8: 596a 6368685i bk9: 620a 6368538i bk10: 620a 6368959i bk11: 648a 6368427i bk12: 652a 6369103i bk13: 608a 6368995i bk14: 648a 6368966i bk15: 672a 6368752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00439939
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359133 n_act=1545 n_pre=1529 n_req=3488 n_rd=10164 n_write=1235 bw_util=0.003577
n_activity=71784 dram_eff=0.3176
bk0: 592a 6368856i bk1: 616a 6368598i bk2: 596a 6369161i bk3: 628a 6368974i bk4: 652a 6368354i bk5: 604a 6368737i bk6: 572a 6368806i bk7: 612a 6368465i bk8: 712a 6367997i bk9: 652a 6368549i bk10: 672a 6368699i bk11: 656a 6367403i bk12: 644a 6368639i bk13: 680a 6368605i bk14: 604a 6369390i bk15: 672a 6368748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00534062
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6358584 n_act=1652 n_pre=1636 n_req=3595 n_rd=10412 n_write=1322 bw_util=0.003682
n_activity=76374 dram_eff=0.3073
bk0: 680a 6368718i bk1: 692a 6367971i bk2: 636a 6368540i bk3: 636a 6368294i bk4: 560a 6369150i bk5: 548a 6369317i bk6: 684a 6368176i bk7: 652a 6368587i bk8: 688a 6367611i bk9: 700a 6367385i bk10: 720a 6368245i bk11: 700a 6367706i bk12: 612a 6369428i bk13: 656a 6368841i bk14: 604a 6369287i bk15: 644a 6368492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00505679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359107 n_act=1599 n_pre=1583 n_req=3457 n_rd=10112 n_write=1205 bw_util=0.003551
n_activity=72912 dram_eff=0.3104
bk0: 568a 6369282i bk1: 596a 6368864i bk2: 568a 6368961i bk3: 616a 6368603i bk4: 636a 6369023i bk5: 632a 6368594i bk6: 612a 6368936i bk7: 616a 6368923i bk8: 672a 6368609i bk9: 688a 6367840i bk10: 656a 6368562i bk11: 716a 6367413i bk12: 624a 6368842i bk13: 680a 6368149i bk14: 636a 6368853i bk15: 596a 6369193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00518231
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6358847 n_act=1605 n_pre=1589 n_req=3600 n_rd=10224 n_write=1341 bw_util=0.003629
n_activity=73733 dram_eff=0.3137
bk0: 604a 6368744i bk1: 620a 6368904i bk2: 668a 6368396i bk3: 580a 6369259i bk4: 664a 6368159i bk5: 616a 6368610i bk6: 624a 6368768i bk7: 636a 6368455i bk8: 700a 6368259i bk9: 680a 6368077i bk10: 684a 6367908i bk11: 632a 6368082i bk12: 668a 6367919i bk13: 644a 6368282i bk14: 636a 6368751i bk15: 568a 6369183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00532054
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359158 n_act=1586 n_pre=1570 n_req=3468 n_rd=10060 n_write=1232 bw_util=0.003543
n_activity=72574 dram_eff=0.3112
bk0: 588a 6369209i bk1: 600a 6368793i bk2: 588a 6368673i bk3: 528a 6369214i bk4: 652a 6368303i bk5: 652a 6368429i bk6: 640a 6368677i bk7: 616a 6368206i bk8: 616a 6368648i bk9: 644a 6367850i bk10: 668a 6368053i bk11: 632a 6368485i bk12: 672a 6368487i bk13: 672a 6368426i bk14: 640a 6369038i bk15: 652a 6368740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00513148
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6373606 n_nop=6359560 n_act=1531 n_pre=1515 n_req=3383 n_rd=9844 n_write=1156 bw_util=0.003452
n_activity=70707 dram_eff=0.3111
bk0: 588a 6369489i bk1: 576a 6369474i bk2: 568a 6369446i bk3: 604a 6369172i bk4: 596a 6369048i bk5: 560a 6369220i bk6: 628a 6369197i bk7: 648a 6368625i bk8: 676a 6368235i bk9: 660a 6368541i bk10: 636a 6368541i bk11: 656a 6368535i bk12: 592a 6369525i bk13: 640a 6368812i bk14: 620a 6369299i bk15: 596a 6369153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00431765

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1207, Miss_rate = 0.068, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1264, Miss_rate = 0.070, Pending_hits = 613, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1216, Miss_rate = 0.068, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1272, Miss_rate = 0.071, Pending_hits = 607, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 598, Reservation_fails = 4
L2_cache_bank[5]: Access = 18302, Miss = 1305, Miss_rate = 0.071, Pending_hits = 610, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1322, Miss_rate = 0.072, Pending_hits = 623, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1212, Miss_rate = 0.068, Pending_hits = 593, Reservation_fails = 1
L2_cache_bank[8]: Access = 17847, Miss = 1227, Miss_rate = 0.069, Pending_hits = 624, Reservation_fails = 1
L2_cache_bank[9]: Access = 17963, Miss = 1223, Miss_rate = 0.068, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1261, Miss_rate = 0.069, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1280, Miss_rate = 0.069, Pending_hits = 630, Reservation_fails = 2
L2_cache_bank[12]: Access = 18308, Miss = 1296, Miss_rate = 0.071, Pending_hits = 632, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1307, Miss_rate = 0.071, Pending_hits = 627, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1243, Miss_rate = 0.069, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1285, Miss_rate = 0.071, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1312, Miss_rate = 0.042, Pending_hits = 695, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1244, Miss_rate = 0.070, Pending_hits = 594, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1266, Miss_rate = 0.070, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1249, Miss_rate = 0.071, Pending_hits = 586, Reservation_fails = 3
L2_cache_bank[20]: Access = 17795, Miss = 1226, Miss_rate = 0.069, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1235, Miss_rate = 0.068, Pending_hits = 616, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27690
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13489
L2_total_cache_reservation_fails = 17
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2016
	minimum = 6
	maximum = 833
Network latency average = 39.6489
	minimum = 6
	maximum = 589
Slowest packet = 744024
Flit latency average = 49.0963
	minimum = 6
	maximum = 588
Slowest flit = 1140744
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.037479
	minimum = 0.0295199 (at node 20)
	maximum = 0.219961 (at node 44)
Accepted packet rate average = 0.037479
	minimum = 0.0295199 (at node 20)
	maximum = 0.219961 (at node 44)
Injected flit rate average = 0.0562185
	minimum = 0.0425116 (at node 46)
	maximum = 0.228709 (at node 44)
Accepted flit rate average= 0.0562185
	minimum = 0.035556 (at node 20)
	maximum = 0.431175 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.427 (12 samples)
	minimum = 6 (12 samples)
	maximum = 191.917 (12 samples)
Network latency average = 14.1806 (12 samples)
	minimum = 6 (12 samples)
	maximum = 133.167 (12 samples)
Flit latency average = 15.2017 (12 samples)
	minimum = 6 (12 samples)
	maximum = 132.25 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0199753 (12 samples)
	minimum = 0.0162816 (12 samples)
	maximum = 0.0556646 (12 samples)
Accepted packet rate average = 0.0199753 (12 samples)
	minimum = 0.0162816 (12 samples)
	maximum = 0.0556646 (12 samples)
Injected flit rate average = 0.0300191 (12 samples)
	minimum = 0.0194525 (12 samples)
	maximum = 0.0731637 (12 samples)
Accepted flit rate average = 0.0300191 (12 samples)
	minimum = 0.0219654 (12 samples)
	maximum = 0.0997192 (12 samples)
Injected packet size average = 1.50281 (12 samples)
Accepted packet size average = 1.50281 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 59 sec (2579 sec)
gpgpu_simulation_rate = 22406 (inst/sec)
gpgpu_simulation_rate = 2375 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1125662
gpu_sim_insn = 8878634
gpu_ipc =       7.8875
gpu_tot_sim_cycle = 7479065
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.9135
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 292887
gpu_stall_icnt2sh    = 1159956
partiton_reqs_in_parallel = 24472070
partiton_reqs_in_parallel_total    = 75514277
partiton_level_parallism =      21.7402
partiton_level_parallism_total  =      13.3688
partiton_reqs_in_parallel_util = 24472070
partiton_reqs_in_parallel_util_total    = 75514277
gpu_sim_cycle_parition_util = 1125502
gpu_tot_sim_cycle_parition_util    = 3432485
partiton_level_parallism_util =      21.7432
partiton_level_parallism_util_total  =      21.9365
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      72.6704 GB/Sec
L2_BW_total  =      16.1337 GB/Sec
gpu_total_sim_rate=17706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3302, 3390, 3047, 3300, 2853, 3004, 3842, 3293, 2985, 2956, 3834, 3730, 3246, 3160, 3982, 3224, 3898, 3296, 3162, 2995, 3067, 2767, 3590, 3035, 3093, 3373, 3047, 2973, 3225, 3186, 3562, 3100, 2981, 3282, 2671, 2635, 2809, 2940, 3320, 2744, 2745, 2803, 2627, 3087, 2854, 3118, 3474, 2788, 3014, 2702, 2621, 2135, 2486, 2279, 3124, 2521, 2735, 2277, 2381, 2478, 1982, 2580, 2691, 2637, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1868225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1855468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7871
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2434321	W0_Idle:146476144	W0_Scoreboard:97764435	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1444 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 931 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7479027 
mrq_lat_table:54949 	1319 	1658 	13255 	5436 	3216 	4059 	5624 	7047 	3090 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1118729 	120063 	13097 	3440 	2805 	1368 	3604 	2438 	1962 	2384 	2992 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	657809 	80477 	236164 	98602 	118619 	59062 	3596 	646 	570 	2769 	1389 	3565 	2439 	1961 	2387 	2989 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	496921 	160111 	197269 	18727 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	385425 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4704 	153 	25 	58 	123 	178 	295 	254 	53 	27 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        28        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        28        25        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        24        26        18        27        16        18        16        16 
dram[3]:        16        16        16        16        17        16        16        16        23        16        23        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        23        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        25        16        19        19        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        23        22        31        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        20        16        17        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        19        20        20        19        58        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        25        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        22        22        17        20        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.115242  2.161654  2.142292  2.225000  2.190678  2.371542  2.106464  2.179916  2.087301  2.224806  2.184426  2.143396  2.076923  2.152542  2.128028  2.374101 
dram[1]:  2.067340  2.020408  2.171548  2.267717  2.361607  2.258772  2.162500  2.304721  2.271375  2.107407  2.159836  2.109023  2.140078  2.162162  2.128572  2.261818 
dram[2]:  2.020408  2.168675  2.047244  2.127413  2.264706  2.076364  2.135246  2.289683  2.148594  2.092527  2.071429  2.114187  2.273438  2.174377  2.278626  2.225092 
dram[3]:  2.136691  2.048872  2.068345  2.052632  2.176471  2.292683  2.369099  2.072727  2.450644  2.325688  2.178439  2.235521  2.186813  2.149254  2.199262  2.257463 
dram[4]:  2.065972  2.091575  2.110204  2.048689  2.320346  2.308696  2.166667  2.407725  2.072727  2.156379  2.090909  2.109434  2.237736  2.023809  2.267148  2.162544 
dram[5]:  2.208494  2.149020  2.085366  2.346939  2.395833  2.296610  2.101887  2.259843  2.189286  2.183267  2.175781  2.246212  2.050167  2.140845  2.232727  2.350365 
dram[6]:  2.272031  2.170139  2.172414  2.185484  2.168142  2.210084  2.208494  2.218750  2.258964  2.178295  2.287402  2.205323  2.070370  2.142349  2.221818  2.189655 
dram[7]:  2.091270  2.125899  2.149798  2.025735  2.353909  2.330579  2.165385  2.186235  2.183267  2.200730  2.136187  2.197080  2.104895  2.276119  2.330798  2.361345 
dram[8]:  2.199219  2.163569  2.104869  2.277056  2.191667  2.204255  2.236842  2.232283  2.293878  2.202479  2.308271  2.142308  2.377224  2.097473  2.300380  2.244361 
dram[9]:  2.286325  1.961938  2.134454  2.230000  2.191729  2.370690  2.400881  2.196850  2.276596  2.153226  2.243243  2.113281  2.178832  2.222641  2.248175  2.332130 
dram[10]:  2.256198  2.206897  2.193965  2.215447  2.147541  2.199152  2.173228  2.169960  2.185771  2.350194  2.273469  2.168776  2.079848  2.155235  2.350194  2.337209 
average row locality = 99789/45499 = 2.193213
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       415       414       407       412       394       445       415       405       391       423       393       403       435       455       430       457 
dram[1]:       445       440       400       423       402       395       391       408       428       402       389       408       397       411       437       440 
dram[2]:       438       404       396       425       413       430       404       428       392       422       404       439       417       447       430       438 
dram[3]:       440       405       435       395       442       416       413       419       414       378       423       415       432       420       428       438 
dram[4]:       440       412       399       421       403       413       391       407       406       390       406       410       426       422       448       441 
dram[5]:       425       413       403       425       429       405       415       423       435       395       395       411       434       439       432       462 
dram[6]:       448       463       427       412       380       396       434       439       409       409       424       426       417       436       435       449 
dram[7]:       390       426       415       410       431       434       417       411       405       431       401       423       437       434       450       410 
dram[8]:       420       434       429       411       406       392       391       430       413       393       423       391       431       427       438       425 
dram[9]:       414       422       391       357       429       423       418       421       377       395       419       397       430       423       443       440 
dram[10]:       414       425       394       424       405       391       418       423       393       433       405       370       398       425       427       437 
total reads: 73490
bank skew: 463/357 = 1.30
chip skew: 6804/6582 = 1.03
number of total write accesses:
dram[0]:       154       161       135       122       123       155       139       116       135       151       140       165       159       180       185       203 
dram[1]:       169       154       119       153       127       120       128       129       183       167       138       153       153       149       159       182 
dram[2]:       156       136       124       126       126       141       117       149       143       166       147       172       165       164       167       165 
dram[3]:       154       140       140       112       150       148       139       151       157       129       163       164       165       156       168       167 
dram[4]:       155       159       118       126       133       118       129       154       164       134       146       149       167       173       180       171 
dram[5]:       147       135       110       150       146       137       142       151       178       153       162       182       179       169       182       182 
dram[6]:       145       162       140       130       110       130       138       129       158       153       157       154       142       166       176       186 
dram[7]:       137       165       116       141       141       130       146       129       143       172       148       179       165       176       163       152 
dram[8]:       143       148       133       115       120       126       119       137       149       140       191       166       237       154       167       172 
dram[9]:       121       145       117        89       154       127       127       137       158       139       162       144       167       166       173       206 
dram[10]:       132       151       115       121       119       128       134       126       160       171       152       144       149       172       177       166 
total reads: 26299
bank skew: 237/89 = 2.66
chip skew: 2505/2317 = 1.08
average mf latency per bank:
dram[0]:      13343     11549     12132     12421      9749      9660      9103      9284      9929      8876     15240     13542     11816     12159     11990     12187
dram[1]:      12700     10343     10643      9327      9697     10922      8583      9114      8622      8220     17741     15598     12023     12332     11952     14805
dram[2]:      11141     11131     11043     10475     12309     10287      9743      8984     10041     10672     12866     15169     10591     12261     15363     14654
dram[3]:      10697     10067     11046     11571     10672      9055      9604      9059     10349     12361     15110     17142     12153     12857     12381     14573
dram[4]:      12232     12723     12946     12083     11156      9685     10986     10006     10012     10288     15764     15212     11622     11449     13192     11162
dram[5]:      10878     13636     11970     11499     11113     10283      9436     10239     10081      9725     14206     10865     10841     10858     13195     12502
dram[6]:      13307     13107     11263     12778      9453     11683     10655      9234      9951     10719     14905     14038     13903     12218     12991     12295
dram[7]:      13589     11690     15126     12562      8373     10713     11486     10956      9835      8888     13940     15364     11796     11175     13795     12263
dram[8]:      12297     14257     10292     13424      9313     10020     10579     10808     10494     10542     11970     14537     15614     14414     15374     13174
dram[9]:      16876     12243     13431     13662      9898      9290      9763      9872     10837     10466     15506     15320     14303     13430     12693     13879
dram[10]:      11137     13947     13627     13589     11151      9182     10420     10877     10772      8626     13808     15437     12231     13372     11129     12936
maximum mf latency per bank:
dram[0]:     230680    210504    204935    216006    218325    191595    200269    208176    215725    189411    218633    213422    222750    217930    227253    227263
dram[1]:     218606    213405    200368    216019    215740    218335    204505    204516    223763    165397    248804    218614    222752    216028    224654    225712
dram[2]:     221229    221212    215013    214995    218326    194149    223549    206452    215686    223705    209003    213425    216074    216074    226853    230279
dram[3]:     257915    213417    216040    201217    194137    183569    206455    221074    223705    223697    218620    213461    222655    217565    228318    229836
dram[4]:     218631    204088    240381    216018    215728    193947    206455    208206    223768    223774    213428    209018    216084    217582    229837    219216
dram[5]:     201246    213423    215388    201617    193875    215750    208208    208219    218896    218899    213429    213460    216052    222684    229767    224666
dram[6]:     197727    213413    216000    216004    181086    215739    218623    200299    223767    223774    213430    213461    222738    216083    224667    224651
dram[7]:     204241    204427    216005    215015    218329    194178    219375    218755    218895    223732    213185    248157    222739    222691    224774    257910
dram[8]:     221231    213385    211819    211822    191579    191594    200264    206397    223732    223734    213484    213500    222708    222711    248288    224775
dram[9]:     213393    194665    204883    215012    193940    218347    200266    223500    215751    230458    213484    213505    222601    222707    227249    229035
dram[10]:     213417    213435    216022    258751    193923    179526    218635    220927    223762    215769    213485    218613    217930    218031    229765    227236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423297 n_act=4187 n_pre=4171 n_req=9117 n_rd=26776 n_write=5363 bw_util=0.007594
n_activity=166477 dram_eff=0.3861
bk0: 1660a 8437328i bk1: 1656a 8436074i bk2: 1628a 8439532i bk3: 1648a 8439233i bk4: 1576a 8438896i bk5: 1780a 8436556i bk6: 1660a 8438550i bk7: 1620a 8440520i bk8: 1564a 8437605i bk9: 1692a 8438171i bk10: 1572a 8438094i bk11: 1612a 8438902i bk12: 1740a 8435930i bk13: 1820a 8434685i bk14: 1720a 8435290i bk15: 1828a 8434591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423849 n_act=4129 n_pre=4113 n_req=8999 n_rd=26464 n_write=5239 bw_util=0.007491
n_activity=165332 dram_eff=0.3835
bk0: 1780a 8434639i bk1: 1760a 8436599i bk2: 1600a 8437518i bk3: 1692a 8437376i bk4: 1608a 8438432i bk5: 1580a 8437692i bk6: 1564a 8440124i bk7: 1632a 8438778i bk8: 1712a 8435475i bk9: 1608a 8437666i bk10: 1556a 8441049i bk11: 1632a 8438183i bk12: 1588a 8438079i bk13: 1644a 8437305i bk14: 1748a 8437268i bk15: 1760a 8436134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423269 n_act=4220 n_pre=4204 n_req=9091 n_rd=26908 n_write=5193 bw_util=0.007585
n_activity=169222 dram_eff=0.3794
bk0: 1752a 8434900i bk1: 1616a 8439140i bk2: 1584a 8438657i bk3: 1700a 8439454i bk4: 1652a 8438277i bk5: 1720a 8436514i bk6: 1616a 8439752i bk7: 1712a 8438295i bk8: 1568a 8438532i bk9: 1688a 8436369i bk10: 1616a 8438608i bk11: 1756a 8437068i bk12: 1668a 8437612i bk13: 1788a 8437797i bk14: 1720a 8437205i bk15: 1752a 8435217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423418 n_act=4154 n_pre=4138 n_req=9116 n_rd=26852 n_write=5232 bw_util=0.007581
n_activity=167499 dram_eff=0.3831
bk0: 1760a 8436528i bk1: 1620a 8438666i bk2: 1740a 8438722i bk3: 1580a 8438957i bk4: 1768a 8438238i bk5: 1664a 8436479i bk6: 1652a 8438231i bk7: 1676a 8437773i bk8: 1656a 8436394i bk9: 1512a 8441076i bk10: 1692a 8438248i bk11: 1660a 8437635i bk12: 1728a 8435968i bk13: 1680a 8436480i bk14: 1712a 8436140i bk15: 1752a 8436170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132534
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423752 n_act=4173 n_pre=4157 n_req=9011 n_rd=26540 n_write=5172 bw_util=0.007494
n_activity=166005 dram_eff=0.3821
bk0: 1760a 8437265i bk1: 1648a 8436520i bk2: 1596a 8440457i bk3: 1684a 8438088i bk4: 1612a 8437417i bk5: 1652a 8438451i bk6: 1564a 8438987i bk7: 1628a 8438566i bk8: 1624a 8437122i bk9: 1560a 8438814i bk10: 1624a 8439805i bk11: 1640a 8439671i bk12: 1704a 8437713i bk13: 1688a 8435662i bk14: 1792a 8434688i bk15: 1764a 8435727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423013 n_act=4183 n_pre=4167 n_req=9246 n_rd=26964 n_write=5467 bw_util=0.007663
n_activity=168556 dram_eff=0.3848
bk0: 1700a 8437104i bk1: 1652a 8435932i bk2: 1612a 8440255i bk3: 1700a 8435218i bk4: 1716a 8438325i bk5: 1620a 8438738i bk6: 1660a 8437987i bk7: 1692a 8438584i bk8: 1740a 8437121i bk9: 1580a 8440636i bk10: 1580a 8437990i bk11: 1644a 8436533i bk12: 1736a 8435635i bk13: 1756a 8438107i bk14: 1728a 8435238i bk15: 1848a 8435041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132124
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423046 n_act=4179 n_pre=4163 n_req=9180 n_rd=27216 n_write=5190 bw_util=0.007658
n_activity=169535 dram_eff=0.3823
bk0: 1792a 8437194i bk1: 1852a 8434433i bk2: 1708a 8437053i bk3: 1648a 8436784i bk4: 1520a 8439949i bk5: 1584a 8439765i bk6: 1736a 8438669i bk7: 1756a 8438167i bk8: 1636a 8437593i bk9: 1636a 8436501i bk10: 1696a 8437514i bk11: 1704a 8438333i bk12: 1668a 8437694i bk13: 1744a 8435609i bk14: 1740a 8437878i bk15: 1796a 8434790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135725
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423344 n_act=4152 n_pre=4136 n_req=9128 n_rd=26900 n_write=5262 bw_util=0.0076
n_activity=167490 dram_eff=0.384
bk0: 1560a 8437402i bk1: 1704a 8437222i bk2: 1660a 8440530i bk3: 1640a 8436461i bk4: 1724a 8436826i bk5: 1736a 8439168i bk6: 1668a 8436385i bk7: 1644a 8438902i bk8: 1620a 8438459i bk9: 1724a 8434905i bk10: 1604a 8437440i bk11: 1692a 8435603i bk12: 1748a 8436565i bk13: 1736a 8435535i bk14: 1800a 8435990i bk15: 1640a 8437545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14045
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8423899 n_act=4080 n_pre=4064 n_req=9071 n_rd=26616 n_write=5135 bw_util=0.007503
n_activity=164953 dram_eff=0.385
bk0: 1680a 8438996i bk1: 1736a 8437071i bk2: 1716a 8436750i bk3: 1644a 8440583i bk4: 1624a 8440374i bk5: 1568a 8440522i bk6: 1564a 8440082i bk7: 1720a 8438509i bk8: 1652a 8438002i bk9: 1572a 8439929i bk10: 1692a 8436110i bk11: 1564a 8436288i bk12: 1724a 8437626i bk13: 1708a 8436794i bk14: 1752a 8436674i bk15: 1700a 8436735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8424314 n_act=4028 n_pre=4012 n_req=8931 n_rd=26396 n_write=5044 bw_util=0.007429
n_activity=163389 dram_eff=0.3848
bk0: 1656a 8438671i bk1: 1688a 8437861i bk2: 1564a 8440716i bk3: 1428a 8441463i bk4: 1716a 8437407i bk5: 1692a 8437685i bk6: 1672a 8438840i bk7: 1684a 8438516i bk8: 1508a 8441109i bk9: 1580a 8439091i bk10: 1676a 8437583i bk11: 1588a 8439919i bk12: 1720a 8439207i bk13: 1692a 8436977i bk14: 1772a 8436084i bk15: 1760a 8434416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12966
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8463794 n_nop=8424459 n_act=4015 n_pre=3999 n_req=8899 n_rd=26328 n_write=4993 bw_util=0.007401
n_activity=163543 dram_eff=0.383
bk0: 1656a 8439119i bk1: 1700a 8437237i bk2: 1576a 8439557i bk3: 1696a 8439480i bk4: 1620a 8440732i bk5: 1564a 8438206i bk6: 1672a 8439895i bk7: 1692a 8439948i bk8: 1572a 8438263i bk9: 1732a 8437052i bk10: 1620a 8437655i bk11: 1480a 8440806i bk12: 1592a 8439343i bk13: 1700a 8438135i bk14: 1708a 8436323i bk15: 1748a 8435762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3280, Miss_rate = 0.058, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3414, Miss_rate = 0.059, Pending_hits = 764, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3289, Miss_rate = 0.058, Pending_hits = 735, Reservation_fails = 1
L2_cache_bank[3]: Access = 57114, Miss = 3327, Miss_rate = 0.058, Pending_hits = 745, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3294, Miss_rate = 0.058, Pending_hits = 731, Reservation_fails = 4
L2_cache_bank[5]: Access = 57687, Miss = 3433, Miss_rate = 0.060, Pending_hits = 748, Reservation_fails = 4
L2_cache_bank[6]: Access = 57935, Miss = 3427, Miss_rate = 0.059, Pending_hits = 760, Reservation_fails = 0
L2_cache_bank[7]: Access = 57130, Miss = 3286, Miss_rate = 0.058, Pending_hits = 728, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3319, Miss_rate = 0.058, Pending_hits = 765, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3316, Miss_rate = 0.058, Pending_hits = 759, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3368, Miss_rate = 0.058, Pending_hits = 745, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3373, Miss_rate = 0.058, Pending_hits = 767, Reservation_fails = 5
L2_cache_bank[12]: Access = 57590, Miss = 3374, Miss_rate = 0.059, Pending_hits = 770, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3430, Miss_rate = 0.059, Pending_hits = 755, Reservation_fails = 1
L2_cache_bank[14]: Access = 57323, Miss = 3346, Miss_rate = 0.058, Pending_hits = 728, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3379, Miss_rate = 0.059, Pending_hits = 755, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3351, Miss_rate = 0.048, Pending_hits = 839, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3303, Miss_rate = 0.058, Pending_hits = 754, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3321, Miss_rate = 0.058, Pending_hits = 743, Reservation_fails = 0
L2_cache_bank[19]: Access = 56598, Miss = 3278, Miss_rate = 0.058, Pending_hits = 725, Reservation_fails = 3
L2_cache_bank[20]: Access = 56661, Miss = 3254, Miss_rate = 0.057, Pending_hits = 721, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3328, Miss_rate = 0.058, Pending_hits = 751, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 73490
L2_total_cache_miss_rate = 0.0577
L2_total_cache_pending_hits = 16559
L2_total_cache_reservation_fails = 32
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.9829
	minimum = 6
	maximum = 1140
Network latency average = 22.7705
	minimum = 6
	maximum = 906
Slowest packet = 834824
Flit latency average = 19.9675
	minimum = 6
	maximum = 906
Slowest flit = 1291684
Fragmentation average = 0.0276094
	minimum = 0
	maximum = 401
Injected packet rate average = 0.0153339
	minimum = 0.0125109 (at node 19)
	maximum = 0.0176185 (at node 41)
Accepted packet rate average = 0.0153339
	minimum = 0.0125109 (at node 19)
	maximum = 0.0176185 (at node 41)
Injected flit rate average = 0.0258449
	minimum = 0.0164468 (at node 19)
	maximum = 0.0365621 (at node 37)
Accepted flit rate average= 0.0258449
	minimum = 0.0226924 (at node 46)
	maximum = 0.0308161 (at node 24)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7006 (13 samples)
	minimum = 6 (13 samples)
	maximum = 264.846 (13 samples)
Network latency average = 14.8413 (13 samples)
	minimum = 6 (13 samples)
	maximum = 192.615 (13 samples)
Flit latency average = 15.5683 (13 samples)
	minimum = 6 (13 samples)
	maximum = 191.769 (13 samples)
Fragmentation average = 0.0021238 (13 samples)
	minimum = 0 (13 samples)
	maximum = 30.8462 (13 samples)
Injected packet rate average = 0.0196183 (13 samples)
	minimum = 0.0159915 (13 samples)
	maximum = 0.052738 (13 samples)
Accepted packet rate average = 0.0196183 (13 samples)
	minimum = 0.0159915 (13 samples)
	maximum = 0.052738 (13 samples)
Injected flit rate average = 0.029698 (13 samples)
	minimum = 0.0192213 (13 samples)
	maximum = 0.0703482 (13 samples)
Accepted flit rate average = 0.029698 (13 samples)
	minimum = 0.0220214 (13 samples)
	maximum = 0.094419 (13 samples)
Injected packet size average = 1.51379 (13 samples)
Accepted packet size average = 1.51379 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 45 sec (3765 sec)
gpgpu_simulation_rate = 17706 (inst/sec)
gpgpu_simulation_rate = 1986 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 30248
gpu_sim_insn = 5472444
gpu_ipc =     180.9192
gpu_tot_sim_cycle = 7731463
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.3303
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 293025
gpu_stall_icnt2sh    = 1160144
partiton_reqs_in_parallel = 665318
partiton_reqs_in_parallel_total    = 99986347
partiton_level_parallism =      21.9954
partiton_level_parallism_total  =      13.0184
partiton_reqs_in_parallel_util = 665318
partiton_reqs_in_parallel_util_total    = 99986347
gpu_sim_cycle_parition_util = 30248
gpu_tot_sim_cycle_parition_util    = 4557987
partiton_level_parallism_util =      21.9954
partiton_level_parallism_util_total  =      21.9369
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     128.0217 GB/Sec
L2_BW_total  =      16.1078 GB/Sec
gpu_total_sim_rate=18854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3482, 3570, 3227, 3480, 3033, 3184, 4022, 3473, 3165, 3136, 4014, 3910, 3426, 3340, 4162, 3404, 4078, 3476, 3342, 3175, 3247, 2947, 3770, 3215, 3273, 3553, 3227, 3153, 3405, 3366, 3742, 3280, 3125, 3426, 2815, 2779, 2953, 3084, 3464, 2888, 2889, 2947, 2771, 3231, 2998, 3262, 3618, 2932, 3158, 2846, 2765, 2279, 2630, 2423, 3268, 2665, 2879, 2421, 2525, 2622, 2126, 2724, 2835, 2781, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2164737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2149580
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10271
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2878689	W0_Idle:147484497	W0_Scoreboard:97819148	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1444 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 913 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7731462 
mrq_lat_table:57704 	1372 	1850 	14371 	6045 	3696 	4335 	5824 	7047 	3090 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1151756 	126303 	13260 	3871 	3322 	1589 	3860 	2438 	1962 	2384 	2992 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	665077 	82269 	237835 	104846 	136126 	63644 	3860 	827 	969 	3247 	1607 	3816 	2439 	1961 	2387 	2989 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	504138 	161052 	197282 	18727 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	418109 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4731 	160 	25 	59 	123 	180 	297 	254 	53 	27 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        16        16        16        16        16        16        16        30        21        16        28        16        16        16        16 
dram[1]:        16        20        16        16        16        16        17        16        30        29        56        21        33        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        29        26        43        27        16        49        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        24        23        25        16        16        16        16 
dram[4]:        34        16        16        16        16        16        16        16        16        30        16        29        16        20        16        16 
dram[5]:        16        16        16        16        16        16        16        16        30        16        56        19        16        16        16        29 
dram[6]:        16        16        16        16        16        16        17        16        30        30        31        17        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        20        16        57        16        16        23        16 
dram[8]:        16        16        16        16        15        15        17        16        32        30        58        19        85        16        16        16 
dram[9]:        21        16        16        16        15        15        16        16        30        32        16        40        16        20        16        16 
dram[10]:        18        16        16        16        17        16        16        16        33        33        19        20        16        16        16        16 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.268382  2.310861  2.200787  2.288066  2.190678  2.366142  2.098113  2.179916  2.192913  2.312977  2.400000  2.324627  2.257840  2.320946  2.286207  2.548387 
dram[1]:  2.231544  2.171717  2.236515  2.321569  2.361607  2.258772  2.162500  2.304721  2.369004  2.197802  2.373984  2.289963  2.303846  2.330769  2.298932  2.431159 
dram[2]:  2.185185  2.348000  2.125490  2.180077  2.259414  2.076364  2.130612  2.284585  2.254980  2.191489  2.255556  2.284247  2.470817  2.338028  2.460076  2.393382 
dram[3]:  2.302158  2.198502  2.146953  2.129032  2.176471  2.287449  2.363248  2.064982  2.561702  2.427928  2.363971  2.446154  2.372263  2.327137  2.363971  2.416357 
dram[4]:  2.223368  2.251825  2.182927  2.085502  2.320346  2.308696  2.161826  2.401709  2.173913  2.265306  2.290566  2.294776  2.417293  2.173913  2.428058  2.330986 
dram[5]:  2.357692  2.312500  2.157895  2.418699  2.390042  2.296610  2.101887  2.259843  2.283688  2.289683  2.379845  2.460377  2.203333  2.301754  2.387681  2.505415 
dram[6]:  2.422642  2.318339  2.229008  2.253012  2.168142  2.205021  2.199234  2.221790  2.358268  2.280769  2.509804  2.402256  2.254612  2.329787  2.391304  2.350515 
dram[7]:  2.252964  2.279570  2.184739  2.091575  2.352459  2.330579  2.165385  2.181452  2.301587  2.305454  2.356589  2.391304  2.292683  2.475837  2.483146  2.552301 
dram[8]:  2.357977  2.307407  2.156716  2.314655  2.191667  2.204255  2.236842  2.232283  2.412956  2.310204  2.511194  2.348659  2.837456  2.280576  2.465909  2.408240 
dram[9]:  2.464135  2.103448  2.171548  2.303483  2.191729  2.370690  2.394737  2.191406  2.390756  2.268000  2.461539  2.319231  2.356364  2.402985  2.429091  2.489209 
dram[10]:  2.404082  2.354962  2.270386  2.266129  2.142857  2.203390  2.173228  2.160784  2.301961  2.463320  2.483871  2.399160  2.261364  2.305755  2.546512  2.521235 
average row locality = 105470/45742 = 2.305758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       431       430       412       418       394       445       415       405       401       433       409       419       451       471       446       473 
dram[1]:       461       456       406       428       402       395       391       408       438       412       405       424       413       427       453       456 
dram[2]:       454       420       402       430       413       430       404       428       402       432       420       455       433       463       446       454 
dram[3]:       455       421       441       401       442       416       413       419       424       388       439       431       448       436       444       454 
dram[4]:       456       427       405       426       403       413       391       407       416       400       422       426       442       438       464       457 
dram[5]:       440       429       409       431       429       405       415       423       445       405       411       427       450       455       448       478 
dram[6]:       464       479       433       418       380       396       434       439       419       419       440       442       433       452       451       465 
dram[7]:       406       442       420       416       431       434       417       411       415       441       417       439       453       450       466       426 
dram[8]:       435       449       434       416       406       392       391       430       423       403       439       407       448       443       454       441 
dram[9]:       430       438       394       362       429       423       418       421       388       406       435       413       446       439       459       456 
dram[10]:       428       440       399       428       405       391       418       423       404       444       421       386       414       441       443       453 
total reads: 75233
bank skew: 479/362 = 1.32
chip skew: 6964/6738 = 1.03
number of total write accesses:
dram[0]:       186       187       147       138       123       156       141       116       156       173       179       204       197       216       217       238 
dram[1]:       204       189       133       164       127       120       128       129       204       188       179       192       186       179       193       215 
dram[2]:       195       167       140       139       127       141       118       150       164       186       189       212       202       201       201       197 
dram[3]:       185       166       158       127       150       149       140       153       178       151       204       205       202       190       199       196 
dram[4]:       191       190       132       135       133       118       130       155       184       155       185       189       201       212       211       205 
dram[5]:       173       163       124       164       147       137       142       151       199       172       203       225       211       201       211       216 
dram[6]:       178       191       151       143       110       131       140       132       180       174       200       197       178       205       209       219 
dram[7]:       164       194       124       155       143       130       146       130       165       193       191       221       205       216       197       184 
dram[8]:       171       174       144       121       120       126       119       137       173       163       234       206       355       191       197       202 
dram[9]:       154       172       125       101       154       127       128       140       181       161       205       190       202       205       209       236 
dram[10]:       161       177       130       134       120       129       134       128       183       194       195       185       183       200       214       200 
total reads: 30237
bank skew: 355/101 = 3.51
chip skew: 2839/2667 = 1.06
average mf latency per bank:
dram[0]:      12355     10812     11832     11999      9830      9711      9134      9350      9460      8483     14043     12558     11061     11451     11213     11397
dram[1]:      11774      9576     10339      9154      9771     11000      8651      9179      8279      7871     16225     14404     11255     11607     11121     13812
dram[2]:      10246     10292     10685     10227     12363     10361      9795      9031      9573     10227     11881     14110      9996     11552     14269     13661
dram[3]:       9987      9414     10671     11193     10740      9111      9651      9088      9893     11713     13992     15820     11441     12121     11568     13651
dram[4]:      11310     11832     12523     11839     11232      9762     11032     10050      9591      9797     14569     14050     10996     10757     12371     10422
dram[5]:      10205     12681     11589     11170     11179     10374      9499     10301      9669      9319     13125     10099     10322     10336     12390     11688
dram[6]:      12350     12278     10994     12408      9548     11753     10679      9248      9498     10236     13823     13024     13039     11491     12128     11512
dram[7]:      12621     10913     14829     12182      8429     10784     11552     11000      9390      8539     12878     14270     11045     10479     12848     11395
dram[8]:      11485     13375     10072     13214      9398     10102     10659     10876      9998     10028     11195     13495     15547     13469     14372     12311
dram[9]:      15514     11432     13222     13245      9969      9368      9812      9886     10286      9954     14358     14035     13431     12536     11787     13033
dram[10]:      10374     13069     13193     13252     11211      9244     10485     10900     10240      8246     12771     14189     11471     12694     10313     12028
maximum mf latency per bank:
dram[0]:     230680    210504    204935    216006    218325    191595    200269    208176    215725    189411    218633    213422    222750    217930    227253    227263
dram[1]:     218606    213405    200368    216019    215740    218335    204505    204516    223763    165397    248804    218614    222752    216028    224654    225712
dram[2]:     221229    221212    215013    214995    218326    194149    223549    206452    215686    223705    209003    213425    216074    216074    226853    230279
dram[3]:     257915    213417    216040    201217    194137    183569    206455    221074    223705    223697    218620    213461    222655    217565    228318    229836
dram[4]:     218631    204088    240381    216018    215728    193947    206455    208206    223768    223774    213428    209018    216084    217582    229837    219216
dram[5]:     201246    213423    215388    201617    193875    215750    208208    208219    218896    218899    213429    213460    216052    222684    229767    224666
dram[6]:     197727    213413    216000    216004    181086    215739    218623    200299    223767    223774    213430    213461    222738    216083    224667    224651
dram[7]:     204241    204427    216005    215015    218329    194178    219375    218755    218895    223732    213185    248157    222739    222691    224774    257910
dram[8]:     221231    213385    211819    211822    191579    191594    200264    206397    223732    223734    213484    213500    222708    222711    248288    224775
dram[9]:     213393    194665    204883    215012    193940    218347    200266    223500    215751    230458    213484    213505    222601    222707    227249    229035
dram[10]:     213417    213435    216022    258751    193923    179526    218635    220927    223762    215769    213485    218613    217930    218031    229765    227236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478392 n_act=4212 n_pre=4196 n_req=9627 n_rd=27412 n_write=5747 bw_util=0.007784
n_activity=171754 dram_eff=0.3861
bk0: 1724a 8492899i bk1: 1720a 8491746i bk2: 1648a 8495516i bk3: 1672a 8495079i bk4: 1576a 8495060i bk5: 1780a 8492690i bk6: 1660a 8494621i bk7: 1620a 8496685i bk8: 1604a 8493289i bk9: 1732a 8493802i bk10: 1636a 8493659i bk11: 1676a 8494423i bk12: 1804a 8491553i bk13: 1884a 8490264i bk14: 1784a 8490917i bk15: 1892a 8490169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478955 n_act=4152 n_pre=4136 n_req=9505 n_rd=27100 n_write=5616 bw_util=0.00768
n_activity=170428 dram_eff=0.3839
bk0: 1844a 8490199i bk1: 1824a 8492132i bk2: 1624a 8493449i bk3: 1712a 8493345i bk4: 1608a 8494593i bk5: 1580a 8493856i bk6: 1564a 8496291i bk7: 1632a 8494947i bk8: 1752a 8491167i bk9: 1648a 8493324i bk10: 1620a 8496553i bk11: 1696a 8493628i bk12: 1652a 8493594i bk13: 1708a 8492947i bk14: 1812a 8492817i bk15: 1824a 8491734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478330 n_act=4246 n_pre=4230 n_req=9615 n_rd=27544 n_write=5609 bw_util=0.007782
n_activity=174430 dram_eff=0.3801
bk0: 1816a 8490374i bk1: 1680a 8494779i bk2: 1608a 8494584i bk3: 1720a 8495347i bk4: 1652a 8494391i bk5: 1720a 8492680i bk6: 1616a 8495878i bk7: 1712a 8494423i bk8: 1608a 8494196i bk9: 1728a 8492057i bk10: 1680a 8493986i bk11: 1820a 8492553i bk12: 1732a 8493165i bk13: 1852a 8493308i bk14: 1784a 8492770i bk15: 1816a 8490740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478522 n_act=4175 n_pre=4159 n_req=9625 n_rd=27488 n_write=5615 bw_util=0.007771
n_activity=172449 dram_eff=0.3839
bk0: 1820a 8492178i bk1: 1684a 8494277i bk2: 1764a 8494632i bk3: 1604a 8494870i bk4: 1768a 8494402i bk5: 1664a 8492605i bk6: 1652a 8494344i bk7: 1676a 8493849i bk8: 1696a 8492059i bk9: 1552a 8496722i bk10: 1756a 8493735i bk11: 1724a 8493172i bk12: 1792a 8491454i bk13: 1744a 8492060i bk14: 1776a 8491688i bk15: 1816a 8491747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478851 n_act=4197 n_pre=4181 n_req=9519 n_rd=27172 n_write=5558 bw_util=0.007683
n_activity=171221 dram_eff=0.3823
bk0: 1824a 8492786i bk1: 1708a 8492204i bk2: 1620a 8496384i bk3: 1704a 8494055i bk4: 1612a 8493579i bk5: 1652a 8494616i bk6: 1564a 8495104i bk7: 1628a 8494689i bk8: 1664a 8492862i bk9: 1600a 8494443i bk10: 1688a 8495326i bk11: 1704a 8495096i bk12: 1768a 8493280i bk13: 1752a 8491108i bk14: 1856a 8490280i bk15: 1828a 8491324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478150 n_act=4200 n_pre=4184 n_req=9739 n_rd=27600 n_write=5825 bw_util=0.007846
n_activity=173510 dram_eff=0.3853
bk0: 1760a 8492797i bk1: 1716a 8491575i bk2: 1636a 8496148i bk3: 1724a 8491132i bk4: 1716a 8494454i bk5: 1620a 8494900i bk6: 1660a 8494150i bk7: 1692a 8494753i bk8: 1780a 8492814i bk9: 1620a 8496350i bk10: 1644a 8493485i bk11: 1708a 8492004i bk12: 1800a 8491238i bk13: 1820a 8493734i bk14: 1792a 8490847i bk15: 1912a 8490530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133121
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478125 n_act=4203 n_pre=4187 n_req=9702 n_rd=27856 n_write=5588 bw_util=0.007851
n_activity=174718 dram_eff=0.3828
bk0: 1856a 8492718i bk1: 1916a 8490123i bk2: 1732a 8493009i bk3: 1672a 8492731i bk4: 1520a 8496116i bk5: 1584a 8495901i bk6: 1736a 8494779i bk7: 1756a 8494267i bk8: 1676a 8493245i bk9: 1676a 8492150i bk10: 1760a 8493021i bk11: 1768a 8493760i bk12: 1732a 8493268i bk13: 1808a 8491157i bk14: 1804a 8493519i bk15: 1860a 8490335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136757
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478450 n_act=4171 n_pre=4155 n_req=9642 n_rd=27536 n_write=5647 bw_util=0.007789
n_activity=172533 dram_eff=0.3847
bk0: 1624a 8493065i bk1: 1768a 8492781i bk2: 1680a 8496543i bk3: 1664a 8492398i bk4: 1724a 8492914i bk5: 1736a 8495329i bk6: 1668a 8492549i bk7: 1644a 8495031i bk8: 1660a 8494189i bk9: 1764a 8490654i bk10: 1668a 8492933i bk11: 1756a 8491113i bk12: 1812a 8492052i bk13: 1800a 8491030i bk14: 1864a 8491438i bk15: 1704a 8493116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141268
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8478971 n_act=4097 n_pre=4081 n_req=9644 n_rd=27244 n_write=5566 bw_util=0.007702
n_activity=170395 dram_eff=0.3851
bk0: 1740a 8494799i bk1: 1796a 8492860i bk2: 1736a 8492781i bk3: 1664a 8496623i bk4: 1624a 8496538i bk5: 1568a 8496686i bk6: 1564a 8496247i bk7: 1720a 8494677i bk8: 1692a 8493537i bk9: 1612a 8495404i bk10: 1756a 8491711i bk11: 1628a 8491851i bk12: 1792a 8493095i bk13: 1772a 8492432i bk14: 1816a 8492357i bk15: 1764a 8492347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130863
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8479397 n_act=4053 n_pre=4037 n_req=9447 n_rd=27028 n_write=5444 bw_util=0.007623
n_activity=168512 dram_eff=0.3854
bk0: 1720a 8494155i bk1: 1752a 8493472i bk2: 1576a 8496751i bk3: 1448a 8497433i bk4: 1716a 8493568i bk5: 1692a 8493853i bk6: 1672a 8494952i bk7: 1684a 8494607i bk8: 1552a 8496705i bk9: 1624a 8494711i bk10: 1740a 8493128i bk11: 1652a 8495322i bk12: 1784a 8494806i bk13: 1756a 8492462i bk14: 1836a 8491625i bk15: 1824a 8490001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8519959 n_nop=8479564 n_act=4037 n_pre=4021 n_req=9405 n_rd=26952 n_write=5385 bw_util=0.007591
n_activity=168503 dram_eff=0.3838
bk0: 1712a 8494743i bk1: 1760a 8492937i bk2: 1596a 8495517i bk3: 1712a 8495404i bk4: 1620a 8496862i bk5: 1564a 8494363i bk6: 1672a 8496062i bk7: 1692a 8496046i bk8: 1616a 8493906i bk9: 1776a 8492668i bk10: 1684a 8493135i bk11: 1544a 8496313i bk12: 1656a 8494928i bk13: 1764a 8493808i bk14: 1772a 8491854i bk15: 1812a 8491331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3359, Miss_rate = 0.057, Pending_hits = 863, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3494, Miss_rate = 0.059, Pending_hits = 853, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3369, Miss_rate = 0.058, Pending_hits = 828, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3406, Miss_rate = 0.058, Pending_hits = 830, Reservation_fails = 4
L2_cache_bank[4]: Access = 58273, Miss = 3374, Miss_rate = 0.058, Pending_hits = 831, Reservation_fails = 7
L2_cache_bank[5]: Access = 59175, Miss = 3512, Miss_rate = 0.059, Pending_hits = 837, Reservation_fails = 9
L2_cache_bank[6]: Access = 59423, Miss = 3506, Miss_rate = 0.059, Pending_hits = 857, Reservation_fails = 2
L2_cache_bank[7]: Access = 58618, Miss = 3366, Miss_rate = 0.057, Pending_hits = 811, Reservation_fails = 5
L2_cache_bank[8]: Access = 58906, Miss = 3399, Miss_rate = 0.058, Pending_hits = 855, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3394, Miss_rate = 0.057, Pending_hits = 849, Reservation_fails = 4
L2_cache_bank[10]: Access = 59066, Miss = 3447, Miss_rate = 0.058, Pending_hits = 825, Reservation_fails = 2
L2_cache_bank[11]: Access = 59215, Miss = 3453, Miss_rate = 0.058, Pending_hits = 854, Reservation_fails = 7
L2_cache_bank[12]: Access = 59078, Miss = 3454, Miss_rate = 0.058, Pending_hits = 864, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3510, Miss_rate = 0.059, Pending_hits = 851, Reservation_fails = 1
L2_cache_bank[14]: Access = 58810, Miss = 3425, Miss_rate = 0.058, Pending_hits = 820, Reservation_fails = 3
L2_cache_bank[15]: Access = 58698, Miss = 3459, Miss_rate = 0.059, Pending_hits = 849, Reservation_fails = 2
L2_cache_bank[16]: Access = 79893, Miss = 3430, Miss_rate = 0.043, Pending_hits = 1010, Reservation_fails = 0
L2_cache_bank[17]: Access = 58355, Miss = 3381, Miss_rate = 0.058, Pending_hits = 837, Reservation_fails = 1
L2_cache_bank[18]: Access = 58348, Miss = 3399, Miss_rate = 0.058, Pending_hits = 839, Reservation_fails = 2
L2_cache_bank[19]: Access = 58074, Miss = 3358, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 8
L2_cache_bank[20]: Access = 58145, Miss = 3332, Miss_rate = 0.057, Pending_hits = 817, Reservation_fails = 4
L2_cache_bank[21]: Access = 58642, Miss = 3406, Miss_rate = 0.058, Pending_hits = 835, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 75233
L2_total_cache_miss_rate = 0.0573
L2_total_cache_pending_hits = 18630
L2_total_cache_reservation_fails = 80
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.1991
	minimum = 6
	maximum = 835
Network latency average = 39.6334
	minimum = 6
	maximum = 584
Slowest packet = 2549181
Flit latency average = 48.938
	minimum = 6
	maximum = 583
Slowest flit = 4169574
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0270142
	minimum = 0.0224816 (at node 19)
	maximum = 0.15957 (at node 44)
Accepted packet rate average = 0.0270142
	minimum = 0.0224816 (at node 19)
	maximum = 0.15957 (at node 44)
Injected flit rate average = 0.0405214
	minimum = 0.0304824 (at node 45)
	maximum = 0.165702 (at node 44)
Accepted flit rate average= 0.0405214
	minimum = 0.0269779 (at node 19)
	maximum = 0.313006 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.379 (14 samples)
	minimum = 6 (14 samples)
	maximum = 305.571 (14 samples)
Network latency average = 16.6122 (14 samples)
	minimum = 6 (14 samples)
	maximum = 220.571 (14 samples)
Flit latency average = 17.9519 (14 samples)
	minimum = 6 (14 samples)
	maximum = 219.714 (14 samples)
Fragmentation average = 0.0019721 (14 samples)
	minimum = 0 (14 samples)
	maximum = 28.6429 (14 samples)
Injected packet rate average = 0.0201466 (14 samples)
	minimum = 0.0164551 (14 samples)
	maximum = 0.0603688 (14 samples)
Accepted packet rate average = 0.0201466 (14 samples)
	minimum = 0.0164551 (14 samples)
	maximum = 0.0603688 (14 samples)
Injected flit rate average = 0.0304711 (14 samples)
	minimum = 0.0200256 (14 samples)
	maximum = 0.0771592 (14 samples)
Accepted flit rate average = 0.0304711 (14 samples)
	minimum = 0.0223754 (14 samples)
	maximum = 0.110032 (14 samples)
Injected packet size average = 1.51247 (14 samples)
Accepted packet size average = 1.51247 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 46 sec (3826 sec)
gpgpu_simulation_rate = 18854 (inst/sec)
gpgpu_simulation_rate = 2020 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1210813
gpu_sim_insn = 17757560
gpu_ipc =      14.6658
gpu_tot_sim_cycle = 9169498
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.8037
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1503579
gpu_stall_icnt2sh    = 5548831
partiton_reqs_in_parallel = 25427332
partiton_reqs_in_parallel_total    = 100651665
partiton_level_parallism =      21.0002
partiton_level_parallism_total  =      13.7498
partiton_reqs_in_parallel_util = 25427332
partiton_reqs_in_parallel_util_total    = 100651665
gpu_sim_cycle_parition_util = 1210180
gpu_tot_sim_cycle_parition_util    = 4588235
partiton_level_parallism_util =      21.0112
partiton_level_parallism_util_total  =      21.7437
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     154.2486 GB/Sec
L2_BW_total  =      33.9499 GB/Sec
gpu_total_sim_rate=16004

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4876, 5041, 4599, 4970, 4555, 4648, 5468, 4844, 4603, 4565, 5439, 5344, 4990, 4692, 5530, 4996, 5468, 4941, 4935, 4648, 4728, 4370, 5274, 4772, 4781, 4873, 4711, 4567, 4819, 4716, 5118, 4864, 4110, 4471, 3891, 3942, 4016, 4156, 4551, 3995, 3995, 4168, 3931, 4424, 4108, 4450, 4850, 4020, 3982, 3744, 3596, 3119, 3586, 3339, 4054, 3533, 3771, 3253, 3300, 3614, 2988, 3627, 3640, 3670, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 7150933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7110435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35612
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8489437	W0_Idle:161715609	W0_Scoreboard:143598617	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1450 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1076 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 9169460 
mrq_lat_table:115688 	2750 	3670 	24958 	13132 	7495 	8617 	12262 	15155 	6666 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2723566 	471288 	32344 	11427 	5178 	3449 	5873 	10061 	5394 	6339 	9258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1221652 	254438 	836767 	383871 	264827 	248292 	22672 	4034 	2897 	4709 	3337 	5842 	10034 	5369 	6376 	9221 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	812311 	542265 	756565 	119071 	15427 	905 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	361243 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6439 	313 	164 	93 	155 	235 	447 	391 	60 	33 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        42        17        20        16        16        16        16        30        21        55        34        54        52        48        51 
dram[1]:        51        30        19        16        16        16        17        16        30        29        56        33        33        46        50        49 
dram[2]:        40        47        22        16        16        16        16        16        29        30        43        49        53        49        50        48 
dram[3]:        47        42        24        21        17        16        16        16        30        24        34        57        53        50        47        45 
dram[4]:        34        46        20        16        16        16        16        16        30        30        55        29        50        27        47        50 
dram[5]:        41        44        20        20        16        16        16        16        30        29        56        59        48        48        45        29 
dram[6]:        36        45        17        19        16        16        17        16        30        30        59        41        52        55        49        49 
dram[7]:        43        45        16        20        16        15        16        16        32        31        59        57        56        56        25        48 
dram[8]:        43        41        16        16        15        15        17        16        32        30        58        56        85        53        46        46 
dram[9]:        27        43        16        17        15        15        16        16        30        32        59        40        51        34        52        46 
dram[10]:        24        40        20        16        17        16        16        16        33        33        39        57        50        44        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.071198  2.166375  2.149606  2.255670  2.215842  2.269663  2.170732  2.144531  2.108987  2.192678  2.254582  2.290135  2.121019  2.231148  2.192630  2.334984 
dram[1]:  2.187931  2.084020  2.142285  2.230924  2.297571  2.223077  2.210421  2.193424  2.230916  2.195029  2.242604  2.157798  2.170396  2.203098  2.139573  2.259322 
dram[2]:  2.041868  2.166372  2.119691  2.159223  2.196464  2.150977  2.128405  2.211027  2.174258  2.184411  2.115524  2.147217  2.285714  2.209571  2.206294  2.164745 
dram[3]:  2.112795  2.061121  2.174812  2.102317  2.188679  2.243495  2.308511  2.104869  2.303571  2.257028  2.282732  2.263654  2.245378  2.169130  2.306306  2.250441 
dram[4]:  2.128596  2.139085  2.203252  2.141805  2.271654  2.243902  2.142574  2.271429  2.141324  2.144195  2.141324  2.171790  2.297012  2.134454  2.223706  2.191348 
dram[5]:  2.186833  2.090278  2.123047  2.248577  2.249042  2.357285  2.181992  2.209346  2.149385  2.178431  2.243446  2.219557  2.151220  2.202680  2.172859  2.248765 
dram[6]:  2.164665  2.238267  2.135849  2.154717  2.142578  2.208494  2.192233  2.194030  2.198473  2.162214  2.274953  2.227826  2.177066  2.205882  2.206667  2.148867 
dram[7]:  2.162011  2.124573  2.136364  2.114878  2.337918  2.289109  2.203125  2.132576  2.151803  2.218631  2.182971  2.201439  2.151361  2.234899  2.212730  2.262877 
dram[8]:  2.193015  2.188406  2.132692  2.137525  2.236842  2.157197  2.259875  2.230000  2.211240  2.166344  2.238182  2.217636  2.462995  2.236615  2.195082  2.250000 
dram[9]:  2.169776  2.085571  2.096457  2.202703  2.240848  2.275248  2.348485  2.234405  2.169261  2.163424  2.300388  2.182903  2.236181  2.213483  2.195000  2.238411 
dram[10]:  2.236295  2.115917  2.211297  2.196040  2.136704  2.231076  2.227451  2.207767  2.141777  2.225806  2.240385  2.307692  2.156302  2.174194  2.246504  2.280423 
average row locality = 210680/95880 = 2.197330
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       915       900       837       854       856       911       868       848       828       848       808       838       951       960       923       974 
dram[1]:       920       929       834       853       866       873       835       857       860       842       820       848       895       916       931       941 
dram[2]:       929       895       845       861       864       899       845       884       824       851       845       863       918       953       908       938 
dram[3]:       926       899       883       844       885       886       841       853       852       831       865       858       944       937       918       919 
dram[4]:       929       891       843       883       867       859       832       846       855       836       858       855       931       911       942       941 
dram[5]:       904       896       845       881       877       875       867       882       877       812       844       855       935       940       943       964 
dram[6]:       928       927       871       871       837       859       882       901       847       834       869       897       922       952       933       946 
dram[7]:       859       904       872       851       892       885       861       859       846       858       861       865       917       941       952       910 
dram[8]:       887       907       859       857       858       856       834       866       850       830       866       830       922       927       949       922 
dram[9]:       885       912       826       781       872       882       850       879       812       833       853       805       947       958       934       942 
dram[10]:       888       902       833       862       869       857       867       874       826       864       839       799       911       942       911       925 
total reads: 155047
bank skew: 974/781 = 1.25
chip skew: 14276/13969 = 1.02
number of total write accesses:
dram[0]:       365       337       255       240       263       301       289       250       275       290       299       346       381       401       386       441 
dram[1]:       349       336       235       258       269       283       268       277       309       306       317       328       366       364       372       392 
dram[2]:       339       329       253       251       254       312       249       279       274       298       327       333       394       386       354       376 
dram[3]:       329       315       274       245       275       321       244       271       309       293       338       344       392       384       362       357 
dram[4]:       329       324       241       280       287       245       250       267       342       309       339       346       376       359       390       376 
dram[5]:       325       308       242       304       297       306       272       300       346       299       354       348       388       375       402       401 
dram[6]:       334       313       261       271       260       285       247       275       305       299       339       384       369       398       391       382 
dram[7]:       302       341       256       272       298       271       267       267       288       309       344       359       348       391       369       364 
dram[8]:       306       301       250       231       247       283       253       249       291       290       365       352       509       368       390       374 
dram[9]:       278       331       239       197       291       267       235       303       303       279       334       293       388       421       383       410 
dram[10]:       295       321       224       247       272       263       269       263       307       309       326       311       372       406       374       368 
total reads: 55633
bank skew: 509/197 = 2.58
chip skew: 5267/4927 = 1.07
average mf latency per bank:
dram[0]:      15447     15448     17093     16835     15871     15544     15646     17302     17048     16510     21474     20844     14518     14334     17028     18016
dram[1]:      15610     15032     16158     15675     15407     16693     16983     16184     17260     16908     23454     20340     14670     14847     17956     18643
dram[2]:      15039     14443     16301     16325     17638     15599     17212     16682     18262     17815     19371     19941     13172     14799     18831     16842
dram[3]:      14979     14294     15774     16134     17028     15212     17738     17326     17494     18211     20769     21576     13892     14462     15924     17043
dram[4]:      15759     16000     17445     15982     16955     16893     18306     17529     16378     16647     20699     21341     14428     14561     17083     15765
dram[5]:      15446     16474     17231     15708     16305     16521     16375     15759     16262     16810     19007     18312     13435     13574     16223     16267
dram[6]:      16758     17140     16312     16849     17293     16943     17106     15452     16528     16287     19906     18416     14463     13626     16320     16437
dram[7]:      17389     15907     18657     17078     15368     16283     17132     16622     17437     15611     18140     18583     14684     14020     16879     17780
dram[8]:      17118     17671     16549     18855     16096     15655     16878     17429     16906     16961     16960     19873     16688     15237     18925     18633
dram[9]:      18891     15587     18731     18483     15603     14996     17084     16082     16115     17055     19254     20438     14706     13963     18134     18112
dram[10]:      14851     15767     17870     17748     15899     15719     17580     16798     17573     16203     19866     20149     14387     13877     17222     17346
maximum mf latency per bank:
dram[0]:     230680    228818    230063    229979    232421    229178    234646    234658    226943    226945    235131    225172    227528    227566    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    234659    226955    226957    248804    234236    227568    227530    232835    229733
dram[2]:     226261    228824    229960    229980    232022    232024    234646    234658    226959    226961    224542    226190    221552    227532    234130    230279
dram[3]:     257915    228886    229960    218609    232026    232027    234652    234653    226502    226450    232200    224546    226549    226509    228318    234869
dram[4]:     228843    228845    240381    229952    232403    232434    234655    234657    226762    226764    230681    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    234661    226458    226502    224808    224810    226514    226516    229767    230991
dram[6]:     228896    228849    229955    229956    232404    231850    234499    234500    226940    226984    225358    233706    226152    226153    238853    236185
dram[7]:     228765    228765    229706    229708    232142    232179    234500    234502    226947    226949    237046    248157    226190    226152    230402    257910
dram[8]:     228766    228785    229709    229709    232141    232183    234646    234684    226941    226943    226971    232434    222708    222711    248288    234403
dram[9]:     228766    228785    230077    230110    232438    232482    234645    234684    226951    230458    226182    236295    222601    222707    234733    238099
dram[10]:     228762    228764    230062    258751    232438    232440    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10682334 n_act=8758 n_pre=8742 n_req=19238 n_rd=56476 n_write=11950 bw_util=0.01271
n_activity=337710 dram_eff=0.4052
bk0: 3660a 10711304i bk1: 3600a 10708919i bk2: 3348a 10714922i bk3: 3416a 10713005i bk4: 3424a 10713573i bk5: 3644a 10710458i bk6: 3472a 10713350i bk7: 3392a 10716549i bk8: 3312a 10714373i bk9: 3392a 10714331i bk10: 3232a 10714292i bk11: 3352a 10715978i bk12: 3804a 10709526i bk13: 3840a 10706868i bk14: 3692a 10711306i bk15: 3896a 10706594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228859
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10683189 n_act=8674 n_pre=8658 n_req=19049 n_rd=56080 n_write=11659 bw_util=0.01258
n_activity=335871 dram_eff=0.4034
bk0: 3680a 10711122i bk1: 3716a 10711825i bk2: 3336a 10714506i bk3: 3412a 10714733i bk4: 3464a 10714714i bk5: 3492a 10711514i bk6: 3340a 10718048i bk7: 3428a 10714822i bk8: 3440a 10715241i bk9: 3368a 10714539i bk10: 3280a 10718411i bk11: 3392a 10714254i bk12: 3580a 10713475i bk13: 3664a 10711707i bk14: 3724a 10712776i bk15: 3764a 10709001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10682477 n_act=8832 n_pre=8816 n_req=19130 n_rd=56488 n_write=11647 bw_util=0.01265
n_activity=340303 dram_eff=0.4004
bk0: 3716a 10709237i bk1: 3580a 10713342i bk2: 3380a 10713997i bk3: 3444a 10715596i bk4: 3456a 10712045i bk5: 3596a 10709228i bk6: 3380a 10715810i bk7: 3536a 10711325i bk8: 3296a 10715115i bk9: 3404a 10712710i bk10: 3380a 10712398i bk11: 3452a 10713805i bk12: 3672a 10710212i bk13: 3812a 10711535i bk14: 3632a 10711303i bk15: 3752a 10708003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10682629 n_act=8691 n_pre=8675 n_req=19194 n_rd=56564 n_write=11701 bw_util=0.01268
n_activity=337191 dram_eff=0.4049
bk0: 3704a 10712506i bk1: 3596a 10712699i bk2: 3532a 10714447i bk3: 3376a 10714126i bk4: 3540a 10715222i bk5: 3544a 10708771i bk6: 3364a 10716791i bk7: 3412a 10712911i bk8: 3408a 10716649i bk9: 3324a 10715077i bk10: 3460a 10717163i bk11: 3432a 10712942i bk12: 3776a 10708156i bk13: 3748a 10707733i bk14: 3672a 10710930i bk15: 3676a 10711437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10682711 n_act=8758 n_pre=8742 n_req=19139 n_rd=56316 n_write=11733 bw_util=0.01264
n_activity=337278 dram_eff=0.4035
bk0: 3716a 10712794i bk1: 3564a 10710401i bk2: 3372a 10716312i bk3: 3532a 10709841i bk4: 3468a 10713246i bk5: 3436a 10713910i bk6: 3328a 10717079i bk7: 3384a 10716193i bk8: 3420a 10710593i bk9: 3344a 10710890i bk10: 3432a 10717390i bk11: 3420a 10716278i bk12: 3724a 10710208i bk13: 3644a 10709452i bk14: 3768a 10707420i bk15: 3764a 10709206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225503
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10681551 n_act=8850 n_pre=8834 n_req=19464 n_rd=56788 n_write=12237 bw_util=0.01282
n_activity=341105 dram_eff=0.4047
bk0: 3616a 10712639i bk1: 3584a 10710884i bk2: 3380a 10716640i bk3: 3524a 10708891i bk4: 3508a 10712497i bk5: 3500a 10711216i bk6: 3468a 10714891i bk7: 3528a 10712296i bk8: 3508a 10711622i bk9: 3248a 10716949i bk10: 3376a 10712419i bk11: 3420a 10712543i bk12: 3740a 10708101i bk13: 3760a 10711620i bk14: 3772a 10706749i bk15: 3856a 10706754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227843
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10681596 n_act=8855 n_pre=8839 n_req=19389 n_rd=57104 n_write=11866 bw_util=0.01281
n_activity=346237 dram_eff=0.3984
bk0: 3712a 10709821i bk1: 3708a 10713632i bk2: 3484a 10711301i bk3: 3484a 10712104i bk4: 3348a 10714976i bk5: 3436a 10715804i bk6: 3528a 10716901i bk7: 3604a 10713427i bk8: 3388a 10714838i bk9: 3336a 10713520i bk10: 3476a 10714546i bk11: 3588a 10710856i bk12: 3688a 10710780i bk13: 3808a 10707901i bk14: 3732a 10711318i bk15: 3784a 10709242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227983
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10682551 n_act=8741 n_pre=8725 n_req=19179 n_rd=56532 n_write=11711 bw_util=0.01267
n_activity=338771 dram_eff=0.4029
bk0: 3436a 10714481i bk1: 3616a 10711018i bk2: 3488a 10716588i bk3: 3404a 10711325i bk4: 3568a 10710127i bk5: 3540a 10714661i bk6: 3444a 10713663i bk7: 3436a 10714500i bk8: 3384a 10713764i bk9: 3432a 10711827i bk10: 3444a 10712364i bk11: 3460a 10709355i bk12: 3668a 10709893i bk13: 3764a 10707745i bk14: 3808a 10710589i bk15: 3640a 10711458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10683561 n_act=8590 n_pre=8574 n_req=19079 n_rd=56080 n_write=11455 bw_util=0.01254
n_activity=334562 dram_eff=0.4037
bk0: 3548a 10715206i bk1: 3628a 10712718i bk2: 3436a 10710474i bk3: 3428a 10717084i bk4: 3432a 10716661i bk5: 3424a 10715449i bk6: 3336a 10716845i bk7: 3464a 10715391i bk8: 3400a 10712104i bk9: 3320a 10718472i bk10: 3464a 10712243i bk11: 3320a 10711298i bk12: 3688a 10711995i bk13: 3708a 10709933i bk14: 3796a 10712299i bk15: 3688a 10710821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222189
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10683811 n_act=8570 n_pre=8554 n_req=18923 n_rd=55884 n_write=11441 bw_util=0.0125
n_activity=333334 dram_eff=0.4039
bk0: 3540a 10714237i bk1: 3648a 10713615i bk2: 3304a 10716658i bk3: 3124a 10718931i bk4: 3488a 10713083i bk5: 3528a 10712645i bk6: 3400a 10716814i bk7: 3516a 10713238i bk8: 3248a 10719121i bk9: 3332a 10714725i bk10: 3412a 10714698i bk11: 3220a 10718936i bk12: 3788a 10712093i bk13: 3832a 10706745i bk14: 3736a 10708381i bk15: 3768a 10710017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226737
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10768260 n_nop=10683872 n_act=8562 n_pre=8546 n_req=18896 n_rd=55876 n_write=11404 bw_util=0.0125
n_activity=334599 dram_eff=0.4022
bk0: 3552a 10715385i bk1: 3608a 10711699i bk2: 3332a 10720089i bk3: 3448a 10716101i bk4: 3476a 10716380i bk5: 3428a 10712806i bk6: 3468a 10716135i bk7: 3496a 10714857i bk8: 3304a 10715585i bk9: 3456a 10714416i bk10: 3356a 10714426i bk11: 3196a 10715397i bk12: 3644a 10712503i bk13: 3768a 10707400i bk14: 3644a 10713211i bk15: 3700a 10710300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 6986, Miss_rate = 0.047, Pending_hits = 1202, Reservation_fails = 7
L2_cache_bank[1]: Access = 148856, Miss = 7133, Miss_rate = 0.048, Pending_hits = 1227, Reservation_fails = 4
L2_cache_bank[2]: Access = 147823, Miss = 6961, Miss_rate = 0.047, Pending_hits = 1225, Reservation_fails = 6
L2_cache_bank[3]: Access = 148284, Miss = 7059, Miss_rate = 0.048, Pending_hits = 1189, Reservation_fails = 6
L2_cache_bank[4]: Access = 147672, Miss = 6978, Miss_rate = 0.047, Pending_hits = 1196, Reservation_fails = 10
L2_cache_bank[5]: Access = 148430, Miss = 7144, Miss_rate = 0.048, Pending_hits = 1177, Reservation_fails = 12
L2_cache_bank[6]: Access = 149351, Miss = 7114, Miss_rate = 0.048, Pending_hits = 1219, Reservation_fails = 4
L2_cache_bank[7]: Access = 148038, Miss = 7027, Miss_rate = 0.047, Pending_hits = 1179, Reservation_fails = 7
L2_cache_bank[8]: Access = 148602, Miss = 7057, Miss_rate = 0.047, Pending_hits = 1242, Reservation_fails = 9
L2_cache_bank[9]: Access = 148850, Miss = 7022, Miss_rate = 0.047, Pending_hits = 1207, Reservation_fails = 8
L2_cache_bank[10]: Access = 148576, Miss = 7092, Miss_rate = 0.048, Pending_hits = 1186, Reservation_fails = 4
L2_cache_bank[11]: Access = 148852, Miss = 7105, Miss_rate = 0.048, Pending_hits = 1213, Reservation_fails = 12
L2_cache_bank[12]: Access = 148563, Miss = 7089, Miss_rate = 0.048, Pending_hits = 1222, Reservation_fails = 4
L2_cache_bank[13]: Access = 149723, Miss = 7187, Miss_rate = 0.048, Pending_hits = 1199, Reservation_fails = 4
L2_cache_bank[14]: Access = 148753, Miss = 7060, Miss_rate = 0.047, Pending_hits = 1171, Reservation_fails = 5
L2_cache_bank[15]: Access = 148540, Miss = 7073, Miss_rate = 0.048, Pending_hits = 1200, Reservation_fails = 7
L2_cache_bank[16]: Access = 169949, Miss = 7025, Miss_rate = 0.041, Pending_hits = 1352, Reservation_fails = 2
L2_cache_bank[17]: Access = 148545, Miss = 6995, Miss_rate = 0.047, Pending_hits = 1183, Reservation_fails = 1
L2_cache_bank[18]: Access = 147151, Miss = 6979, Miss_rate = 0.047, Pending_hits = 1176, Reservation_fails = 6
L2_cache_bank[19]: Access = 147135, Miss = 6992, Miss_rate = 0.048, Pending_hits = 1136, Reservation_fails = 11
L2_cache_bank[20]: Access = 147085, Miss = 6944, Miss_rate = 0.047, Pending_hits = 1163, Reservation_fails = 7
L2_cache_bank[21]: Access = 148069, Miss = 7025, Miss_rate = 0.047, Pending_hits = 1168, Reservation_fails = 2
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 155047
L2_total_cache_miss_rate = 0.0472
L2_total_cache_pending_hits = 26432
L2_total_cache_reservation_fails = 138
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2096442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1006383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 138
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.8263
	minimum = 6
	maximum = 1238
Network latency average = 30.6685
	minimum = 6
	maximum = 1182
Slowest packet = 2637304
Flit latency average = 26.2591
	minimum = 6
	maximum = 1182
Slowest flit = 5890058
Fragmentation average = 0.0500893
	minimum = 0
	maximum = 543
Injected packet rate average = 0.0325474
	minimum = 0.0269823 (at node 27)
	maximum = 0.0372436 (at node 45)
Accepted packet rate average = 0.0325474
	minimum = 0.0269823 (at node 27)
	maximum = 0.0372436 (at node 45)
Injected flit rate average = 0.0580681
	minimum = 0.0352953 (at node 27)
	maximum = 0.0845292 (at node 45)
Accepted flit rate average= 0.0580681
	minimum = 0.0478464 (at node 46)
	maximum = 0.0698242 (at node 24)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.1422 (15 samples)
	minimum = 6 (15 samples)
	maximum = 367.733 (15 samples)
Network latency average = 17.5493 (15 samples)
	minimum = 6 (15 samples)
	maximum = 284.667 (15 samples)
Flit latency average = 18.5057 (15 samples)
	minimum = 6 (15 samples)
	maximum = 283.867 (15 samples)
Fragmentation average = 0.00517992 (15 samples)
	minimum = 0 (15 samples)
	maximum = 62.9333 (15 samples)
Injected packet rate average = 0.0209733 (15 samples)
	minimum = 0.0171569 (15 samples)
	maximum = 0.0588271 (15 samples)
Accepted packet rate average = 0.0209733 (15 samples)
	minimum = 0.0171569 (15 samples)
	maximum = 0.0588271 (15 samples)
Injected flit rate average = 0.0323109 (15 samples)
	minimum = 0.0210436 (15 samples)
	maximum = 0.0776505 (15 samples)
Accepted flit rate average = 0.0323109 (15 samples)
	minimum = 0.0240735 (15 samples)
	maximum = 0.107352 (15 samples)
Injected packet size average = 1.54058 (15 samples)
Accepted packet size average = 1.54058 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 37 sec (5617 sec)
gpgpu_simulation_rate = 16004 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 21420
gpu_sim_insn = 5617924
gpu_ipc =     262.2747
gpu_tot_sim_cycle = 9413068
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.1468
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1503715
gpu_stall_icnt2sh    = 5549015
partiton_reqs_in_parallel = 471104
partiton_reqs_in_parallel_total    = 126078997
partiton_level_parallism =      21.9937
partiton_level_parallism_total  =      13.4441
partiton_reqs_in_parallel_util = 471104
partiton_reqs_in_parallel_util_total    = 126078997
gpu_sim_cycle_parition_util = 21420
gpu_tot_sim_cycle_parition_util    = 5798415
partiton_level_parallism_util =      21.9937
partiton_level_parallism_util_total  =      21.7446
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     180.7843 GB/Sec
L2_BW_total  =      33.4828 GB/Sec
gpu_total_sim_rate=16833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5056, 5221, 4779, 5150, 4735, 4828, 5648, 5024, 4783, 4745, 5619, 5524, 5170, 4872, 5710, 5176, 5648, 5121, 5115, 4828, 4908, 4550, 5454, 4952, 4961, 5053, 4891, 4747, 4999, 4896, 5298, 5044, 4290, 4651, 4071, 4122, 4196, 4336, 4731, 4175, 4175, 4348, 4111, 4604, 4288, 4630, 5030, 4200, 4126, 3888, 3740, 3263, 3730, 3483, 4198, 3677, 3915, 3397, 3444, 3758, 3132, 3771, 3784, 3814, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 7448693
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7403490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40317
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8934378	W0_Idle:162202225	W0_Scoreboard:143657166	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1450 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1066 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 9413067 
mrq_lat_table:118496 	2810 	3877 	26030 	13764 	8082 	8904 	12309 	15155 	6666 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2756306 	477754 	32662 	11937 	5785 	3663 	5873 	10061 	5394 	6339 	9258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1229776 	256245 	838306 	389965 	281438 	253123 	22962 	4375 	3394 	5217 	3550 	5842 	10034 	5369 	6376 	9221 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	819282 	543430 	756600 	119071 	15427 	905 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	393927 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6463 	320 	167 	93 	155 	236 	447 	391 	60 	33 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        42        17        20        16        16        16        16        30        21        55        34        54        52        48        51 
dram[1]:        51        30        19        16        16        16        17        16        30        29        56        33        33        46        50        49 
dram[2]:        40        47        22        16        16        16        16        16        29        30        43        49        53        49        50        48 
dram[3]:        47        44        24        21        17        16        16        16        39        24        34        57        53        50        47        45 
dram[4]:        34        46        20        16        16        16        16        16        40        30        55        29        50        35        47        50 
dram[5]:        41        44        20        20        16        16        16        16        30        40        56        59        48        48        45        29 
dram[6]:        36        45        17        19        16        16        17        16        38        30        59        41        52        55        49        49 
dram[7]:        46        45        16        20        16        15        16        16        37        38        59        57        56        56        25        48 
dram[8]:        43        41        16        16        15        15        17        16        32        30        58        56        88        53        46        46 
dram[9]:        30        43        16        17        15        15        16        16        41        32        59        40        51        34        52        46 
dram[10]:        24        40        20        16        17        16        16        16        33        41        39        57        50        44        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.145396  2.234375  2.184676  2.288066  2.215842  2.267290  2.168539  2.144249  2.177481  2.261539  2.331301  2.362934  2.197138  2.312602  2.267112  2.400657 
dram[1]:  2.265060  2.152961  2.182000  2.280561  2.294950  2.220729  2.210000  2.191120  2.302857  2.256654  2.324803  2.228938  2.256014  2.283505  2.206840  2.336717 
dram[2]:  2.114148  2.249117  2.163776  2.195736  2.196464  2.150977  2.123791  2.211027  2.245059  2.252372  2.189189  2.220430  2.370435  2.289951  2.289703  2.235679 
dram[3]:  2.191597  2.133221  2.213884  2.140655  2.188679  2.243043  2.307856  2.104869  2.373518  2.332665  2.369318  2.342697  2.318258  2.236928  2.393885  2.330986 
dram[4]:  2.203704  2.221441  2.238384  2.176471  2.269155  2.243902  2.138067  2.266260  2.206774  2.214953  2.225000  2.250902  2.377193  2.203673  2.303333  2.268212 
dram[5]:  2.269982  2.171577  2.155945  2.280303  2.249042  2.354582  2.173004  2.211215  2.214035  2.250000  2.327103  2.302026  2.225649  2.262459  2.244373  2.325658 
dram[6]:  2.246575  2.320721  2.165725  2.182674  2.142578  2.208494  2.189923  2.191806  2.261860  2.230476  2.353384  2.303819  2.255892  2.280587  2.281198  2.213483 
dram[7]:  2.250000  2.205433  2.164151  2.144737  2.337918  2.286561  2.202729  2.121951  2.215501  2.284091  2.260398  2.283663  2.232598  2.309883  2.285000  2.333333 
dram[8]:  2.280734  2.274864  2.161228  2.166667  2.234344  2.159091  2.257262  2.225100  2.265385  2.231660  2.315789  2.294776  2.685470  2.314433  2.264274  2.317789 
dram[9]:  2.242144  2.153589  2.125737  2.231461  2.240848  2.272727  2.342672  2.234405  2.242248  2.238835  2.390716  2.277778  2.319398  2.288461  2.267887  2.306425 
dram[10]:  2.324528  2.189983  2.240083  2.235178  2.134579  2.230616  2.222656  2.207364  2.213207  2.291902  2.322457  2.398340  2.236577  2.251208  2.326353  2.347368 
average row locality = 216380/96143 = 2.250606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       931       916       844       861       856       911       868       848       838       858       824       854       967       976       939       990 
dram[1]:       936       945       842       861       866       873       835       857       870       852       836       864       911       932       947       957 
dram[2]:       945       911       852       868       864       899       845       884       834       861       861       879       934       969       924       954 
dram[3]:       942       915       890       851       885       886       841       853       862       841       881       874       960       953       934       935 
dram[4]:       945       907       850       890       867       859       832       846       865       846       874       871       947       927       958       957 
dram[5]:       920       912       851       887       877       875       867       882       887       822       860       871       951       956       959       980 
dram[6]:       944       943       877       877       837       859       882       901       857       844       885       913       938       968       949       962 
dram[7]:       875       920       878       857       892       885       861       859       856       868       877       881       933       957       968       926 
dram[8]:       903       923       865       863       858       856       834       866       860       840       882       846       939       943       965       938 
dram[9]:       901       928       832       787       872       882       850       879       823       844       869       821       963       974       950       958 
dram[10]:       904       918       839       869       869       857       867       874       837       875       855       815       927       958       927       941 
total reads: 156825
bank skew: 990/787 = 1.26
chip skew: 14436/14132 = 1.02
number of total write accesses:
dram[0]:       397       371       268       251       263       302       290       252       303       318       323       370       415       437       419       472 
dram[1]:       380       364       249       277       270       284       270       278       339       335       345       353       402       397       408       424 
dram[2]:       370       362       271       265       254       312       253       279       302       326       354       360       429       421       388       412 
dram[3]:       362       350       290       260       275       323       246       271       339       323       370       377       424       416       397       389 
dram[4]:       364       357       258       294       288       245       252       269       373       339       372       376       408       393       424       413 
dram[5]:       358       341       255       317       297       307       276       301       375       330       385       379       420       406       437       434 
dram[6]:       368       345       273       282       260       285       248       276       335       327       367       414       402       430       422       417 
dram[7]:       340       379       269       284       298       272       269       272       316       338       373       391       382       422       403       397 
dram[8]:       340       335       261       242       248       284       254       251       318       316       394       384       632       404       423       404 
dram[9]:       312       362       250       206       291       268       237       303       334       309       367       327       424       454       413       442 
dram[10]:       328       350       234       262       273       265       271       265       336       342       355       341       406       440       406       397 
total reads: 59555
bank skew: 632/206 = 3.07
chip skew: 5618/5271 = 1.07
average mf latency per bank:
dram[0]:      14925     14885     16817     16591     15902     15560     15664     17302     16578     16069     20788     20220     14040     13851     16448     17468
dram[1]:      15084     14559     15861     15333     15424     16710     16984     16200     16803     16467     22635     19707     14132     14343     17310     18036
dram[2]:      14534     13923     15971     16054     17670     15628     17182     16712     17766     17353     18741     19304     12720     14295     18158     16241
dram[3]:      14456     13756     15497     15846     17059     15216     17738     17358     17038     17714     20032     20788     13446     13992     15359     16471
dram[4]:      15180     15416     17097     15728     16971     16926     18305     17529     15958     16206     19940     20607     13952     14043     16508     15198
dram[5]:      14890     15865     16971     15489     16336     16537     16349     15776     15877     16339     18347     17682     12993     13135     15670     15741
dram[6]:      16156     16535     16088     16633     17325     16974     17122     15469     16076     15859     19275     17839     13976     13197     15794     15860
dram[7]:      16663     15288     18380     16842     15397     16298     17135     16580     16979     15209     17561     17951     14170     13584     16296     17154
dram[8]:      16471     17006     16338     18602     16119     15675     16901     17433     16478     16530     16429     19158     16448     14700     18291     18026
dram[9]:      18146     15055     18470     18241     15633     15013     17087     16114     15633     16551     18551     19607     14201     13527     17555     17523
dram[10]:      14300     15244     17636     17434     15918     15722     17581     16798     17074     15709     19188     19407     13892     13427     16636     16795
maximum mf latency per bank:
dram[0]:     230680    228818    230063    229979    232421    229178    234646    234658    226943    226945    235131    225172    227528    227566    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    234659    226955    226957    248804    234236    227568    227530    232835    229733
dram[2]:     226261    228824    229960    229980    232022    232024    234646    234658    226959    226961    224542    226190    221552    227532    234130    230279
dram[3]:     257915    228886    229960    218609    232026    232027    234652    234653    226502    226450    232200    224546    226549    226509    228318    234869
dram[4]:     228843    228845    240381    229952    232403    232434    234655    234657    226762    226764    230681    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    234661    226458    226502    224808    224810    226514    226516    229767    230991
dram[6]:     228896    228849    229955    229956    232404    231850    234499    234500    226940    226984    225358    233706    226152    226153    238853    236185
dram[7]:     228765    228765    229706    229708    232142    232179    234500    234502    226947    226949    237046    248157    226190    226152    230402    257910
dram[8]:     228766    228785    229709    229709    232141    232183    234646    234684    226941    226943    226971    232434    222708    222711    248288    234403
dram[9]:     228766    228785    230077    230110    232438    232482    234645    234684    226951    230458    226182    236295    222601    222707    234733    238099
dram[10]:     228762    228764    230062    258751    232438    232440    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10721055 n_act=8780 n_pre=8764 n_req=19732 n_rd=57124 n_write=12309 bw_util=0.01285
n_activity=342835 dram_eff=0.4051
bk0: 3724a 10750434i bk1: 3664a 10747999i bk2: 3376a 10754459i bk3: 3444a 10752538i bk4: 3424a 10753340i bk5: 3644a 10750195i bk6: 3472a 10753067i bk7: 3392a 10756281i bk8: 3352a 10753724i bk9: 3432a 10753652i bk10: 3296a 10753513i bk11: 3416a 10755217i bk12: 3868a 10748659i bk13: 3904a 10746026i bk14: 3756a 10750370i bk15: 3960a 10745676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.229266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10721885 n_act=8696 n_pre=8680 n_req=19559 n_rd=56736 n_write=12035 bw_util=0.01273
n_activity=341039 dram_eff=0.4033
bk0: 3744a 10750308i bk1: 3780a 10751052i bk2: 3368a 10754037i bk3: 3444a 10754200i bk4: 3464a 10754454i bk5: 3492a 10751258i bk6: 3340a 10757780i bk7: 3428a 10754543i bk8: 3480a 10754539i bk9: 3408a 10753807i bk10: 3344a 10757650i bk11: 3456a 10753503i bk12: 3644a 10752592i bk13: 3728a 10750865i bk14: 3788a 10751768i bk15: 3828a 10748112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10721191 n_act=8850 n_pre=8834 n_req=19642 n_rd=57136 n_write=12021 bw_util=0.0128
n_activity=345365 dram_eff=0.4005
bk0: 3780a 10748482i bk1: 3644a 10752555i bk2: 3408a 10753552i bk3: 3472a 10755145i bk4: 3456a 10751815i bk5: 3596a 10749002i bk6: 3380a 10755389i bk7: 3536a 10751093i bk8: 3336a 10754423i bk9: 3444a 10752035i bk10: 3444a 10751623i bk11: 3516a 10753037i bk12: 3736a 10749264i bk13: 3876a 10750599i bk14: 3696a 10750402i bk15: 3816a 10746997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225286
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10721312 n_act=8714 n_pre=8698 n_req=19715 n_rd=57212 n_write=12096 bw_util=0.01283
n_activity=342293 dram_eff=0.405
bk0: 3768a 10751681i bk1: 3660a 10751751i bk2: 3560a 10753992i bk3: 3404a 10753681i bk4: 3540a 10754991i bk5: 3544a 10748501i bk6: 3364a 10756504i bk7: 3412a 10752683i bk8: 3448a 10755946i bk9: 3364a 10754392i bk10: 3524a 10756354i bk11: 3496a 10752138i bk12: 3840a 10747240i bk13: 3812a 10746816i bk14: 3736a 10750046i bk15: 3740a 10750566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10721377 n_act=8785 n_pre=8769 n_req=19666 n_rd=56964 n_write=12137 bw_util=0.01279
n_activity=342664 dram_eff=0.4033
bk0: 3780a 10751992i bk1: 3628a 10749605i bk2: 3400a 10755771i bk3: 3560a 10749369i bk4: 3468a 10752985i bk5: 3436a 10753684i bk6: 3328a 10756765i bk7: 3384a 10755866i bk8: 3460a 10749877i bk9: 3384a 10750132i bk10: 3496a 10756616i bk11: 3484a 10755497i bk12: 3788a 10749409i bk13: 3708a 10748451i bk14: 3832a 10746580i bk15: 3828a 10748260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226029
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10720254 n_act=8874 n_pre=8858 n_req=19975 n_rd=57428 n_write=12618 bw_util=0.01296
n_activity=346375 dram_eff=0.4045
bk0: 3680a 10751853i bk1: 3648a 10750105i bk2: 3404a 10756223i bk3: 3548a 10748466i bk4: 3508a 10752270i bk5: 3500a 10750965i bk6: 3468a 10754503i bk7: 3528a 10752044i bk8: 3548a 10750957i bk9: 3288a 10756256i bk10: 3440a 10751600i bk11: 3484a 10751740i bk12: 3804a 10747309i bk13: 3824a 10750705i bk14: 3836a 10745797i bk15: 3920a 10745925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227991
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10720332 n_act=8875 n_pre=8859 n_req=19887 n_rd=57744 n_write=12222 bw_util=0.01295
n_activity=351303 dram_eff=0.3983
bk0: 3776a 10748914i bk1: 3772a 10752798i bk2: 3508a 10750873i bk3: 3508a 10751677i bk4: 3348a 10754746i bk5: 3436a 10755575i bk6: 3528a 10756643i bk7: 3604a 10753178i bk8: 3428a 10754129i bk9: 3376a 10752810i bk10: 3540a 10753870i bk11: 3652a 10750116i bk12: 3752a 10749909i bk13: 3872a 10747041i bk14: 3796a 10750497i bk15: 3848a 10748270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10721214 n_act=8772 n_pre=8756 n_req=19698 n_rd=57172 n_write=12118 bw_util=0.01282
n_activity=344053 dram_eff=0.4028
bk0: 3500a 10753596i bk1: 3680a 10750063i bk2: 3512a 10756143i bk3: 3428a 10750887i bk4: 3568a 10749899i bk5: 3540a 10754391i bk6: 3444a 10753388i bk7: 3436a 10754123i bk8: 3424a 10753062i bk9: 3472a 10751119i bk10: 3508a 10751603i bk11: 3524a 10748585i bk12: 3732a 10749116i bk13: 3828a 10747007i bk14: 3872a 10749617i bk15: 3704a 10750458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22765
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10722162 n_act=8620 n_pre=8604 n_req=19671 n_rd=56724 n_write=11922 bw_util=0.0127
n_activity=340387 dram_eff=0.4033
bk0: 3612a 10754463i bk1: 3692a 10751919i bk2: 3460a 10750112i bk3: 3452a 10756682i bk4: 3432a 10756402i bk5: 3424a 10755218i bk6: 3336a 10756578i bk7: 3464a 10755084i bk8: 3440a 10751230i bk9: 3360a 10757639i bk10: 3528a 10751689i bk11: 3384a 10750534i bk12: 3756a 10750994i bk13: 3772a 10749073i bk14: 3860a 10751423i bk15: 3752a 10749925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222705
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10722516 n_act=8594 n_pre=8578 n_req=19432 n_rd=56532 n_write=11812 bw_util=0.01265
n_activity=338530 dram_eff=0.4038
bk0: 3604a 10753313i bk1: 3712a 10752750i bk2: 3328a 10756190i bk3: 3148a 10758505i bk4: 3488a 10752853i bk5: 3528a 10752381i bk6: 3400a 10756518i bk7: 3516a 10753005i bk8: 3292a 10758338i bk9: 3376a 10754013i bk10: 3476a 10753964i bk11: 3284a 10758173i bk12: 3852a 10751248i bk13: 3896a 10745852i bk14: 3800a 10747574i bk15: 3832a 10749110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10808032 n_nop=10722565 n_act=8584 n_pre=8568 n_req=19403 n_rd=56528 n_write=11787 bw_util=0.01264
n_activity=339642 dram_eff=0.4023
bk0: 3616a 10754576i bk1: 3672a 10750902i bk2: 3356a 10759622i bk3: 3476a 10755594i bk4: 3476a 10756119i bk5: 3428a 10752531i bk6: 3468a 10755835i bk7: 3496a 10754570i bk8: 3348a 10754865i bk9: 3500a 10753612i bk10: 3420a 10753639i bk11: 3260a 10754633i bk12: 3708a 10751696i bk13: 3832a 10746605i bk14: 3708a 10752337i bk15: 3764a 10749367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215503

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7067, Miss_rate = 0.047, Pending_hits = 1283, Reservation_fails = 8
L2_cache_bank[1]: Access = 150344, Miss = 7214, Miss_rate = 0.048, Pending_hits = 1307, Reservation_fails = 7
L2_cache_bank[2]: Access = 149311, Miss = 7043, Miss_rate = 0.047, Pending_hits = 1315, Reservation_fails = 7
L2_cache_bank[3]: Access = 149772, Miss = 7141, Miss_rate = 0.048, Pending_hits = 1271, Reservation_fails = 6
L2_cache_bank[4]: Access = 149160, Miss = 7059, Miss_rate = 0.047, Pending_hits = 1287, Reservation_fails = 14
L2_cache_bank[5]: Access = 149918, Miss = 7225, Miss_rate = 0.048, Pending_hits = 1266, Reservation_fails = 13
L2_cache_bank[6]: Access = 150839, Miss = 7195, Miss_rate = 0.048, Pending_hits = 1313, Reservation_fails = 6
L2_cache_bank[7]: Access = 149526, Miss = 7108, Miss_rate = 0.048, Pending_hits = 1270, Reservation_fails = 9
L2_cache_bank[8]: Access = 150090, Miss = 7138, Miss_rate = 0.048, Pending_hits = 1339, Reservation_fails = 11
L2_cache_bank[9]: Access = 150338, Miss = 7103, Miss_rate = 0.047, Pending_hits = 1300, Reservation_fails = 11
L2_cache_bank[10]: Access = 150064, Miss = 7172, Miss_rate = 0.048, Pending_hits = 1278, Reservation_fails = 6
L2_cache_bank[11]: Access = 150340, Miss = 7185, Miss_rate = 0.048, Pending_hits = 1302, Reservation_fails = 13
L2_cache_bank[12]: Access = 150051, Miss = 7169, Miss_rate = 0.048, Pending_hits = 1308, Reservation_fails = 4
L2_cache_bank[13]: Access = 151211, Miss = 7267, Miss_rate = 0.048, Pending_hits = 1285, Reservation_fails = 5
L2_cache_bank[14]: Access = 150240, Miss = 7140, Miss_rate = 0.048, Pending_hits = 1263, Reservation_fails = 8
L2_cache_bank[15]: Access = 150024, Miss = 7153, Miss_rate = 0.048, Pending_hits = 1291, Reservation_fails = 10
L2_cache_bank[16]: Access = 179602, Miss = 7106, Miss_rate = 0.040, Pending_hits = 1524, Reservation_fails = 2
L2_cache_bank[17]: Access = 150021, Miss = 7075, Miss_rate = 0.047, Pending_hits = 1269, Reservation_fails = 2
L2_cache_bank[18]: Access = 148630, Miss = 7060, Miss_rate = 0.048, Pending_hits = 1267, Reservation_fails = 7
L2_cache_bank[19]: Access = 148611, Miss = 7073, Miss_rate = 0.048, Pending_hits = 1222, Reservation_fails = 12
L2_cache_bank[20]: Access = 148569, Miss = 7025, Miss_rate = 0.047, Pending_hits = 1249, Reservation_fails = 8
L2_cache_bank[21]: Access = 149553, Miss = 7107, Miss_rate = 0.048, Pending_hits = 1250, Reservation_fails = 3
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 156825
L2_total_cache_miss_rate = 0.0472
L2_total_cache_pending_hits = 28459
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2104613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1035262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.3568
	minimum = 6
	maximum = 915
Network latency average = 39.1442
	minimum = 6
	maximum = 583
Slowest packet = 6571580
Flit latency average = 48.6238
	minimum = 6
	maximum = 582
Slowest flit = 11322665
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0381484
	minimum = 0.0311639 (at node 25)
	maximum = 0.225337 (at node 44)
Accepted packet rate average = 0.0381484
	minimum = 0.0311639 (at node 25)
	maximum = 0.225337 (at node 44)
Injected flit rate average = 0.0572226
	minimum = 0.0430459 (at node 45)
	maximum = 0.233998 (at node 44)
Accepted flit rate average= 0.0572226
	minimum = 0.0373967 (at node 25)
	maximum = 0.442014 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.9681 (16 samples)
	minimum = 6 (16 samples)
	maximum = 401.938 (16 samples)
Network latency average = 18.899 (16 samples)
	minimum = 6 (16 samples)
	maximum = 303.312 (16 samples)
Flit latency average = 20.3881 (16 samples)
	minimum = 6 (16 samples)
	maximum = 302.5 (16 samples)
Fragmentation average = 0.00485617 (16 samples)
	minimum = 0 (16 samples)
	maximum = 59 (16 samples)
Injected packet rate average = 0.0220467 (16 samples)
	minimum = 0.0180323 (16 samples)
	maximum = 0.069234 (16 samples)
Accepted packet rate average = 0.0220467 (16 samples)
	minimum = 0.0180323 (16 samples)
	maximum = 0.069234 (16 samples)
Injected flit rate average = 0.0338679 (16 samples)
	minimum = 0.0224187 (16 samples)
	maximum = 0.0874222 (16 samples)
Accepted flit rate average = 0.0338679 (16 samples)
	minimum = 0.0249062 (16 samples)
	maximum = 0.128268 (16 samples)
Injected packet size average = 1.53619 (16 samples)
Accepted packet size average = 1.53619 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 34 sec (5674 sec)
gpgpu_simulation_rate = 16833 (inst/sec)
gpgpu_simulation_rate = 1658 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 1148665
gpu_sim_insn = 15785486
gpu_ipc =      13.7425
gpu_tot_sim_cycle = 10788955
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.3159
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 2537104
gpu_stall_icnt2sh    = 8579087
partiton_reqs_in_parallel = 24237241
partiton_reqs_in_parallel_total    = 126550101
partiton_level_parallism =      21.1004
partiton_level_parallism_total  =      13.9761
partiton_reqs_in_parallel_util = 24237241
partiton_reqs_in_parallel_util_total    = 126550101
gpu_sim_cycle_parition_util = 1145558
gpu_tot_sim_cycle_parition_util    = 5819835
partiton_level_parallism_util =      21.1576
partiton_level_parallism_util_total  =      21.6481
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =      98.9145 GB/Sec
L2_BW_total  =      39.7439 GB/Sec
gpu_total_sim_rate=15609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6112, 6278, 5938, 6222, 5909, 5936, 6666, 6147, 5896, 5765, 6580, 6706, 6195, 6026, 6781, 6169, 6798, 6143, 6160, 5884, 5950, 5520, 6525, 6084, 6015, 6186, 6034, 5877, 6112, 5942, 6346, 6078, 5363, 5714, 5096, 5106, 5320, 5409, 5866, 5297, 5300, 5470, 5217, 5631, 5408, 5806, 6186, 5333, 4914, 4681, 4559, 4090, 4590, 4298, 4969, 4550, 4779, 4185, 4276, 4634, 3991, 4704, 4632, 4762, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 10365735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10297828
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 63021
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11651158	W0_Idle:178223034	W0_Scoreboard:187646819	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1687 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1201 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10787583 
mrq_lat_table:174280 	4339 	5768 	37474 	21280 	11504 	13163 	19806 	24820 	11443 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3558931 	818596 	54830 	21554 	7587 	4417 	11929 	13399 	7377 	10668 	14465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1660188 	275219 	1129216 	570338 	371262 	377846 	58397 	7665 	5210 	6603 	4348 	11925 	13212 	7363 	10717 	14405 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1050380 	851963 	1235310 	206142 	32530 	3588 	43 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	467410 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8080 	486 	254 	114 	184 	284 	539 	562 	121 	38 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        42        19        20        16        16        16        16        38        38        55        40        54        52        48        51 
dram[1]:        51        44        22        27        16        16        17        16        40        29        56        41        52        49        50        49 
dram[2]:        47        49        25        21        16        16        16        16        38        38        43        49        53        51        50        48 
dram[3]:        49        44        24        22        17        16        16        16        39        40        48        57        53        50        51        48 
dram[4]:        45        49        20        21        16        16        16        16        40        40        55        46        50        35        50        50 
dram[5]:        49        49        20        20        16        16        16        16        39        40        56        59        48        48        45        49 
dram[6]:        50        48        18        19        16        16        17        16        38        38        59        46        52        55        49        49 
dram[7]:        46        45        18        20        16        15        16        16        37        38        59        57        56        56        25        48 
dram[8]:        50        50        17        17        15        15        17        16        32        36        58        56        88        53        46        46 
dram[9]:        30        43        17        17        15        15        16        16        41        41        59        50        52        49        52        46 
dram[10]:        49        45        20        22        17        16        16        16        40        41        45        57        50        50        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.087285  2.164733  2.115336  2.197613  2.214376  2.229713  2.128916  2.127182  2.054893  2.121140  2.184111  2.190876  2.133956  2.278942  2.154900  2.262774 
dram[1]:  2.157428  2.086724  2.126632  2.230975  2.172152  2.191595  2.173469  2.178352  2.176904  2.160249  2.166667  2.058757  2.174779  2.247411  2.139388  2.181818 
dram[2]:  2.078861  2.151096  2.128205  2.184176  2.167082  2.158654  2.164975  2.191283  2.149327  2.183187  2.108295  2.128621  2.285714  2.212380  2.183921  2.151610 
dram[3]:  2.120904  2.109589  2.180203  2.099256  2.154791  2.204686  2.173691  2.111786  2.226986  2.216456  2.207143  2.195729  2.233261  2.158235  2.248018  2.208520 
dram[4]:  2.140411  2.130884  2.152146  2.132029  2.220126  2.228723  2.118159  2.223214  2.139697  2.135531  2.144009  2.138444  2.231441  2.157205  2.167891  2.157456 
dram[5]:  2.179907  2.101367  2.086575  2.234694  2.174074  2.247163  2.129854  2.142349  2.119318  2.186163  2.190083  2.163146  2.143158  2.155858  2.167189  2.233930 
dram[6]:  2.135016  2.195266  2.148379  2.109756  2.102978  2.162297  2.156134  2.165659  2.124260  2.181141  2.234170  2.164062  2.206783  2.216043  2.195402  2.113150 
dram[7]:  2.155213  2.125000  2.105134  2.097205  2.258794  2.199749  2.180101  2.115291  2.127273  2.149236  2.101136  2.153061  2.156216  2.242152  2.171642  2.181035 
dram[8]:  2.175148  2.173810  2.139417  2.145386  2.100000  2.181123  2.182161  2.181818  2.135329  2.095012  2.198113  2.170789  2.450873  2.228090  2.145791  2.221491 
dram[9]:  2.158213  2.139748  2.091969  2.212121  2.188406  2.229323  2.206146  2.182809  2.148551  2.133495  2.205529  2.163793  2.209503  2.187566  2.173097  2.149533 
dram[10]:  2.180424  2.104377  2.194332  2.159439  2.141278  2.204724  2.157317  2.147277  2.098940  2.144219  2.174070  2.240252  2.194505  2.172594  2.179979  2.223831 
average row locality = 324454/149658 = 2.167970
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1398      1372      1284      1296      1323      1354      1328      1308      1268      1305      1254      1291      1460      1459      1434      1492 
dram[1]:      1412      1422      1274      1289      1316      1332      1289      1319      1292      1273      1265      1305      1388      1405      1436      1457 
dram[2]:      1399      1370      1279      1299      1328      1347      1303      1353      1284      1288      1303      1317      1399      1460      1409      1458 
dram[3]:      1394      1371      1318      1297      1339      1331      1303      1308      1284      1281      1321      1310      1450      1426      1420      1412 
dram[4]:      1400      1370      1281      1329      1326      1299      1292      1308      1307      1280      1317      1319      1446      1405      1455      1455 
dram[5]:      1378      1369      1289      1323      1323      1327      1324      1346      1326      1257      1304      1304      1432      1451      1446      1484 
dram[6]:      1417      1388      1324      1323      1286      1306      1333      1357      1298      1283      1327      1360      1427      1461      1461      1461 
dram[7]:      1343      1389      1324      1308      1348      1337      1307      1317      1290      1314      1312      1333      1411      1426      1456      1426 
dram[8]:      1366      1371      1308      1313      1324      1296      1303      1326      1305      1281      1315      1286      1431      1417      1471      1430 
dram[9]:      1354      1380      1260      1218      1351      1351      1324      1337      1272      1285      1303      1266      1447      1453      1463      1447 
dram[10]:      1374      1381      1276      1311      1322      1295      1331      1330      1283      1308      1294      1262      1411      1450      1433      1428 
total reads: 237529
bank skew: 1492/1218 = 1.22
chip skew: 21812/21474 = 1.02
number of total write accesses:
dram[0]:       539       494       385       361       433       432       439       398       454       481       478       534       595       608       611       678 
dram[1]:       534       527       355       382       400       441       415       452       480       466       490       517       578       548       590       607 
dram[2]:       499       495       381       385       410       449       403       457       472       452       527       520       569       613       574       614 
dram[3]:       483       477       400       395       415       457       399       430       482       470       533       541       618       579       565       558 
dram[4]:       475       486       374       415       439       377       411       435       531       469       544       550       598       571       611       614 
dram[5]:       488       476       374       429       438       455       431       460       539       481       551       539       604       610       628       636 
dram[6]:       528       467       399       407       409       426       407       434       497       475       543       579       590       611       640       612 
dram[7]:       476       515       398       418       450       414       424       426       465       515       537       566       549       574       581       598 
dram[8]:       472       455       380       384       419       414       434       426       478       483       549       557       814       566       619       596 
dram[9]:       433       488       355       315       461       428       399       466       507       473       532       491       599       623       621       623 
dram[10]:       475       494       350       382       421       385       438       405       499       491       517       519       586       627       614       569 
total reads: 86925
bank skew: 814/315 = 2.58
chip skew: 8139/7772 = 1.05
average mf latency per bank:
dram[0]:      16552     16800     17637     16979     15963     16093     16170     17473     17927     17283     21165     20426     13629     13491     15239     15530
dram[1]:      16879     15976     17736     17014     16242     16895     17279     16719     19069     18024     22084     20128     13878     14369     16053     16158
dram[2]:      17293     16869     18046     17655     17263     16200     17293     16490     18399     19263     18863     19543     13139     13691     16411     14994
dram[3]:      17433     16711     16970     16652     16809     15987     17079     17313     18233     18642     19854     20213     13068     13754     14599     15457
dram[4]:      17736     17753     18476     17075     16666     17167     17558     17138     18023     18128     19658     19710     13777     13870     15851     14218
dram[5]:      17741     18288     17806     16299     15902     16253     16549     16038     17092     18131     18918     18440     13001     12664     14779     14747
dram[6]:      17585     18001     16576     16656     16844     17144     17169     16263     17714     17545     19071     18008     13336     12691     14436     14681
dram[7]:      18177     17018     17643     16837     15917     16477     17852     17415     18939     16902     18581     18678     13944     13447     15488     15810
dram[8]:      17389     17959     16639     18188     15809     16181     16654     17379     17870     17225     18149     19602     15397     14179     16223     16293
dram[9]:      18726     16839     18628     18262     15345     15164     17215     16952     17474     17574     19494     20435     13162     13226     15705     16108
dram[10]:      15748     16601     17943     17593     16331     16830     17557     17350     18028     17329     20314     19777     13507     12901     15454     15712
maximum mf latency per bank:
dram[0]:     230680    228818    230063    229979    232421    229178    234646    234658    226943    226945    235131    225172    227528    227566    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    234659    226955    226957    248804    234236    227568    227530    232835    229733
dram[2]:     226261    228824    229960    229980    232022    232024    234646    234658    226959    226961    224542    226190    221552    227532    234130    230279
dram[3]:     257915    228886    229960    221703    232026    232027    234652    234653    226502    226450    232200    224546    226549    226509    228318    234869
dram[4]:     228843    228845    240381    229952    232403    232434    234655    234657    226762    226764    230681    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    234661    226458    226502    224808    224810    226514    226516    229767    230991
dram[6]:     228896    228849    229955    229956    232404    231850    234499    234500    226940    226984    225358    233706    226152    226153    238853    236185
dram[7]:     228765    228765    229706    229708    232142    232179    234500    234502    226947    226949    237046    248157    226190    226152    230402    257910
dram[8]:     228766    228785    229709    229709    232141    232183    234646    234684    226941    226943    226971    232434    222708    222711    248288    234403
dram[9]:     228766    228785    230077    230110    232438    232482    234645    234684    226951    230458    226182    236295    222601    222707    234733    238099
dram[10]:     228762    228764    230062    258751    232438    232440    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12807864 n_act=13644 n_pre=13628 n_req=29546 n_rd=86504 n_write=19293 bw_util=0.01635
n_activity=514819 dram_eff=0.411
bk0: 5592a 12852944i bk1: 5488a 12851598i bk2: 5136a 12859492i bk3: 5184a 12858792i bk4: 5292a 12852419i bk5: 5416a 12851314i bk6: 5312a 12855364i bk7: 5232a 12855627i bk8: 5072a 12854143i bk9: 5220a 12851384i bk10: 5016a 12855270i bk11: 5164a 12859748i bk12: 5840a 12848205i bk13: 5836a 12845076i bk14: 5736a 12847411i bk15: 5968a 12842989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12809093 n_act=13527 n_pre=13511 n_req=29256 n_rd=85896 n_write=18906 bw_util=0.0162
n_activity=510718 dram_eff=0.4104
bk0: 5648a 12849725i bk1: 5688a 12851830i bk2: 5096a 12860248i bk3: 5156a 12858191i bk4: 5264a 12856506i bk5: 5328a 12851199i bk6: 5156a 12860492i bk7: 5276a 12851910i bk8: 5168a 12859618i bk9: 5092a 12858627i bk10: 5060a 12862080i bk11: 5220a 12853810i bk12: 5552a 12851899i bk13: 5620a 12853621i bk14: 5744a 12849329i bk15: 5828a 12845464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298068
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12808378 n_act=13593 n_pre=13577 n_req=29416 n_rd=86384 n_write=19001 bw_util=0.01629
n_activity=513914 dram_eff=0.4101
bk0: 5596a 12850040i bk1: 5480a 12853834i bk2: 5116a 12858534i bk3: 5196a 12859781i bk4: 5312a 12852872i bk5: 5388a 12851576i bk6: 5212a 12855649i bk7: 5412a 12847801i bk8: 5136a 12853049i bk9: 5152a 12853290i bk10: 5212a 12855552i bk11: 5268a 12852139i bk12: 5596a 12854247i bk13: 5840a 12847791i bk14: 5636a 12849359i bk15: 5832a 12844429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12808838 n_act=13482 n_pre=13466 n_req=29367 n_rd=86260 n_write=18887 bw_util=0.01625
n_activity=509295 dram_eff=0.4129
bk0: 5576a 12853926i bk1: 5484a 12852766i bk2: 5272a 12861269i bk3: 5188a 12858302i bk4: 5356a 12858418i bk5: 5324a 12848517i bk6: 5212a 12859607i bk7: 5232a 12851543i bk8: 5136a 12860114i bk9: 5124a 12855095i bk10: 5284a 12857848i bk11: 5240a 12854483i bk12: 5800a 12846228i bk13: 5704a 12846847i bk14: 5680a 12848449i bk15: 5648a 12848585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12808179 n_act=13633 n_pre=13617 n_req=29489 n_rd=86356 n_write=19148 bw_util=0.01631
n_activity=512791 dram_eff=0.4115
bk0: 5600a 12856129i bk1: 5480a 12851747i bk2: 5124a 12859964i bk3: 5316a 12856107i bk4: 5304a 12855124i bk5: 5196a 12854589i bk6: 5168a 12855449i bk7: 5232a 12853802i bk8: 5228a 12850000i bk9: 5120a 12852163i bk10: 5268a 12858065i bk11: 5276a 12856240i bk12: 5784a 12848512i bk13: 5620a 12846634i bk14: 5820a 12844745i bk15: 5820a 12845697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312675
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12806925 n_act=13771 n_pre=13755 n_req=29822 n_rd=86732 n_write=19750 bw_util=0.01646
n_activity=517680 dram_eff=0.4114
bk0: 5512a 12855683i bk1: 5476a 12852510i bk2: 5156a 12859664i bk3: 5292a 12853410i bk4: 5292a 12855548i bk5: 5308a 12850376i bk6: 5296a 12856605i bk7: 5384a 12852399i bk8: 5304a 12851760i bk9: 5028a 12857958i bk10: 5216a 12855051i bk11: 5216a 12853891i bk12: 5728a 12845748i bk13: 5804a 12848608i bk14: 5784a 12845778i bk15: 5936a 12841941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310929
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12806682 n_act=13790 n_pre=13774 n_req=29836 n_rd=87248 n_write=19439 bw_util=0.01649
n_activity=522952 dram_eff=0.408
bk0: 5668a 12848438i bk1: 5552a 12855732i bk2: 5296a 12853177i bk3: 5292a 12854942i bk4: 5144a 12853472i bk5: 5224a 12856569i bk6: 5332a 12857712i bk7: 5428a 12853515i bk8: 5192a 12852659i bk9: 5132a 12851892i bk10: 5308a 12854108i bk11: 5440a 12850744i bk12: 5708a 12849006i bk13: 5844a 12843603i bk14: 5844a 12847519i bk15: 5844a 12848512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12807841 n_act=13696 n_pre=13680 n_req=29547 n_rd=86564 n_write=19152 bw_util=0.01634
n_activity=513523 dram_eff=0.4117
bk0: 5372a 12854365i bk1: 5556a 12851135i bk2: 5296a 12861931i bk3: 5232a 12853273i bk4: 5392a 12848048i bk5: 5348a 12854583i bk6: 5228a 12852823i bk7: 5268a 12854328i bk8: 5160a 12852518i bk9: 5256a 12850264i bk10: 5248a 12851567i bk11: 5332a 12847666i bk12: 5644a 12847814i bk13: 5704a 12846815i bk14: 5824a 12847995i bk15: 5704a 12846335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311254
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12808582 n_act=13544 n_pre=13528 n_req=29589 n_rd=86172 n_write=19107 bw_util=0.01627
n_activity=511579 dram_eff=0.4116
bk0: 5464a 12857801i bk1: 5484a 12855317i bk2: 5232a 12855327i bk3: 5252a 12857795i bk4: 5296a 12856904i bk5: 5184a 12856152i bk6: 5212a 12855590i bk7: 5304a 12853067i bk8: 5220a 12850491i bk9: 5124a 12857353i bk10: 5260a 12855596i bk11: 5144a 12853131i bk12: 5724a 12848837i bk13: 5668a 12848700i bk14: 5884a 12849111i bk15: 5720a 12848123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308501
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12809085 n_act=13492 n_pre=13476 n_req=29325 n_rd=86044 n_write=18836 bw_util=0.01621
n_activity=509857 dram_eff=0.4114
bk0: 5416a 12856685i bk1: 5520a 12855943i bk2: 5040a 12863637i bk3: 4872a 12862667i bk4: 5404a 12852782i bk5: 5404a 12852826i bk6: 5296a 12856037i bk7: 5348a 12851554i bk8: 5088a 12857052i bk9: 5140a 12853019i bk10: 5212a 12856302i bk11: 5064a 12859292i bk12: 5788a 12850165i bk13: 5812a 12845450i bk14: 5852a 12846191i bk15: 5788a 12845373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311105
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12940933 n_nop=12809186 n_act=13487 n_pre=13471 n_req=29261 n_rd=85956 n_write=18833 bw_util=0.01619
n_activity=510827 dram_eff=0.4103
bk0: 5496a 12855386i bk1: 5524a 12851542i bk2: 5104a 12866529i bk3: 5244a 12857962i bk4: 5288a 12857848i bk5: 5180a 12855183i bk6: 5324a 12854899i bk7: 5320a 12856277i bk8: 5132a 12854540i bk9: 5232a 12854602i bk10: 5176a 12855980i bk11: 5048a 12853788i bk12: 5644a 12850966i bk13: 5800a 12843619i bk14: 5732a 12850574i bk15: 5712a 12846919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303703

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10749, Miss_rate = 0.053, Pending_hits = 1529, Reservation_fails = 10
L2_cache_bank[1]: Access = 204825, Miss = 10877, Miss_rate = 0.053, Pending_hits = 1532, Reservation_fails = 8
L2_cache_bank[2]: Access = 203921, Miss = 10672, Miss_rate = 0.052, Pending_hits = 1566, Reservation_fails = 8
L2_cache_bank[3]: Access = 204543, Miss = 10802, Miss_rate = 0.053, Pending_hits = 1518, Reservation_fails = 6
L2_cache_bank[4]: Access = 203926, Miss = 10704, Miss_rate = 0.052, Pending_hits = 1528, Reservation_fails = 15
L2_cache_bank[5]: Access = 205028, Miss = 10892, Miss_rate = 0.053, Pending_hits = 1509, Reservation_fails = 15
L2_cache_bank[6]: Access = 205141, Miss = 10829, Miss_rate = 0.053, Pending_hits = 1541, Reservation_fails = 7
L2_cache_bank[7]: Access = 204015, Miss = 10736, Miss_rate = 0.053, Pending_hits = 1521, Reservation_fails = 9
L2_cache_bank[8]: Access = 204756, Miss = 10824, Miss_rate = 0.053, Pending_hits = 1604, Reservation_fails = 13
L2_cache_bank[9]: Access = 204618, Miss = 10765, Miss_rate = 0.053, Pending_hits = 1545, Reservation_fails = 11
L2_cache_bank[10]: Access = 204736, Miss = 10822, Miss_rate = 0.053, Pending_hits = 1504, Reservation_fails = 6
L2_cache_bank[11]: Access = 204819, Miss = 10861, Miss_rate = 0.053, Pending_hits = 1528, Reservation_fails = 14
L2_cache_bank[12]: Access = 204923, Miss = 10873, Miss_rate = 0.053, Pending_hits = 1561, Reservation_fails = 4
L2_cache_bank[13]: Access = 205297, Miss = 10939, Miss_rate = 0.053, Pending_hits = 1520, Reservation_fails = 6
L2_cache_bank[14]: Access = 204654, Miss = 10791, Miss_rate = 0.053, Pending_hits = 1532, Reservation_fails = 8
L2_cache_bank[15]: Access = 205078, Miss = 10850, Miss_rate = 0.053, Pending_hits = 1538, Reservation_fails = 10
L2_cache_bank[16]: Access = 233916, Miss = 10823, Miss_rate = 0.046, Pending_hits = 1771, Reservation_fails = 3
L2_cache_bank[17]: Access = 204248, Miss = 10720, Miss_rate = 0.052, Pending_hits = 1497, Reservation_fails = 3
L2_cache_bank[18]: Access = 203028, Miss = 10774, Miss_rate = 0.053, Pending_hits = 1508, Reservation_fails = 7
L2_cache_bank[19]: Access = 202820, Miss = 10737, Miss_rate = 0.053, Pending_hits = 1471, Reservation_fails = 12
L2_cache_bank[20]: Access = 202456, Miss = 10724, Miss_rate = 0.053, Pending_hits = 1509, Reservation_fails = 10
L2_cache_bank[21]: Access = 203679, Miss = 10765, Miss_rate = 0.053, Pending_hits = 1481, Reservation_fails = 5
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 237529
L2_total_cache_miss_rate = 0.0525
L2_total_cache_pending_hits = 33813
L2_total_cache_reservation_fails = 190
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3154528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 189
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.2913
	minimum = 6
	maximum = 1690
Network latency average = 34.1087
	minimum = 6
	maximum = 1127
Slowest packet = 7191249
Flit latency average = 28.4156
	minimum = 6
	maximum = 1127
Slowest flit = 12387646
Fragmentation average = 0.0163478
	minimum = 0
	maximum = 553
Injected packet rate average = 0.0208716
	minimum = 0.0169123 (at node 24)
	maximum = 0.0239887 (at node 33)
Accepted packet rate average = 0.0208716
	minimum = 0.0169123 (at node 24)
	maximum = 0.0239887 (at node 33)
Injected flit rate average = 0.0364424
	minimum = 0.0179543 (at node 24)
	maximum = 0.0583665 (at node 33)
Accepted flit rate average= 0.0364424
	minimum = 0.0248158 (at node 48)
	maximum = 0.0483296 (at node 3)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.6342 (17 samples)
	minimum = 6 (17 samples)
	maximum = 477.706 (17 samples)
Network latency average = 19.7937 (17 samples)
	minimum = 6 (17 samples)
	maximum = 351.765 (17 samples)
Flit latency average = 20.8603 (17 samples)
	minimum = 6 (17 samples)
	maximum = 351 (17 samples)
Fragmentation average = 0.00553215 (17 samples)
	minimum = 0 (17 samples)
	maximum = 88.0588 (17 samples)
Injected packet rate average = 0.0219776 (17 samples)
	minimum = 0.0179664 (17 samples)
	maximum = 0.0665725 (17 samples)
Accepted packet rate average = 0.0219776 (17 samples)
	minimum = 0.0179664 (17 samples)
	maximum = 0.0665725 (17 samples)
Injected flit rate average = 0.0340194 (17 samples)
	minimum = 0.0221561 (17 samples)
	maximum = 0.0857131 (17 samples)
Accepted flit rate average = 0.0340194 (17 samples)
	minimum = 0.0249008 (17 samples)
	maximum = 0.123566 (17 samples)
Injected packet size average = 1.54791 (17 samples)
Accepted packet size average = 1.54791 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 58 min, 50 sec (7130 sec)
gpgpu_simulation_rate = 15609 (inst/sec)
gpgpu_simulation_rate = 1513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 36133
gpu_sim_insn = 4532584
gpu_ipc =     125.4417
gpu_tot_sim_cycle = 11047238
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.4850
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 2537234
gpu_stall_icnt2sh    = 8579346
partiton_reqs_in_parallel = 794796
partiton_reqs_in_parallel_total    = 150787342
partiton_level_parallism =      21.9964
partiton_level_parallism_total  =      13.7213
partiton_reqs_in_parallel_util = 794796
partiton_reqs_in_parallel_util_total    = 150787342
gpu_sim_cycle_parition_util = 36133
gpu_tot_sim_cycle_parition_util    = 6965393
partiton_level_parallism_util =      21.9964
partiton_level_parallism_util_total  =      21.6499
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =      77.3397 GB/Sec
L2_BW_total  =      39.0677 GB/Sec
gpu_total_sim_rate=16118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6292, 6428, 6088, 6402, 6059, 6086, 6816, 6282, 6046, 5945, 6745, 6871, 6345, 6161, 6916, 6319, 6948, 6308, 6295, 6019, 6115, 5700, 6645, 6234, 6180, 6351, 6199, 6012, 6262, 6092, 6511, 6243, 5513, 5864, 5261, 5256, 5485, 5589, 6031, 5447, 5450, 5620, 5367, 5796, 5513, 5941, 6336, 5513, 5019, 4846, 4739, 4225, 4755, 4448, 5149, 4685, 4899, 4320, 4426, 4784, 4156, 4869, 4812, 4912, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 10550075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10478409
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66780
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11922533	W0_Idle:179747723	W0_Scoreboard:187701844	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1687 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1195 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 11047237 
mrq_lat_table:177141 	4426 	5966 	38276 	21931 	11944 	13295 	19807 	24820 	11443 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3582227 	823073 	55148 	22254 	7925 	4682 	12018 	13399 	7377 	10668 	14465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1667587 	276619 	1130095 	574721 	381689 	380959 	58756 	7904 	5837 	6911 	4612 	12010 	13212 	7363 	10717 	14405 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1057252 	853220 	1235352 	206142 	32530 	3588 	43 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	488722 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8098 	494 	254 	116 	187 	287 	540 	562 	121 	38 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        42        19        20        16        16        16        16        38        38        55        40        54        52        48        51 
dram[1]:        51        44        22        27        16        16        17        16        40        29        56        41        52        49        50        49 
dram[2]:        47        49        25        21        16        16        16        16        38        38        43        49        53        51        50        48 
dram[3]:        49        44        24        22        17        16        16        16        39        40        48        57        53        50        51        48 
dram[4]:        45        49        20        21        16        16        16        16        40        40        55        46        50        35        50        50 
dram[5]:        49        49        20        20        16        16        16        16        39        40        56        59        48        48        47        49 
dram[6]:        50        48        18        19        16        16        17        16        38        38        59        46        52        55        49        53 
dram[7]:        46        45        18        20        16        15        16        16        37        38        59        57        56        56        25        48 
dram[8]:        50        50        17        17        15        15        17        16        32        36        58        56        88        53        46        46 
dram[9]:        30        43        17        17        15        15        16        16        41        41        59        50        52        49        52        46 
dram[10]:        49        45        20        22        17        16        16        16        40        41        45        57        50        50        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    197815    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.124597  2.210892  2.134008  2.221192  2.212846  2.228179  2.128916  2.124378  2.084423  2.146399  2.229219  2.232057  2.180498  2.315038  2.196842  2.301769 
dram[1]:  2.199779  2.124866  2.151239  2.250000  2.170670  2.188656  2.177296  2.177914  2.205128  2.187886  2.210074  2.093258  2.212155  2.288660  2.186512  2.225738 
dram[2]:  2.115721  2.197005  2.144501  2.203105  2.165629  2.155875  2.163291  2.189843  2.176185  2.215269  2.144828  2.174567  2.323699  2.246006  2.232967  2.201036 
dram[3]:  2.169109  2.152620  2.199747  2.112207  2.156020  2.203202  2.170483  2.112864  2.251880  2.244333  2.250000  2.233766  2.275862  2.196352  2.291525  2.253348 
dram[4]:  2.185438  2.177752  2.165803  2.151404  2.220126  2.225464  2.115385  2.218551  2.166860  2.156554  2.184633  2.179224  2.272035  2.190217  2.210471  2.203125 
dram[5]:  2.233372  2.142857  2.105131  2.252229  2.176543  2.246851  2.128329  2.143365  2.145928  2.219298  2.230588  2.203509  2.182773  2.194155  2.212722  2.280757 
dram[6]:  2.184211  2.243499  2.162733  2.122573  2.100248  2.159402  2.156984  2.165459  2.154299  2.216584  2.275862  2.204217  2.240175  2.247872  2.240876  2.166836 
dram[7]:  2.205917  2.167224  2.124542  2.107618  2.256892  2.198243  2.181360  2.115291  2.165659  2.178947  2.142695  2.190960  2.198683  2.286674  2.214665  2.221627 
dram[8]:  2.220779  2.222354  2.152971  2.164141  2.098676  2.179389  2.181704  2.177419  2.168660  2.128842  2.239437  2.206331  2.576547  2.273850  2.189355  2.267760 
dram[9]:  2.209386  2.183580  2.111255  2.227338  2.188179  2.229036  2.204604  2.182588  2.180289  2.168077  2.253301  2.210784  2.246767  2.232387  2.208723  2.188854 
dram[10]:  2.223267  2.143177  2.212938  2.172808  2.139706  2.204724  2.158344  2.144444  2.141011  2.181926  2.220096  2.287860  2.228166  2.211900  2.227418  2.270000 
average row locality = 329626/150079 = 2.196350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1413      1388      1291      1303      1323      1354      1328      1309      1279      1318      1269      1308      1476      1475      1448      1508 
dram[1]:      1428      1438      1281      1296      1317      1333      1292      1322      1302      1285      1285      1322      1404      1424      1455      1474 
dram[2]:      1414      1386      1285      1306      1329      1348      1305      1353      1297      1299      1320      1335      1416      1475      1427      1479 
dram[3]:      1410      1387      1325      1304      1339      1331      1305      1311      1295      1293      1338      1327      1470      1443      1438      1431 
dram[4]:      1416      1386      1287      1335      1326      1300      1293      1309      1318      1291      1336      1335      1462      1423      1472      1471 
dram[5]:      1394      1385      1295      1329      1325      1329      1325      1349      1337      1268      1319      1324      1451      1468      1463      1502 
dram[6]:      1432      1404      1329      1329      1286      1307      1336      1359      1309      1293      1346      1378      1443      1480      1478      1481 
dram[7]:      1359      1405      1330      1314      1350      1337      1308      1317      1301      1326      1329      1349      1430      1442      1472      1443 
dram[8]:      1382      1387      1314      1319      1325      1298      1305      1327      1315      1294      1332      1303      1449      1433      1487      1447 
dram[9]:      1370      1396      1266      1224      1353      1353      1325      1337      1284      1297      1319      1287      1464      1470      1479      1465 
dram[10]:      1390      1397      1282      1317      1323      1295      1334      1331      1296      1320      1311      1280      1428      1468      1451      1445 
total reads: 239468
bank skew: 1508/1224 = 1.23
chip skew: 21990/21658 = 1.02
number of total write accesses:
dram[0]:       565       520       397       374       434       433       439       399       474       500       501       558       626       634       639       704 
dram[1]:       565       553       369       396       400       442       415       453       504       485       514       541       598       574       620       636 
dram[2]:       524       521       392       397       410       450       404       458       494       471       546       546       594       634       605       645 
dram[3]:       514       503       415       409       416       458       401       430       502       489       561       565       642       604       590       588 
dram[4]:       505       513       385       427       439       378       412       437       552       486       569       574       626       592       639       644 
dram[5]:       520       505       387       439       438       455       433       460       560       503       577       560       627       634       659       667 
dram[6]:       560       494       412       420       411       427       409       434       520       498       568       608       609       633       671       649 
dram[7]:       505       539       410       429       451       415       424       426       490       537       563       590       573       600       612       632 
dram[8]:       499       482       389       395       419       415       436       428       498       507       576       579       924       593       652       628 
dram[9]:       466       519       366       324       461       428       399       468       530       496       558       517       621       653       648       656 
dram[10]:       502       519       360       393       423       385       438       406       526       515       545       548       613       651       645       598 
total reads: 90158
bank skew: 924/324 = 2.85
chip skew: 8424/8065 = 1.04
average mf latency per bank:
dram[0]:      16230     16451     17454     16794     15969     16099     16184     17468     17682     17030     20731     20001     13356     13250     14970     15264
dram[1]:      16507     15655     17529     16819     16248     16889     17264     16697     18764     17753     21566     19705     13648     14068     15706     15840
dram[2]:      16953     16517     17882     17474     17266     16195     17279     16496     18089     18986     18519     19108     12888     13480     16047     14661
dram[3]:      17033     16364     16774     16466     16813     15991     17055     17299     17962     18368     19408     19795     12816     13491     14320     15111
dram[4]:      17338     17372     18306     16918     16680     17161     17554     17123     17762     17886     19227     19319     13509     13621     15554     13941
dram[5]:      17331     17885     17626     16169     15899     16248     16536     16025     16857     17853     18533     18059     12753     12437     14476     14449
dram[6]:      17203     17627     16426     16494     16840     17140     17136     16260     17452     17289     18658     17605     13124     12465     14159     14333
dram[7]:      17773     16700     17487     16695     15905     16481     17857     17430     18635     16657     18186     18316     13671     13200     15180     15468
dram[8]:      17023     17575     16512     18029     15816     16169     16633     17366     17647     16953     17757     19220     15100     13905     15894     15952
dram[9]:      18256     16454     18455     18105     15341     15161     17221     16948     17213     17324     19084     19930     12941     12959     15420     15761
dram[10]:      15409     16272     17787     17438     16318     16846     17543     17346     17717     17073     19848     19296     13248     12668     15135     15396
maximum mf latency per bank:
dram[0]:     230680    228818    230063    229979    232421    229178    234646    234658    226943    226945    235131    225172    227528    227566    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    234659    226955    226957    248804    234236    227568    227530    232835    229733
dram[2]:     226261    228824    229960    229980    232022    232024    234646    234658    226959    226961    224542    226190    221552    227532    234130    230279
dram[3]:     257915    228886    229960    221703    232026    232027    234652    234653    226502    226450    232200    224546    226549    226509    228318    234869
dram[4]:     228843    228845    240381    229952    232403    232434    234655    234657    226762    226764    230681    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    234661    226458    226502    224808    224810    226514    226516    229767    230991
dram[6]:     228896    228849    229955    229956    232404    231850    234499    234500    226940    226984    225358    233706    226152    226153    238853    236185
dram[7]:     228765    228765    229706    229708    232142    232179    234500    234502    226947    226949    237046    248157    226190    226152    230402    257910
dram[8]:     228766    228785    229709    229709    232141    232183    234646    234684    226941    226943    226971    232434    222708    222711    248288    234403
dram[9]:     228766    228785    230077    230110    232438    232482    234645    234684    226951    230458    226182    236295    222601    222707    234733    238099
dram[10]:     228762    228764    230062    258751    232438    232440    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12873931 n_act=13675 n_pre=13659 n_req=29987 n_rd=87160 n_write=19600 bw_util=0.01641
n_activity=519795 dram_eff=0.4108
bk0: 5652a 12919552i bk1: 5552a 12918240i bk2: 5164a 12926327i bk3: 5212a 12925619i bk4: 5292a 12919472i bk5: 5416a 12918359i bk6: 5312a 12922457i bk7: 5236a 12922665i bk8: 5116a 12920858i bk9: 5272a 12918015i bk10: 5076a 12921704i bk11: 5232a 12926087i bk12: 5904a 12914655i bk13: 5900a 12911499i bk14: 5792a 12914007i bk15: 6032a 12909527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12875035 n_act=13570 n_pre=13554 n_req=29723 n_rd=86632 n_write=19234 bw_util=0.01628
n_activity=516323 dram_eff=0.4101
bk0: 5712a 12916194i bk1: 5752a 12918418i bk2: 5124a 12927051i bk3: 5184a 12924931i bk4: 5268a 12923563i bk5: 5332a 12918231i bk6: 5168a 12927561i bk7: 5288a 12918902i bk8: 5208a 12926210i bk9: 5140a 12925266i bk10: 5140a 12928418i bk11: 5288a 12920156i bk12: 5616a 12918492i bk13: 5696a 12920051i bk14: 5820a 12915815i bk15: 5896a 12911957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12874382 n_act=13629 n_pre=13613 n_req=29865 n_rd=87096 n_write=19305 bw_util=0.01636
n_activity=519583 dram_eff=0.4096
bk0: 5656a 12916581i bk1: 5544a 12920432i bk2: 5140a 12925406i bk3: 5224a 12926597i bk4: 5316a 12919927i bk5: 5392a 12918600i bk6: 5220a 12922672i bk7: 5412a 12914872i bk8: 5188a 12919571i bk9: 5196a 12919986i bk10: 5280a 12922069i bk11: 5340a 12918600i bk12: 5664a 12920728i bk13: 5900a 12914420i bk14: 5708a 12915882i bk15: 5916a 12910887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12874767 n_act=13527 n_pre=13511 n_req=29834 n_rd=86988 n_write=19232 bw_util=0.01633
n_activity=514703 dram_eff=0.4127
bk0: 5640a 12920366i bk1: 5548a 12919311i bk2: 5300a 12928038i bk3: 5216a 12924920i bk4: 5356a 12925492i bk5: 5324a 12915573i bk6: 5220a 12926593i bk7: 5244a 12918594i bk8: 5180a 12926667i bk9: 5172a 12921748i bk10: 5352a 12924166i bk11: 5308a 12920756i bk12: 5880a 12912674i bk13: 5772a 12913288i bk14: 5752a 12914971i bk15: 5724a 12914986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12874187 n_act=13673 n_pre=13657 n_req=29938 n_rd=87040 n_write=19468 bw_util=0.01638
n_activity=518256 dram_eff=0.411
bk0: 5664a 12922614i bk1: 5544a 12918335i bk2: 5148a 12926755i bk3: 5340a 12922955i bk4: 5304a 12922215i bk5: 5200a 12921615i bk6: 5172a 12922484i bk7: 5236a 12920787i bk8: 5272a 12916635i bk9: 5164a 12918827i bk10: 5344a 12924480i bk11: 5340a 12922695i bk12: 5848a 12914929i bk13: 5692a 12913066i bk14: 5888a 12911184i bk15: 5884a 12912229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311722
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12872916 n_act=13804 n_pre=13788 n_req=30287 n_rd=87452 n_write=20065 bw_util=0.01653
n_activity=523005 dram_eff=0.4112
bk0: 5576a 12922238i bk1: 5540a 12919003i bk2: 5180a 12926546i bk3: 5316a 12920297i bk4: 5300a 12922622i bk5: 5316a 12917418i bk6: 5300a 12923623i bk7: 5396a 12919445i bk8: 5348a 12918367i bk9: 5072a 12924585i bk10: 5276a 12921567i bk11: 5296a 12920396i bk12: 5804a 12912241i bk13: 5872a 12915105i bk14: 5852a 12912296i bk15: 6008a 12908419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309888
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12872622 n_act=13832 n_pre=13816 n_req=30313 n_rd=87960 n_write=19795 bw_util=0.01657
n_activity=528473 dram_eff=0.4078
bk0: 5728a 12915044i bk1: 5616a 12922264i bk2: 5316a 12919979i bk3: 5316a 12921684i bk4: 5144a 12920483i bk5: 5228a 12923588i bk6: 5344a 12924701i bk7: 5436a 12920549i bk8: 5236a 12919234i bk9: 5172a 12918590i bk10: 5384a 12920543i bk11: 5512a 12917053i bk12: 5772a 12915544i bk13: 5920a 12910030i bk14: 5912a 12913950i bk15: 5924a 12914914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12873861 n_act=13730 n_pre=13714 n_req=30008 n_rd=87248 n_write=19472 bw_util=0.01641
n_activity=518741 dram_eff=0.4115
bk0: 5436a 12920923i bk1: 5620a 12917755i bk2: 5320a 12928821i bk3: 5256a 12919985i bk4: 5400a 12915060i bk5: 5348a 12921629i bk6: 5232a 12919904i bk7: 5268a 12921420i bk8: 5204a 12919201i bk9: 5304a 12916859i bk10: 5316a 12918082i bk11: 5396a 12914131i bk12: 5720a 12914328i bk13: 5768a 12913322i bk14: 5888a 12914488i bk15: 5772a 12912694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310397
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12874484 n_act=13583 n_pre=13567 n_req=30137 n_rd=86868 n_write=19523 bw_util=0.01636
n_activity=517351 dram_eff=0.4113
bk0: 5528a 12924448i bk1: 5548a 12921938i bk2: 5256a 12922253i bk3: 5276a 12924667i bk4: 5300a 12923966i bk5: 5192a 12923173i bk6: 5220a 12922607i bk7: 5308a 12920035i bk8: 5260a 12917204i bk9: 5176a 12923941i bk10: 5328a 12922116i bk11: 5212a 12919621i bk12: 5796a 12915122i bk13: 5732a 12915242i bk14: 5948a 12915578i bk15: 5788a 12914566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307651
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12875053 n_act=13532 n_pre=13516 n_req=29799 n_rd=86756 n_write=19168 bw_util=0.01629
n_activity=515495 dram_eff=0.411
bk0: 5480a 12923155i bk1: 5584a 12922245i bk2: 5064a 12930566i bk3: 4896a 12929540i bk4: 5412a 12919827i bk5: 5412a 12919863i bk6: 5300a 12923096i bk7: 5348a 12918601i bk8: 5136a 12923632i bk9: 5188a 12919647i bk10: 5276a 12922864i bk11: 5148a 12925747i bk12: 5856a 12916755i bk13: 5880a 12911957i bk14: 5916a 12912699i bk15: 5860a 12911735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13008025 n_nop=12875158 n_act=13525 n_pre=13509 n_req=29735 n_rd=86672 n_write=19161 bw_util=0.01627
n_activity=516477 dram_eff=0.4098
bk0: 5560a 12921911i bk1: 5588a 12918088i bk2: 5128a 12933444i bk3: 5268a 12924771i bk4: 5292a 12924871i bk5: 5180a 12922271i bk6: 5336a 12921946i bk7: 5324a 12923310i bk8: 5184a 12921141i bk9: 5280a 12921249i bk10: 5244a 12922454i bk11: 5120a 12920152i bk12: 5712a 12917346i bk13: 5872a 12910109i bk14: 5804a 12917019i bk15: 5780a 12913423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10827, Miss_rate = 0.053, Pending_hits = 1592, Reservation_fails = 12
L2_cache_bank[1]: Access = 205937, Miss = 10963, Miss_rate = 0.053, Pending_hits = 1593, Reservation_fails = 10
L2_cache_bank[2]: Access = 205029, Miss = 10764, Miss_rate = 0.052, Pending_hits = 1636, Reservation_fails = 10
L2_cache_bank[3]: Access = 205636, Miss = 10894, Miss_rate = 0.053, Pending_hits = 1585, Reservation_fails = 9
L2_cache_bank[4]: Access = 205010, Miss = 10793, Miss_rate = 0.053, Pending_hits = 1588, Reservation_fails = 16
L2_cache_bank[5]: Access = 206107, Miss = 10981, Miss_rate = 0.053, Pending_hits = 1578, Reservation_fails = 16
L2_cache_bank[6]: Access = 206240, Miss = 10920, Miss_rate = 0.053, Pending_hits = 1610, Reservation_fails = 10
L2_cache_bank[7]: Access = 205089, Miss = 10827, Miss_rate = 0.053, Pending_hits = 1584, Reservation_fails = 10
L2_cache_bank[8]: Access = 205876, Miss = 10910, Miss_rate = 0.053, Pending_hits = 1667, Reservation_fails = 17
L2_cache_bank[9]: Access = 205691, Miss = 10850, Miss_rate = 0.053, Pending_hits = 1600, Reservation_fails = 12
L2_cache_bank[10]: Access = 205863, Miss = 10909, Miss_rate = 0.053, Pending_hits = 1577, Reservation_fails = 10
L2_cache_bank[11]: Access = 205901, Miss = 10954, Miss_rate = 0.053, Pending_hits = 1595, Reservation_fails = 14
L2_cache_bank[12]: Access = 206031, Miss = 10959, Miss_rate = 0.053, Pending_hits = 1633, Reservation_fails = 6
L2_cache_bank[13]: Access = 206398, Miss = 11031, Miss_rate = 0.053, Pending_hits = 1598, Reservation_fails = 6
L2_cache_bank[14]: Access = 205748, Miss = 10879, Miss_rate = 0.053, Pending_hits = 1607, Reservation_fails = 8
L2_cache_bank[15]: Access = 206195, Miss = 10933, Miss_rate = 0.053, Pending_hits = 1600, Reservation_fails = 11
L2_cache_bank[16]: Access = 240327, Miss = 10909, Miss_rate = 0.045, Pending_hits = 1917, Reservation_fails = 6
L2_cache_bank[17]: Access = 205364, Miss = 10808, Miss_rate = 0.053, Pending_hits = 1567, Reservation_fails = 6
L2_cache_bank[18]: Access = 204106, Miss = 10860, Miss_rate = 0.053, Pending_hits = 1577, Reservation_fails = 8
L2_cache_bank[19]: Access = 203935, Miss = 10829, Miss_rate = 0.053, Pending_hits = 1548, Reservation_fails = 13
L2_cache_bank[20]: Access = 203542, Miss = 10815, Miss_rate = 0.053, Pending_hits = 1592, Reservation_fails = 11
L2_cache_bank[21]: Access = 204790, Miss = 10853, Miss_rate = 0.053, Pending_hits = 1547, Reservation_fails = 6
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 239468
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 35391
L2_total_cache_reservation_fails = 227
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3162269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 226
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.4244
	minimum = 6
	maximum = 809
Network latency average = 35.8663
	minimum = 6
	maximum = 568
Slowest packet = 9050531
Flit latency average = 43.5925
	minimum = 6
	maximum = 567
Slowest flit = 15631790
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0163196
	minimum = 0.0128418 (at node 2)
	maximum = 0.0887164 (at node 44)
Accepted packet rate average = 0.0163196
	minimum = 0.0128418 (at node 2)
	maximum = 0.0887164 (at node 44)
Injected flit rate average = 0.0244794
	minimum = 0.0199961 (at node 37)
	maximum = 0.0938503 (at node 44)
Accepted flit rate average= 0.0244794
	minimum = 0.0163844 (at node 2)
	maximum = 0.172299 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5114 (18 samples)
	minimum = 6 (18 samples)
	maximum = 496.111 (18 samples)
Network latency average = 20.6866 (18 samples)
	minimum = 6 (18 samples)
	maximum = 363.778 (18 samples)
Flit latency average = 22.1232 (18 samples)
	minimum = 6 (18 samples)
	maximum = 363 (18 samples)
Fragmentation average = 0.00522481 (18 samples)
	minimum = 0 (18 samples)
	maximum = 83.1667 (18 samples)
Injected packet rate average = 0.0216633 (18 samples)
	minimum = 0.0176817 (18 samples)
	maximum = 0.0678027 (18 samples)
Accepted packet rate average = 0.0216633 (18 samples)
	minimum = 0.0176817 (18 samples)
	maximum = 0.0678027 (18 samples)
Injected flit rate average = 0.0334894 (18 samples)
	minimum = 0.0220361 (18 samples)
	maximum = 0.0861651 (18 samples)
Accepted flit rate average = 0.0334894 (18 samples)
	minimum = 0.0244277 (18 samples)
	maximum = 0.126273 (18 samples)
Injected packet size average = 1.5459 (18 samples)
Accepted packet size average = 1.5459 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 46 sec (7186 sec)
gpgpu_simulation_rate = 16118 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 995175
gpu_sim_insn = 5569050
gpu_ipc =       5.5961
gpu_tot_sim_cycle = 12269635
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.8943
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 2537234
gpu_stall_icnt2sh    = 8579689
partiton_reqs_in_parallel = 21893850
partiton_reqs_in_parallel_total    = 151582138
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.1386
partiton_reqs_in_parallel_util = 21893850
partiton_reqs_in_parallel_util_total    = 151582138
gpu_sim_cycle_parition_util = 995175
gpu_tot_sim_cycle_parition_util    = 7001526
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6934
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       9.1375 GB/Sec
L2_BW_total  =      35.9166 GB/Sec
gpu_total_sim_rate=15211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6762, 6697, 6498, 6746, 6484, 6466, 7476, 6712, 6401, 6345, 7260, 7370, 6815, 6531, 7316, 6774, 7248, 6777, 6865, 6519, 6385, 5955, 7015, 6664, 6810, 6925, 6669, 6297, 6707, 6277, 7126, 6753, 5805, 6370, 5813, 5776, 5677, 6156, 6348, 5794, 5812, 5941, 5714, 6043, 5820, 6243, 6728, 5845, 5341, 5053, 5041, 4487, 5162, 4810, 5566, 5032, 5376, 4782, 4833, 5261, 4533, 5246, 5134, 5059, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 10573267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10501601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66780
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11949537	W0_Idle:197705472	W0_Scoreboard:224802834	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1687 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1220 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12266937 
mrq_lat_table:187950 	4771 	6443 	39242 	23585 	13345 	14518 	20573 	24947 	11443 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3663320 	834297 	55574 	22254 	8226 	5034 	12231 	13810 	7998 	11340 	15090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1750489 	277360 	1130096 	574721 	390788 	380959 	58756 	7904 	5837 	7212 	4964 	12223 	13623 	7984 	11389 	15030 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1138312 	862143 	1235951 	206144 	32530 	3588 	43 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	494076 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9443 	508 	255 	119 	196 	307 	577 	645 	236 	120 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        42        19        20        16        16        16        16        38        38        55        40        54        52        48        51 
dram[1]:        51        44        22        27        16        16        17        16        40        29        56        41        52        49        50        49 
dram[2]:        47        49        25        21        16        16        16        16        38        38        43        49        53        51        50        48 
dram[3]:        49        44        24        22        17        16        16        16        39        40        48        57        53        50        51        48 
dram[4]:        45        49        20        21        16        16        16        16        40        40        55        46        50        35        50        50 
dram[5]:        49        49        20        20        16        16        16        16        39        40        56        59        48        48        47        49 
dram[6]:        50        48        18        19        16        16        17        16        38        38        59        46        52        55        49        53 
dram[7]:        46        45        18        20        16        15        16        16        37        38        59        57        56        56        28        48 
dram[8]:        50        50        17        17        15        15        17        16        32        36        58        56        88        53        46        46 
dram[9]:        30        43        17        17        15        15        16        16        41        41        59        50        52        49        52        46 
dram[10]:        49        45        20        22        17        16        16        16        40        41        45        57        50        50        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    200234    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.105740  2.207048  2.108876  2.200000  2.163954  2.189158  2.112118  2.099422  2.071429  2.120670  2.173458  2.186047  2.152575  2.285419  2.182365  2.271037 
dram[1]:  2.178794  2.108190  2.133983  2.218750  2.134189  2.147597  2.140662  2.140091  2.164586  2.157408  2.175599  2.078473  2.182762  2.258378  2.157214  2.201589 
dram[2]:  2.100719  2.172600  2.120669  2.177616  2.136101  2.137813  2.121071  2.160634  2.155607  2.164527  2.116052  2.147186  2.279616  2.222111  2.183198  2.166016 
dram[3]:  2.133263  2.132116  2.173965  2.092700  2.121560  2.168772  2.121923  2.081540  2.203682  2.220379  2.220490  2.202009  2.260470  2.152525  2.255790  2.217119 
dram[4]:  2.168443  2.157267  2.137681  2.126568  2.190141  2.191122  2.108420  2.161747  2.128649  2.126697  2.169363  2.124868  2.215292  2.157681  2.173190  2.176008 
dram[5]:  2.207464  2.128095  2.075029  2.241798  2.164162  2.186207  2.100225  2.123471  2.111814  2.190307  2.193654  2.165752  2.147749  2.181281  2.181195  2.247535 
dram[6]:  2.159137  2.213187  2.134483  2.114286  2.077012  2.111623  2.125432  2.148481  2.109307  2.186713  2.211726  2.176899  2.197355  2.204771  2.208619  2.147257 
dram[7]:  2.180910  2.150368  2.097222  2.097506  2.225882  2.163763  2.129522  2.091319  2.138358  2.146739  2.119658  2.131250  2.182672  2.267380  2.188129  2.193970 
dram[8]:  2.192905  2.173098  2.135654  2.142349  2.080317  2.155689  2.152681  2.137615  2.132076  2.104561  2.216760  2.185635  2.532374  2.230366  2.166829  2.229358 
dram[9]:  2.191442  2.166124  2.091898  2.218157  2.134444  2.198366  2.157462  2.159864  2.154882  2.138358  2.200665  2.167617  2.218718  2.197446  2.198428  2.167805 
dram[10]:  2.196013  2.131027  2.190416  2.155235  2.138533  2.190594  2.122061  2.105081  2.111111  2.152731  2.190157  2.223639  2.196338  2.202393  2.193261  2.247108 
average row locality = 347394/160332 = 2.166717
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1477      1371      1390      1411      1448      1410      1398      1359      1385      1347      1391      1570      1564      1531      1600 
dram[1]:      1525      1520      1374      1368      1410      1417      1376      1408      1379      1359      1371      1403      1491      1504      1533      1568 
dram[2]:      1512      1482      1373      1382      1415      1418      1397      1436      1369      1366      1388      1421      1525      1564      1530      1558 
dram[3]:      1507      1471      1415      1390      1415      1417      1390      1387      1388      1369      1418      1395      1558      1515      1534      1519 
dram[4]:      1517      1466      1373      1427      1408      1386      1396      1377      1396      1374      1420      1411      1555      1515      1562      1556 
dram[5]:      1482      1457      1370      1398      1418      1423      1414      1430      1420      1334      1410      1402      1548      1562      1552      1595 
dram[6]:      1525      1510      1430      1419      1377      1390      1422      1459      1399      1384      1436      1463      1529      1570      1565      1566 
dram[7]:      1445      1491      1392      1412      1427      1429      1379      1411      1388      1408      1410      1427      1508      1511      1552      1533 
dram[8]:      1470      1479      1383      1402      1408      1377      1398      1411      1401      1370      1397      1384      1528      1522      1556      1545 
dram[9]:      1469      1471      1353      1306      1442      1439      1415      1422      1369      1381      1403      1366      1546      1566      1573      1549 
dram[10]:      1467      1498      1369      1392      1403      1375      1431      1400      1390      1396      1395      1350      1526      1549      1546      1527 
total reads: 254430
bank skew: 1600/1306 = 1.23
chip skew: 23444/23006 = 1.02
number of total write accesses:
dram[0]:       579       527       411       381       450       450       455       418       497       513       520       583       645       646       647       721 
dram[1]:       571       565       378       407       419       460       435       471       528       505       537       557       611       585       635       649 
dram[2]:       532       532       402       408       437       459       425       474       515       489       563       563       611       647       627       660 
dram[3]:       526       514       422       416       435       472       420       451       527       505       576       578       655       616       609       605 
dram[4]:       517       523       397       438       458       391       432       454       573       506       591       597       647       606       659       657 
dram[5]:       529       520       400       447       454       479       451       479       582       519       595       571       647       652       675       684 
dram[6]:       578       504       427       431       430       445       425       451       550       525       601       629       631       648       690       665 
dram[7]:       520       554       420       438       465       434       446       444       513       567       574       619       583       609       623       650 
dram[8]:       508       492       396       404       431       423       449       453       520       522       587       594       936       608       665       642 
dram[9]:       477       524       377       331       479       445       421       483       551       520       582       535       635       671       665       673 
dram[10]:       516       535       368       399       434       395       464       423       548       535       563       569       633       660       667       610 
total reads: 92964
bank skew: 936/331 = 2.83
chip skew: 8684/8313 = 1.04
average mf latency per bank:
dram[0]:      15851     16364     17502     16648     15821     16003     16110     17271     17275     16687     20411     19245     13271     13439     14885     15182
dram[1]:      16120     15544     17650     16867     15826     17035     17220     16519     18297     17531     20881     19339     13576     14090     15778     15619
dram[2]:      16902     16426     17924     17218     16737     16030     17180     16412     17668     18743     18285     18560     12903     13435     16192     14492
dram[3]:      16922     16193     16870     16458     16629     15740     17008     16829     17616     17901     19057     19540     12829     13499     14328     14921
dram[4]:      16948     17148     18290     16907     16821     16859     17254     17090     17699     17581     18868     18988     13174     13705     15026     13879
dram[5]:      17354     17584     17552     16084     15631     16252     16056     15607     16660     17496     18385     17635     12575     12213     14771     14583
dram[6]:      16995     17456     16138     16591     16624     17061     17042     16117     17347     17028     18648     17174     12931     12412     14104     14211
dram[7]:      17459     16601     17444     16472     15485     16315     17761     17229     18106     16308     18138     17892     13761     13153     15128     15240
dram[8]:      16808     17855     16538     17718     15570     15828     16522     17107     17189     16774     17580     19108     14969     13885     15706     15797
dram[9]:      18245     16438     18168     17966     15181     14695     16792     16886     16689     16766     18900     19353     12868     13425     15221     15579
dram[10]:      15182     15967     17868     17589     16114     16632     17069     16881     17213     16590     19665     18969     13013     12565     14841     15280
maximum mf latency per bank:
dram[0]:     236848    233789    230063    229979    232421    231298    239433    244229    226943    226945    239474    225172    236388    236391    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    244167    226955    226957    248804    239068    236447    227530    232835    241669
dram[2]:     236826    228824    229960    229980    232022    232024    234646    234658    226959    226961    239069    226190    221552    227532    241004    230279
dram[3]:     257915    233777    229960    221703    239448    232027    234652    234653    226502    226450    232200    226017    226549    226509    228318    234869
dram[4]:     228843    233790    240381    229952    239437    232434    234655    244073    226762    226764    238912    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    239434    226458    226502    224808    224810    226514    226516    229767    241609
dram[6]:     228896    236827    229955    229956    232404    239466    244055    244165    226940    226984    226044    239062    226152    226153    238853    236185
dram[7]:     228765    236827    229706    229708    232142    239467    239435    244167    226947    226949    237046    248157    236395    226152    230402    257910
dram[8]:     228766    233886    229709    229709    232141    232183    244146    234684    226941    226943    226971    232434    222708    228607    248288    234403
dram[9]:     236850    228785    230077    230110    232438    232482    244169    234684    226951    230458    226182    236295    228685    236474    234733    238099
dram[10]:     228762    236850    230062    258751    232438    239438    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14713502 n_act=14596 n_pre=14580 n_req=31607 n_rd=92656 n_write=20584 bw_util=0.01525
n_activity=547693 dram_eff=0.4135
bk0: 6048a 14762016i bk1: 5908a 14761163i bk2: 5484a 14769025i bk3: 5560a 14768620i bk4: 5644a 14761529i bk5: 5792a 14760836i bk6: 5640a 14765714i bk7: 5592a 14765291i bk8: 5436a 14762926i bk9: 5540a 14761943i bk10: 5388a 14763764i bk11: 5564a 14767891i bk12: 6280a 14756960i bk13: 6256a 14755095i bk14: 6124a 14757749i bk15: 6400a 14751966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14714700 n_act=14492 n_pre=14476 n_req=31319 n_rd=92024 n_write=20226 bw_util=0.01511
n_activity=543884 dram_eff=0.4128
bk0: 6100a 14759491i bk1: 6080a 14761207i bk2: 5496a 14770257i bk3: 5472a 14768150i bk4: 5640a 14766261i bk5: 5668a 14762006i bk6: 5504a 14768637i bk7: 5632a 14761956i bk8: 5516a 14768988i bk9: 5436a 14767910i bk10: 5484a 14771059i bk11: 5612a 14763725i bk12: 5964a 14761612i bk13: 6016a 14763528i bk14: 6132a 14758550i bk15: 6272a 14754228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14713940 n_act=14568 n_pre=14552 n_req=31480 n_rd=92544 n_write=20314 bw_util=0.01519
n_activity=547849 dram_eff=0.412
bk0: 6048a 14760547i bk1: 5928a 14762932i bk2: 5492a 14769267i bk3: 5528a 14770165i bk4: 5660a 14761680i bk5: 5672a 14763072i bk6: 5588a 14765584i bk7: 5744a 14758045i bk8: 5476a 14762031i bk9: 5464a 14763338i bk10: 5552a 14765383i bk11: 5684a 14761461i bk12: 6100a 14764152i bk13: 6256a 14757705i bk14: 6120a 14758368i bk15: 6232a 14754000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274976
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14714480 n_act=14455 n_pre=14439 n_req=31415 n_rd=92352 n_write=20192 bw_util=0.01515
n_activity=542509 dram_eff=0.4149
bk0: 6028a 14763913i bk1: 5884a 14762321i bk2: 5660a 14771749i bk3: 5560a 14768786i bk4: 5660a 14769249i bk5: 5668a 14758955i bk6: 5560a 14769845i bk7: 5548a 14761592i bk8: 5552a 14769089i bk9: 5476a 14764764i bk10: 5672a 14767228i bk11: 5580a 14764375i bk12: 6232a 14756498i bk13: 6060a 14756404i bk14: 6136a 14758043i bk15: 6076a 14758321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14713560 n_act=14639 n_pre=14623 n_req=31585 n_rd=92556 n_write=20540 bw_util=0.01523
n_activity=548045 dram_eff=0.4127
bk0: 6068a 14765325i bk1: 5864a 14762150i bk2: 5492a 14770156i bk3: 5708a 14766696i bk4: 5632a 14765328i bk5: 5544a 14764163i bk6: 5584a 14764684i bk7: 5508a 14763880i bk8: 5584a 14759596i bk9: 5496a 14761322i bk10: 5680a 14767417i bk11: 5644a 14765364i bk12: 6220a 14756854i bk13: 6060a 14756578i bk14: 6248a 14753609i bk15: 6224a 14755751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14712511 n_act=14729 n_pre=14713 n_req=31899 n_rd=92860 n_write=21105 bw_util=0.01534
n_activity=550756 dram_eff=0.4138
bk0: 5928a 14766086i bk1: 5828a 14762278i bk2: 5480a 14770233i bk3: 5592a 14764382i bk4: 5672a 14766190i bk5: 5692a 14759675i bk6: 5656a 14765945i bk7: 5720a 14761577i bk8: 5680a 14761172i bk9: 5336a 14768296i bk10: 5640a 14764482i bk11: 5608a 14763775i bk12: 6192a 14754212i bk13: 6248a 14757963i bk14: 6208a 14755132i bk15: 6380a 14750221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275433
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14711427 n_act=14854 n_pre=14838 n_req=32074 n_rd=93776 n_write=21023 bw_util=0.01545
n_activity=559438 dram_eff=0.4104
bk0: 6100a 14756926i bk1: 6040a 14764652i bk2: 5720a 14761164i bk3: 5676a 14764182i bk4: 5508a 14762307i bk5: 5560a 14765167i bk6: 5688a 14767613i bk7: 5836a 14762742i bk8: 5596a 14760084i bk9: 5536a 14759971i bk10: 5744a 14761632i bk11: 5852a 14758381i bk12: 6116a 14758397i bk13: 6280a 14752102i bk14: 6260a 14755643i bk15: 6264a 14757524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280972
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14713638 n_act=14640 n_pre=14624 n_req=31582 n_rd=92492 n_write=20524 bw_util=0.01521
n_activity=546400 dram_eff=0.4137
bk0: 5780a 14763779i bk1: 5964a 14760391i bk2: 5568a 14772479i bk3: 5648a 14763560i bk4: 5708a 14759444i bk5: 5716a 14764080i bk6: 5516a 14762056i bk7: 5644a 14763500i bk8: 5552a 14762970i bk9: 5632a 14758704i bk10: 5640a 14761045i bk11: 5708a 14756032i bk12: 6032a 14758741i bk13: 6044a 14757033i bk14: 6208a 14758128i bk15: 6132a 14755392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276217
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14714511 n_act=14468 n_pre=14452 n_req=31661 n_rd=92124 n_write=20363 bw_util=0.01514
n_activity=543822 dram_eff=0.4137
bk0: 5880a 14768767i bk1: 5916a 14765339i bk2: 5532a 14767240i bk3: 5608a 14768003i bk4: 5632a 14767391i bk5: 5508a 14766638i bk6: 5592a 14766246i bk7: 5644a 14761700i bk8: 5604a 14759867i bk9: 5480a 14767255i bk10: 5588a 14765986i bk11: 5536a 14763298i bk12: 6112a 14759107i bk13: 6088a 14758237i bk14: 6224a 14759279i bk15: 6180a 14758078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14714519 n_act=14467 n_pre=14451 n_req=31439 n_rd=92280 n_write=20201 bw_util=0.01514
n_activity=543730 dram_eff=0.4137
bk0: 5876a 14765992i bk1: 5884a 14766359i bk2: 5412a 14773315i bk3: 5224a 14773068i bk4: 5768a 14761508i bk5: 5756a 14761498i bk6: 5660a 14764941i bk7: 5688a 14760887i bk8: 5476a 14766372i bk9: 5524a 14761703i bk10: 5612a 14764354i bk11: 5464a 14767694i bk12: 6184a 14759037i bk13: 6264a 14754337i bk14: 6292a 14755193i bk15: 6196a 14753287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14855918 n_nop=14714862 n_act=14425 n_pre=14409 n_req=31333 n_rd=92056 n_write=20166 bw_util=0.01511
n_activity=543094 dram_eff=0.4133
bk0: 5868a 14764949i bk1: 5992a 14760804i bk2: 5476a 14777462i bk3: 5568a 14768647i bk4: 5612a 14768862i bk5: 5500a 14765635i bk6: 5724a 14763787i bk7: 5600a 14765865i bk8: 5560a 14762438i bk9: 5584a 14764126i bk10: 5580a 14765006i bk11: 5400a 14761767i bk12: 6104a 14760263i bk13: 6196a 14754202i bk14: 6184a 14758694i bk15: 6108a 14757011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11511, Miss_rate = 0.055, Pending_hits = 1601, Reservation_fails = 12
L2_cache_bank[1]: Access = 210322, Miss = 11653, Miss_rate = 0.055, Pending_hits = 1609, Reservation_fails = 10
L2_cache_bank[2]: Access = 209466, Miss = 11459, Miss_rate = 0.055, Pending_hits = 1642, Reservation_fails = 10
L2_cache_bank[3]: Access = 209934, Miss = 11547, Miss_rate = 0.055, Pending_hits = 1591, Reservation_fails = 9
L2_cache_bank[4]: Access = 209540, Miss = 11509, Miss_rate = 0.055, Pending_hits = 1596, Reservation_fails = 16
L2_cache_bank[5]: Access = 210392, Miss = 11627, Miss_rate = 0.055, Pending_hits = 1585, Reservation_fails = 16
L2_cache_bank[6]: Access = 210689, Miss = 11625, Miss_rate = 0.055, Pending_hits = 1622, Reservation_fails = 10
L2_cache_bank[7]: Access = 209302, Miss = 11463, Miss_rate = 0.055, Pending_hits = 1590, Reservation_fails = 10
L2_cache_bank[8]: Access = 210327, Miss = 11627, Miss_rate = 0.055, Pending_hits = 1674, Reservation_fails = 17
L2_cache_bank[9]: Access = 209957, Miss = 11512, Miss_rate = 0.055, Pending_hits = 1607, Reservation_fails = 12
L2_cache_bank[10]: Access = 210261, Miss = 11614, Miss_rate = 0.055, Pending_hits = 1582, Reservation_fails = 10
L2_cache_bank[11]: Access = 210055, Miss = 11601, Miss_rate = 0.055, Pending_hits = 1596, Reservation_fails = 14
L2_cache_bank[12]: Access = 210465, Miss = 11683, Miss_rate = 0.056, Pending_hits = 1648, Reservation_fails = 6
L2_cache_bank[13]: Access = 210869, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1603, Reservation_fails = 6
L2_cache_bank[14]: Access = 209940, Miss = 11501, Miss_rate = 0.055, Pending_hits = 1611, Reservation_fails = 8
L2_cache_bank[15]: Access = 210618, Miss = 11622, Miss_rate = 0.055, Pending_hits = 1610, Reservation_fails = 11
L2_cache_bank[16]: Access = 244634, Miss = 11541, Miss_rate = 0.047, Pending_hits = 1918, Reservation_fails = 6
L2_cache_bank[17]: Access = 209736, Miss = 11490, Miss_rate = 0.055, Pending_hits = 1573, Reservation_fails = 6
L2_cache_bank[18]: Access = 208560, Miss = 11570, Miss_rate = 0.055, Pending_hits = 1596, Reservation_fails = 8
L2_cache_bank[19]: Access = 208272, Miss = 11500, Miss_rate = 0.055, Pending_hits = 1548, Reservation_fails = 13
L2_cache_bank[20]: Access = 208064, Miss = 11527, Miss_rate = 0.055, Pending_hits = 1601, Reservation_fails = 11
L2_cache_bank[21]: Access = 209003, Miss = 11487, Miss_rate = 0.055, Pending_hits = 1548, Reservation_fails = 6
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 254430
L2_total_cache_miss_rate = 0.0547
L2_total_cache_pending_hits = 35551
L2_total_cache_reservation_fails = 227
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3237734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 226
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.87896
	minimum = 6
	maximum = 65
Network latency average = 7.80026
	minimum = 6
	maximum = 57
Slowest packet = 9115062
Flit latency average = 7.50984
	minimum = 6
	maximum = 56
Slowest flit = 15933001
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00192806
	minimum = 0.00153993 (at node 1)
	maximum = 0.00227598 (at node 32)
Accepted packet rate average = 0.00192806
	minimum = 0.00153993 (at node 1)
	maximum = 0.00227598 (at node 32)
Injected flit rate average = 0.00299262
	minimum = 0.00162786 (at node 1)
	maximum = 0.004662 (at node 32)
Accepted flit rate average= 0.00299262
	minimum = 0.00220665 (at node 39)
	maximum = 0.00417113 (at node 15)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1623 (19 samples)
	minimum = 6 (19 samples)
	maximum = 473.421 (19 samples)
Network latency average = 20.0084 (19 samples)
	minimum = 6 (19 samples)
	maximum = 347.632 (19 samples)
Flit latency average = 21.354 (19 samples)
	minimum = 6 (19 samples)
	maximum = 346.842 (19 samples)
Fragmentation average = 0.00494982 (19 samples)
	minimum = 0 (19 samples)
	maximum = 78.7895 (19 samples)
Injected packet rate average = 0.0206246 (19 samples)
	minimum = 0.0168322 (19 samples)
	maximum = 0.064354 (19 samples)
Accepted packet rate average = 0.0206246 (19 samples)
	minimum = 0.0168322 (19 samples)
	maximum = 0.064354 (19 samples)
Injected flit rate average = 0.0318843 (19 samples)
	minimum = 0.020962 (19 samples)
	maximum = 0.0818755 (19 samples)
Accepted flit rate average = 0.0318843 (19 samples)
	minimum = 0.0232582 (19 samples)
	maximum = 0.119847 (19 samples)
Injected packet size average = 1.54594 (19 samples)
Accepted packet size average = 1.54594 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 1 sec (7981 sec)
gpgpu_simulation_rate = 15211 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 33109
gpu_sim_insn = 4446854
gpu_ipc =     134.3095
gpu_tot_sim_cycle = 12524894
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.0477
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 2537234
gpu_stall_icnt2sh    = 8579785
partiton_reqs_in_parallel = 728398
partiton_reqs_in_parallel_total    = 173475988
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.9087
partiton_reqs_in_parallel_util = 728398
partiton_reqs_in_parallel_util_total    = 173475988
gpu_sim_cycle_parition_util = 33109
gpu_tot_sim_cycle_parition_util    = 7996701
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6947
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =      23.4491 GB/Sec
L2_BW_total  =      35.2466 GB/Sec
gpu_total_sim_rate=15701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6867, 6802, 6603, 6851, 6589, 6571, 7581, 6817, 6506, 6450, 7365, 7475, 6920, 6636, 7421, 6879, 7332, 6861, 6949, 6603, 6469, 6039, 7099, 6748, 6894, 7009, 6753, 6381, 6791, 6361, 7210, 6837, 5889, 6454, 5897, 5860, 5761, 6240, 6432, 5878, 5896, 6025, 5798, 6127, 5904, 6327, 6812, 5929, 5425, 5137, 5125, 4571, 5246, 4894, 5650, 5116, 5460, 4866, 4917, 5345, 4617, 5330, 5218, 5143, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 10573267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10501601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66780
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11968737	W0_Idle:198718262	W0_Scoreboard:225489992	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1687 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1220 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12522330 
mrq_lat_table:188599 	4820 	6469 	39282 	23614 	13349 	14518 	20573 	24947 	11443 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3669808 	834592 	55574 	22254 	8866 	5674 	12359 	13810 	7998 	11340 	15090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1757114 	277468 	1130096 	574721 	390838 	380959 	58756 	7904 	5837 	7852 	5604 	12351 	13623 	7984 	11389 	15030 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1144957 	863580 	1236040 	206144 	32530 	3588 	43 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	494096 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9452 	508 	255 	120 	202 	311 	579 	645 	236 	120 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        42        19        20        16        16        16        16        38        38        55        40        54        52        48        51 
dram[1]:        51        44        22        27        16        16        17        16        40        29        56        41        52        49        50        49 
dram[2]:        47        49        25        21        16        16        16        16        38        38        43        49        53        51        50        48 
dram[3]:        49        44        24        22        17        16        16        16        39        40        48        57        53        50        51        48 
dram[4]:        45        49        20        21        16        16        16        16        40        40        55        46        50        35        50        50 
dram[5]:        49        49        20        20        16        16        16        16        39        40        56        59        48        48        47        49 
dram[6]:        50        48        18        19        16        16        17        16        38        38        59        46        52        55        49        53 
dram[7]:        46        45        18        20        16        15        16        16        37        38        59        57        56        56        28        48 
dram[8]:        50        50        17        17        15        15        17        16        32        36        58        56        88        53        46        46 
dram[9]:        30        43        17        17        15        15        16        16        41        41        59        50        52        49        52        46 
dram[10]:        49        45        20        22        17        16        16        16        40        41        45        57        50        50        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    200234    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.105740  2.207048  2.108876  2.200000  2.168409  2.194925  2.113122  2.105202  2.074610  2.120401  2.171694  2.186329  2.156159  2.292355  2.184184  2.276637 
dram[1]:  2.178794  2.108190  2.133983  2.218750  2.140023  2.149886  2.142857  2.145786  2.165158  2.158381  2.176871  2.073840  2.189834  2.259179  2.160040  2.206349 
dram[2]:  2.100719  2.172600  2.120669  2.177616  2.145161  2.138794  2.126744  2.166290  2.155074  2.163573  2.118093  2.148108  2.291800  2.224900  2.188069  2.171707 
dram[3]:  2.133263  2.132116  2.173965  2.092700  2.123853  2.172216  2.128957  2.084938  2.207569  2.219858  2.223582  2.201559  2.263265  2.152065  2.261830  2.220021 
dram[4]:  2.168443  2.157267  2.137681  2.126568  2.193435  2.196054  2.112903  2.162736  2.129310  2.128523  2.166309  2.124473  2.218875  2.162602  2.177908  2.177800 
dram[5]:  2.207464  2.128095  2.075029  2.241798  2.172254  2.195402  2.105856  2.129032  2.114737  2.188902  2.192811  2.164474  2.155122  2.188791  2.186888  2.251231 
dram[6]:  2.159137  2.213187  2.134483  2.114286  2.081516  2.116225  2.132336  2.151685  2.116757  2.186788  2.221498  2.175130  2.206301  2.209533  2.215475  2.146833 
dram[7]:  2.180910  2.150368  2.097222  2.097506  2.229412  2.167053  2.134189  2.097973  2.137738  2.149675  2.118463  2.135276  2.185610  2.272436  2.191960  2.203815 
dram[8]:  2.192905  2.173098  2.135654  2.142349  2.084842  2.156698  2.157343  2.144330  2.136213  2.103104  2.215402  2.186329  2.534836  2.234555  2.170565  2.237271 
dram[9]:  2.191442  2.166124  2.091898  2.218157  2.136515  2.203034  2.160798  2.159683  2.155481  2.141414  2.204873  2.167426  2.222561  2.205103  2.201178  2.167641 
dram[10]:  2.196013  2.131027  2.190416  2.155235  2.145518  2.188889  2.126398  2.106113  2.111835  2.154444  2.189310  2.224277  2.194135  2.202191  2.197030  2.247899 
average row locality = 348191/160523 = 2.169103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1477      1371      1390      1417      1453      1413      1403      1365      1388      1351      1398      1576      1570      1534      1605 
dram[1]:      1525      1520      1374      1368      1415      1419      1380      1413      1385      1362      1380      1407      1497      1506      1537      1573 
dram[2]:      1512      1482      1373      1382      1425      1421      1404      1441      1373      1373      1392      1424      1535      1568      1537      1563 
dram[3]:      1507      1471      1415      1390      1417      1420      1396      1390      1396      1372      1423      1398      1562      1518      1540      1522 
dram[4]:      1517      1466      1373      1427      1413      1390      1402      1380      1402      1380      1426      1416      1562      1520      1568      1559 
dram[5]:      1482      1457      1370      1398      1425      1431      1419      1435      1426      1335      1416      1403      1556      1570      1557      1600 
dram[6]:      1525      1510      1430      1419      1383      1394      1428      1464      1407      1393      1445      1468      1537      1575      1571      1571 
dram[7]:      1445      1491      1392      1412      1430      1434      1383      1419      1394      1414      1411      1433      1511      1516      1556      1541 
dram[8]:      1470      1479      1383      1402      1412      1380      1402      1419      1408      1374      1398      1388      1533      1526      1560      1553 
dram[9]:      1469      1471      1353      1306      1446      1443      1420      1424      1375      1386      1409      1368      1551      1573      1578      1551 
dram[10]:      1467      1498      1369      1392      1409      1377      1437      1403      1396      1403      1401      1354      1532      1551      1551      1530 
total reads: 255089
bank skew: 1605/1306 = 1.23
chip skew: 23520/23061 = 1.02
number of total write accesses:
dram[0]:       579       527       411       381       450       450       455       418       498       514       521       585       647       649       648       724 
dram[1]:       571       565       378       407       419       460       435       471       529       505       540       559       614       586       636       651 
dram[2]:       532       532       402       408       437       459       425       474       517       492       563       563       617       648       627       663 
dram[3]:       526       514       422       416       435       472       420       451       529       506       576       579       656       619       611       607 
dram[4]:       517       523       397       438       458       391       432       454       574       508       593       598       648       608       660       658 
dram[5]:       529       520       400       447       454       479       451       479       583       519       597       571       653       656       678       685 
dram[6]:       578       504       427       431       430       445       425       451       551       527       601       631       634       650       691       666 
dram[7]:       520       554       420       438       465       434       446       444       515       568       574       619       585       611       625       654 
dram[8]:       508       492       396       404       431       423       449       453       521       523       587       595       941       608       667       644 
dram[9]:       477       524       377       331       479       445       421       483       552       522       582       535       636       674       665       673 
dram[10]:       516       535       368       399       434       396       464       423       549       536       565       570       638       660       668       610 
total reads: 93102
bank skew: 941/331 = 2.84
chip skew: 8701/8326 = 1.05
average mf latency per bank:
dram[0]:      15851     16364     17502     16648     15797     15987     16134     17275     17281     16722     20373     19174     13279     13440     14871     15143
dram[1]:      16120     15544     17650     16867     15811     17043     17216     16508     18300     17574     20767     19296     13576     14128     15756     15584
dram[2]:      16902     16426     17924     17218     16687     16042     17143     16396     17682     18715     18264     18547     12851     13446     16149     14449
dram[3]:      16922     16193     16870     16458     16644     15747     16980     16829     17573     17911     19025     19516     12832     13495     14285     14895
dram[4]:      16948     17148     18290     16907     16808     16855     17226     17090     17684     17555     18803     18942     13160     13694     14988     13863
dram[5]:      17354     17584     17552     16084     15605     16216     16041     15593     16638     17524     18322     17636     12533     12185     14728     14553
dram[6]:      16995     17456     16138     16591     16603     17056     17015     16102     17304     16969     18576     17126     12904     12410     14070     14182
dram[7]:      17459     16601     17444     16472     15481     16293     17767     17200     18067     16287     18138     17850     13768     13149     15096     15166
dram[8]:      16808     17855     16538     17718     15558     15823     16537     17084     17155     16767     17581     19070     14955     13912     15677     15740
dram[9]:      18245     16438     18168     17966     15175     14690     16797     16916     16687     16763     18854     19342     12894     13426     15201     15578
dram[10]:      15182     15967     17868     17589     16089     16632     17064     16904     17209     16580     19601     18935     13004     12609     14814     15272
maximum mf latency per bank:
dram[0]:     236848    233789    230063    229979    232421    231298    239433    244229    226943    226945    239474    225172    236388    236391    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    244167    226955    226957    248804    239068    236447    227530    232835    241669
dram[2]:     236826    228824    229960    229980    232022    232024    234646    234658    226959    226961    239069    226190    221552    227532    241004    230279
dram[3]:     257915    233777    229960    221703    239448    232027    234652    234653    226502    226450    232200    226017    226549    226509    228318    234869
dram[4]:     228843    233790    240381    229952    239437    232434    234655    244073    226762    226764    238912    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    239434    226458    226502    224808    224810    226514    226516    229767    241609
dram[6]:     228896    236827    229955    229956    232404    239466    244055    244165    226940    226984    226044    239062    226152    226153    238853    236185
dram[7]:     228765    236827    229706    229708    232142    239467    239435    244167    226947    226949    237046    248157    236395    226152    230402    257910
dram[8]:     228766    233886    229709    229709    232141    232183    244146    234684    226941    226943    226971    232434    222708    228607    248288    234403
dram[9]:     236850    228785    230077    230110    232438    232482    244169    234684    226951    230458    226182    236295    228685    236474    234733    238099
dram[10]:     228762    236850    230062    258751    232438    239438    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14774651 n_act=14614 n_pre=14598 n_req=31680 n_rd=92892 n_write=20640 bw_util=0.01522
n_activity=549022 dram_eff=0.4136
bk0: 6048a 14823489i bk1: 5908a 14822637i bk2: 5484a 14830500i bk3: 5560a 14830096i bk4: 5668a 14822937i bk5: 5812a 14822229i bk6: 5652a 14827141i bk7: 5612a 14826734i bk8: 5460a 14824308i bk9: 5552a 14823344i bk10: 5404a 14825121i bk11: 5592a 14829203i bk12: 6304a 14818271i bk13: 6280a 14816416i bk14: 6136a 14819139i bk15: 6420a 14813336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273395
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14775867 n_act=14511 n_pre=14495 n_req=31387 n_rd=92244 n_write=20278 bw_util=0.01509
n_activity=545186 dram_eff=0.4128
bk0: 6100a 14820963i bk1: 6080a 14822683i bk2: 5496a 14831733i bk3: 5472a 14829627i bk4: 5660a 14827702i bk5: 5676a 14823470i bk6: 5520a 14830053i bk7: 5652a 14823393i bk8: 5540a 14830349i bk9: 5448a 14829322i bk10: 5520a 14832307i bk11: 5628a 14825005i bk12: 5988a 14822965i bk13: 6024a 14824954i bk14: 6148a 14819950i bk15: 6292a 14815593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14775045 n_act=14586 n_pre=14570 n_req=31564 n_rd=92820 n_write=20374 bw_util=0.01518
n_activity=549380 dram_eff=0.4121
bk0: 6048a 14822020i bk1: 5928a 14824406i bk2: 5492a 14830744i bk3: 5528a 14831642i bk4: 5700a 14823058i bk5: 5684a 14824489i bk6: 5616a 14826979i bk7: 5764a 14819477i bk8: 5492a 14823403i bk9: 5492a 14824582i bk10: 5568a 14826802i bk11: 5696a 14822882i bk12: 6140a 14825405i bk13: 6272a 14819084i bk14: 6148a 14819766i bk15: 6252a 14815310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14775685 n_act=14469 n_pre=14453 n_req=31476 n_rd=92548 n_write=20240 bw_util=0.01512
n_activity=543606 dram_eff=0.415
bk0: 6028a 14825384i bk1: 5884a 14823796i bk2: 5660a 14833226i bk3: 5560a 14830263i bk4: 5668a 14830706i bk5: 5680a 14820386i bk6: 5584a 14831281i bk7: 5560a 14823047i bk8: 5584a 14830419i bk9: 5488a 14826130i bk10: 5692a 14828643i bk11: 5592a 14825778i bk12: 6248a 14817909i bk13: 6072a 14817773i bk14: 6160a 14819417i bk15: 6088a 14819703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14774701 n_act=14661 n_pre=14645 n_req=31658 n_rd=92804 n_write=20584 bw_util=0.0152
n_activity=549430 dram_eff=0.4127
bk0: 6068a 14826800i bk1: 5864a 14823626i bk2: 5492a 14831632i bk3: 5708a 14828173i bk4: 5652a 14826724i bk5: 5560a 14825608i bk6: 5608a 14826097i bk7: 5520a 14825301i bk8: 5608a 14820956i bk9: 5520a 14822623i bk10: 5704a 14828649i bk11: 5664a 14826715i bk12: 6248a 14818214i bk13: 6080a 14817954i bk14: 6272a 14814993i bk15: 6236a 14817177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14773630 n_act=14744 n_pre=14728 n_req=31981 n_rd=93120 n_write=21173 bw_util=0.01532
n_activity=552244 dram_eff=0.4139
bk0: 5928a 14827557i bk1: 5828a 14823751i bk2: 5480a 14831708i bk3: 5592a 14825859i bk4: 5700a 14827585i bk5: 5724a 14821048i bk6: 5676a 14827382i bk7: 5740a 14822981i bk8: 5704a 14822548i bk9: 5340a 14829743i bk10: 5664a 14825813i bk11: 5612a 14825221i bk12: 6224a 14815471i bk13: 6280a 14819204i bk14: 6228a 14816458i bk15: 6400a 14811609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274305
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14772518 n_act=14871 n_pre=14855 n_req=32162 n_rd=94080 n_write=21071 bw_util=0.01544
n_activity=561011 dram_eff=0.4105
bk0: 6100a 14818396i bk1: 6040a 14826127i bk2: 5720a 14822641i bk3: 5676a 14825660i bk4: 5532a 14823715i bk5: 5576a 14826606i bk6: 5712a 14829052i bk7: 5856a 14824162i bk8: 5628a 14821464i bk9: 5572a 14821203i bk10: 5780a 14823013i bk11: 5872a 14819698i bk12: 6148a 14819734i bk13: 6300a 14813464i bk14: 6284a 14817047i bk15: 6284a 14818877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279824
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14774799 n_act=14654 n_pre=14638 n_req=31654 n_rd=92728 n_write=20576 bw_util=0.01519
n_activity=547610 dram_eff=0.4138
bk0: 5780a 14825255i bk1: 5964a 14821869i bk2: 5568a 14833957i bk3: 5648a 14825040i bk4: 5720a 14820902i bk5: 5736a 14825486i bk6: 5532a 14823499i bk7: 5676a 14824890i bk8: 5576a 14824266i bk9: 5656a 14820055i bk10: 5644a 14822483i bk11: 5732a 14817427i bk12: 6044a 14820138i bk13: 6064a 14818375i bk14: 6224a 14819504i bk15: 6164a 14816699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275095
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14775692 n_act=14483 n_pre=14467 n_req=31729 n_rd=92348 n_write=20405 bw_util=0.01512
n_activity=544998 dram_eff=0.4138
bk0: 5880a 14830239i bk1: 5916a 14826814i bk2: 5532a 14828717i bk3: 5608a 14829483i bk4: 5648a 14828840i bk5: 5520a 14828053i bk6: 5608a 14827697i bk7: 5676a 14823087i bk8: 5632a 14821244i bk9: 5496a 14828588i bk10: 5592a 14827418i bk11: 5552a 14824692i bk12: 6132a 14820398i bk13: 6104a 14819680i bk14: 6240a 14820665i bk15: 6212a 14819415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27136
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14775728 n_act=14481 n_pre=14465 n_req=31499 n_rd=92492 n_write=20229 bw_util=0.01511
n_activity=544901 dram_eff=0.4137
bk0: 5876a 14827466i bk1: 5884a 14827834i bk2: 5412a 14834791i bk3: 5224a 14834544i bk4: 5784a 14822930i bk5: 5772a 14822934i bk6: 5680a 14826361i bk7: 5696a 14822330i bk8: 5500a 14827714i bk9: 5544a 14823068i bk10: 5636a 14825762i bk11: 5472a 14829131i bk12: 6204a 14820452i bk13: 6292a 14815659i bk14: 6312a 14816607i bk15: 6204a 14814706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27717
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917395 n_nop=14776017 n_act=14450 n_pre=14434 n_req=31401 n_rd=92280 n_write=20214 bw_util=0.01508
n_activity=544501 dram_eff=0.4132
bk0: 5868a 14826422i bk1: 5992a 14822281i bk2: 5476a 14838941i bk3: 5568a 14830128i bk4: 5636a 14830284i bk5: 5508a 14827030i bk6: 5748a 14825190i bk7: 5612a 14827284i bk8: 5584a 14823789i bk9: 5612a 14825465i bk10: 5604a 14826329i bk11: 5416a 14823152i bk12: 6128a 14821489i bk13: 6204a 14815631i bk14: 6204a 14820101i bk15: 6120a 14818428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11539, Miss_rate = 0.055, Pending_hits = 1665, Reservation_fails = 12
L2_cache_bank[1]: Access = 210694, Miss = 11684, Miss_rate = 0.055, Pending_hits = 1674, Reservation_fails = 10
L2_cache_bank[2]: Access = 209838, Miss = 11493, Miss_rate = 0.055, Pending_hits = 1715, Reservation_fails = 10
L2_cache_bank[3]: Access = 210306, Miss = 11568, Miss_rate = 0.055, Pending_hits = 1633, Reservation_fails = 9
L2_cache_bank[4]: Access = 209912, Miss = 11551, Miss_rate = 0.055, Pending_hits = 1691, Reservation_fails = 16
L2_cache_bank[5]: Access = 210764, Miss = 11654, Miss_rate = 0.055, Pending_hits = 1651, Reservation_fails = 16
L2_cache_bank[6]: Access = 211062, Miss = 11656, Miss_rate = 0.055, Pending_hits = 1688, Reservation_fails = 10
L2_cache_bank[7]: Access = 209674, Miss = 11481, Miss_rate = 0.055, Pending_hits = 1633, Reservation_fails = 10
L2_cache_bank[8]: Access = 210700, Miss = 11663, Miss_rate = 0.055, Pending_hits = 1755, Reservation_fails = 17
L2_cache_bank[9]: Access = 210329, Miss = 11538, Miss_rate = 0.055, Pending_hits = 1660, Reservation_fails = 12
L2_cache_bank[10]: Access = 210637, Miss = 11651, Miss_rate = 0.055, Pending_hits = 1663, Reservation_fails = 10
L2_cache_bank[11]: Access = 210428, Miss = 11629, Miss_rate = 0.055, Pending_hits = 1661, Reservation_fails = 14
L2_cache_bank[12]: Access = 210840, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1742, Reservation_fails = 6
L2_cache_bank[13]: Access = 211242, Miss = 11794, Miss_rate = 0.056, Pending_hits = 1674, Reservation_fails = 6
L2_cache_bank[14]: Access = 210315, Miss = 11522, Miss_rate = 0.055, Pending_hits = 1654, Reservation_fails = 8
L2_cache_bank[15]: Access = 210991, Miss = 11660, Miss_rate = 0.055, Pending_hits = 1694, Reservation_fails = 11
L2_cache_bank[16]: Access = 245010, Miss = 11566, Miss_rate = 0.047, Pending_hits = 1974, Reservation_fails = 6
L2_cache_bank[17]: Access = 210104, Miss = 11521, Miss_rate = 0.055, Pending_hits = 1643, Reservation_fails = 6
L2_cache_bank[18]: Access = 208928, Miss = 11601, Miss_rate = 0.056, Pending_hits = 1670, Reservation_fails = 8
L2_cache_bank[19]: Access = 208640, Miss = 11522, Miss_rate = 0.055, Pending_hits = 1599, Reservation_fails = 13
L2_cache_bank[20]: Access = 208436, Miss = 11562, Miss_rate = 0.055, Pending_hits = 1676, Reservation_fails = 11
L2_cache_bank[21]: Access = 209375, Miss = 11508, Miss_rate = 0.055, Pending_hits = 1598, Reservation_fails = 6
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 255089
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 37013
L2_total_cache_reservation_fails = 227
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3243786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 226
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5492
	minimum = 6
	maximum = 59
Network latency average = 8.32768
	minimum = 6
	maximum = 45
Slowest packet = 9300238
Flit latency average = 8.24751
	minimum = 6
	maximum = 44
Slowest flit = 16014370
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00494805
	minimum = 0.00410777 (at node 0)
	maximum = 0.00567839 (at node 38)
Accepted packet rate average = 0.00494805
	minimum = 0.00410777 (at node 0)
	maximum = 0.00567839 (at node 38)
Injected flit rate average = 0.00742207
	minimum = 0.00410777 (at node 0)
	maximum = 0.0112964 (at node 38)
Accepted flit rate average= 0.00742207
	minimum = 0.00555757 (at node 45)
	maximum = 0.00924248 (at node 19)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9817 (20 samples)
	minimum = 6 (20 samples)
	maximum = 452.7 (20 samples)
Network latency average = 19.4243 (20 samples)
	minimum = 6 (20 samples)
	maximum = 332.5 (20 samples)
Flit latency average = 20.6987 (20 samples)
	minimum = 6 (20 samples)
	maximum = 331.7 (20 samples)
Fragmentation average = 0.00470233 (20 samples)
	minimum = 0 (20 samples)
	maximum = 74.85 (20 samples)
Injected packet rate average = 0.0198408 (20 samples)
	minimum = 0.016196 (20 samples)
	maximum = 0.0614202 (20 samples)
Accepted packet rate average = 0.0198408 (20 samples)
	minimum = 0.016196 (20 samples)
	maximum = 0.0614202 (20 samples)
Injected flit rate average = 0.0306612 (20 samples)
	minimum = 0.0201193 (20 samples)
	maximum = 0.0783465 (20 samples)
Accepted flit rate average = 0.0306612 (20 samples)
	minimum = 0.0223731 (20 samples)
	maximum = 0.114317 (20 samples)
Injected packet size average = 1.54536 (20 samples)
Accepted packet size average = 1.54536 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 35 sec (8015 sec)
gpgpu_simulation_rate = 15701 (inst/sec)
gpgpu_simulation_rate = 1562 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 12098
gpu_sim_insn = 4970317
gpu_ipc =     410.8379
gpu_tot_sim_cycle = 12764214
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.2487
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 2537234
gpu_stall_icnt2sh    = 8579788
partiton_reqs_in_parallel = 266156
partiton_reqs_in_parallel_total    = 174204386
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6687
partiton_reqs_in_parallel_util = 266156
partiton_reqs_in_parallel_util_total    = 174204386
gpu_sim_cycle_parition_util = 12098
gpu_tot_sim_cycle_parition_util    = 8029810
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6952
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      64.3384 GB/Sec
L2_BW_total  =      34.6467 GB/Sec
gpu_total_sim_rate=16284

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6982, 6917, 6718, 6966, 6704, 6686, 7696, 6932, 6621, 6565, 7480, 7590, 7035, 6751, 7536, 6994, 7447, 6976, 7064, 6718, 6584, 6154, 7214, 6863, 7009, 7124, 6868, 6496, 6906, 6476, 7325, 6952, 5981, 6546, 5989, 5952, 5853, 6332, 6524, 5970, 5988, 6117, 5890, 6219, 5996, 6419, 6904, 6021, 5517, 5229, 5217, 4663, 5338, 4986, 5742, 5208, 5552, 4958, 5009, 5437, 4709, 5422, 5310, 5235, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 10573267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10501601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66780
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11991690	W0_Idle:198970050	W0_Scoreboard:225669836	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1687 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1218 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12762670 
mrq_lat_table:188774 	4826 	6471 	39287 	23616 	13349 	14518 	20573 	24947 	11443 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3677463 	834781 	55574 	22254 	9122 	5786 	12359 	13810 	7998 	11340 	15090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1763819 	277490 	1130096 	574721 	391955 	380959 	58756 	7904 	5837 	8108 	5716 	12351 	13623 	7984 	11389 	15030 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1152720 	864023 	1236041 	206144 	32530 	3588 	43 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	494101 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9464 	508 	257 	120 	204 	311 	579 	645 	236 	120 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        42        19        20        16        16        16        16        38        38        55        40        54        52        48        51 
dram[1]:        51        44        22        27        16        16        17        16        40        29        56        41        52        49        50        49 
dram[2]:        47        49        25        21        16        16        16        16        38        38        43        49        53        51        50        48 
dram[3]:        49        44        24        22        17        16        16        16        39        40        48        57        53        50        51        48 
dram[4]:        45        49        20        21        16        16        16        16        40        40        55        46        50        35        50        50 
dram[5]:        49        49        20        20        16        16        16        16        39        40        56        59        48        48        47        49 
dram[6]:        50        48        18        19        16        16        17        16        38        38        59        46        52        55        49        53 
dram[7]:        46        45        18        20        16        15        16        16        37        38        59        57        56        56        28        48 
dram[8]:        50        50        17        17        15        15        17        16        32        36        58        56        88        53        46        46 
dram[9]:        30        43        17        17        15        15        16        16        41        41        59        50        52        49        52        46 
dram[10]:        49        45        20        22        17        16        16        16        40        41        45        57        50        50        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    200234    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.105740  2.207048  2.108876  2.200000  2.168409  2.194925  2.113122  2.105202  2.076752  2.122631  2.173812  2.188326  2.155039  2.291022  2.184184  2.276637 
dram[1]:  2.178794  2.108190  2.133983  2.218750  2.140023  2.149886  2.142857  2.145786  2.168362  2.159353  2.183465  2.074816  2.189834  2.259179  2.160040  2.206349 
dram[2]:  2.100719  2.172600  2.120669  2.177616  2.145161  2.138794  2.125436  2.166290  2.155859  2.166860  2.117965  2.147948  2.290426  2.223671  2.188069  2.171707 
dram[3]:  2.133263  2.132116  2.173965  2.092700  2.123853  2.172216  2.127635  2.084938  2.214450  2.221040  2.225556  2.202673  2.263265  2.150905  2.260504  2.220021 
dram[4]:  2.168443  2.157267  2.137681  2.126568  2.193435  2.196054  2.112903  2.162736  2.130248  2.130631  2.169346  2.127503  2.217653  2.162602  2.177908  2.177800 
dram[5]:  2.207464  2.128095  2.075029  2.241798  2.172254  2.194030  2.105856  2.129032  2.118947  2.188902  2.195865  2.163198  2.153996  2.187623  2.186888  2.251231 
dram[6]:  2.159137  2.213187  2.134483  2.114286  2.081516  2.116225  2.132336  2.151685  2.123243  2.191126  2.225596  2.180311  2.208333  2.209533  2.215475  2.144636 
dram[7]:  2.180910  2.150368  2.097222  2.097506  2.229412  2.167053  2.134189  2.097973  2.142217  2.153846  2.117271  2.138254  2.185610  2.272436  2.191960  2.203815 
dram[8]:  2.192905  2.173098  2.135654  2.142349  2.084842  2.156698  2.157343  2.144330  2.140642  2.104097  2.214047  2.190739  2.534836  2.234555  2.170565  2.237271 
dram[9]:  2.191442  2.166124  2.091898  2.218157  2.136515  2.203034  2.160798  2.159683  2.157542  2.143498  2.207965  2.167236  2.222561  2.205103  2.201178  2.167641 
dram[10]:  2.194690  2.131027  2.190416  2.155235  2.145518  2.188889  2.126398  2.106113  2.114967  2.156319  2.191324  2.224019  2.198180  2.202191  2.197030  2.247899 
average row locality = 348381/160573 = 2.169611
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1477      1371      1390      1417      1453      1413      1403      1369      1390      1355      1402      1577      1571      1534      1605 
dram[1]:      1525      1520      1374      1368      1415      1419      1380      1413      1390      1365      1388      1410      1497      1506      1537      1573 
dram[2]:      1512      1482      1373      1382      1425      1421      1405      1441      1378      1378      1394      1426      1536      1569      1537      1563 
dram[3]:      1507      1471      1415      1390      1417      1420      1397      1390      1402      1373      1427      1399      1562      1519      1541      1522 
dram[4]:      1517      1466      1373      1427      1413      1390      1402      1380      1405      1384      1431      1421      1563      1520      1568      1559 
dram[5]:      1482      1457      1370      1398      1425      1432      1419      1435      1430      1335      1421      1404      1557      1571      1557      1600 
dram[6]:      1525      1510      1430      1419      1383      1394      1428      1464      1413      1399      1451      1473      1539      1575      1571      1573 
dram[7]:      1445      1491      1392      1412      1430      1434      1383      1419      1398      1420      1412      1438      1511      1516      1556      1541 
dram[8]:      1470      1479      1383      1402      1412      1380      1402      1419      1412      1377      1399      1392      1533      1526      1560      1553 
dram[9]:      1469      1471      1353      1306      1446      1443      1420      1424      1379      1390      1414      1370      1551      1573      1578      1551 
dram[10]:      1468      1498      1369      1392      1409      1377      1437      1403      1401      1409      1405      1356      1536      1551      1551      1530 
total reads: 255279
bank skew: 1605/1306 = 1.23
chip skew: 23547/23080 = 1.02
number of total write accesses:
dram[0]:       579       527       411       381       450       450       455       418       498       514       521       585       647       649       648       724 
dram[1]:       571       565       378       407       419       460       435       471       529       505       540       559       614       586       636       651 
dram[2]:       532       532       402       408       437       459       425       474       517       492       563       563       617       648       627       663 
dram[3]:       526       514       422       416       435       472       420       451       529       506       576       579       656       619       611       607 
dram[4]:       517       523       397       438       458       391       432       454       574       508       593       598       648       608       660       658 
dram[5]:       529       520       400       447       454       479       451       479       583       519       597       571       653       656       678       685 
dram[6]:       578       504       427       431       430       445       425       451       551       527       601       631       634       650       691       666 
dram[7]:       520       554       420       438       465       434       446       444       515       568       574       619       585       611       625       654 
dram[8]:       508       492       396       404       431       423       449       453       521       523       587       595       941       608       667       644 
dram[9]:       477       524       377       331       479       445       421       483       552       522       582       535       636       674       665       673 
dram[10]:       516       535       368       399       434       396       464       423       549       536       565       570       638       660       668       610 
total reads: 93102
bank skew: 941/331 = 2.84
chip skew: 8701/8326 = 1.05
average mf latency per bank:
dram[0]:      15856     16368     17507     16653     15798     15988     16134     17275     17254     16713     20334     19140     13296     13456     14876     15148
dram[1]:      16124     15548     17655     16872     15812     17044     17216     16508     18267     17560     20686     19271     13609     14161     15761     15588
dram[2]:      16906     16431     17929     17223     16688     16043     17134     16396     17651     18680     18250     18533     12877     13471     16154     14453
dram[3]:      16927     16197     16874     16463     16645     15748     16971     16829     17533     17916     18992     19510     12863     13520     14283     14900
dram[4]:      16953     17152     18295     16912     16809     16856     17226     17090     17671     17533     18761     18900     13171     13712     14993     13867
dram[5]:      17358     17589     17557     16089     15606     16209     16041     15593     16619     17538     18282     17632     12545     12197     14732     14558
dram[6]:      16999     17461     16144     16596     16604     17057     17015     16102     17261     16925     18527     17090     12910     12427     14074     14174
dram[7]:      17464     16606     17449     16477     15482     16293     17767     17200     18039     16247     18134     17811     13786     13167     15101     15171
dram[8]:      16812     17860     16543     17723     15558     15824     16537     17084     17129     16750     17577     19036     14971     13930     15682     15744
dram[9]:      18249     16443     18174     17972     15176     14691     16797     16916     16663     16738     18812     19327     12912     13443     15206     15583
dram[10]:      15179     15971     17873     17594     16090     16632     17064     16904     17175     16539     19566     18921     13004     12631     14819     15277
maximum mf latency per bank:
dram[0]:     236848    233789    230063    229979    232421    231298    239433    244229    226943    226945    239474    225172    236388    236391    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    244167    226955    226957    248804    239068    236447    227530    232835    241669
dram[2]:     236826    228824    229960    229980    232022    232024    234646    234658    226959    226961    239069    226190    221552    227532    241004    230279
dram[3]:     257915    233777    229960    221703    239448    232027    234652    234653    226502    226450    232200    226017    226549    226509    228318    234869
dram[4]:     228843    233790    240381    229952    239437    232434    234655    244073    226762    226764    238912    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    239434    226458    226502    224808    224810    226514    226516    229767    241609
dram[6]:     228896    236827    229955    229956    232404    239466    244055    244165    226940    226984    226044    239062    226152    226153    238853    236185
dram[7]:     228765    236827    229706    229708    232142    239467    239435    244167    226947    226949    237046    248157    236395    226152    230402    257910
dram[8]:     228766    233886    229709    229709    232141    232183    244146    234684    226941    226943    226971    232434    222708    228607    248288    234403
dram[9]:     236850    228785    230077    230110    232438    232482    244169    234684    226951    230458    226182    236295    228685    236474    234733    238099
dram[10]:     228762    236850    230062    258751    232438    239438    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14797040 n_act=14619 n_pre=14603 n_req=31696 n_rd=92956 n_write=20640 bw_util=0.01521
n_activity=549398 dram_eff=0.4135
bk0: 6048a 14845951i bk1: 5908a 14845099i bk2: 5484a 14852962i bk3: 5560a 14852559i bk4: 5668a 14845400i bk5: 5812a 14844692i bk6: 5652a 14849604i bk7: 5612a 14849197i bk8: 5476a 14846718i bk9: 5560a 14845785i bk10: 5420a 14847532i bk11: 5608a 14851616i bk12: 6308a 14840702i bk13: 6284a 14838847i bk14: 6136a 14841600i bk15: 6420a 14835798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272984
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14798246 n_act=14515 n_pre=14499 n_req=31406 n_rd=92320 n_write=20278 bw_util=0.01507
n_activity=545566 dram_eff=0.4128
bk0: 6100a 14843425i bk1: 6080a 14845147i bk2: 5496a 14854197i bk3: 5472a 14852091i bk4: 5660a 14850166i bk5: 5676a 14845934i bk6: 5520a 14852517i bk7: 5652a 14845857i bk8: 5560a 14852753i bk9: 5460a 14851733i bk10: 5552a 14854688i bk11: 5640a 14847420i bk12: 5988a 14845425i bk13: 6024a 14847415i bk14: 6148a 14842412i bk15: 6292a 14838055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14797424 n_act=14594 n_pre=14578 n_req=31581 n_rd=92888 n_write=20374 bw_util=0.01516
n_activity=549881 dram_eff=0.412
bk0: 6048a 14844483i bk1: 5928a 14846869i bk2: 5492a 14853208i bk3: 5528a 14854106i bk4: 5700a 14845523i bk5: 5684a 14846954i bk6: 5620a 14849412i bk7: 5764a 14841942i bk8: 5512a 14845782i bk9: 5512a 14846975i bk10: 5576a 14849224i bk11: 5704a 14845306i bk12: 6144a 14847834i bk13: 6276a 14841512i bk14: 6148a 14842226i bk15: 6252a 14837772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14798080 n_act=14473 n_pre=14457 n_req=31491 n_rd=92608 n_write=20240 bw_util=0.01511
n_activity=543995 dram_eff=0.4149
bk0: 6028a 14847846i bk1: 5884a 14846258i bk2: 5660a 14855689i bk3: 5560a 14852726i bk4: 5668a 14853170i bk5: 5680a 14842850i bk6: 5588a 14853713i bk7: 5560a 14845509i bk8: 5608a 14852839i bk9: 5492a 14848586i bk10: 5708a 14851054i bk11: 5596a 14848233i bk12: 6248a 14840373i bk13: 6076a 14840205i bk14: 6164a 14841848i bk15: 6088a 14842165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14797082 n_act=14666 n_pre=14650 n_req=31676 n_rd=92876 n_write=20584 bw_util=0.01519
n_activity=549818 dram_eff=0.4127
bk0: 6068a 14849262i bk1: 5864a 14846088i bk2: 5492a 14854095i bk3: 5708a 14850636i bk4: 5652a 14849187i bk5: 5560a 14848073i bk6: 5608a 14848562i bk7: 5520a 14847766i bk8: 5620a 14843376i bk9: 5536a 14845035i bk10: 5724a 14851052i bk11: 5684a 14849114i bk12: 6252a 14840642i bk13: 6080a 14840414i bk14: 6272a 14837454i bk15: 6236a 14839638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14796031 n_act=14749 n_pre=14733 n_req=31994 n_rd=93172 n_write=21173 bw_util=0.01531
n_activity=552643 dram_eff=0.4138
bk0: 5928a 14850020i bk1: 5828a 14846214i bk2: 5480a 14854171i bk3: 5592a 14848322i bk4: 5700a 14850049i bk5: 5728a 14843480i bk6: 5676a 14849844i bk7: 5740a 14845443i bk8: 5720a 14844984i bk9: 5340a 14852207i bk10: 5684a 14848218i bk11: 5616a 14847654i bk12: 6228a 14837902i bk13: 6284a 14841634i bk14: 6228a 14838918i bk15: 6400a 14834071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14794865 n_act=14875 n_pre=14859 n_req=32189 n_rd=94188 n_write=21071 bw_util=0.01543
n_activity=561520 dram_eff=0.4105
bk0: 6100a 14840855i bk1: 6040a 14848586i bk2: 5720a 14845103i bk3: 5676a 14848122i bk4: 5532a 14846178i bk5: 5576a 14849070i bk6: 5712a 14851517i bk7: 5856a 14846627i bk8: 5652a 14843886i bk9: 5596a 14843592i bk10: 5804a 14845406i bk11: 5892a 14842105i bk12: 6156a 14842183i bk13: 6300a 14835927i bk14: 6284a 14839510i bk15: 6292a 14841276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14797192 n_act=14657 n_pre=14641 n_req=31670 n_rd=92792 n_write=20576 bw_util=0.01518
n_activity=547936 dram_eff=0.4138
bk0: 5780a 14847716i bk1: 5964a 14844330i bk2: 5568a 14856421i bk3: 5648a 14847504i bk4: 5720a 14843367i bk5: 5736a 14847951i bk6: 5532a 14845964i bk7: 5676a 14847355i bk8: 5592a 14846703i bk9: 5680a 14842452i bk10: 5648a 14844916i bk11: 5752a 14839828i bk12: 6044a 14842597i bk13: 6064a 14840834i bk14: 6224a 14841965i bk15: 6164a 14839160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14798103 n_act=14485 n_pre=14469 n_req=31741 n_rd=92396 n_write=20405 bw_util=0.0151
n_activity=545235 dram_eff=0.4138
bk0: 5880a 14852702i bk1: 5916a 14849277i bk2: 5532a 14851180i bk3: 5608a 14851946i bk4: 5648a 14851304i bk5: 5520a 14850517i bk6: 5608a 14850161i bk7: 5676a 14845551i bk8: 5648a 14843680i bk9: 5508a 14851006i bk10: 5596a 14849849i bk11: 5568a 14847125i bk12: 6132a 14842859i bk13: 6104a 14842141i bk14: 6240a 14843127i bk15: 6212a 14841877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270954
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14798123 n_act=14485 n_pre=14469 n_req=31514 n_rd=92552 n_write=20229 bw_util=0.0151
n_activity=545179 dram_eff=0.4137
bk0: 5876a 14849929i bk1: 5884a 14850297i bk2: 5412a 14857254i bk3: 5224a 14857007i bk4: 5784a 14845393i bk5: 5772a 14845398i bk6: 5680a 14848826i bk7: 5696a 14844795i bk8: 5516a 14850125i bk9: 5560a 14845470i bk10: 5656a 14848164i bk11: 5480a 14851545i bk12: 6204a 14842912i bk13: 6292a 14838120i bk14: 6312a 14839068i bk15: 6204a 14837168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276755
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14939858 n_nop=14798380 n_act=14456 n_pre=14440 n_req=31423 n_rd=92368 n_write=20214 bw_util=0.01507
n_activity=545010 dram_eff=0.4131
bk0: 5872a 14848854i bk1: 5992a 14844743i bk2: 5476a 14861403i bk3: 5568a 14852590i bk4: 5636a 14852746i bk5: 5508a 14849492i bk6: 5748a 14847654i bk7: 5612a 14849751i bk8: 5604a 14846195i bk9: 5636a 14847830i bk10: 5620a 14848736i bk11: 5424a 14845574i bk12: 6144a 14843922i bk13: 6204a 14838093i bk14: 6204a 14842564i bk15: 6120a 14840891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268599

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11548, Miss_rate = 0.055, Pending_hits = 1684, Reservation_fails = 12
L2_cache_bank[1]: Access = 211067, Miss = 11691, Miss_rate = 0.055, Pending_hits = 1685, Reservation_fails = 10
L2_cache_bank[2]: Access = 210211, Miss = 11506, Miss_rate = 0.055, Pending_hits = 1739, Reservation_fails = 10
L2_cache_bank[3]: Access = 210680, Miss = 11574, Miss_rate = 0.055, Pending_hits = 1643, Reservation_fails = 9
L2_cache_bank[4]: Access = 210288, Miss = 11560, Miss_rate = 0.055, Pending_hits = 1705, Reservation_fails = 16
L2_cache_bank[5]: Access = 211136, Miss = 11662, Miss_rate = 0.055, Pending_hits = 1671, Reservation_fails = 16
L2_cache_bank[6]: Access = 211440, Miss = 11668, Miss_rate = 0.055, Pending_hits = 1708, Reservation_fails = 10
L2_cache_bank[7]: Access = 210047, Miss = 11484, Miss_rate = 0.055, Pending_hits = 1638, Reservation_fails = 10
L2_cache_bank[8]: Access = 211072, Miss = 11672, Miss_rate = 0.055, Pending_hits = 1767, Reservation_fails = 17
L2_cache_bank[9]: Access = 210701, Miss = 11547, Miss_rate = 0.055, Pending_hits = 1674, Reservation_fails = 12
L2_cache_bank[10]: Access = 211012, Miss = 11661, Miss_rate = 0.055, Pending_hits = 1680, Reservation_fails = 10
L2_cache_bank[11]: Access = 210803, Miss = 11632, Miss_rate = 0.055, Pending_hits = 1663, Reservation_fails = 14
L2_cache_bank[12]: Access = 211213, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1765, Reservation_fails = 6
L2_cache_bank[13]: Access = 211616, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1696, Reservation_fails = 6
L2_cache_bank[14]: Access = 210687, Miss = 11527, Miss_rate = 0.055, Pending_hits = 1669, Reservation_fails = 8
L2_cache_bank[15]: Access = 211362, Miss = 11671, Miss_rate = 0.055, Pending_hits = 1715, Reservation_fails = 11
L2_cache_bank[16]: Access = 245379, Miss = 11571, Miss_rate = 0.047, Pending_hits = 1987, Reservation_fails = 6
L2_cache_bank[17]: Access = 210474, Miss = 11528, Miss_rate = 0.055, Pending_hits = 1656, Reservation_fails = 6
L2_cache_bank[18]: Access = 209302, Miss = 11610, Miss_rate = 0.055, Pending_hits = 1687, Reservation_fails = 8
L2_cache_bank[19]: Access = 209012, Miss = 11528, Miss_rate = 0.055, Pending_hits = 1611, Reservation_fails = 13
L2_cache_bank[20]: Access = 208811, Miss = 11576, Miss_rate = 0.055, Pending_hits = 1702, Reservation_fails = 11
L2_cache_bank[21]: Access = 209749, Miss = 11516, Miss_rate = 0.055, Pending_hits = 1611, Reservation_fails = 6
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 255279
L2_total_cache_miss_rate = 0.0547
L2_total_cache_pending_hits = 37356
L2_total_cache_reservation_fails = 227
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3251460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 226
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3848
	minimum = 6
	maximum = 30
Network latency average = 7.35339
	minimum = 6
	maximum = 30
Slowest packet = 9321963
Flit latency average = 7.03604
	minimum = 6
	maximum = 29
Slowest flit = 16047016
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0135764
	minimum = 0.011242 (at node 11)
	maximum = 0.0156231 (at node 34)
Accepted packet rate average = 0.0135764
	minimum = 0.011242 (at node 11)
	maximum = 0.0156231 (at node 34)
Injected flit rate average = 0.0203645
	minimum = 0.011242 (at node 11)
	maximum = 0.0312048 (at node 34)
Accepted flit rate average= 0.0203645
	minimum = 0.0152511 (at node 44)
	maximum = 0.0258318 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.858 (21 samples)
	minimum = 6 (21 samples)
	maximum = 432.571 (21 samples)
Network latency average = 18.8495 (21 samples)
	minimum = 6 (21 samples)
	maximum = 318.095 (21 samples)
Flit latency average = 20.0481 (21 samples)
	minimum = 6 (21 samples)
	maximum = 317.286 (21 samples)
Fragmentation average = 0.00447841 (21 samples)
	minimum = 0 (21 samples)
	maximum = 71.2857 (21 samples)
Injected packet rate average = 0.0195424 (21 samples)
	minimum = 0.0159601 (21 samples)
	maximum = 0.0592394 (21 samples)
Accepted packet rate average = 0.0195424 (21 samples)
	minimum = 0.0159601 (21 samples)
	maximum = 0.0592394 (21 samples)
Injected flit rate average = 0.0301708 (21 samples)
	minimum = 0.0196966 (21 samples)
	maximum = 0.0761017 (21 samples)
Accepted flit rate average = 0.0301708 (21 samples)
	minimum = 0.022034 (21 samples)
	maximum = 0.110103 (21 samples)
Injected packet size average = 1.54386 (21 samples)
Accepted packet size average = 1.54386 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 53 sec (8033 sec)
gpgpu_simulation_rate = 16284 (inst/sec)
gpgpu_simulation_rate = 1588 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3192
gpu_sim_insn = 4446804
gpu_ipc =    1393.1090
gpu_tot_sim_cycle = 12989556
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.4133
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 2537234
gpu_stall_icnt2sh    = 8579804
partiton_reqs_in_parallel = 70224
partiton_reqs_in_parallel_total    = 174470542
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.4370
partiton_reqs_in_parallel_util = 70224
partiton_reqs_in_parallel_util_total    = 174470542
gpu_sim_cycle_parition_util = 3192
gpu_tot_sim_cycle_parition_util    = 8041908
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6953
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     242.6316 GB/Sec
L2_BW_total  =      34.1053 GB/Sec
gpu_total_sim_rate=16813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7087, 7022, 6823, 7071, 6809, 6791, 7801, 7037, 6726, 6670, 7585, 7695, 7140, 6856, 7641, 7099, 7552, 7081, 7169, 6823, 6689, 6259, 7319, 6968, 7114, 7229, 6973, 6601, 7011, 6581, 7430, 7057, 6065, 6630, 6073, 6036, 5937, 6416, 6608, 6054, 6072, 6201, 5974, 6303, 6080, 6503, 6988, 6105, 5601, 5313, 5301, 4747, 5422, 5070, 5826, 5292, 5636, 5042, 5093, 5521, 4793, 5506, 5394, 5319, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 10573267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10501601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66780
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12007762	W0_Idle:198972707	W0_Scoreboard:225700142	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1687 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1217 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 12762670 
mrq_lat_table:188774 	4826 	6471 	39287 	23616 	13349 	14518 	20573 	24947 	11443 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3685634 	834781 	55574 	22254 	9122 	5786 	12359 	13810 	7998 	11340 	15090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1771046 	277675 	1130096 	574721 	392714 	380959 	58756 	7904 	5837 	8108 	5716 	12351 	13623 	7984 	11389 	15030 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1159736 	865125 	1236094 	206144 	32530 	3588 	43 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	13538 	662283 	494101 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9471 	508 	257 	120 	204 	311 	579 	645 	236 	120 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        42        19        20        16        16        16        16        38        38        55        40        54        52        48        51 
dram[1]:        51        44        22        27        16        16        17        16        40        29        56        41        52        49        50        49 
dram[2]:        47        49        25        21        16        16        16        16        38        38        43        49        53        51        50        48 
dram[3]:        49        44        24        22        17        16        16        16        39        40        48        57        53        50        51        48 
dram[4]:        45        49        20        21        16        16        16        16        40        40        55        46        50        35        50        50 
dram[5]:        49        49        20        20        16        16        16        16        39        40        56        59        48        48        47        49 
dram[6]:        50        48        18        19        16        16        17        16        38        38        59        46        52        55        49        53 
dram[7]:        46        45        18        20        16        15        16        16        37        38        59        57        56        56        28        48 
dram[8]:        50        50        17        17        15        15        17        16        32        36        58        56        88        53        46        46 
dram[9]:        30        43        17        17        15        15        16        16        41        41        59        50        52        49        52        46 
dram[10]:        49        45        20        22        17        16        16        16        40        41        45        57        50        50        53        50 
maximum service time to same row:
dram[0]:    656403    657386    665732    659663    690827    458857    468563    462066    278201    652108    656876    587349    457826    663636    666749    732550 
dram[1]:    672438    483834    656018    670640    585354    657149    667077    692880    570162    656012    732211    496733    661299    669555    675262    746041 
dram[2]:    583082    654857    650915    586164    461780    583051    579472    573178    581933    583368    643315    500214    218445    466819    485654    747175 
dram[3]:    653745    615568    655605    658932    654113    657150    663367    670206    659472    590087    658418    584035    652863    636520    747525    657911 
dram[4]:    651239    652741    739776    500380    188331    654444    581669    677288    460277    662141    585295    689978    653938    190424    252585    659168 
dram[5]:    608440    642029    619772    691333    573963    657807    658113    663058    735138    666627    689116    664273    653162    461555    659035    583621 
dram[6]:    584399    657644    653753    659322    597011    572644    591548    618139    588149    582608    678068    585217    497944    657703    654899    658032 
dram[7]:    477618    473351    206112    677055    651704    464509    655973    678144    499794    584477    653631    687548    689478    434990    664101    648127 
dram[8]:    658733    656462    654955    658119    655501    463135    589182    655125    654658    655745    662289    657004    461724    658717    584991    656984 
dram[9]:    662817    210163    566545    588378    567272    471074    658868    200234    516484    671049    466011    503333    655549    602878    493711    656270 
dram[10]:    659801    470991    470910    638131    462665    650903    569010    584362    662730    663183    659995    665562    639289    659901    653915    672979 
average row accesses per activate:
dram[0]:  2.105740  2.207048  2.108876  2.200000  2.168409  2.194925  2.113122  2.105202  2.076752  2.122631  2.173812  2.188326  2.155039  2.291022  2.184184  2.276637 
dram[1]:  2.178794  2.108190  2.133983  2.218750  2.140023  2.149886  2.142857  2.145786  2.168362  2.159353  2.183465  2.074816  2.189834  2.259179  2.160040  2.206349 
dram[2]:  2.100719  2.172600  2.120669  2.177616  2.145161  2.138794  2.125436  2.166290  2.155859  2.166860  2.117965  2.147948  2.290426  2.223671  2.188069  2.171707 
dram[3]:  2.133263  2.132116  2.173965  2.092700  2.123853  2.172216  2.127635  2.084938  2.214450  2.221040  2.225556  2.202673  2.263265  2.150905  2.260504  2.220021 
dram[4]:  2.168443  2.157267  2.137681  2.126568  2.193435  2.196054  2.112903  2.162736  2.130248  2.130631  2.169346  2.127503  2.217653  2.162602  2.177908  2.177800 
dram[5]:  2.207464  2.128095  2.075029  2.241798  2.172254  2.194030  2.105856  2.129032  2.118947  2.188902  2.195865  2.163198  2.153996  2.187623  2.186888  2.251231 
dram[6]:  2.159137  2.213187  2.134483  2.114286  2.081516  2.116225  2.132336  2.151685  2.123243  2.191126  2.225596  2.180311  2.208333  2.209533  2.215475  2.144636 
dram[7]:  2.180910  2.150368  2.097222  2.097506  2.229412  2.167053  2.134189  2.097973  2.142217  2.153846  2.117271  2.138254  2.185610  2.272436  2.191960  2.203815 
dram[8]:  2.192905  2.173098  2.135654  2.142349  2.084842  2.156698  2.157343  2.144330  2.140642  2.104097  2.214047  2.190739  2.534836  2.234555  2.170565  2.237271 
dram[9]:  2.191442  2.166124  2.091898  2.218157  2.136515  2.203034  2.160798  2.159683  2.157542  2.143498  2.207965  2.167236  2.222561  2.205103  2.201178  2.167641 
dram[10]:  2.194690  2.131027  2.190416  2.155235  2.145518  2.188889  2.126398  2.106113  2.114967  2.156319  2.191324  2.224019  2.198180  2.202191  2.197030  2.247899 
average row locality = 348381/160573 = 2.169611
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1477      1371      1390      1417      1453      1413      1403      1369      1390      1355      1402      1577      1571      1534      1605 
dram[1]:      1525      1520      1374      1368      1415      1419      1380      1413      1390      1365      1388      1410      1497      1506      1537      1573 
dram[2]:      1512      1482      1373      1382      1425      1421      1405      1441      1378      1378      1394      1426      1536      1569      1537      1563 
dram[3]:      1507      1471      1415      1390      1417      1420      1397      1390      1402      1373      1427      1399      1562      1519      1541      1522 
dram[4]:      1517      1466      1373      1427      1413      1390      1402      1380      1405      1384      1431      1421      1563      1520      1568      1559 
dram[5]:      1482      1457      1370      1398      1425      1432      1419      1435      1430      1335      1421      1404      1557      1571      1557      1600 
dram[6]:      1525      1510      1430      1419      1383      1394      1428      1464      1413      1399      1451      1473      1539      1575      1571      1573 
dram[7]:      1445      1491      1392      1412      1430      1434      1383      1419      1398      1420      1412      1438      1511      1516      1556      1541 
dram[8]:      1470      1479      1383      1402      1412      1380      1402      1419      1412      1377      1399      1392      1533      1526      1560      1553 
dram[9]:      1469      1471      1353      1306      1446      1443      1420      1424      1379      1390      1414      1370      1551      1573      1578      1551 
dram[10]:      1468      1498      1369      1392      1409      1377      1437      1403      1401      1409      1405      1356      1536      1551      1551      1530 
total reads: 255279
bank skew: 1605/1306 = 1.23
chip skew: 23547/23080 = 1.02
number of total write accesses:
dram[0]:       579       527       411       381       450       450       455       418       498       514       521       585       647       649       648       724 
dram[1]:       571       565       378       407       419       460       435       471       529       505       540       559       614       586       636       651 
dram[2]:       532       532       402       408       437       459       425       474       517       492       563       563       617       648       627       663 
dram[3]:       526       514       422       416       435       472       420       451       529       506       576       579       656       619       611       607 
dram[4]:       517       523       397       438       458       391       432       454       574       508       593       598       648       608       660       658 
dram[5]:       529       520       400       447       454       479       451       479       583       519       597       571       653       656       678       685 
dram[6]:       578       504       427       431       430       445       425       451       551       527       601       631       634       650       691       666 
dram[7]:       520       554       420       438       465       434       446       444       515       568       574       619       585       611       625       654 
dram[8]:       508       492       396       404       431       423       449       453       521       523       587       595       941       608       667       644 
dram[9]:       477       524       377       331       479       445       421       483       552       522       582       535       636       674       665       673 
dram[10]:       516       535       368       399       434       396       464       423       549       536       565       570       638       660       668       610 
total reads: 93102
bank skew: 941/331 = 2.84
chip skew: 8701/8326 = 1.05
average mf latency per bank:
dram[0]:      15856     16368     17507     16653     15802     15992     16139     17280     17259     16718     20339     19144     13300     13461     14880     15152
dram[1]:      16124     15548     17655     16872     15816     17048     17221     16513     18272     17565     20691     19276     13614     14165     15765     15593
dram[2]:      16906     16431     17929     17223     16691     16046     17139     16400     17656     18685     18255     18538     12882     13476     16158     14457
dram[3]:      16927     16197     16874     16463     16648     15752     16976     16834     17538     17921     18997     19515     12868     13525     14287     14904
dram[4]:      16953     17152     18295     16912     16813     16860     17231     17095     17676     17538     18766     18904     13175     13716     14997     13871
dram[5]:      17358     17589     17557     16089     15610     16213     16045     15598     16623     17543     18286     17636     12549     12201     14736     14562
dram[6]:      16999     17461     16144     16596     16608     17061     17020     16107     17266     16930     18531     17094     12915     12432     14078     14178
dram[7]:      17464     16606     17449     16477     15485     16297     17772     17205     18044     16251     18138     17815     13791     13172     15105     15175
dram[8]:      16812     17860     16543     17723     15562     15828     16542     17089     17134     16754     17581     19041     14975     13935     15686     15748
dram[9]:      18249     16443     18174     17972     15180     14695     16802     16921     16667     16743     18816     19332     12917     13447     15209     15586
dram[10]:      15179     15971     17873     17594     16094     16637     17069     16910     17180     16543     19571     18925     13008     12635     14822     15281
maximum mf latency per bank:
dram[0]:     236848    233789    230063    229979    232421    231298    239433    244229    226943    226945    239474    225172    236388    236391    238322    237785
dram[1]:     228820    228820    229980    230007    232020    232022    234645    244167    226955    226957    248804    239068    236447    227530    232835    241669
dram[2]:     236826    228824    229960    229980    232022    232024    234646    234658    226959    226961    239069    226190    221552    227532    241004    230279
dram[3]:     257915    233777    229960    221703    239448    232027    234652    234653    226502    226450    232200    226017    226549    226509    228318    234869
dram[4]:     228843    233790    240381    229952    239437    232434    234655    244073    226762    226764    238912    233892    226511    226513    236865    236151
dram[5]:     228895    228908    229954    229932    232402    232437    234659    239434    226458    226502    224808    224810    226514    226516    229767    241609
dram[6]:     228896    236827    229955    229956    232404    239466    244055    244165    226940    226984    226044    239062    226152    226153    238853    236185
dram[7]:     228765    236827    229706    229708    232142    239467    239435    244167    226947    226949    237046    248157    236395    226152    230402    257910
dram[8]:     228766    233886    229709    229709    232141    232183    244146    234684    226941    226943    226971    232434    222708    228607    248288    234403
dram[9]:     236850    228785    230077    230110    232438    232482    244169    234684    226951    230458    226182    236295    228685    236474    234733    238099
dram[10]:     228762    236850    230062    258751    232438    239438    234646    234685    226945    226947    230142    235390    222371    222315    238356    231343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14802966 n_act=14619 n_pre=14603 n_req=31696 n_rd=92956 n_write=20640 bw_util=0.0152
n_activity=549398 dram_eff=0.4135
bk0: 6048a 14851877i bk1: 5908a 14851025i bk2: 5484a 14858888i bk3: 5560a 14858485i bk4: 5668a 14851326i bk5: 5812a 14850618i bk6: 5652a 14855530i bk7: 5612a 14855123i bk8: 5476a 14852644i bk9: 5560a 14851711i bk10: 5420a 14853458i bk11: 5608a 14857542i bk12: 6308a 14846628i bk13: 6284a 14844773i bk14: 6136a 14847526i bk15: 6420a 14841724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14804172 n_act=14515 n_pre=14499 n_req=31406 n_rd=92320 n_write=20278 bw_util=0.01507
n_activity=545566 dram_eff=0.4128
bk0: 6100a 14849351i bk1: 6080a 14851073i bk2: 5496a 14860123i bk3: 5472a 14858017i bk4: 5660a 14856092i bk5: 5676a 14851860i bk6: 5520a 14858443i bk7: 5652a 14851783i bk8: 5560a 14858679i bk9: 5460a 14857659i bk10: 5552a 14860614i bk11: 5640a 14853346i bk12: 5988a 14851351i bk13: 6024a 14853341i bk14: 6148a 14848338i bk15: 6292a 14843981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14803350 n_act=14594 n_pre=14578 n_req=31581 n_rd=92888 n_write=20374 bw_util=0.01516
n_activity=549881 dram_eff=0.412
bk0: 6048a 14850409i bk1: 5928a 14852795i bk2: 5492a 14859134i bk3: 5528a 14860032i bk4: 5700a 14851449i bk5: 5684a 14852880i bk6: 5620a 14855338i bk7: 5764a 14847868i bk8: 5512a 14851708i bk9: 5512a 14852901i bk10: 5576a 14855150i bk11: 5704a 14851232i bk12: 6144a 14853760i bk13: 6276a 14847438i bk14: 6148a 14848152i bk15: 6252a 14843698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14804006 n_act=14473 n_pre=14457 n_req=31491 n_rd=92608 n_write=20240 bw_util=0.0151
n_activity=543995 dram_eff=0.4149
bk0: 6028a 14853772i bk1: 5884a 14852184i bk2: 5660a 14861615i bk3: 5560a 14858652i bk4: 5668a 14859096i bk5: 5680a 14848776i bk6: 5588a 14859639i bk7: 5560a 14851435i bk8: 5608a 14858765i bk9: 5492a 14854512i bk10: 5708a 14856980i bk11: 5596a 14854159i bk12: 6248a 14846299i bk13: 6076a 14846131i bk14: 6164a 14847774i bk15: 6088a 14848091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14803008 n_act=14666 n_pre=14650 n_req=31676 n_rd=92876 n_write=20584 bw_util=0.01518
n_activity=549818 dram_eff=0.4127
bk0: 6068a 14855188i bk1: 5864a 14852014i bk2: 5492a 14860021i bk3: 5708a 14856562i bk4: 5652a 14855113i bk5: 5560a 14853999i bk6: 5608a 14854488i bk7: 5520a 14853692i bk8: 5620a 14849302i bk9: 5536a 14850961i bk10: 5724a 14856978i bk11: 5684a 14855040i bk12: 6252a 14846568i bk13: 6080a 14846340i bk14: 6272a 14843380i bk15: 6236a 14845564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14801957 n_act=14749 n_pre=14733 n_req=31994 n_rd=93172 n_write=21173 bw_util=0.0153
n_activity=552643 dram_eff=0.4138
bk0: 5928a 14855946i bk1: 5828a 14852140i bk2: 5480a 14860097i bk3: 5592a 14854248i bk4: 5700a 14855975i bk5: 5728a 14849406i bk6: 5676a 14855770i bk7: 5740a 14851369i bk8: 5720a 14850910i bk9: 5340a 14858133i bk10: 5684a 14854144i bk11: 5616a 14853580i bk12: 6228a 14843828i bk13: 6284a 14847560i bk14: 6228a 14844844i bk15: 6400a 14839997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14800791 n_act=14875 n_pre=14859 n_req=32189 n_rd=94188 n_write=21071 bw_util=0.01542
n_activity=561520 dram_eff=0.4105
bk0: 6100a 14846781i bk1: 6040a 14854512i bk2: 5720a 14851029i bk3: 5676a 14854048i bk4: 5532a 14852104i bk5: 5576a 14854996i bk6: 5712a 14857443i bk7: 5856a 14852553i bk8: 5652a 14849812i bk9: 5596a 14849518i bk10: 5804a 14851332i bk11: 5892a 14848031i bk12: 6156a 14848109i bk13: 6300a 14841853i bk14: 6284a 14845436i bk15: 6292a 14847202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279296
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14803118 n_act=14657 n_pre=14641 n_req=31670 n_rd=92792 n_write=20576 bw_util=0.01517
n_activity=547936 dram_eff=0.4138
bk0: 5780a 14853642i bk1: 5964a 14850256i bk2: 5568a 14862347i bk3: 5648a 14853430i bk4: 5720a 14849293i bk5: 5736a 14853877i bk6: 5532a 14851890i bk7: 5676a 14853281i bk8: 5592a 14852629i bk9: 5680a 14848378i bk10: 5648a 14850842i bk11: 5752a 14845754i bk12: 6044a 14848523i bk13: 6064a 14846760i bk14: 6224a 14847891i bk15: 6164a 14845086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274573
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14804029 n_act=14485 n_pre=14469 n_req=31741 n_rd=92396 n_write=20405 bw_util=0.01509
n_activity=545235 dram_eff=0.4138
bk0: 5880a 14858628i bk1: 5916a 14855203i bk2: 5532a 14857106i bk3: 5608a 14857872i bk4: 5648a 14857230i bk5: 5520a 14856443i bk6: 5608a 14856087i bk7: 5676a 14851477i bk8: 5648a 14849606i bk9: 5508a 14856932i bk10: 5596a 14855775i bk11: 5568a 14853051i bk12: 6132a 14848785i bk13: 6104a 14848067i bk14: 6240a 14849053i bk15: 6212a 14847803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270846
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14804049 n_act=14485 n_pre=14469 n_req=31514 n_rd=92552 n_write=20229 bw_util=0.01509
n_activity=545179 dram_eff=0.4137
bk0: 5876a 14855855i bk1: 5884a 14856223i bk2: 5412a 14863180i bk3: 5224a 14862933i bk4: 5784a 14851319i bk5: 5772a 14851324i bk6: 5680a 14854752i bk7: 5696a 14850721i bk8: 5516a 14856051i bk9: 5560a 14851396i bk10: 5656a 14854090i bk11: 5480a 14857471i bk12: 6204a 14848838i bk13: 6292a 14844046i bk14: 6312a 14844994i bk15: 6204a 14843094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14945784 n_nop=14804306 n_act=14456 n_pre=14440 n_req=31423 n_rd=92368 n_write=20214 bw_util=0.01507
n_activity=545010 dram_eff=0.4131
bk0: 5872a 14854780i bk1: 5992a 14850669i bk2: 5476a 14867329i bk3: 5568a 14858516i bk4: 5636a 14858672i bk5: 5508a 14855418i bk6: 5748a 14853580i bk7: 5612a 14855677i bk8: 5604a 14852121i bk9: 5636a 14853756i bk10: 5620a 14854662i bk11: 5424a 14851500i bk12: 6144a 14849848i bk13: 6204a 14844019i bk14: 6204a 14848490i bk15: 6120a 14846817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11548, Miss_rate = 0.055, Pending_hits = 1684, Reservation_fails = 12
L2_cache_bank[1]: Access = 211439, Miss = 11691, Miss_rate = 0.055, Pending_hits = 1685, Reservation_fails = 10
L2_cache_bank[2]: Access = 210583, Miss = 11506, Miss_rate = 0.055, Pending_hits = 1739, Reservation_fails = 10
L2_cache_bank[3]: Access = 211052, Miss = 11574, Miss_rate = 0.055, Pending_hits = 1643, Reservation_fails = 9
L2_cache_bank[4]: Access = 210660, Miss = 11560, Miss_rate = 0.055, Pending_hits = 1705, Reservation_fails = 16
L2_cache_bank[5]: Access = 211508, Miss = 11662, Miss_rate = 0.055, Pending_hits = 1671, Reservation_fails = 16
L2_cache_bank[6]: Access = 211812, Miss = 11668, Miss_rate = 0.055, Pending_hits = 1708, Reservation_fails = 10
L2_cache_bank[7]: Access = 210419, Miss = 11484, Miss_rate = 0.055, Pending_hits = 1638, Reservation_fails = 10
L2_cache_bank[8]: Access = 211444, Miss = 11672, Miss_rate = 0.055, Pending_hits = 1767, Reservation_fails = 17
L2_cache_bank[9]: Access = 211073, Miss = 11547, Miss_rate = 0.055, Pending_hits = 1674, Reservation_fails = 12
L2_cache_bank[10]: Access = 211384, Miss = 11661, Miss_rate = 0.055, Pending_hits = 1680, Reservation_fails = 10
L2_cache_bank[11]: Access = 211175, Miss = 11632, Miss_rate = 0.055, Pending_hits = 1663, Reservation_fails = 14
L2_cache_bank[12]: Access = 211585, Miss = 11740, Miss_rate = 0.055, Pending_hits = 1765, Reservation_fails = 6
L2_cache_bank[13]: Access = 211988, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1696, Reservation_fails = 6
L2_cache_bank[14]: Access = 211059, Miss = 11527, Miss_rate = 0.055, Pending_hits = 1669, Reservation_fails = 8
L2_cache_bank[15]: Access = 211734, Miss = 11671, Miss_rate = 0.055, Pending_hits = 1715, Reservation_fails = 11
L2_cache_bank[16]: Access = 245750, Miss = 11571, Miss_rate = 0.047, Pending_hits = 1987, Reservation_fails = 6
L2_cache_bank[17]: Access = 210842, Miss = 11528, Miss_rate = 0.055, Pending_hits = 1656, Reservation_fails = 6
L2_cache_bank[18]: Access = 209670, Miss = 11610, Miss_rate = 0.055, Pending_hits = 1687, Reservation_fails = 8
L2_cache_bank[19]: Access = 209380, Miss = 11528, Miss_rate = 0.055, Pending_hits = 1611, Reservation_fails = 13
L2_cache_bank[20]: Access = 209183, Miss = 11576, Miss_rate = 0.055, Pending_hits = 1702, Reservation_fails = 11
L2_cache_bank[21]: Access = 210121, Miss = 11516, Miss_rate = 0.055, Pending_hits = 1611, Reservation_fails = 6
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 255279
L2_total_cache_miss_rate = 0.0546
L2_total_cache_pending_hits = 37356
L2_total_cache_reservation_fails = 227
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3259631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 226
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46433
	minimum = 6
	maximum = 46
Network latency average = 8.38502
	minimum = 6
	maximum = 46
Slowest packet = 9341556
Flit latency average = 8.20275
	minimum = 6
	maximum = 45
Slowest flit = 16076199
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0512128
	minimum = 0.0451269 (at node 0)
	maximum = 0.0582889 (at node 28)
Accepted packet rate average = 0.0512128
	minimum = 0.0451269 (at node 0)
	maximum = 0.0582889 (at node 28)
Injected flit rate average = 0.0768192
	minimum = 0.0451269 (at node 0)
	maximum = 0.116578 (at node 28)
Accepted flit rate average= 0.0768192
	minimum = 0.0576622 (at node 45)
	maximum = 0.0952679 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8856 (22 samples)
	minimum = 6 (22 samples)
	maximum = 415 (22 samples)
Network latency average = 18.3739 (22 samples)
	minimum = 6 (22 samples)
	maximum = 305.727 (22 samples)
Flit latency average = 19.5097 (22 samples)
	minimum = 6 (22 samples)
	maximum = 304.909 (22 samples)
Fragmentation average = 0.00427484 (22 samples)
	minimum = 0 (22 samples)
	maximum = 68.0455 (22 samples)
Injected packet rate average = 0.020982 (22 samples)
	minimum = 0.0172858 (22 samples)
	maximum = 0.0591962 (22 samples)
Accepted packet rate average = 0.020982 (22 samples)
	minimum = 0.0172858 (22 samples)
	maximum = 0.0591962 (22 samples)
Injected flit rate average = 0.0322912 (22 samples)
	minimum = 0.0208525 (22 samples)
	maximum = 0.0779415 (22 samples)
Accepted flit rate average = 0.0322912 (22 samples)
	minimum = 0.0236535 (22 samples)
	maximum = 0.109429 (22 samples)
Injected packet size average = 1.539 (22 samples)
Accepted packet size average = 1.539 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 5 sec (8045 sec)
gpgpu_simulation_rate = 16813 (inst/sec)
gpgpu_simulation_rate = 1614 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 163629 Tlb_hit: 156920 Tlb_miss: 6709 Tlb_hit_rate: 0.958999
Shader1: Tlb_access: 163647 Tlb_hit: 156851 Tlb_miss: 6796 Tlb_hit_rate: 0.958472
Shader2: Tlb_access: 166759 Tlb_hit: 159745 Tlb_miss: 7014 Tlb_hit_rate: 0.957939
Shader3: Tlb_access: 163866 Tlb_hit: 157157 Tlb_miss: 6709 Tlb_hit_rate: 0.959058
Shader4: Tlb_access: 168392 Tlb_hit: 161542 Tlb_miss: 6850 Tlb_hit_rate: 0.959321
Shader5: Tlb_access: 167723 Tlb_hit: 160996 Tlb_miss: 6727 Tlb_hit_rate: 0.959892
Shader6: Tlb_access: 167962 Tlb_hit: 161227 Tlb_miss: 6735 Tlb_hit_rate: 0.959902
Shader7: Tlb_access: 169512 Tlb_hit: 162868 Tlb_miss: 6644 Tlb_hit_rate: 0.960805
Shader8: Tlb_access: 168501 Tlb_hit: 161936 Tlb_miss: 6565 Tlb_hit_rate: 0.961039
Shader9: Tlb_access: 163906 Tlb_hit: 157113 Tlb_miss: 6793 Tlb_hit_rate: 0.958556
Shader10: Tlb_access: 161248 Tlb_hit: 154455 Tlb_miss: 6793 Tlb_hit_rate: 0.957872
Shader11: Tlb_access: 160699 Tlb_hit: 154246 Tlb_miss: 6453 Tlb_hit_rate: 0.959844
Shader12: Tlb_access: 164933 Tlb_hit: 158120 Tlb_miss: 6813 Tlb_hit_rate: 0.958692
Shader13: Tlb_access: 164216 Tlb_hit: 157705 Tlb_miss: 6511 Tlb_hit_rate: 0.960351
Shader14: Tlb_access: 164406 Tlb_hit: 157414 Tlb_miss: 6992 Tlb_hit_rate: 0.957471
Shader15: Tlb_access: 167065 Tlb_hit: 160342 Tlb_miss: 6723 Tlb_hit_rate: 0.959758
Shader16: Tlb_access: 160804 Tlb_hit: 154249 Tlb_miss: 6555 Tlb_hit_rate: 0.959236
Shader17: Tlb_access: 167578 Tlb_hit: 161007 Tlb_miss: 6571 Tlb_hit_rate: 0.960788
Shader18: Tlb_access: 168088 Tlb_hit: 161167 Tlb_miss: 6921 Tlb_hit_rate: 0.958825
Shader19: Tlb_access: 165389 Tlb_hit: 158773 Tlb_miss: 6616 Tlb_hit_rate: 0.959997
Shader20: Tlb_access: 165647 Tlb_hit: 158684 Tlb_miss: 6963 Tlb_hit_rate: 0.957965
Shader21: Tlb_access: 167469 Tlb_hit: 160601 Tlb_miss: 6868 Tlb_hit_rate: 0.958989
Shader22: Tlb_access: 168528 Tlb_hit: 161586 Tlb_miss: 6942 Tlb_hit_rate: 0.958808
Shader23: Tlb_access: 166875 Tlb_hit: 160324 Tlb_miss: 6551 Tlb_hit_rate: 0.960743
Shader24: Tlb_access: 168544 Tlb_hit: 161637 Tlb_miss: 6907 Tlb_hit_rate: 0.959020
Shader25: Tlb_access: 166037 Tlb_hit: 159389 Tlb_miss: 6648 Tlb_hit_rate: 0.959961
Shader26: Tlb_access: 167800 Tlb_hit: 160672 Tlb_miss: 7128 Tlb_hit_rate: 0.957521
Shader27: Tlb_access: 159948 Tlb_hit: 153069 Tlb_miss: 6879 Tlb_hit_rate: 0.956992
Tlb_tot_access: 4639171 Tlb_tot_hit: 4449795, Tlb_tot_miss: 189376, Tlb_tot_hit_rate: 0.959179
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 950 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader1: Tlb_validate: 939 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader2: Tlb_validate: 950 Tlb_invalidate: 734 Tlb_evict: 0 Tlb_page_evict: 734
Shader3: Tlb_validate: 956 Tlb_invalidate: 739 Tlb_evict: 0 Tlb_page_evict: 739
Shader4: Tlb_validate: 971 Tlb_invalidate: 732 Tlb_evict: 0 Tlb_page_evict: 732
Shader5: Tlb_validate: 940 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader6: Tlb_validate: 968 Tlb_invalidate: 739 Tlb_evict: 0 Tlb_page_evict: 739
Shader7: Tlb_validate: 941 Tlb_invalidate: 728 Tlb_evict: 0 Tlb_page_evict: 728
Shader8: Tlb_validate: 947 Tlb_invalidate: 738 Tlb_evict: 0 Tlb_page_evict: 738
Shader9: Tlb_validate: 939 Tlb_invalidate: 726 Tlb_evict: 0 Tlb_page_evict: 726
Shader10: Tlb_validate: 942 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader11: Tlb_validate: 948 Tlb_invalidate: 730 Tlb_evict: 0 Tlb_page_evict: 730
Shader12: Tlb_validate: 946 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader13: Tlb_validate: 953 Tlb_invalidate: 728 Tlb_evict: 0 Tlb_page_evict: 728
Shader14: Tlb_validate: 956 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Shader15: Tlb_validate: 959 Tlb_invalidate: 727 Tlb_evict: 0 Tlb_page_evict: 727
Shader16: Tlb_validate: 928 Tlb_invalidate: 724 Tlb_evict: 0 Tlb_page_evict: 724
Shader17: Tlb_validate: 968 Tlb_invalidate: 730 Tlb_evict: 0 Tlb_page_evict: 730
Shader18: Tlb_validate: 965 Tlb_invalidate: 741 Tlb_evict: 0 Tlb_page_evict: 741
Shader19: Tlb_validate: 947 Tlb_invalidate: 736 Tlb_evict: 0 Tlb_page_evict: 736
Shader20: Tlb_validate: 949 Tlb_invalidate: 735 Tlb_evict: 0 Tlb_page_evict: 735
Shader21: Tlb_validate: 967 Tlb_invalidate: 747 Tlb_evict: 0 Tlb_page_evict: 747
Shader22: Tlb_validate: 959 Tlb_invalidate: 727 Tlb_evict: 0 Tlb_page_evict: 727
Shader23: Tlb_validate: 959 Tlb_invalidate: 736 Tlb_evict: 0 Tlb_page_evict: 736
Shader24: Tlb_validate: 968 Tlb_invalidate: 742 Tlb_evict: 0 Tlb_page_evict: 742
Shader25: Tlb_validate: 941 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader26: Tlb_validate: 974 Tlb_invalidate: 753 Tlb_evict: 0 Tlb_page_evict: 753
Shader27: Tlb_validate: 959 Tlb_invalidate: 754 Tlb_evict: 0 Tlb_page_evict: 754
Tlb_tot_valiate: 26689 Tlb_invalidate: 20463, Tlb_tot_evict: 0, Tlb_tot_evict page: 20463
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786531 Trashed: 1 | Page: 786532 Trashed: 1 | Page: 786559 Trashed: 1 | Page: 786871 Trashed: 1 | Page: 786905 Trashed: 1 | Page: 786933 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 91
Shader1: Page: 786448 Trashed: 1 | Page: 786504 Trashed: 1 | Page: 786588 Trashed: 1 | Page: 786906 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 89
Shader2: Page: 786440 Trashed: 1 | Page: 786505 Trashed: 1 | Page: 786552 Trashed: 1 | Page: 786561 Trashed: 1 | Page: 786580 Trashed: 1 | Page: 786589 Trashed: 1 | Page: 786590 Trashed: 1 | Page: 786907 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 100
Shader3: Page: 786534 Trashed: 1 | Page: 786590 Trashed: 1 | Page: 786591 Trashed: 1 | Page: 786908 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 99
Shader4: Page: 786470 Trashed: 1 | Page: 786498 Trashed: 1 | Page: 786507 Trashed: 1 | Page: 786610 Trashed: 1 | Page: 786937 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786983 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 91
Shader5: Page: 786564 Trashed: 1 | Page: 786583 Trashed: 1 | Page: 786592 Trashed: 1 | Page: 786611 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 86
Shader6: Page: 786481 Trashed: 1 | Page: 786537 Trashed: 1 | Page: 786608 Trashed: 1 | Page: 786749 Trashed: 1 | Page: 786857 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 100
Shader7: Page: 786557 Trashed: 1 | Page: 786566 Trashed: 1 | Page: 786594 Trashed: 1 | Page: 786613 Trashed: 1 | Page: 786622 Trashed: 1 | Page: 786858 Trashed: 1 | Page: 786884 Trashed: 1 | Page: 786912 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 87
Shader8: Page: 786455 Trashed: 1 | Page: 786502 Trashed: 1 | Page: 786511 Trashed: 1 | Page: 786539 Trashed: 1 | Page: 786558 Trashed: 1 | Page: 786567 Trashed: 1 | Page: 786623 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 94
Shader9: Page: 786456 Trashed: 1 | Page: 786531 Trashed: 1 | Page: 786541 Trashed: 1 | Page: 786942 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 97
Shader10: Page: 786457 Trashed: 1 | Page: 786504 Trashed: 1 | Page: 786532 Trashed: 1 | Page: 786541 Trashed: 1 | Page: 786588 Trashed: 1 | Page: 786625 Trashed: 1 | Page: 786650 Trashed: 1 | Page: 786753 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 100
Shader11: Page: 786458 Trashed: 1 | Page: 786486 Trashed: 1 | Page: 786505 Trashed: 1 | Page: 786561 Trashed: 2 | Page: 786570 Trashed: 1 | Page: 786598 Trashed: 1 | Page: 786651 Trashed: 1 | Page: 786862 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 107
Shader12: Page: 786432 Trashed: 1 | Page: 786487 Trashed: 1 | Page: 786515 Trashed: 1 | Page: 786543 Trashed: 1 | Page: 786571 Trashed: 1 | Page: 786599 Trashed: 1 | Page: 786863 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787304 Trashed: 2 | Page: 787360 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788430 Trashed: 2 | Page: 788432 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 106
Shader13: Page: 786432 Trashed: 1 | Page: 786507 Trashed: 1 | Page: 786516 Trashed: 1 | Page: 786572 Trashed: 1 | Page: 786792 Trashed: 1 | Page: 786890 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788905 Trashed: 1 | Total 101
Shader14: Page: 786433 Trashed: 1 | Page: 786508 Trashed: 1 | Page: 786592 Trashed: 1 | Page: 786601 Trashed: 1 | Page: 786891 Trashed: 1 | Page: 786919 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 97
Shader15: Page: 786462 Trashed: 1 | Page: 786481 Trashed: 1 | Page: 786518 Trashed: 1 | Page: 786574 Trashed: 1 | Page: 786593 Trashed: 1 | Page: 786602 Trashed: 1 | Page: 786920 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 95
Shader16: Page: 786435 Trashed: 1 | Page: 786519 Trashed: 1 | Page: 786566 Trashed: 1 | Page: 786764 Trashed: 1 | Page: 786867 Trashed: 1 | Page: 786893 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788910 Trashed: 1 | Total 90
Shader17: Page: 786483 Trashed: 1 | Page: 786492 Trashed: 1 | Page: 786539 Trashed: 1 | Page: 786576 Trashed: 1 | Page: 786604 Trashed: 1 | Page: 786868 Trashed: 1 | Page: 786922 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787711 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 98
Shader18: Page: 786437 Trashed: 1 | Page: 786465 Trashed: 1 | Page: 786484 Trashed: 1 | Page: 786577 Trashed: 1 | Page: 786605 Trashed: 1 | Page: 786624 Trashed: 1 | Page: 786869 Trashed: 1 | Page: 786895 Trashed: 1 | Page: 786923 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788887 Trashed: 1 | Total 101
Shader19: Page: 786438 Trashed: 1 | Page: 786606 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 87
Shader20: Page: 786635 Trashed: 1 | Page: 786897 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 94
Shader21: Page: 786440 Trashed: 1 | Page: 786524 Trashed: 1 | Page: 786552 Trashed: 1 | Page: 786580 Trashed: 1 | Page: 786608 Trashed: 1 | Page: 786762 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 2 | Page: 787302 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 106
Shader22: Page: 786432 Trashed: 1 | Page: 786600 Trashed: 1 | Page: 786637 Trashed: 1 | Page: 786763 Trashed: 1 | Page: 786899 Trashed: 1 | Page: 786927 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 97
Shader23: Page: 786470 Trashed: 1 | Page: 786498 Trashed: 1 | Page: 786545 Trashed: 1 | Page: 786582 Trashed: 1 | Page: 786610 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 94
Shader24: Page: 786462 Trashed: 1 | Page: 786518 Trashed: 1 | Page: 786555 Trashed: 1 | Page: 786574 Trashed: 1 | Page: 786583 Trashed: 1 | Page: 786611 Trashed: 1 | Page: 786630 Trashed: 1 | Page: 786901 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 3 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 2 | Page: 787505 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788387 Trashed: 2 | Page: 788545 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 107
Shader25: Page: 786435 Trashed: 1 | Page: 786472 Trashed: 1 | Page: 786640 Trashed: 1 | Page: 786902 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788887 Trashed: 1 | Total 90
Shader26: Page: 786445 Trashed: 1 | Page: 786492 Trashed: 1 | Page: 786557 Trashed: 1 | Page: 786585 Trashed: 1 | Page: 786613 Trashed: 1 | Page: 786632 Trashed: 1 | Page: 786641 Trashed: 1 | Page: 786903 Trashed: 1 | Page: 786931 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 109
Shader27: Page: 786465 Trashed: 1 | Page: 786502 Trashed: 1 | Page: 786558 Trashed: 1 | Page: 786559 Trashed: 1 | Page: 786577 Trashed: 1 | Page: 786586 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787134 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Total 98
Tlb_tot_thrash: 2711
========================================Page fault statistics==============================
Shader0: Page_table_access:6709 Page_hit: 4687 Page_miss: 2022 Page_hit_rate: 0.698614
Shader1: Page_table_access:6796 Page_hit: 5001 Page_miss: 1795 Page_hit_rate: 0.735874
Shader2: Page_table_access:7014 Page_hit: 4880 Page_miss: 2134 Page_hit_rate: 0.695751
Shader3: Page_table_access:6709 Page_hit: 4934 Page_miss: 1775 Page_hit_rate: 0.735430
Shader4: Page_table_access:6850 Page_hit: 5031 Page_miss: 1819 Page_hit_rate: 0.734453
Shader5: Page_table_access:6727 Page_hit: 4791 Page_miss: 1936 Page_hit_rate: 0.712205
Shader6: Page_table_access:6735 Page_hit: 4968 Page_miss: 1767 Page_hit_rate: 0.737639
Shader7: Page_table_access:6644 Page_hit: 4607 Page_miss: 2037 Page_hit_rate: 0.693408
Shader8: Page_table_access:6565 Page_hit: 4999 Page_miss: 1566 Page_hit_rate: 0.761462
Shader9: Page_table_access:6793 Page_hit: 4902 Page_miss: 1891 Page_hit_rate: 0.721625
Shader10: Page_table_access:6793 Page_hit: 4898 Page_miss: 1895 Page_hit_rate: 0.721036
Shader11: Page_table_access:6453 Page_hit: 4416 Page_miss: 2037 Page_hit_rate: 0.684333
Shader12: Page_table_access:6813 Page_hit: 4649 Page_miss: 2164 Page_hit_rate: 0.682372
Shader13: Page_table_access:6511 Page_hit: 4834 Page_miss: 1677 Page_hit_rate: 0.742436
Shader14: Page_table_access:6992 Page_hit: 4942 Page_miss: 2050 Page_hit_rate: 0.706808
Shader15: Page_table_access:6723 Page_hit: 4713 Page_miss: 2010 Page_hit_rate: 0.701026
Shader16: Page_table_access:6555 Page_hit: 4375 Page_miss: 2180 Page_hit_rate: 0.667429
Shader17: Page_table_access:6571 Page_hit: 4486 Page_miss: 2085 Page_hit_rate: 0.682697
Shader18: Page_table_access:6921 Page_hit: 4966 Page_miss: 1955 Page_hit_rate: 0.717526
Shader19: Page_table_access:6616 Page_hit: 4658 Page_miss: 1958 Page_hit_rate: 0.704051
Shader20: Page_table_access:6963 Page_hit: 4705 Page_miss: 2258 Page_hit_rate: 0.675714
Shader21: Page_table_access:6868 Page_hit: 4815 Page_miss: 2053 Page_hit_rate: 0.701077
Shader22: Page_table_access:6942 Page_hit: 4870 Page_miss: 2072 Page_hit_rate: 0.701527
Shader23: Page_table_access:6551 Page_hit: 4654 Page_miss: 1897 Page_hit_rate: 0.710426
Shader24: Page_table_access:6907 Page_hit: 4813 Page_miss: 2094 Page_hit_rate: 0.696829
Shader25: Page_table_access:6648 Page_hit: 4984 Page_miss: 1664 Page_hit_rate: 0.749699
Shader26: Page_table_access:7128 Page_hit: 5225 Page_miss: 1903 Page_hit_rate: 0.733025
Shader27: Page_table_access:6879 Page_hit: 4782 Page_miss: 2097 Page_hit_rate: 0.695159
Page_table_tot_access: 189376 Page_tot_hit: 134585, Page_tot_miss 54791, Page_tot_hit_rate: 0.710676 Page_tot_fault: 2210 Page_tot_pending: 52581
Total_memory_access_page_fault: 2210, Average_latency: 8131139.000000
========================================Page thrashing statistics==============================
Page_validate: 4848 Page_evict_dirty: 336 Page_evict_not_dirty: 2243
Page: 786432 Thrashed: 3
Page: 786433 Thrashed: 1
Page: 786435 Thrashed: 3
Page: 786437 Thrashed: 4
Page: 786438 Thrashed: 1
Page: 786440 Thrashed: 2
Page: 786444 Thrashed: 1
Page: 786445 Thrashed: 2
Page: 786448 Thrashed: 2
Page: 786452 Thrashed: 1
Page: 786453 Thrashed: 1
Page: 786455 Thrashed: 2
Page: 786456 Thrashed: 1
Page: 786457 Thrashed: 2
Page: 786458 Thrashed: 3
Page: 786459 Thrashed: 2
Page: 786461 Thrashed: 1
Page: 786462 Thrashed: 1
Page: 786463 Thrashed: 1
Page: 786464 Thrashed: 1
Page: 786465 Thrashed: 1
Page: 786466 Thrashed: 1
Page: 786467 Thrashed: 1
Page: 786468 Thrashed: 1
Page: 786469 Thrashed: 2
Page: 786470 Thrashed: 1
Page: 786471 Thrashed: 2
Page: 786472 Thrashed: 2
Page: 786474 Thrashed: 1
Page: 786475 Thrashed: 1
Page: 786476 Thrashed: 1
Page: 786477 Thrashed: 1
Page: 786479 Thrashed: 1
Page: 786481 Thrashed: 2
Page: 786483 Thrashed: 1
Page: 786484 Thrashed: 2
Page: 786486 Thrashed: 1
Page: 786487 Thrashed: 2
Page: 786491 Thrashed: 2
Page: 786492 Thrashed: 1
Page: 786494 Thrashed: 1
Page: 786498 Thrashed: 1
Page: 786499 Thrashed: 2
Page: 786501 Thrashed: 1
Page: 786502 Thrashed: 4
Page: 786504 Thrashed: 1
Page: 786505 Thrashed: 1
Page: 786506 Thrashed: 1
Page: 786507 Thrashed: 2
Page: 786508 Thrashed: 1
Page: 786510 Thrashed: 1
Page: 786511 Thrashed: 2
Page: 786512 Thrashed: 1
Page: 786513 Thrashed: 1
Page: 786515 Thrashed: 3
Page: 786516 Thrashed: 1
Page: 786518 Thrashed: 2
Page: 786519 Thrashed: 3
Page: 786521 Thrashed: 1
Page: 786523 Thrashed: 1
Page: 786524 Thrashed: 2
Page: 786530 Thrashed: 2
Page: 786531 Thrashed: 2
Page: 786532 Thrashed: 1
Page: 786533 Thrashed: 1
Page: 786534 Thrashed: 1
Page: 786535 Thrashed: 1
Page: 786536 Thrashed: 2
Page: 786537 Thrashed: 2
Page: 786538 Thrashed: 1
Page: 786539 Thrashed: 1
Page: 786541 Thrashed: 2
Page: 786543 Thrashed: 1
Page: 786545 Thrashed: 1
Page: 786552 Thrashed: 3
Page: 786554 Thrashed: 1
Page: 786555 Thrashed: 2
Page: 786557 Thrashed: 3
Page: 786558 Thrashed: 2
Page: 786559 Thrashed: 2
Page: 786561 Thrashed: 3
Page: 786563 Thrashed: 1
Page: 786564 Thrashed: 3
Page: 786565 Thrashed: 1
Page: 786566 Thrashed: 1
Page: 786567 Thrashed: 2
Page: 786570 Thrashed: 3
Page: 786571 Thrashed: 1
Page: 786572 Thrashed: 1
Page: 786573 Thrashed: 1
Page: 786574 Thrashed: 1
Page: 786576 Thrashed: 3
Page: 786577 Thrashed: 1
Page: 786580 Thrashed: 1
Page: 786582 Thrashed: 1
Page: 786583 Thrashed: 3
Page: 786585 Thrashed: 3
Page: 786586 Thrashed: 1
Page: 786588 Thrashed: 1
Page: 786589 Thrashed: 2
Page: 786590 Thrashed: 2
Page: 786591 Thrashed: 1
Page: 786592 Thrashed: 2
Page: 786593 Thrashed: 2
Page: 786594 Thrashed: 2
Page: 786595 Thrashed: 1
Page: 786596 Thrashed: 2
Page: 786598 Thrashed: 1
Page: 786599 Thrashed: 2
Page: 786600 Thrashed: 1
Page: 786601 Thrashed: 2
Page: 786602 Thrashed: 2
Page: 786604 Thrashed: 3
Page: 786605 Thrashed: 1
Page: 786606 Thrashed: 2
Page: 786607 Thrashed: 1
Page: 786608 Thrashed: 1
Page: 786609 Thrashed: 1
Page: 786610 Thrashed: 1
Page: 786611 Thrashed: 2
Page: 786613 Thrashed: 1
Page: 786614 Thrashed: 1
Page: 786615 Thrashed: 2
Page: 786616 Thrashed: 1
Page: 786619 Thrashed: 1
Page: 786620 Thrashed: 1
Page: 786621 Thrashed: 1
Page: 786622 Thrashed: 2
Page: 786623 Thrashed: 2
Page: 786624 Thrashed: 2
Page: 786625 Thrashed: 2
Page: 786626 Thrashed: 1
Page: 786627 Thrashed: 1
Page: 786628 Thrashed: 1
Page: 786629 Thrashed: 3
Page: 786630 Thrashed: 2
Page: 786632 Thrashed: 2
Page: 786633 Thrashed: 1
Page: 786634 Thrashed: 1
Page: 786635 Thrashed: 1
Page: 786637 Thrashed: 3
Page: 786638 Thrashed: 1
Page: 786640 Thrashed: 1
Page: 786641 Thrashed: 1
Page: 786643 Thrashed: 1
Page: 786644 Thrashed: 2
Page: 786646 Thrashed: 2
Page: 786647 Thrashed: 2
Page: 786648 Thrashed: 1
Page: 786649 Thrashed: 1
Page: 786650 Thrashed: 1
Page: 786651 Thrashed: 2
Page: 786652 Thrashed: 1
Page: 786653 Thrashed: 2
Page: 786656 Thrashed: 1
Page: 786658 Thrashed: 3
Page: 786661 Thrashed: 3
Page: 786662 Thrashed: 1
Page: 786668 Thrashed: 3
Page: 786669 Thrashed: 1
Page: 786672 Thrashed: 1
Page: 786673 Thrashed: 2
Page: 786675 Thrashed: 2
Page: 786676 Thrashed: 1
Page: 786678 Thrashed: 1
Page: 786680 Thrashed: 3
Page: 786681 Thrashed: 2
Page: 786682 Thrashed: 1
Page: 786683 Thrashed: 1
Page: 786685 Thrashed: 1
Page: 786689 Thrashed: 1
Page: 786690 Thrashed: 1
Page: 786691 Thrashed: 1
Page: 786692 Thrashed: 3
Page: 786693 Thrashed: 1
Page: 786696 Thrashed: 1
Page: 786697 Thrashed: 1
Page: 786698 Thrashed: 1
Page: 786699 Thrashed: 1
Page: 786700 Thrashed: 1
Page: 786703 Thrashed: 3
Page: 786705 Thrashed: 3
Page: 786706 Thrashed: 1
Page: 786707 Thrashed: 1
Page: 786709 Thrashed: 1
Page: 786710 Thrashed: 1
Page: 786711 Thrashed: 1
Page: 786712 Thrashed: 3
Page: 786713 Thrashed: 1
Page: 786714 Thrashed: 1
Page: 786715 Thrashed: 1
Page: 786716 Thrashed: 2
Page: 786717 Thrashed: 3
Page: 786718 Thrashed: 1
Page: 786719 Thrashed: 2
Page: 786721 Thrashed: 1
Page: 786722 Thrashed: 1
Page: 786724 Thrashed: 1
Page: 786725 Thrashed: 1
Page: 786726 Thrashed: 1
Page: 786727 Thrashed: 2
Page: 786728 Thrashed: 1
Page: 786729 Thrashed: 3
Page: 786732 Thrashed: 1
Page: 786734 Thrashed: 3
Page: 786735 Thrashed: 1
Page: 786736 Thrashed: 2
Page: 786738 Thrashed: 1
Page: 786739 Thrashed: 2
Page: 786740 Thrashed: 1
Page: 786742 Thrashed: 1
Page: 786743 Thrashed: 2
Page: 786744 Thrashed: 2
Page: 786745 Thrashed: 1
Page: 786746 Thrashed: 2
Page: 786747 Thrashed: 1
Page: 786748 Thrashed: 1
Page: 786749 Thrashed: 1
Page: 786750 Thrashed: 1
Page: 786751 Thrashed: 2
Page: 786752 Thrashed: 2
Page: 786753 Thrashed: 1
Page: 786755 Thrashed: 1
Page: 786756 Thrashed: 3
Page: 786757 Thrashed: 2
Page: 786759 Thrashed: 1
Page: 786760 Thrashed: 1
Page: 786762 Thrashed: 1
Page: 786763 Thrashed: 2
Page: 786764 Thrashed: 1
Page: 786767 Thrashed: 1
Page: 786768 Thrashed: 2
Page: 786769 Thrashed: 1
Page: 786771 Thrashed: 1
Page: 786772 Thrashed: 1
Page: 786773 Thrashed: 1
Page: 786775 Thrashed: 2
Page: 786776 Thrashed: 1
Page: 786777 Thrashed: 1
Page: 786778 Thrashed: 1
Page: 786780 Thrashed: 1
Page: 786781 Thrashed: 1
Page: 786783 Thrashed: 1
Page: 786784 Thrashed: 2
Page: 786786 Thrashed: 1
Page: 786788 Thrashed: 2
Page: 786789 Thrashed: 3
Page: 786790 Thrashed: 3
Page: 786792 Thrashed: 2
Page: 786793 Thrashed: 3
Page: 786794 Thrashed: 1
Page: 786795 Thrashed: 1
Page: 786796 Thrashed: 1
Page: 786798 Thrashed: 1
Page: 786799 Thrashed: 3
Page: 786801 Thrashed: 3
Page: 786802 Thrashed: 1
Page: 786803 Thrashed: 1
Page: 786804 Thrashed: 1
Page: 786805 Thrashed: 2
Page: 786806 Thrashed: 1
Page: 786809 Thrashed: 1
Page: 786811 Thrashed: 1
Page: 786812 Thrashed: 2
Page: 786813 Thrashed: 1
Page: 786814 Thrashed: 1
Page: 786815 Thrashed: 2
Page: 786816 Thrashed: 1
Page: 786817 Thrashed: 1
Page: 786819 Thrashed: 1
Page: 786821 Thrashed: 1
Page: 786823 Thrashed: 3
Page: 786824 Thrashed: 1
Page: 786825 Thrashed: 2
Page: 786826 Thrashed: 1
Page: 786828 Thrashed: 3
Page: 786830 Thrashed: 2
Page: 786832 Thrashed: 1
Page: 786833 Thrashed: 2
Page: 786834 Thrashed: 2
Page: 786835 Thrashed: 1
Page: 786838 Thrashed: 3
Page: 786839 Thrashed: 1
Page: 786840 Thrashed: 2
Page: 786841 Thrashed: 2
Page: 786842 Thrashed: 2
Page: 786846 Thrashed: 3
Page: 786847 Thrashed: 2
Page: 786851 Thrashed: 1
Page: 786852 Thrashed: 1
Page: 786854 Thrashed: 2
Page: 786857 Thrashed: 2
Page: 786858 Thrashed: 2
Page: 786859 Thrashed: 1
Page: 786860 Thrashed: 1
Page: 786861 Thrashed: 2
Page: 786862 Thrashed: 2
Page: 786863 Thrashed: 2
Page: 786865 Thrashed: 1
Page: 786867 Thrashed: 1
Page: 786868 Thrashed: 2
Page: 786869 Thrashed: 4
Page: 786870 Thrashed: 1
Page: 786871 Thrashed: 2
Page: 786872 Thrashed: 2
Page: 786873 Thrashed: 1
Page: 786874 Thrashed: 1
Page: 786876 Thrashed: 2
Page: 786877 Thrashed: 1
Page: 786878 Thrashed: 1
Page: 786879 Thrashed: 3
Page: 786880 Thrashed: 1
Page: 786881 Thrashed: 1
Page: 786883 Thrashed: 1
Page: 786884 Thrashed: 1
Page: 786885 Thrashed: 1
Page: 786886 Thrashed: 2
Page: 786890 Thrashed: 2
Page: 786891 Thrashed: 1
Page: 786892 Thrashed: 1
Page: 786893 Thrashed: 2
Page: 786894 Thrashed: 2
Page: 786895 Thrashed: 1
Page: 786896 Thrashed: 2
Page: 786897 Thrashed: 3
Page: 786898 Thrashed: 1
Page: 786899 Thrashed: 2
Page: 786900 Thrashed: 1
Page: 786901 Thrashed: 1
Page: 786902 Thrashed: 3
Page: 786903 Thrashed: 1
Page: 786904 Thrashed: 1
Page: 786905 Thrashed: 3
Page: 786906 Thrashed: 3
Page: 786907 Thrashed: 2
Page: 786908 Thrashed: 1
Page: 786909 Thrashed: 3
Page: 786912 Thrashed: 3
Page: 786913 Thrashed: 1
Page: 786914 Thrashed: 2
Page: 786915 Thrashed: 2
Page: 786919 Thrashed: 1
Page: 786920 Thrashed: 1
Page: 786921 Thrashed: 1
Page: 786922 Thrashed: 2
Page: 786923 Thrashed: 2
Page: 786924 Thrashed: 2
Page: 786925 Thrashed: 1
Page: 786926 Thrashed: 1
Page: 786927 Thrashed: 1
Page: 786930 Thrashed: 1
Page: 786931 Thrashed: 2
Page: 786932 Thrashed: 2
Page: 786933 Thrashed: 2
Page: 786934 Thrashed: 1
Page: 786937 Thrashed: 2
Page: 786939 Thrashed: 1
Page: 786940 Thrashed: 3
Page: 786942 Thrashed: 1
Page: 786943 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 2
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 2
Page: 786950 Thrashed: 2
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 2
Page: 786961 Thrashed: 3
Page: 786962 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786966 Thrashed: 2
Page: 786968 Thrashed: 2
Page: 786969 Thrashed: 2
Page: 786970 Thrashed: 3
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 2
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 2
Page: 786977 Thrashed: 3
Page: 786978 Thrashed: 1
Page: 786980 Thrashed: 2
Page: 786981 Thrashed: 2
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 2
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 2
Page: 786986 Thrashed: 3
Page: 786987 Thrashed: 2
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 3
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786995 Thrashed: 2
Page: 786997 Thrashed: 3
Page: 786998 Thrashed: 2
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 3
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 3
Page: 787007 Thrashed: 1
Page: 787010 Thrashed: 1
Page: 787013 Thrashed: 1
Page: 787015 Thrashed: 1
Page: 787023 Thrashed: 1
Page: 787025 Thrashed: 1
Page: 787028 Thrashed: 1
Page: 787032 Thrashed: 1
Page: 787041 Thrashed: 1
Page: 787045 Thrashed: 1
Page: 787051 Thrashed: 1
Page: 787054 Thrashed: 1
Page: 787056 Thrashed: 1
Page: 787057 Thrashed: 1
Page: 787067 Thrashed: 1
Page: 787092 Thrashed: 1
Page: 787101 Thrashed: 1
Page: 787103 Thrashed: 1
Page: 787134 Thrashed: 1
Page: 787136 Thrashed: 1
Page: 787137 Thrashed: 1
Page: 787138 Thrashed: 1
Page: 787139 Thrashed: 1
Page: 787140 Thrashed: 1
Page: 787141 Thrashed: 2
Page: 787142 Thrashed: 1
Page: 787144 Thrashed: 1
Page: 787145 Thrashed: 1
Page: 787146 Thrashed: 1
Page: 787147 Thrashed: 1
Page: 787148 Thrashed: 1
Page: 787149 Thrashed: 2
Page: 787151 Thrashed: 1
Page: 787152 Thrashed: 1
Page: 787153 Thrashed: 1
Page: 787159 Thrashed: 1
Page: 787161 Thrashed: 1
Page: 787162 Thrashed: 1
Page: 787163 Thrashed: 1
Page: 787166 Thrashed: 2
Page: 787169 Thrashed: 1
Page: 787170 Thrashed: 2
Page: 787171 Thrashed: 2
Page: 787172 Thrashed: 1
Page: 787173 Thrashed: 1
Page: 787177 Thrashed: 1
Page: 787179 Thrashed: 2
Page: 787180 Thrashed: 2
Page: 787181 Thrashed: 1
Page: 787183 Thrashed: 2
Page: 787185 Thrashed: 1
Page: 787186 Thrashed: 1
Page: 787187 Thrashed: 1
Page: 787188 Thrashed: 1
Page: 787189 Thrashed: 3
Page: 787190 Thrashed: 1
Page: 787191 Thrashed: 2
Page: 787192 Thrashed: 2
Page: 787193 Thrashed: 1
Page: 787194 Thrashed: 1
Page: 787195 Thrashed: 2
Page: 787196 Thrashed: 2
Page: 787197 Thrashed: 1
Page: 787198 Thrashed: 2
Page: 787199 Thrashed: 2
Page: 787200 Thrashed: 1
Page: 787201 Thrashed: 2
Page: 787202 Thrashed: 2
Page: 787205 Thrashed: 2
Page: 787208 Thrashed: 2
Page: 787209 Thrashed: 1
Page: 787210 Thrashed: 1
Page: 787211 Thrashed: 3
Page: 787213 Thrashed: 2
Page: 787215 Thrashed: 1
Page: 787216 Thrashed: 1
Page: 787217 Thrashed: 1
Page: 787218 Thrashed: 1
Page: 787219 Thrashed: 1
Page: 787220 Thrashed: 1
Page: 787221 Thrashed: 1
Page: 787222 Thrashed: 1
Page: 787224 Thrashed: 1
Page: 787225 Thrashed: 2
Page: 787226 Thrashed: 1
Page: 787227 Thrashed: 1
Page: 787228 Thrashed: 3
Page: 787229 Thrashed: 3
Page: 787230 Thrashed: 1
Page: 787231 Thrashed: 1
Page: 787232 Thrashed: 2
Page: 787234 Thrashed: 1
Page: 787235 Thrashed: 1
Page: 787236 Thrashed: 2
Page: 787237 Thrashed: 1
Page: 787239 Thrashed: 2
Page: 787241 Thrashed: 1
Page: 787243 Thrashed: 1
Page: 787244 Thrashed: 1
Page: 787245 Thrashed: 1
Page: 787246 Thrashed: 1
Page: 787247 Thrashed: 3
Page: 787248 Thrashed: 2
Page: 787249 Thrashed: 1
Page: 787252 Thrashed: 1
Page: 787255 Thrashed: 2
Page: 787258 Thrashed: 2
Page: 787259 Thrashed: 1
Page: 787260 Thrashed: 2
Page: 787262 Thrashed: 1
Page: 787264 Thrashed: 1
Page: 787267 Thrashed: 2
Page: 787268 Thrashed: 1
Page: 787271 Thrashed: 1
Page: 787272 Thrashed: 1
Page: 787273 Thrashed: 1
Page: 787275 Thrashed: 2
Page: 787276 Thrashed: 2
Page: 787277 Thrashed: 2
Page: 787278 Thrashed: 2
Page: 787279 Thrashed: 1
Page: 787280 Thrashed: 2
Page: 787281 Thrashed: 2
Page: 787282 Thrashed: 2
Page: 787283 Thrashed: 1
Page: 787284 Thrashed: 1
Page: 787287 Thrashed: 1
Page: 787290 Thrashed: 1
Page: 787291 Thrashed: 3
Page: 787294 Thrashed: 1
Page: 787295 Thrashed: 1
Page: 787296 Thrashed: 1
Page: 787298 Thrashed: 1
Page: 787299 Thrashed: 2
Page: 787301 Thrashed: 2
Page: 787302 Thrashed: 3
Page: 787303 Thrashed: 1
Page: 787304 Thrashed: 2
Page: 787307 Thrashed: 2
Page: 787309 Thrashed: 1
Page: 787310 Thrashed: 2
Page: 787311 Thrashed: 1
Page: 787314 Thrashed: 1
Page: 787316 Thrashed: 1
Page: 787317 Thrashed: 3
Page: 787318 Thrashed: 3
Page: 787319 Thrashed: 1
Page: 787321 Thrashed: 1
Page: 787322 Thrashed: 1
Page: 787323 Thrashed: 1
Page: 787326 Thrashed: 2
Page: 787327 Thrashed: 2
Page: 787328 Thrashed: 2
Page: 787330 Thrashed: 2
Page: 787331 Thrashed: 1
Page: 787334 Thrashed: 1
Page: 787336 Thrashed: 1
Page: 787337 Thrashed: 1
Page: 787341 Thrashed: 1
Page: 787342 Thrashed: 1
Page: 787344 Thrashed: 1
Page: 787345 Thrashed: 1
Page: 787346 Thrashed: 1
Page: 787347 Thrashed: 2
Page: 787348 Thrashed: 1
Page: 787350 Thrashed: 1
Page: 787352 Thrashed: 1
Page: 787353 Thrashed: 2
Page: 787354 Thrashed: 2
Page: 787356 Thrashed: 2
Page: 787357 Thrashed: 1
Page: 787358 Thrashed: 1
Page: 787359 Thrashed: 2
Page: 787360 Thrashed: 2
Page: 787361 Thrashed: 1
Page: 787363 Thrashed: 1
Page: 787364 Thrashed: 1
Page: 787365 Thrashed: 1
Page: 787366 Thrashed: 2
Page: 787367 Thrashed: 2
Page: 787368 Thrashed: 2
Page: 787369 Thrashed: 2
Page: 787370 Thrashed: 1
Page: 787371 Thrashed: 2
Page: 787372 Thrashed: 2
Page: 787375 Thrashed: 1
Page: 787376 Thrashed: 1
Page: 787378 Thrashed: 1
Page: 787380 Thrashed: 1
Page: 787381 Thrashed: 2
Page: 787382 Thrashed: 1
Page: 787383 Thrashed: 2
Page: 787386 Thrashed: 1
Page: 787387 Thrashed: 1
Page: 787388 Thrashed: 1
Page: 787389 Thrashed: 1
Page: 787390 Thrashed: 2
Page: 787393 Thrashed: 3
Page: 787395 Thrashed: 2
Page: 787396 Thrashed: 1
Page: 787398 Thrashed: 2
Page: 787399 Thrashed: 1
Page: 787400 Thrashed: 1
Page: 787401 Thrashed: 2
Page: 787402 Thrashed: 4
Page: 787403 Thrashed: 1
Page: 787404 Thrashed: 2
Page: 787405 Thrashed: 1
Page: 787406 Thrashed: 1
Page: 787407 Thrashed: 1
Page: 787408 Thrashed: 2
Page: 787411 Thrashed: 2
Page: 787414 Thrashed: 2
Page: 787415 Thrashed: 1
Page: 787417 Thrashed: 1
Page: 787418 Thrashed: 1
Page: 787420 Thrashed: 2
Page: 787421 Thrashed: 1
Page: 787422 Thrashed: 1
Page: 787423 Thrashed: 1
Page: 787424 Thrashed: 2
Page: 787427 Thrashed: 2
Page: 787428 Thrashed: 2
Page: 787429 Thrashed: 2
Page: 787430 Thrashed: 1
Page: 787431 Thrashed: 1
Page: 787433 Thrashed: 2
Page: 787434 Thrashed: 1
Page: 787435 Thrashed: 2
Page: 787436 Thrashed: 1
Page: 787438 Thrashed: 1
Page: 787439 Thrashed: 2
Page: 787440 Thrashed: 1
Page: 787441 Thrashed: 1
Page: 787443 Thrashed: 2
Page: 787444 Thrashed: 3
Page: 787445 Thrashed: 1
Page: 787446 Thrashed: 1
Page: 787447 Thrashed: 1
Page: 787449 Thrashed: 1
Page: 787452 Thrashed: 1
Page: 787453 Thrashed: 1
Page: 787454 Thrashed: 2
Page: 787455 Thrashed: 2
Page: 787461 Thrashed: 1
Page: 787463 Thrashed: 1
Page: 787466 Thrashed: 1
Page: 787467 Thrashed: 2
Page: 787468 Thrashed: 4
Page: 787469 Thrashed: 1
Page: 787470 Thrashed: 2
Page: 787473 Thrashed: 2
Page: 787474 Thrashed: 2
Page: 787475 Thrashed: 1
Page: 787477 Thrashed: 1
Page: 787479 Thrashed: 2
Page: 787480 Thrashed: 1
Page: 787481 Thrashed: 2
Page: 787482 Thrashed: 2
Page: 787485 Thrashed: 2
Page: 787486 Thrashed: 2
Page: 787487 Thrashed: 2
Page: 787489 Thrashed: 1
Page: 787490 Thrashed: 1
Page: 787491 Thrashed: 1
Page: 787493 Thrashed: 2
Page: 787494 Thrashed: 1
Page: 787496 Thrashed: 1
Page: 787497 Thrashed: 2
Page: 787498 Thrashed: 1
Page: 787499 Thrashed: 1
Page: 787500 Thrashed: 1
Page: 787503 Thrashed: 1
Page: 787505 Thrashed: 2
Page: 787506 Thrashed: 1
Page: 787507 Thrashed: 1
Page: 787509 Thrashed: 1
Page: 787511 Thrashed: 1
Page: 787513 Thrashed: 2
Page: 787515 Thrashed: 2
Page: 787516 Thrashed: 2
Page: 787517 Thrashed: 1
Page: 787518 Thrashed: 2
Page: 787519 Thrashed: 1
Page: 787521 Thrashed: 2
Page: 787522 Thrashed: 1
Page: 787523 Thrashed: 1
Page: 787524 Thrashed: 1
Page: 787525 Thrashed: 2
Page: 787527 Thrashed: 1
Page: 787529 Thrashed: 1
Page: 787530 Thrashed: 2
Page: 787531 Thrashed: 1
Page: 787533 Thrashed: 2
Page: 787534 Thrashed: 1
Page: 787536 Thrashed: 1
Page: 787537 Thrashed: 1
Page: 787538 Thrashed: 2
Page: 787539 Thrashed: 1
Page: 787540 Thrashed: 1
Page: 787541 Thrashed: 1
Page: 787543 Thrashed: 2
Page: 787545 Thrashed: 2
Page: 787546 Thrashed: 1
Page: 787547 Thrashed: 1
Page: 787550 Thrashed: 1
Page: 787551 Thrashed: 2
Page: 787552 Thrashed: 1
Page: 787553 Thrashed: 2
Page: 787554 Thrashed: 2
Page: 787555 Thrashed: 3
Page: 787556 Thrashed: 3
Page: 787558 Thrashed: 1
Page: 787559 Thrashed: 3
Page: 787560 Thrashed: 1
Page: 787561 Thrashed: 1
Page: 787567 Thrashed: 1
Page: 787570 Thrashed: 2
Page: 787571 Thrashed: 2
Page: 787572 Thrashed: 3
Page: 787573 Thrashed: 2
Page: 787575 Thrashed: 1
Page: 787576 Thrashed: 2
Page: 787577 Thrashed: 1
Page: 787578 Thrashed: 2
Page: 787579 Thrashed: 2
Page: 787583 Thrashed: 1
Page: 787584 Thrashed: 2
Page: 787585 Thrashed: 1
Page: 787586 Thrashed: 1
Page: 787587 Thrashed: 2
Page: 787588 Thrashed: 2
Page: 787589 Thrashed: 3
Page: 787591 Thrashed: 2
Page: 787592 Thrashed: 1
Page: 787595 Thrashed: 2
Page: 787596 Thrashed: 2
Page: 787597 Thrashed: 2
Page: 787599 Thrashed: 2
Page: 787600 Thrashed: 3
Page: 787601 Thrashed: 2
Page: 787602 Thrashed: 2
Page: 787605 Thrashed: 1
Page: 787609 Thrashed: 1
Page: 787610 Thrashed: 2
Page: 787611 Thrashed: 1
Page: 787614 Thrashed: 2
Page: 787615 Thrashed: 2
Page: 787618 Thrashed: 2
Page: 787620 Thrashed: 1
Page: 787621 Thrashed: 1
Page: 787622 Thrashed: 1
Page: 787623 Thrashed: 1
Page: 787624 Thrashed: 2
Page: 787625 Thrashed: 1
Page: 787626 Thrashed: 2
Page: 787627 Thrashed: 2
Page: 787628 Thrashed: 1
Page: 787629 Thrashed: 1
Page: 787630 Thrashed: 2
Page: 787631 Thrashed: 2
Page: 787633 Thrashed: 2
Page: 787634 Thrashed: 1
Page: 787635 Thrashed: 2
Page: 787636 Thrashed: 1
Page: 787637 Thrashed: 2
Page: 787639 Thrashed: 1
Page: 787640 Thrashed: 2
Page: 787641 Thrashed: 1
Page: 787643 Thrashed: 2
Page: 787644 Thrashed: 2
Page: 787646 Thrashed: 2
Page: 787647 Thrashed: 2
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 2
Page: 787650 Thrashed: 2
Page: 787651 Thrashed: 4
Page: 787653 Thrashed: 2
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 2
Page: 787656 Thrashed: 2
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 2
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 2
Page: 787661 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 1
Page: 787665 Thrashed: 1
Page: 787667 Thrashed: 2
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 2
Page: 787672 Thrashed: 1
Page: 787674 Thrashed: 1
Page: 787677 Thrashed: 1
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 2
Page: 787683 Thrashed: 1
Page: 787685 Thrashed: 3
Page: 787686 Thrashed: 1
Page: 787688 Thrashed: 2
Page: 787689 Thrashed: 1
Page: 787691 Thrashed: 1
Page: 787692 Thrashed: 1
Page: 787694 Thrashed: 2
Page: 787695 Thrashed: 2
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787699 Thrashed: 2
Page: 787702 Thrashed: 1
Page: 787703 Thrashed: 1
Page: 787704 Thrashed: 1
Page: 787705 Thrashed: 2
Page: 787706 Thrashed: 1
Page: 787707 Thrashed: 1
Page: 787708 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787711 Thrashed: 1
Page: 787713 Thrashed: 2
Page: 787716 Thrashed: 2
Page: 787720 Thrashed: 1
Page: 787721 Thrashed: 2
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 3
Page: 787726 Thrashed: 1
Page: 787730 Thrashed: 3
Page: 787731 Thrashed: 3
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 1
Page: 787735 Thrashed: 2
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 3
Page: 787739 Thrashed: 1
Page: 787740 Thrashed: 2
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 2
Page: 787748 Thrashed: 2
Page: 787749 Thrashed: 1
Page: 787751 Thrashed: 2
Page: 787754 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 2
Page: 787759 Thrashed: 1
Page: 787762 Thrashed: 1
Page: 787763 Thrashed: 1
Page: 787765 Thrashed: 1
Page: 787766 Thrashed: 1
Page: 787767 Thrashed: 3
Page: 787768 Thrashed: 2
Page: 787769 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787773 Thrashed: 1
Page: 787774 Thrashed: 3
Page: 787776 Thrashed: 1
Page: 787778 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787783 Thrashed: 2
Page: 787784 Thrashed: 2
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787788 Thrashed: 2
Page: 787789 Thrashed: 1
Page: 787790 Thrashed: 1
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 1
Page: 787794 Thrashed: 2
Page: 787795 Thrashed: 1
Page: 787796 Thrashed: 1
Page: 787800 Thrashed: 2
Page: 787801 Thrashed: 1
Page: 787802 Thrashed: 1
Page: 787806 Thrashed: 1
Page: 787807 Thrashed: 1
Page: 787809 Thrashed: 2
Page: 787811 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 2
Page: 787814 Thrashed: 3
Page: 787816 Thrashed: 2
Page: 787817 Thrashed: 2
Page: 787818 Thrashed: 3
Page: 787819 Thrashed: 3
Page: 787820 Thrashed: 1
Page: 787821 Thrashed: 1
Page: 787823 Thrashed: 1
Page: 787824 Thrashed: 1
Page: 787825 Thrashed: 1
Page: 787827 Thrashed: 1
Page: 787828 Thrashed: 1
Page: 787830 Thrashed: 2
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 1
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 3
Page: 787840 Thrashed: 4
Page: 787841 Thrashed: 2
Page: 787842 Thrashed: 1
Page: 787844 Thrashed: 2
Page: 787845 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 2
Page: 787848 Thrashed: 1
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 2
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 2
Page: 787854 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 1
Page: 787860 Thrashed: 2
Page: 787861 Thrashed: 2
Page: 787863 Thrashed: 2
Page: 787865 Thrashed: 3
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 3
Page: 787868 Thrashed: 1
Page: 787869 Thrashed: 2
Page: 787871 Thrashed: 2
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 2
Page: 787874 Thrashed: 2
Page: 787876 Thrashed: 1
Page: 787877 Thrashed: 2
Page: 787878 Thrashed: 2
Page: 787879 Thrashed: 1
Page: 787885 Thrashed: 2
Page: 787886 Thrashed: 2
Page: 787888 Thrashed: 2
Page: 787890 Thrashed: 1
Page: 787891 Thrashed: 1
Page: 787892 Thrashed: 2
Page: 787895 Thrashed: 1
Page: 787896 Thrashed: 1
Page: 787898 Thrashed: 1
Page: 787900 Thrashed: 2
Page: 787902 Thrashed: 2
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 1
Page: 787907 Thrashed: 1
Page: 787908 Thrashed: 1
Page: 787911 Thrashed: 2
Page: 787912 Thrashed: 1
Page: 787913 Thrashed: 1
Page: 787914 Thrashed: 1
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 1
Page: 787925 Thrashed: 2
Page: 787926 Thrashed: 2
Page: 787927 Thrashed: 1
Page: 787928 Thrashed: 3
Page: 787930 Thrashed: 1
Page: 787932 Thrashed: 2
Page: 787933 Thrashed: 2
Page: 787934 Thrashed: 1
Page: 787935 Thrashed: 1
Page: 787936 Thrashed: 1
Page: 787938 Thrashed: 3
Page: 787939 Thrashed: 2
Page: 787940 Thrashed: 2
Page: 787941 Thrashed: 2
Page: 787942 Thrashed: 1
Page: 787944 Thrashed: 2
Page: 787945 Thrashed: 1
Page: 787946 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787953 Thrashed: 3
Page: 787955 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 1
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 1
Page: 787963 Thrashed: 2
Page: 787964 Thrashed: 2
Page: 787965 Thrashed: 1
Page: 787967 Thrashed: 2
Page: 787968 Thrashed: 1
Page: 787970 Thrashed: 2
Page: 787972 Thrashed: 2
Page: 787975 Thrashed: 2
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 4
Page: 787979 Thrashed: 2
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 3
Page: 787982 Thrashed: 2
Page: 787983 Thrashed: 1
Page: 787985 Thrashed: 2
Page: 787986 Thrashed: 1
Page: 787987 Thrashed: 1
Page: 787988 Thrashed: 2
Page: 787989 Thrashed: 2
Page: 787990 Thrashed: 1
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 2
Page: 787996 Thrashed: 1
Page: 787997 Thrashed: 1
Page: 787998 Thrashed: 2
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 2
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788011 Thrashed: 2
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 2
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 2
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 2
Page: 788022 Thrashed: 1
Page: 788023 Thrashed: 1
Page: 788024 Thrashed: 1
Page: 788027 Thrashed: 2
Page: 788029 Thrashed: 1
Page: 788032 Thrashed: 3
Page: 788033 Thrashed: 2
Page: 788036 Thrashed: 2
Page: 788041 Thrashed: 2
Page: 788043 Thrashed: 3
Page: 788044 Thrashed: 1
Page: 788046 Thrashed: 1
Page: 788047 Thrashed: 2
Page: 788048 Thrashed: 2
Page: 788051 Thrashed: 2
Page: 788053 Thrashed: 4
Page: 788055 Thrashed: 1
Page: 788056 Thrashed: 2
Page: 788058 Thrashed: 1
Page: 788059 Thrashed: 1
Page: 788061 Thrashed: 1
Page: 788062 Thrashed: 1
Page: 788063 Thrashed: 1
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 3
Page: 788066 Thrashed: 1
Page: 788067 Thrashed: 2
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 2
Page: 788071 Thrashed: 3
Page: 788073 Thrashed: 1
Page: 788076 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 2
Page: 788083 Thrashed: 2
Page: 788089 Thrashed: 1
Page: 788093 Thrashed: 1
Page: 788095 Thrashed: 1
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 2
Page: 788098 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788107 Thrashed: 2
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 3
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788123 Thrashed: 2
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788127 Thrashed: 2
Page: 788128 Thrashed: 2
Page: 788129 Thrashed: 2
Page: 788132 Thrashed: 1
Page: 788134 Thrashed: 1
Page: 788135 Thrashed: 1
Page: 788138 Thrashed: 4
Page: 788141 Thrashed: 5
Page: 788142 Thrashed: 2
Page: 788145 Thrashed: 1
Page: 788146 Thrashed: 1
Page: 788149 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788152 Thrashed: 2
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 2
Page: 788157 Thrashed: 2
Page: 788160 Thrashed: 1
Page: 788161 Thrashed: 1
Page: 788162 Thrashed: 2
Page: 788163 Thrashed: 1
Page: 788164 Thrashed: 1
Page: 788165 Thrashed: 2
Page: 788166 Thrashed: 1
Page: 788167 Thrashed: 1
Page: 788168 Thrashed: 1
Page: 788169 Thrashed: 1
Page: 788170 Thrashed: 2
Page: 788171 Thrashed: 2
Page: 788174 Thrashed: 1
Page: 788175 Thrashed: 3
Page: 788176 Thrashed: 1
Page: 788177 Thrashed: 1
Page: 788178 Thrashed: 1
Page: 788180 Thrashed: 2
Page: 788181 Thrashed: 1
Page: 788182 Thrashed: 1
Page: 788184 Thrashed: 2
Page: 788185 Thrashed: 2
Page: 788187 Thrashed: 3
Page: 788188 Thrashed: 1
Page: 788189 Thrashed: 1
Page: 788190 Thrashed: 1
Page: 788191 Thrashed: 2
Page: 788192 Thrashed: 2
Page: 788193 Thrashed: 2
Page: 788196 Thrashed: 1
Page: 788198 Thrashed: 2
Page: 788199 Thrashed: 2
Page: 788202 Thrashed: 1
Page: 788205 Thrashed: 3
Page: 788206 Thrashed: 1
Page: 788208 Thrashed: 2
Page: 788209 Thrashed: 1
Page: 788210 Thrashed: 2
Page: 788211 Thrashed: 2
Page: 788212 Thrashed: 2
Page: 788213 Thrashed: 1
Page: 788215 Thrashed: 1
Page: 788217 Thrashed: 1
Page: 788218 Thrashed: 3
Page: 788219 Thrashed: 2
Page: 788222 Thrashed: 2
Page: 788223 Thrashed: 1
Page: 788224 Thrashed: 3
Page: 788226 Thrashed: 2
Page: 788227 Thrashed: 1
Page: 788230 Thrashed: 2
Page: 788231 Thrashed: 3
Page: 788232 Thrashed: 3
Page: 788233 Thrashed: 1
Page: 788234 Thrashed: 3
Page: 788235 Thrashed: 1
Page: 788236 Thrashed: 1
Page: 788237 Thrashed: 1
Page: 788238 Thrashed: 1
Page: 788239 Thrashed: 1
Page: 788240 Thrashed: 1
Page: 788241 Thrashed: 1
Page: 788242 Thrashed: 1
Page: 788243 Thrashed: 1
Page: 788244 Thrashed: 1
Page: 788245 Thrashed: 2
Page: 788246 Thrashed: 1
Page: 788247 Thrashed: 1
Page: 788248 Thrashed: 2
Page: 788250 Thrashed: 1
Page: 788251 Thrashed: 2
Page: 788252 Thrashed: 1
Page: 788257 Thrashed: 1
Page: 788258 Thrashed: 1
Page: 788259 Thrashed: 1
Page: 788262 Thrashed: 2
Page: 788264 Thrashed: 2
Page: 788265 Thrashed: 1
Page: 788266 Thrashed: 1
Page: 788267 Thrashed: 4
Page: 788269 Thrashed: 3
Page: 788270 Thrashed: 1
Page: 788271 Thrashed: 1
Page: 788272 Thrashed: 2
Page: 788273 Thrashed: 1
Page: 788274 Thrashed: 1
Page: 788276 Thrashed: 2
Page: 788277 Thrashed: 1
Page: 788278 Thrashed: 1
Page: 788281 Thrashed: 1
Page: 788282 Thrashed: 2
Page: 788284 Thrashed: 2
Page: 788286 Thrashed: 2
Page: 788287 Thrashed: 1
Page: 788288 Thrashed: 2
Page: 788289 Thrashed: 1
Page: 788291 Thrashed: 2
Page: 788292 Thrashed: 1
Page: 788293 Thrashed: 1
Page: 788294 Thrashed: 2
Page: 788295 Thrashed: 1
Page: 788296 Thrashed: 4
Page: 788298 Thrashed: 2
Page: 788299 Thrashed: 2
Page: 788300 Thrashed: 1
Page: 788302 Thrashed: 2
Page: 788303 Thrashed: 1
Page: 788304 Thrashed: 1
Page: 788305 Thrashed: 4
Page: 788307 Thrashed: 2
Page: 788308 Thrashed: 3
Page: 788309 Thrashed: 1
Page: 788310 Thrashed: 2
Page: 788311 Thrashed: 3
Page: 788313 Thrashed: 2
Page: 788314 Thrashed: 2
Page: 788315 Thrashed: 1
Page: 788316 Thrashed: 1
Page: 788317 Thrashed: 1
Page: 788318 Thrashed: 1
Page: 788319 Thrashed: 1
Page: 788320 Thrashed: 1
Page: 788321 Thrashed: 2
Page: 788322 Thrashed: 1
Page: 788323 Thrashed: 2
Page: 788324 Thrashed: 2
Page: 788325 Thrashed: 1
Page: 788327 Thrashed: 1
Page: 788328 Thrashed: 2
Page: 788329 Thrashed: 1
Page: 788330 Thrashed: 1
Page: 788331 Thrashed: 3
Page: 788333 Thrashed: 1
Page: 788335 Thrashed: 2
Page: 788336 Thrashed: 1
Page: 788337 Thrashed: 1
Page: 788338 Thrashed: 3
Page: 788339 Thrashed: 1
Page: 788340 Thrashed: 1
Page: 788343 Thrashed: 1
Page: 788344 Thrashed: 2
Page: 788345 Thrashed: 1
Page: 788346 Thrashed: 4
Page: 788347 Thrashed: 1
Page: 788348 Thrashed: 1
Page: 788349 Thrashed: 1
Page: 788350 Thrashed: 2
Page: 788351 Thrashed: 2
Page: 788352 Thrashed: 2
Page: 788353 Thrashed: 1
Page: 788354 Thrashed: 2
Page: 788355 Thrashed: 1
Page: 788356 Thrashed: 2
Page: 788357 Thrashed: 1
Page: 788358 Thrashed: 1
Page: 788359 Thrashed: 1
Page: 788360 Thrashed: 2
Page: 788361 Thrashed: 1
Page: 788362 Thrashed: 1
Page: 788364 Thrashed: 3
Page: 788365 Thrashed: 1
Page: 788366 Thrashed: 2
Page: 788370 Thrashed: 1
Page: 788372 Thrashed: 2
Page: 788373 Thrashed: 2
Page: 788374 Thrashed: 2
Page: 788375 Thrashed: 2
Page: 788377 Thrashed: 2
Page: 788379 Thrashed: 2
Page: 788380 Thrashed: 1
Page: 788381 Thrashed: 1
Page: 788382 Thrashed: 2
Page: 788384 Thrashed: 1
Page: 788385 Thrashed: 1
Page: 788386 Thrashed: 2
Page: 788387 Thrashed: 2
Page: 788388 Thrashed: 2
Page: 788389 Thrashed: 2
Page: 788390 Thrashed: 2
Page: 788391 Thrashed: 1
Page: 788394 Thrashed: 2
Page: 788395 Thrashed: 2
Page: 788396 Thrashed: 1
Page: 788397 Thrashed: 2
Page: 788400 Thrashed: 2
Page: 788402 Thrashed: 2
Page: 788403 Thrashed: 1
Page: 788404 Thrashed: 1
Page: 788405 Thrashed: 3
Page: 788406 Thrashed: 4
Page: 788409 Thrashed: 2
Page: 788412 Thrashed: 1
Page: 788413 Thrashed: 1
Page: 788415 Thrashed: 1
Page: 788417 Thrashed: 1
Page: 788418 Thrashed: 2
Page: 788421 Thrashed: 1
Page: 788422 Thrashed: 1
Page: 788424 Thrashed: 1
Page: 788425 Thrashed: 2
Page: 788427 Thrashed: 1
Page: 788428 Thrashed: 2
Page: 788429 Thrashed: 1
Page: 788430 Thrashed: 2
Page: 788432 Thrashed: 2
Page: 788434 Thrashed: 1
Page: 788436 Thrashed: 1
Page: 788438 Thrashed: 1
Page: 788439 Thrashed: 1
Page: 788440 Thrashed: 1
Page: 788441 Thrashed: 1
Page: 788442 Thrashed: 1
Page: 788445 Thrashed: 1
Page: 788446 Thrashed: 1
Page: 788450 Thrashed: 2
Page: 788451 Thrashed: 1
Page: 788452 Thrashed: 3
Page: 788453 Thrashed: 2
Page: 788455 Thrashed: 1
Page: 788456 Thrashed: 1
Page: 788457 Thrashed: 3
Page: 788461 Thrashed: 1
Page: 788464 Thrashed: 2
Page: 788466 Thrashed: 2
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 1
Page: 788470 Thrashed: 1
Page: 788471 Thrashed: 2
Page: 788472 Thrashed: 1
Page: 788473 Thrashed: 1
Page: 788475 Thrashed: 1
Page: 788476 Thrashed: 1
Page: 788478 Thrashed: 2
Page: 788479 Thrashed: 1
Page: 788480 Thrashed: 1
Page: 788481 Thrashed: 1
Page: 788482 Thrashed: 1
Page: 788483 Thrashed: 2
Page: 788485 Thrashed: 1
Page: 788486 Thrashed: 1
Page: 788488 Thrashed: 4
Page: 788489 Thrashed: 3
Page: 788490 Thrashed: 1
Page: 788492 Thrashed: 1
Page: 788494 Thrashed: 1
Page: 788496 Thrashed: 4
Page: 788499 Thrashed: 1
Page: 788501 Thrashed: 2
Page: 788502 Thrashed: 1
Page: 788503 Thrashed: 1
Page: 788504 Thrashed: 2
Page: 788505 Thrashed: 4
Page: 788506 Thrashed: 2
Page: 788508 Thrashed: 1
Page: 788510 Thrashed: 2
Page: 788512 Thrashed: 1
Page: 788513 Thrashed: 3
Page: 788514 Thrashed: 3
Page: 788516 Thrashed: 1
Page: 788518 Thrashed: 1
Page: 788519 Thrashed: 2
Page: 788521 Thrashed: 2
Page: 788522 Thrashed: 2
Page: 788523 Thrashed: 2
Page: 788524 Thrashed: 2
Page: 788525 Thrashed: 3
Page: 788526 Thrashed: 1
Page: 788527 Thrashed: 2
Page: 788528 Thrashed: 2
Page: 788529 Thrashed: 2
Page: 788530 Thrashed: 1
Page: 788532 Thrashed: 2
Page: 788533 Thrashed: 1
Page: 788534 Thrashed: 2
Page: 788535 Thrashed: 1
Page: 788536 Thrashed: 1
Page: 788538 Thrashed: 1
Page: 788539 Thrashed: 2
Page: 788540 Thrashed: 1
Page: 788541 Thrashed: 1
Page: 788542 Thrashed: 1
Page: 788543 Thrashed: 1
Page: 788544 Thrashed: 2
Page: 788545 Thrashed: 1
Page: 788547 Thrashed: 1
Page: 788548 Thrashed: 1
Page: 788549 Thrashed: 2
Page: 788550 Thrashed: 1
Page: 788551 Thrashed: 2
Page: 788552 Thrashed: 3
Page: 788553 Thrashed: 1
Page: 788554 Thrashed: 2
Page: 788555 Thrashed: 2
Page: 788556 Thrashed: 1
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 3
Page: 788559 Thrashed: 2
Page: 788560 Thrashed: 1
Page: 788561 Thrashed: 1
Page: 788562 Thrashed: 1
Page: 788563 Thrashed: 1
Page: 788564 Thrashed: 2
Page: 788565 Thrashed: 2
Page: 788566 Thrashed: 2
Page: 788567 Thrashed: 2
Page: 788568 Thrashed: 2
Page: 788570 Thrashed: 1
Page: 788571 Thrashed: 1
Page: 788573 Thrashed: 1
Page: 788574 Thrashed: 1
Page: 788575 Thrashed: 1
Page: 788576 Thrashed: 1
Page: 788577 Thrashed: 2
Page: 788578 Thrashed: 1
Page: 788581 Thrashed: 3
Page: 788582 Thrashed: 2
Page: 788583 Thrashed: 4
Page: 788585 Thrashed: 4
Page: 788586 Thrashed: 1
Page: 788587 Thrashed: 2
Page: 788588 Thrashed: 3
Page: 788590 Thrashed: 1
Page: 788591 Thrashed: 1
Page: 788592 Thrashed: 1
Page: 788593 Thrashed: 1
Page: 788595 Thrashed: 2
Page: 788596 Thrashed: 1
Page: 788598 Thrashed: 3
Page: 788599 Thrashed: 1
Page: 788600 Thrashed: 2
Page: 788601 Thrashed: 1
Page: 788602 Thrashed: 1
Page: 788603 Thrashed: 3
Page: 788604 Thrashed: 2
Page: 788605 Thrashed: 2
Page: 788606 Thrashed: 1
Page: 788607 Thrashed: 1
Page: 788608 Thrashed: 2
Page: 788609 Thrashed: 1
Page: 788611 Thrashed: 1
Page: 788613 Thrashed: 1
Page: 788614 Thrashed: 1
Page: 788616 Thrashed: 2
Page: 788617 Thrashed: 4
Page: 788618 Thrashed: 2
Page: 788619 Thrashed: 1
Page: 788621 Thrashed: 3
Page: 788622 Thrashed: 2
Page: 788623 Thrashed: 3
Page: 788624 Thrashed: 3
Page: 788625 Thrashed: 3
Page: 788626 Thrashed: 1
Page: 788627 Thrashed: 3
Page: 788630 Thrashed: 2
Page: 788631 Thrashed: 1
Page: 788632 Thrashed: 1
Page: 788633 Thrashed: 1
Page: 788635 Thrashed: 2
Page: 788636 Thrashed: 1
Page: 788637 Thrashed: 3
Page: 788638 Thrashed: 2
Page: 788640 Thrashed: 1
Page: 788641 Thrashed: 2
Page: 788642 Thrashed: 2
Page: 788643 Thrashed: 1
Page: 788644 Thrashed: 1
Page: 788645 Thrashed: 1
Page: 788646 Thrashed: 1
Page: 788648 Thrashed: 2
Page: 788649 Thrashed: 3
Page: 788650 Thrashed: 1
Page: 788651 Thrashed: 2
Page: 788654 Thrashed: 2
Page: 788655 Thrashed: 2
Page: 788656 Thrashed: 2
Page: 788658 Thrashed: 1
Page: 788659 Thrashed: 1
Page: 788660 Thrashed: 3
Page: 788663 Thrashed: 2
Page: 788664 Thrashed: 2
Page: 788666 Thrashed: 1
Page: 788667 Thrashed: 2
Page: 788669 Thrashed: 1
Page: 788673 Thrashed: 1
Page: 788695 Thrashed: 1
Page: 788739 Thrashed: 1
Page: 788745 Thrashed: 1
Page: 788764 Thrashed: 1
Page: 788766 Thrashed: 1
Page: 788776 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788799 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788843 Thrashed: 1
Page: 788855 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788910 Thrashed: 1
Page_tot_thrash: 2352
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.229869
[0-25]: 0.823659, [26-50]: 0.007985, [51-75]: 0.168356, [76-100]: 0.000000
Pcie_write_utilization: 0.131696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3498691 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(508.939240)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2749711 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2749711----T:  2752316 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2752316----T:  2754921 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2754921----T:  2757526 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2757526----T:  2760131 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2760131----T:  2762736 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2762736----T:  2765341 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765341----T:  2767946 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2767946----T:  2770551 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2770551----T:  2773156 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2773156----T:  2775761 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2775761----T:  2778366 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2778366----T:  2780971 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2780971----T:  2783576 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2783576----T:  2786181 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2786181----T:  2788786 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2788786----T:  2791391 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2791391----T:  2793996 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2793996----T:  2796601 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2796601----T:  2799206 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2799206----T:  2801811 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2801811----T:  2804416 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2804416----T:  2807021 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2807021----T:  2809626 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2809626----T:  2812231 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2812231----T:  2814836 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2814836----T:  2817441 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2817441----T:  2820046 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820046----T:  2822651 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2822651----T:  2825256 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2825256----T:  2827861 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2827861----T:  2830466 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2830466----T:  2833071 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2833071----T:  2835676 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2835676----T:  2838281 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2838281----T:  2840886 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2840886----T:  2843491 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2843491----T:  2846096 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2846096----T:  2848701 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2848701----T:  2851306 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2851306----T:  2853911 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2853911----T:  2856516 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2856516----T:  2859121 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2859121----T:  2861726 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2861726----T:  2864331 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2864331----T:  2866936 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2866936----T:  2869541 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2869541----T:  2872146 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2872146----T:  2874751 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2874751----T:  2877356 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2877356----T:  2879961 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2879961----T:  2882566 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2882566----T:  2885171 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2885171----T:  2887776 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2887776----T:  2890381 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2890381----T:  2892986 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2892986----T:  2895591 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2895591----T:  2898196 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2898196----T:  2900801 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2900801----T:  2903406 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2903406----T:  2906011 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2906011----T:  2908616 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2908616----T:  2911221 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2911221----T:  2913826 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2913826----T:  2916431 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2916431----T:  2919036 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2919036----T:  2942708 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2919036----T:  2921641 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2921641----T:  2924246 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2924246----T:  2926851 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2926851----T:  2929456 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2929456----T:  2932061 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2932061----T:  2934666 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2934666----T:  2937271 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2937271----T:  2939876 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2939876----T:  2942481 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2942481----T:  2945086 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2945086----T:  2947691 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2947691----T:  2950296 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2950296----T:  2952901 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2952901----T:  2955506 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2955506----T:  2958111 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2958111----T:  2960716 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2960716----T:  2969418 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2960716----T:  2963321 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2963321----T:  2965926 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2965926----T:  2968531 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2968531----T:  2971136 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2971136----T:  2973741 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2973741----T:  2976346 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2976346----T:  2978951 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2978951----T:  2981556 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2981556----T:  2984161 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2984161----T:  2986766 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2986766----T:  2989371 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2989371----T:  2991976 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2991976----T:  2994581 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2994581----T:  2997186 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2997186----T:  2999791 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2999791----T:  3002396 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3002396----T:  3005001 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3005001----T:  3007606 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3007606----T:  3010211 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3010211----T:  3012816 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3012816----T:  3015421 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3015421----T:  3018026 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3018026----T:  3020631 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3020631----T:  3023236 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3023236----T:  3025841 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3025841----T:  3028446 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3028446----T:  3031051 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3031051----T:  3033656 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3033656----T:  3036261 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3036261----T:  3038866 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3038866----T:  3041471 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3041471----T:  3044076 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3044076----T:  3046681 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3046681----T:  3049286 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3049286----T:  3051891 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3051891----T:  3054496 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3054496----T:  3057101 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3057101----T:  3059706 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3059706----T:  3062311 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3062311----T:  3064916 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3064916----T:  3067521 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3067521----T:  3070126 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3070126----T:  3072731 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3072731----T:  3075336 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3075336----T:  3077941 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3077941----T:  3080546 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3080546----T:  3083151 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3083151----T:  3085756 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3085756----T:  3088361 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3088361----T:  3090966 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3090966----T:  3093571 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3093571----T:  3096176 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3096176----T:  3098781 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3098781----T:  3101386 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3101386----T:  3103991 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3103991----T:  3106596 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3106596----T:  3109201 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3109201----T:  3111806 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3111806----T:  3114411 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3114411----T:  3117016 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3117016----T:  3119621 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3119621----T:  3122226 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3122226----T:  3124831 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3124831----T:  3127436 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3127436----T:  3130041 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3130041----T:  3132646 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3132646----T:  3135251 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3135251----T:  3137856 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3137856----T:  3140461 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3140461----T:  3143066 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3143066----T:  3145671 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3145671----T:  3148276 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3148276----T:  3150881 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3150881----T:  3153486 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3153486----T:  3156091 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3156091----T:  3158696 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3158696----T:  3161301 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3161301----T:  3163906 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3163906----T:  3166511 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3166511----T:  3169116 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3169116----T:  3171721 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3171721----T:  3174326 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3174326----T:  3176931 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3176931----T:  3179536 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3179536----T:  3182141 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3182141----T:  3184746 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3184746----T:  3187351 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3187351----T:  3189956 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3189956----T:  3192561 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3192561----T:  3195166 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3195166----T:  3197771 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3197771----T:  3200376 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3200376----T:  3202981 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3202981----T:  3205586 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3205586----T:  3208191 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3208191----T:  3210796 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3210796----T:  3213401 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3213401----T:  3216006 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3216006----T:  3218611 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3218611----T:  3221216 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3221216----T:  3223821 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3223821----T:  3226426 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3226426----T:  3229031 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3229031----T:  3231636 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3231636----T:  3234241 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3234241----T:  3236846 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3236846----T:  3239451 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3239451----T:  3242056 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3242056----T:  3244661 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3244661----T:  3247266 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3247266----T:  3249871 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3249871----T:  3252476 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3252476----T:  3255081 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3255081----T:  3257686 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3257686----T:  3260291 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3260291----T:  3262896 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3262896----T:  3265501 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3265501----T:  3268106 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3268106----T:  3270711 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3270711----T:  3273316 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3273316----T:  3275921 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3275921----T:  3278526 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3278526----T:  3281131 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3281131----T:  3283736 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3283736----T:  3286341 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3286341----T:  3288946 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3288946----T:  3291551 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3291551----T:  3294156 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3294156----T:  3296761 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3296761----T:  3299366 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3299366----T:  3301971 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3301971----T:  3304576 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3304576----T:  3307181 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3307181----T:  3309786 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3309786----T:  3312391 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3312391----T:  3314996 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3314996----T:  3317601 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3317601----T:  3320206 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3320206----T:  3322811 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3322811----T:  3325416 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3325416----T:  3328021 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3328021----T:  3330626 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3330626----T:  3333231 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3333231----T:  3335836 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3335837----T:  3404674 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3335837----T:  3338442 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404958----T:  3407563 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404958----T:  3407563 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3407563----T:  3410168 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407563----T:  3410168 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3410168----T:  3412773 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410168----T:  3412773 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412773----T:  3415378 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412773----T:  3415378 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3415378----T:  3417983 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415378----T:  3417983 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3417983----T:  3420588 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417983----T:  3420588 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3420588----T:  3423193 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420588----T:  3423193 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3423193----T:  3425798 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423193----T:  3425798 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425798----T:  3428403 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425798----T:  3428403 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3428403----T:  3431008 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428403----T:  3431008 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3431008----T:  3433613 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431008----T:  3433613 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3433613----T:  3436218 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433613----T:  3436218 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3436218----T:  3438823 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436218----T:  3438823 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438824----T:  3441429 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438824----T:  3441429 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3441971----T:  3444576 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441971----T:  3444576 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3444576----T:  3447181 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3444576----T:  3447181 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3447181----T:  3449786 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447181----T:  3449786 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3449786----T:  3452391 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449786----T:  3452391 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3452391----T:  3454996 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452391----T:  3454996 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3454996----T:  3457601 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454996----T:  3457601 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3457601----T:  3460206 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3457601----T:  3460206 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3460206----T:  3462811 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460206----T:  3462811 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3462811----T:  3465416 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462811----T:  3465416 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3465416----T:  3468021 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465416----T:  3468021 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3468021----T:  3470626 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3468021----T:  3470626 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3470626----T:  3473231 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470626----T:  3473231 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3473231----T:  3475836 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473231----T:  3475836 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3475836----T:  3478441 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475836----T:  3478441 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3478441----T:  3481046 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478441----T:  3481046 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3481046----T:  3483651 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3481046----T:  3483651 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3483651----T:  3486256 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483651----T:  3486256 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3486256----T:  3488861 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486256----T:  3488861 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3488862----T:  3491467 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488862----T:  3491467 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3492421----T:  3495026 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3492421----T:  3495026 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3720841----T:  3737493 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(11.243754)
F:  3721595----T:  3724200 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3721595----T:  3724200 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3724201----T:  3726806 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3724201----T:  3726806 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3727470----T:  3730075 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3727470----T:  3730075 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3730076----T:  3732681 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3730076----T:  3732681 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3733424----T:  3736029 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3733424----T:  3736029 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3737493----T:  3740028 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3740029----T:  3742564 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3964715----T:  4464566 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(337.509125)
F:  3965256----T:  3967861 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3965256----T:  3967861 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3967861----T:  3970466 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3967861----T:  3970466 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3970466----T:  3973071 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3970466----T:  3973071 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3973071----T:  3975676 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3973071----T:  3975676 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3975676----T:  3978281 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3975676----T:  3978281 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3978281----T:  3980886 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3978281----T:  3980886 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3980886----T:  3983491 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3980886----T:  3983491 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3983491----T:  3986096 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3983491----T:  3986096 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3986096----T:  3988701 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3986096----T:  3988701 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3988701----T:  3991306 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3988701----T:  3991306 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3991306----T:  3993911 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3991306----T:  3993911 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3993911----T:  3996516 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3993911----T:  3996516 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3996516----T:  3999121 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3996516----T:  3999121 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3999121----T:  4001726 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3999121----T:  4001726 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4001726----T:  4004331 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4001726----T:  4004331 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4004331----T:  4006936 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4004331----T:  4006936 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4006936----T:  4009541 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4006936----T:  4009541 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4009541----T:  4012146 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4009541----T:  4012146 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4012146----T:  4014751 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4012146----T:  4014751 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4014751----T:  4017356 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4014751----T:  4017356 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4017356----T:  4019961 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4017356----T:  4019961 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4019961----T:  4022566 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4019961----T:  4022566 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4022566----T:  4025171 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4022566----T:  4025171 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4025171----T:  4027776 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4025171----T:  4027776 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4027776----T:  4030381 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4027776----T:  4030381 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4030381----T:  4032986 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4030381----T:  4032986 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4032986----T:  4035591 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4032986----T:  4035591 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4035592----T:  4038197 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4035592----T:  4038197 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4038718----T:  4041323 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4038718----T:  4041323 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4041323----T:  4043928 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4041323----T:  4043928 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4043928----T:  4046533 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4043928----T:  4046533 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4046533----T:  4049138 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4046533----T:  4049138 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4049138----T:  4051743 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049138----T:  4051743 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4051743----T:  4054348 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4051743----T:  4054348 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4054348----T:  4056953 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4054348----T:  4056953 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4056953----T:  4059558 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4056953----T:  4059558 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4059558----T:  4062163 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4059558----T:  4062163 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4062163----T:  4064768 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4062163----T:  4064768 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4064768----T:  4067373 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4064768----T:  4067373 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4067373----T:  4069978 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4067373----T:  4069978 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4069978----T:  4072583 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4069978----T:  4072583 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4072583----T:  4075188 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4072583----T:  4075188 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4075188----T:  4077793 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4075188----T:  4077793 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4077793----T:  4080398 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4077793----T:  4080398 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4080398----T:  4083003 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4080398----T:  4083003 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4083003----T:  4085608 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4083003----T:  4085608 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4085608----T:  4088213 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4085608----T:  4088213 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4088213----T:  4090818 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4088213----T:  4090818 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4090818----T:  4093423 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4090818----T:  4093423 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4093423----T:  4096028 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4093423----T:  4096028 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4096028----T:  4098633 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4096028----T:  4098633 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4098633----T:  4101238 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4098633----T:  4101238 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4101238----T:  4103843 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4101238----T:  4103843 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4103843----T:  4106448 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4103843----T:  4106448 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4106448----T:  4109053 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4106448----T:  4109053 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4109053----T:  4111658 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4109053----T:  4111658 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4111658----T:  4114263 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4111658----T:  4114263 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4114263----T:  4116868 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4114263----T:  4116868 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4116868----T:  4119473 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4116868----T:  4119473 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4119473----T:  4122078 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4119473----T:  4122078 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4122078----T:  4124683 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4122078----T:  4124683 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4124683----T:  4127288 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4124683----T:  4127288 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4127288----T:  4129893 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4127288----T:  4129893 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4129893----T:  4132498 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4129893----T:  4132498 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4132498----T:  4135103 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4132498----T:  4135103 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4135103----T:  4137708 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4135103----T:  4137708 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4137708----T:  4140313 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4137708----T:  4140313 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4140313----T:  4142918 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4140313----T:  4142918 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4142918----T:  4145523 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4142918----T:  4145523 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4145523----T:  4148128 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4145523----T:  4148128 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4148129----T:  4150734 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4148129----T:  4150734 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4151322----T:  4153927 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4151322----T:  4153927 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4153927----T:  4156532 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4153927----T:  4156532 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4156532----T:  4159137 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4156532----T:  4159137 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4159137----T:  4161742 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4159137----T:  4161742 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4161742----T:  4164347 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4161742----T:  4164347 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4164347----T:  4166952 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4164347----T:  4166952 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4166952----T:  4169557 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4166952----T:  4169557 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4169557----T:  4172162 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4169557----T:  4172162 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4172162----T:  4174767 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4172162----T:  4174767 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4174767----T:  4177372 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4174767----T:  4177372 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4177372----T:  4179977 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4177372----T:  4179977 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4179977----T:  4182582 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4179977----T:  4182582 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4182582----T:  4185187 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4182582----T:  4185187 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4185187----T:  4187792 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4185187----T:  4187792 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4187792----T:  4190397 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4187792----T:  4190397 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4190397----T:  4193002 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190397----T:  4193002 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4193002----T:  4195607 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193002----T:  4195607 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4195607----T:  4198212 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195607----T:  4198212 	 St: c08bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4198212----T:  4200817 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4198212----T:  4200817 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4200817----T:  4203422 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200817----T:  4203422 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4203422----T:  4206027 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4203422----T:  4206027 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4206027----T:  4208632 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4206027----T:  4208632 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4208633----T:  4211238 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208633----T:  4211238 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4211684----T:  4214289 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4211684----T:  4214289 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4214289----T:  4216894 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4214289----T:  4216894 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4216894----T:  4219499 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4216894----T:  4219499 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4219499----T:  4222104 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4219499----T:  4222104 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4222104----T:  4224709 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4222104----T:  4224709 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4224709----T:  4227314 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4224709----T:  4227314 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4227314----T:  4229919 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4227314----T:  4229919 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4229919----T:  4232524 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229919----T:  4232524 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4232524----T:  4235129 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4232524----T:  4235129 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4235129----T:  4237734 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4235129----T:  4237734 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4237734----T:  4240339 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4237734----T:  4240339 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4240339----T:  4242944 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4240339----T:  4242944 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4242944----T:  4245549 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242944----T:  4245549 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4245549----T:  4248154 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4245549----T:  4248154 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4248154----T:  4250759 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4248154----T:  4250759 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4250759----T:  4253364 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4250759----T:  4253364 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4253364----T:  4255969 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4253364----T:  4255969 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4255969----T:  4258574 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255969----T:  4258574 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4258574----T:  4261179 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4258574----T:  4261179 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4261179----T:  4263784 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4261179----T:  4263784 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4263784----T:  4266389 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4263784----T:  4266389 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4266389----T:  4268994 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4266389----T:  4268994 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4268994----T:  4271599 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268994----T:  4271599 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4271599----T:  4274204 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4271599----T:  4274204 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4274204----T:  4276809 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4274204----T:  4276809 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4276809----T:  4279414 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4276809----T:  4279414 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4279414----T:  4282019 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4279414----T:  4282019 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4282019----T:  4284624 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4282019----T:  4284624 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4284624----T:  4287229 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4284624----T:  4287229 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4287229----T:  4289834 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4287229----T:  4289834 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4289834----T:  4292439 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4289834----T:  4292439 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4292439----T:  4295044 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4292439----T:  4295044 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4295044----T:  4297649 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4295044----T:  4297649 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4297649----T:  4300254 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4297649----T:  4300254 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4300254----T:  4302859 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4300254----T:  4302859 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4302859----T:  4305464 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4302859----T:  4305464 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4305464----T:  4308069 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4305464----T:  4308069 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4308069----T:  4310674 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4308069----T:  4310674 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4310674----T:  4313279 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4310674----T:  4313279 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4313279----T:  4315884 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4313279----T:  4315884 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4315884----T:  4318489 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4315884----T:  4318489 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4318489----T:  4321094 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4318489----T:  4321094 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4321094----T:  4323699 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4321094----T:  4323699 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4323699----T:  4326304 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4323699----T:  4326304 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4326304----T:  4328909 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4326304----T:  4328909 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4328909----T:  4331514 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328909----T:  4331514 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4331514----T:  4334119 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4331514----T:  4334119 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4334119----T:  4336724 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4334119----T:  4336724 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4336724----T:  4339329 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4336724----T:  4339329 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4339329----T:  4341934 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4339329----T:  4341934 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4341934----T:  4344539 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341934----T:  4344539 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4344539----T:  4347144 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4344539----T:  4347144 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4347144----T:  4349749 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4347144----T:  4349749 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4349749----T:  4352354 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4349749----T:  4352354 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4352354----T:  4354959 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4352354----T:  4354959 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4354959----T:  4357564 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354959----T:  4357564 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4357565----T:  4360170 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4357565----T:  4360170 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4360390----T:  4362995 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4360390----T:  4362995 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4362995----T:  4365600 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4362995----T:  4365600 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4365600----T:  4368205 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4365600----T:  4368205 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4368205----T:  4370810 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4368205----T:  4370810 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4370810----T:  4373415 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4370810----T:  4373415 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4373415----T:  4376020 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4373415----T:  4376020 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4376020----T:  4378625 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4376020----T:  4378625 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4378625----T:  4381230 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4378625----T:  4381230 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4381230----T:  4383835 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4381230----T:  4383835 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4383835----T:  4386440 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4383835----T:  4386440 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4386440----T:  4389045 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4386440----T:  4389045 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4389045----T:  4391650 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4389045----T:  4391650 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4391650----T:  4394255 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4391650----T:  4394255 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4394255----T:  4396860 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4394255----T:  4396860 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4396860----T:  4399465 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396860----T:  4399465 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4399465----T:  4402070 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4399465----T:  4402070 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4402070----T:  4404675 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4402070----T:  4404675 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4404675----T:  4407280 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4404675----T:  4407280 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4407280----T:  4409885 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4407280----T:  4409885 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4409885----T:  4412490 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4409885----T:  4412490 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4412490----T:  4415095 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4412490----T:  4415095 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4415095----T:  4417700 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4415095----T:  4417700 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4417700----T:  4420305 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4417700----T:  4420305 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4420305----T:  4422910 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4420305----T:  4422910 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4422910----T:  4425515 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4422910----T:  4425515 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4425515----T:  4428120 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4425515----T:  4428120 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4428120----T:  4430725 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4428120----T:  4430725 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4430725----T:  4433330 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4430725----T:  4433330 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4433330----T:  4435935 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4433330----T:  4435935 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4435935----T:  4438540 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4435935----T:  4438540 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4438540----T:  4441145 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4438540----T:  4441145 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4441145----T:  4443750 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4441145----T:  4443750 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4443750----T:  4446355 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4443750----T:  4446355 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4446355----T:  4448960 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4446355----T:  4448960 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4448960----T:  4451565 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4448960----T:  4451565 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4451565----T:  4454170 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4451565----T:  4454170 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4454170----T:  4456775 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4454170----T:  4456775 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4456775----T:  4459380 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4456775----T:  4459380 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4459381----T:  4461986 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4459381----T:  4461986 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4686716----T:  4698154 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(7.723160)
F:  4688989----T:  4691594 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688989----T:  4691594 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4695406----T:  4698011 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4695406----T:  4698011 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4698154----T:  4700689 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4700690----T:  4703225 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4925376----T:  5882824 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(646.487488)
F:  4925925----T:  4928530 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4925925----T:  4928530 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4928530----T:  4931135 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4928530----T:  4931135 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4931135----T:  4933740 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4931135----T:  4933740 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4933740----T:  4936345 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4933740----T:  4936345 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4936345----T:  4938950 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4936345----T:  4938950 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4938950----T:  4941555 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4938950----T:  4941555 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4941555----T:  4944160 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4941555----T:  4944160 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4944160----T:  4946765 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4944160----T:  4946765 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4946765----T:  4949370 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4946765----T:  4949370 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4949370----T:  4951975 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4949370----T:  4951975 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4951975----T:  4954580 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4951975----T:  4954580 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4954580----T:  4957185 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4954580----T:  4957185 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4957185----T:  4959790 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4957185----T:  4959790 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4959790----T:  4962395 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4959790----T:  4962395 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4962395----T:  4965000 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4962395----T:  4965000 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4965000----T:  4967605 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4965000----T:  4967605 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4967605----T:  4970210 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4967605----T:  4970210 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4970210----T:  4972815 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4970210----T:  4972815 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4972815----T:  4975420 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4972815----T:  4975420 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4975420----T:  4978025 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4975420----T:  4978025 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4978025----T:  4980630 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4978025----T:  4980630 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4980630----T:  4983235 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4980630----T:  4983235 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4983235----T:  4985840 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4983235----T:  4985840 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4985840----T:  4988445 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4985840----T:  4988445 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4988445----T:  4991050 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4988445----T:  4991050 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4991050----T:  4993655 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4991050----T:  4993655 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4993655----T:  4996260 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4993655----T:  4996260 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4996260----T:  4998865 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4996260----T:  4998865 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4998865----T:  5001470 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4998865----T:  5001470 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5001470----T:  5004075 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5001470----T:  5004075 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5004075----T:  5006680 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5004075----T:  5006680 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5006680----T:  5009285 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5006680----T:  5009285 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5009285----T:  5011890 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5009285----T:  5011890 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5011890----T:  5014495 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5011890----T:  5014495 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5014495----T:  5017100 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5014495----T:  5017100 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5017100----T:  5019705 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5017100----T:  5019705 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5019705----T:  5022310 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5019705----T:  5022310 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5022310----T:  5024915 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5022310----T:  5024915 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5024915----T:  5027520 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5024915----T:  5027520 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5027520----T:  5030125 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5027520----T:  5030125 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5030125----T:  5032730 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5030125----T:  5032730 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5032730----T:  5035335 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5032730----T:  5035335 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5035335----T:  5037940 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5035335----T:  5037940 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5037940----T:  5040545 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5037940----T:  5040545 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5040545----T:  5043150 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5040545----T:  5043150 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5043150----T:  5045755 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5043150----T:  5045755 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5045755----T:  5048360 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5045755----T:  5048360 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5048360----T:  5050965 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5048360----T:  5050965 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5050965----T:  5053570 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5050965----T:  5053570 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5053571----T:  5056176 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5053571----T:  5056176 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5056616----T:  5059221 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5056616----T:  5059221 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5059221----T:  5061826 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5059221----T:  5061826 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5061826----T:  5064431 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5061826----T:  5064431 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5064431----T:  5067036 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5064431----T:  5067036 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5067036----T:  5069641 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5067036----T:  5069641 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5069641----T:  5072246 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5069641----T:  5072246 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5072246----T:  5074851 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5072246----T:  5074851 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5074851----T:  5077456 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5074851----T:  5077456 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5077456----T:  5080061 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5077456----T:  5080061 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5080061----T:  5082666 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5080061----T:  5082666 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5082666----T:  5085271 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5082666----T:  5085271 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5085271----T:  5087876 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5085271----T:  5087876 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5087876----T:  5090481 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5087876----T:  5090481 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5090481----T:  5093086 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5090481----T:  5093086 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5093086----T:  5095691 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5093086----T:  5095691 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5095691----T:  5098296 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5095691----T:  5098296 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5098296----T:  5100901 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5098296----T:  5100901 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5100901----T:  5103506 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5100901----T:  5103506 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5103506----T:  5106111 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5103506----T:  5106111 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5106111----T:  5108716 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5106111----T:  5108716 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5108716----T:  5111321 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5108716----T:  5111321 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5111321----T:  5113926 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5111321----T:  5113926 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5113926----T:  5116531 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5113926----T:  5116531 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5116531----T:  5119136 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5116531----T:  5119136 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5119136----T:  5121741 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5119136----T:  5121741 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5121741----T:  5124346 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5121741----T:  5124346 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5124346----T:  5126951 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5124346----T:  5126951 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5126951----T:  5129556 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5126951----T:  5129556 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5129556----T:  5132161 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5129556----T:  5132161 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5132161----T:  5134766 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5132161----T:  5134766 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5134766----T:  5137371 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5134766----T:  5137371 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5137371----T:  5139976 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5137371----T:  5139976 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5139976----T:  5142581 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5139976----T:  5142581 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5142581----T:  5145186 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5142581----T:  5145186 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5145186----T:  5147791 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5145186----T:  5147791 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5147791----T:  5150396 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5147791----T:  5150396 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5150396----T:  5153001 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5150396----T:  5153001 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5153001----T:  5155606 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153001----T:  5155606 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5155606----T:  5158211 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5155606----T:  5158211 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5158211----T:  5160816 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5158211----T:  5160816 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5160816----T:  5163421 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5160816----T:  5163421 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5163421----T:  5166026 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5163421----T:  5166026 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5166026----T:  5168631 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5166026----T:  5168631 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5168631----T:  5171236 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5168631----T:  5171236 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5171236----T:  5173841 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5171236----T:  5173841 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5173841----T:  5176446 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5173841----T:  5176446 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5176446----T:  5179051 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5176446----T:  5179051 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5179051----T:  5181656 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179051----T:  5181656 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5181656----T:  5184261 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5181656----T:  5184261 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5184261----T:  5186866 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5184261----T:  5186866 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5186866----T:  5189471 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5186866----T:  5189471 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5189471----T:  5192076 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5189471----T:  5192076 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5192076----T:  5194681 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192076----T:  5194681 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5194681----T:  5197286 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5194681----T:  5197286 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5197286----T:  5199891 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5197286----T:  5199891 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5199891----T:  5202496 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5199891----T:  5202496 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5202496----T:  5205101 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5202496----T:  5205101 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5205101----T:  5207706 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5205101----T:  5207706 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5207706----T:  5210311 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5207706----T:  5210311 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5210311----T:  5212916 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5210311----T:  5212916 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5212916----T:  5215521 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5212916----T:  5215521 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5215521----T:  5218126 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5215521----T:  5218126 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5218126----T:  5220731 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5218126----T:  5220731 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5220731----T:  5223336 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5220731----T:  5223336 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5223336----T:  5225941 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5223336----T:  5225941 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5225941----T:  5228546 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5225941----T:  5228546 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5228546----T:  5231151 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5228546----T:  5231151 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5231151----T:  5233756 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5231151----T:  5233756 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5233756----T:  5236361 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5233756----T:  5236361 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5236362----T:  5238967 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5236362----T:  5238967 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5239232----T:  5241837 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239232----T:  5241837 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5241837----T:  5244442 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5241837----T:  5244442 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5244442----T:  5247047 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5244442----T:  5247047 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5247047----T:  5249652 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247047----T:  5249652 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5249652----T:  5252257 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5249652----T:  5252257 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5252257----T:  5254862 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5252257----T:  5254862 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5254862----T:  5257467 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5254862----T:  5257467 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5257467----T:  5260072 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5257467----T:  5260072 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5260072----T:  5262677 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5260072----T:  5262677 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5262677----T:  5265282 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5262677----T:  5265282 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5265282----T:  5267887 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5265282----T:  5267887 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5267887----T:  5270492 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5267887----T:  5270492 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5270492----T:  5273097 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5270492----T:  5273097 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5273097----T:  5275702 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5273097----T:  5275702 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5275702----T:  5278307 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5275702----T:  5278307 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5278307----T:  5280912 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278307----T:  5280912 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5280912----T:  5283517 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5280912----T:  5283517 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5283517----T:  5286122 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5283517----T:  5286122 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5286122----T:  5288727 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5286122----T:  5288727 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5288727----T:  5291332 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5288727----T:  5291332 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5291332----T:  5293937 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5291332----T:  5293937 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5293937----T:  5296542 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5293937----T:  5296542 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5296542----T:  5299147 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5296542----T:  5299147 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5299147----T:  5301752 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5299147----T:  5301752 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5301752----T:  5304357 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5301752----T:  5304357 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5304357----T:  5306962 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304357----T:  5306962 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5306962----T:  5309567 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5306962----T:  5309567 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5309567----T:  5312172 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5309567----T:  5312172 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5312172----T:  5314777 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312172----T:  5314777 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5314777----T:  5317382 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5314777----T:  5317382 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5317382----T:  5319987 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5317382----T:  5319987 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5319987----T:  5322592 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5319987----T:  5322592 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5322592----T:  5325197 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5322592----T:  5325197 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5325197----T:  5327802 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325197----T:  5327802 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5327802----T:  5330407 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5327802----T:  5330407 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5330407----T:  5333012 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5330407----T:  5333012 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5333012----T:  5335617 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5333012----T:  5335617 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5335617----T:  5338222 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5335617----T:  5338222 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5338222----T:  5340827 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338222----T:  5340827 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5340827----T:  5343432 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5340827----T:  5343432 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5343432----T:  5346037 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5343432----T:  5346037 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5346037----T:  5348642 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5346037----T:  5348642 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5348642----T:  5351247 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5348642----T:  5351247 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5351247----T:  5353852 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351247----T:  5353852 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5353852----T:  5356457 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5353852----T:  5356457 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5356457----T:  5359062 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5356457----T:  5359062 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5359062----T:  5361667 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5359062----T:  5361667 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5361667----T:  5364272 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5361667----T:  5364272 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5364272----T:  5366877 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364272----T:  5366877 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5366877----T:  5369482 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5366877----T:  5369482 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5369482----T:  5372087 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5369482----T:  5372087 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5372087----T:  5374692 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5372087----T:  5374692 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5374692----T:  5377297 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5374692----T:  5377297 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5377297----T:  5379902 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377297----T:  5379902 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5379902----T:  5382507 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5379902----T:  5382507 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5382507----T:  5385112 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5382507----T:  5385112 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5385112----T:  5387717 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5385112----T:  5387717 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5387717----T:  5390322 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5387717----T:  5390322 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5390322----T:  5392927 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5390322----T:  5392927 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5392927----T:  5395532 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5392927----T:  5395532 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5395532----T:  5398137 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5395532----T:  5398137 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5398137----T:  5400742 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5398137----T:  5400742 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5400742----T:  5403347 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400742----T:  5403347 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5403347----T:  5405952 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5403347----T:  5405952 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5405952----T:  5408557 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5405952----T:  5408557 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5408557----T:  5411162 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408557----T:  5411162 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5411162----T:  5413767 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411162----T:  5413767 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5413767----T:  5416372 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413767----T:  5416372 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5416372----T:  5418977 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416372----T:  5418977 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5418977----T:  5421582 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5418977----T:  5421582 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5421582----T:  5424187 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421582----T:  5424187 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5424187----T:  5426792 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424187----T:  5426792 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426792----T:  5429397 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426792----T:  5429397 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429397----T:  5432002 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429397----T:  5432002 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5432002----T:  5434607 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5432002----T:  5434607 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5434607----T:  5437212 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434607----T:  5437212 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5437212----T:  5439817 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437212----T:  5439817 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5439818----T:  5442423 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5439818----T:  5442423 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5442673----T:  5445278 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442673----T:  5445278 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5445278----T:  5447883 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5445278----T:  5447883 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5447883----T:  5450488 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447883----T:  5450488 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5450488----T:  5453093 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450488----T:  5453093 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5453093----T:  5455698 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5453093----T:  5455698 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5455698----T:  5458303 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455698----T:  5458303 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5458303----T:  5460908 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458303----T:  5460908 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5460908----T:  5463513 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460908----T:  5463513 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5463513----T:  5466118 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463513----T:  5466118 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5466118----T:  5468723 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5466118----T:  5468723 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5468723----T:  5471328 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468723----T:  5471328 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5471328----T:  5473933 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471328----T:  5473933 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5473933----T:  5476538 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473933----T:  5476538 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5476538----T:  5479143 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476538----T:  5479143 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5479143----T:  5481748 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5479143----T:  5481748 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5481748----T:  5484353 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481748----T:  5484353 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5484353----T:  5486958 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484353----T:  5486958 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5486958----T:  5489563 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486958----T:  5489563 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5489563----T:  5492168 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489563----T:  5492168 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5492168----T:  5494773 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5492168----T:  5494773 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5494773----T:  5497378 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494773----T:  5497378 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5497378----T:  5499983 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497378----T:  5499983 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5499983----T:  5502588 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499983----T:  5502588 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5502588----T:  5505193 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502588----T:  5505193 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5505193----T:  5507798 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505193----T:  5507798 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507798----T:  5510403 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507798----T:  5510403 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510403----T:  5513008 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510403----T:  5513008 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5513008----T:  5515613 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5513008----T:  5515613 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5515613----T:  5518218 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515613----T:  5518218 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5518218----T:  5520823 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5518218----T:  5520823 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520823----T:  5523428 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520823----T:  5523428 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5523428----T:  5526033 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523428----T:  5526033 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5526033----T:  5528638 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526033----T:  5528638 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5528638----T:  5531243 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528638----T:  5531243 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5531243----T:  5533848 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5531243----T:  5533848 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5533848----T:  5536453 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533848----T:  5536453 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5536453----T:  5539058 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536453----T:  5539058 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5539058----T:  5541663 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5539058----T:  5541663 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5541663----T:  5544268 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541663----T:  5544268 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5544268----T:  5546873 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544268----T:  5546873 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5546873----T:  5549478 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546873----T:  5549478 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5549478----T:  5552083 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549478----T:  5552083 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5552083----T:  5554688 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5552083----T:  5554688 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5554688----T:  5557293 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554688----T:  5557293 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5557293----T:  5559898 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557293----T:  5559898 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5559898----T:  5562503 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559898----T:  5562503 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5562503----T:  5565108 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562503----T:  5565108 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5565108----T:  5567713 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5565108----T:  5567713 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567713----T:  5570318 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567713----T:  5570318 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5570318----T:  5572923 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570318----T:  5572923 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5572923----T:  5575528 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572923----T:  5575528 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5575528----T:  5578133 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575528----T:  5578133 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5578133----T:  5580738 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5578133----T:  5580738 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580738----T:  5583343 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580738----T:  5583343 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5583343----T:  5585948 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583343----T:  5585948 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5585948----T:  5588553 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585948----T:  5588553 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5588553----T:  5591158 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588553----T:  5591158 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5591158----T:  5593763 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5591158----T:  5593763 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593763----T:  5596368 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593763----T:  5596368 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5596368----T:  5598973 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596368----T:  5598973 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5598973----T:  5601578 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598973----T:  5601578 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5601578----T:  5604183 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601578----T:  5604183 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5604183----T:  5606788 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604183----T:  5606788 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606788----T:  5609393 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606788----T:  5609393 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5609393----T:  5611998 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609393----T:  5611998 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5611998----T:  5614603 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611998----T:  5614603 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5614603----T:  5617208 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614603----T:  5617208 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5617208----T:  5619813 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617208----T:  5619813 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619813----T:  5622418 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619813----T:  5622418 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5622418----T:  5625023 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622418----T:  5625023 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5625023----T:  5627628 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5625023----T:  5627628 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5627628----T:  5630233 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627628----T:  5630233 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5630233----T:  5632838 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630233----T:  5632838 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632838----T:  5635443 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632838----T:  5635443 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5635443----T:  5638048 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635443----T:  5638048 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5638048----T:  5640653 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5638048----T:  5640653 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640653----T:  5643258 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640653----T:  5643258 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5643258----T:  5645863 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643258----T:  5645863 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645863----T:  5648468 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645863----T:  5648468 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5648468----T:  5651073 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648468----T:  5651073 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5651073----T:  5653678 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5651073----T:  5653678 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653678----T:  5656283 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653678----T:  5656283 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5656283----T:  5658888 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656283----T:  5658888 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658888----T:  5661493 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658888----T:  5661493 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5661493----T:  5664098 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661493----T:  5664098 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5664098----T:  5666703 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664098----T:  5666703 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666703----T:  5669308 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666703----T:  5669308 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5669308----T:  5671913 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669308----T:  5671913 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5671913----T:  5674518 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5671913----T:  5674518 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5674518----T:  5677123 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674518----T:  5677123 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5677123----T:  5679728 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677123----T:  5679728 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679728----T:  5682333 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679728----T:  5682333 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5682333----T:  5684938 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682333----T:  5684938 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5684938----T:  5687543 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684938----T:  5687543 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5687544----T:  5690149 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687544----T:  5690149 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5690369----T:  5692974 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690369----T:  5692974 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692974----T:  5695579 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692974----T:  5695579 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5695579----T:  5698184 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695579----T:  5698184 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5698184----T:  5700789 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698184----T:  5700789 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5700789----T:  5703394 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700789----T:  5703394 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5703394----T:  5705999 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703394----T:  5705999 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5705999----T:  5708604 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705999----T:  5708604 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5708604----T:  5711209 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708604----T:  5711209 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5711209----T:  5713814 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711209----T:  5713814 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5713814----T:  5716419 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713814----T:  5716419 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5716419----T:  5719024 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716419----T:  5719024 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5719024----T:  5721629 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719024----T:  5721629 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5721629----T:  5724234 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721629----T:  5724234 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5724234----T:  5726839 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724234----T:  5726839 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5726839----T:  5729444 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5726839----T:  5729444 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5729444----T:  5732049 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729444----T:  5732049 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5732049----T:  5734654 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732049----T:  5734654 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5734654----T:  5737259 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5734654----T:  5737259 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5737259----T:  5739864 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737259----T:  5739864 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739864----T:  5742469 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739864----T:  5742469 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5742469----T:  5745074 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742469----T:  5745074 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745074----T:  5747679 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745074----T:  5747679 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5747679----T:  5750284 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5747679----T:  5750284 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5750284----T:  5752889 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750284----T:  5752889 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5752889----T:  5755494 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752889----T:  5755494 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5755494----T:  5758099 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755494----T:  5758099 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5758099----T:  5760704 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758099----T:  5760704 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5760704----T:  5763309 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5760704----T:  5763309 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5763309----T:  5765914 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763309----T:  5765914 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5765914----T:  5768519 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765914----T:  5768519 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5768519----T:  5771124 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5768519----T:  5771124 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5771124----T:  5773729 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771124----T:  5773729 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5773729----T:  5776334 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5773729----T:  5776334 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5776334----T:  5778939 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776334----T:  5778939 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5778939----T:  5781544 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778939----T:  5781544 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5781544----T:  5784149 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5781544----T:  5784149 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5784149----T:  5786754 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784149----T:  5786754 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5786754----T:  5789359 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5786754----T:  5789359 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5789359----T:  5791964 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789359----T:  5791964 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5791964----T:  5794569 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791964----T:  5794569 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5794569----T:  5797174 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5794569----T:  5797174 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5797174----T:  5799779 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797174----T:  5799779 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5799779----T:  5802384 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5799779----T:  5802384 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5802384----T:  5804989 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802384----T:  5804989 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804989----T:  5807594 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804989----T:  5807594 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5807594----T:  5810199 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807594----T:  5810199 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5810199----T:  5812804 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810199----T:  5812804 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5812804----T:  5815409 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5812804----T:  5815409 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5815409----T:  5818014 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815409----T:  5818014 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5818014----T:  5820619 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818014----T:  5820619 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5820619----T:  5823224 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5820619----T:  5823224 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5823224----T:  5825829 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823224----T:  5825829 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5825829----T:  5828434 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5825829----T:  5828434 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5828434----T:  5831039 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5828434----T:  5831039 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5831039----T:  5833644 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5831039----T:  5833644 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5833644----T:  5836249 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5833644----T:  5836249 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5836249----T:  5838854 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836249----T:  5838854 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5838854----T:  5841459 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838854----T:  5841459 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5841459----T:  5844064 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5841459----T:  5844064 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5844064----T:  5846669 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844064----T:  5846669 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5846669----T:  5849274 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5846669----T:  5849274 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5849274----T:  5851879 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5849274----T:  5851879 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5851879----T:  5854484 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5851879----T:  5854484 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5854484----T:  5857089 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5854484----T:  5857089 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5857089----T:  5859694 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857089----T:  5859694 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5859694----T:  5862299 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5859694----T:  5862299 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5862299----T:  5864904 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5862299----T:  5864904 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5864904----T:  5867509 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5864904----T:  5867509 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5867509----T:  5870114 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5867509----T:  5870114 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5870114----T:  5872719 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5870114----T:  5872719 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5872719----T:  5875324 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5872719----T:  5875324 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5875325----T:  5877930 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875325----T:  5877930 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6104974----T:  6126181 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(14.319379)
F:  6105608----T:  6108213 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105608----T:  6108213 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6108214----T:  6110819 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108214----T:  6110819 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6111888----T:  6114493 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111888----T:  6114493 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6115549----T:  6118154 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6115549----T:  6118154 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6118155----T:  6120760 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6118155----T:  6120760 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6126181----T:  6128716 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6128717----T:  6131252 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6353403----T:  7479065 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(760.068848)
F:  6353945----T:  6356550 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353945----T:  6356550 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6356550----T:  6359155 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6356550----T:  6359155 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6359155----T:  6361760 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359155----T:  6361760 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6361760----T:  6364365 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361760----T:  6364365 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6364365----T:  6366970 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364365----T:  6366970 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6366970----T:  6369575 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366970----T:  6369575 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6369575----T:  6372180 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369575----T:  6372180 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6372180----T:  6374785 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372180----T:  6374785 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6374785----T:  6377390 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374785----T:  6377390 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6377390----T:  6379995 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377390----T:  6379995 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6379995----T:  6382600 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379995----T:  6382600 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6382600----T:  6385205 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382600----T:  6385205 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6385205----T:  6387810 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6385205----T:  6387810 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6387810----T:  6390415 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387810----T:  6390415 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6390415----T:  6393020 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390415----T:  6393020 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6393020----T:  6395625 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6393020----T:  6395625 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6395625----T:  6398230 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395625----T:  6398230 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6398230----T:  6400835 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398230----T:  6400835 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6400835----T:  6403440 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400835----T:  6403440 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6403440----T:  6406045 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403440----T:  6406045 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6406045----T:  6408650 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6406045----T:  6408650 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6408650----T:  6411255 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408650----T:  6411255 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6411255----T:  6413860 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411255----T:  6413860 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6413860----T:  6416465 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413860----T:  6416465 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6416465----T:  6419070 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416465----T:  6419070 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6419070----T:  6421675 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6419070----T:  6421675 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6421675----T:  6424280 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421675----T:  6424280 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6424280----T:  6426885 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424280----T:  6426885 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6426885----T:  6429490 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426885----T:  6429490 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6429490----T:  6432095 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429490----T:  6432095 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6432095----T:  6434700 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6432095----T:  6434700 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6434700----T:  6437305 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434700----T:  6437305 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6437305----T:  6439910 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437305----T:  6439910 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6439910----T:  6442515 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439910----T:  6442515 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6442515----T:  6445120 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442515----T:  6445120 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6445120----T:  6447725 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6445120----T:  6447725 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6447725----T:  6450330 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447725----T:  6450330 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6450330----T:  6452935 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450330----T:  6452935 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6452935----T:  6455540 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452935----T:  6455540 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6455540----T:  6458145 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455540----T:  6458145 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6458145----T:  6460750 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6458145----T:  6460750 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6460750----T:  6463355 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460750----T:  6463355 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6463355----T:  6465960 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463355----T:  6465960 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6465960----T:  6468565 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465960----T:  6468565 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6468565----T:  6471170 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468565----T:  6471170 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6471170----T:  6473775 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471170----T:  6473775 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6473775----T:  6476380 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473775----T:  6476380 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6476380----T:  6478985 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476380----T:  6478985 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6478985----T:  6481590 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478985----T:  6481590 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6481590----T:  6484195 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481590----T:  6484195 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6484195----T:  6486800 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484195----T:  6486800 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6486800----T:  6489405 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486800----T:  6489405 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6489405----T:  6492010 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489405----T:  6492010 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6492010----T:  6494615 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6492010----T:  6494615 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6494615----T:  6497220 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494615----T:  6497220 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6497220----T:  6499825 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497220----T:  6499825 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6499825----T:  6502430 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499825----T:  6502430 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6502430----T:  6505035 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502430----T:  6505035 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6505035----T:  6507640 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6505035----T:  6507640 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6507640----T:  6510245 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507640----T:  6510245 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6510245----T:  6512850 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510245----T:  6512850 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6512850----T:  6515455 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512850----T:  6515455 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6515455----T:  6518060 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515455----T:  6518060 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6518060----T:  6520665 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6518060----T:  6520665 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6520665----T:  6523270 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520665----T:  6523270 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6523270----T:  6525875 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523270----T:  6525875 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6525875----T:  6528480 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525875----T:  6528480 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6528480----T:  6531085 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528480----T:  6531085 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6531085----T:  6533690 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6531085----T:  6533690 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6533690----T:  6536295 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533690----T:  6536295 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6536295----T:  6538900 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6536295----T:  6538900 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6538900----T:  6541505 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538900----T:  6541505 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6541505----T:  6544110 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541505----T:  6544110 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6544110----T:  6546715 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6544110----T:  6546715 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6546715----T:  6549320 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546715----T:  6549320 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6549320----T:  6551925 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6549320----T:  6551925 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6551925----T:  6554530 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551925----T:  6554530 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6554530----T:  6557135 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554530----T:  6557135 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6557135----T:  6559740 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6557135----T:  6559740 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6559740----T:  6562345 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559740----T:  6562345 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6562345----T:  6564950 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6562345----T:  6564950 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6564950----T:  6567555 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564950----T:  6567555 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6567555----T:  6570160 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567555----T:  6570160 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6570160----T:  6572765 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6570160----T:  6572765 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6572765----T:  6575370 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572765----T:  6575370 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6575370----T:  6577975 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6575370----T:  6577975 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6577975----T:  6580580 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577975----T:  6580580 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6580581----T:  6583186 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580581----T:  6583186 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6583704----T:  6586309 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6583704----T:  6586309 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6586309----T:  6588914 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6586309----T:  6588914 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6588914----T:  6591519 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6588914----T:  6591519 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6591519----T:  6594124 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6591519----T:  6594124 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6594124----T:  6596729 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6594124----T:  6596729 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6596729----T:  6599334 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6596729----T:  6599334 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6599334----T:  6601939 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6599334----T:  6601939 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6601939----T:  6604544 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6601939----T:  6604544 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6604544----T:  6607149 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6604544----T:  6607149 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6607149----T:  6609754 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6607149----T:  6609754 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6609754----T:  6612359 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609754----T:  6612359 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6612359----T:  6614964 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6612359----T:  6614964 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6614964----T:  6617569 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6614964----T:  6617569 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6617569----T:  6620174 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617569----T:  6620174 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6620174----T:  6622779 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6620174----T:  6622779 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6622779----T:  6625384 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622779----T:  6625384 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6625384----T:  6627989 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6625384----T:  6627989 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6627989----T:  6630594 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6627989----T:  6630594 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6630594----T:  6633199 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630594----T:  6633199 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6633199----T:  6635804 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6633199----T:  6635804 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6635804----T:  6638409 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635804----T:  6638409 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6638409----T:  6641014 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6638409----T:  6641014 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6641014----T:  6643619 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6641014----T:  6643619 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6643619----T:  6646224 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643619----T:  6646224 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6646224----T:  6648829 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6646224----T:  6648829 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6648829----T:  6651434 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648829----T:  6651434 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6651434----T:  6654039 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6651434----T:  6654039 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6654039----T:  6656644 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6654039----T:  6656644 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656644----T:  6659249 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656644----T:  6659249 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6659249----T:  6661854 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6659249----T:  6661854 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6661854----T:  6664459 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661854----T:  6664459 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6664459----T:  6667064 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6664459----T:  6667064 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6667064----T:  6669669 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667064----T:  6669669 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669669----T:  6672274 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669669----T:  6672274 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6672274----T:  6674879 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6672274----T:  6674879 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6674879----T:  6677484 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674879----T:  6677484 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6677484----T:  6680089 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677484----T:  6680089 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6680089----T:  6682694 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6680089----T:  6682694 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682694----T:  6685299 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682694----T:  6685299 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6685299----T:  6687904 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6685299----T:  6687904 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6687904----T:  6690509 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6687904----T:  6690509 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6690509----T:  6693114 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6690509----T:  6693114 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6693114----T:  6695719 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6693114----T:  6695719 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6695719----T:  6698324 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695719----T:  6698324 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6698324----T:  6700929 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6698324----T:  6700929 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6700929----T:  6703534 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6700929----T:  6703534 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6703534----T:  6706139 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6703534----T:  6706139 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6706139----T:  6708744 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706139----T:  6708744 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6708744----T:  6711349 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708744----T:  6711349 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6711349----T:  6713954 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711349----T:  6713954 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6713954----T:  6716559 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6713954----T:  6716559 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6716559----T:  6719164 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716559----T:  6719164 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6719164----T:  6721769 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719164----T:  6721769 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6721769----T:  6724374 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721769----T:  6724374 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6724374----T:  6726979 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724374----T:  6726979 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6726979----T:  6729584 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726979----T:  6729584 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6729584----T:  6732189 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729584----T:  6732189 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6732189----T:  6734794 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732189----T:  6734794 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6734794----T:  6737399 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734794----T:  6737399 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6737399----T:  6740004 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737399----T:  6740004 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6740004----T:  6742609 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740004----T:  6742609 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6742609----T:  6745214 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742609----T:  6745214 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6745214----T:  6747819 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745214----T:  6747819 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6747819----T:  6750424 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747819----T:  6750424 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6750424----T:  6753029 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750424----T:  6753029 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6753029----T:  6755634 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753029----T:  6755634 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6755634----T:  6758239 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755634----T:  6758239 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6758239----T:  6760844 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758239----T:  6760844 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6760844----T:  6763449 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760844----T:  6763449 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6763449----T:  6766054 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763449----T:  6766054 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6766054----T:  6768659 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766054----T:  6768659 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6768659----T:  6771264 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768659----T:  6771264 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6771264----T:  6773869 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6771264----T:  6773869 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6773869----T:  6776474 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773869----T:  6776474 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6776474----T:  6779079 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776474----T:  6779079 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6779079----T:  6781684 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779079----T:  6781684 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6781684----T:  6784289 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781684----T:  6784289 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6784289----T:  6786894 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6784289----T:  6786894 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6786894----T:  6789499 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786894----T:  6789499 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6789499----T:  6792104 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789499----T:  6792104 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6792104----T:  6794709 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792104----T:  6794709 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6794709----T:  6797314 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794709----T:  6797314 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6797314----T:  6799919 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6797314----T:  6799919 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6799919----T:  6802524 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6799919----T:  6802524 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6802524----T:  6805129 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802524----T:  6805129 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6805130----T:  6807735 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805130----T:  6807735 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6808075----T:  6810680 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6808075----T:  6810680 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6810680----T:  6813285 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6810680----T:  6813285 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6813285----T:  6815890 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6813285----T:  6815890 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6815890----T:  6818495 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6815890----T:  6818495 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6818495----T:  6821100 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6818495----T:  6821100 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6821100----T:  6823705 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6821100----T:  6823705 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6823705----T:  6826310 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6823705----T:  6826310 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6826310----T:  6828915 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6826310----T:  6828915 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6828915----T:  6831520 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6828915----T:  6831520 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6831520----T:  6834125 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831520----T:  6834125 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6834125----T:  6836730 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6834125----T:  6836730 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6836730----T:  6839335 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6836730----T:  6839335 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6839335----T:  6841940 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839335----T:  6841940 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6841940----T:  6844545 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6841940----T:  6844545 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6844545----T:  6847150 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844545----T:  6847150 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6847150----T:  6849755 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6847150----T:  6849755 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6849755----T:  6852360 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6849755----T:  6852360 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6852360----T:  6854965 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6852360----T:  6854965 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6854965----T:  6857570 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6854965----T:  6857570 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6857570----T:  6860175 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857570----T:  6860175 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6860175----T:  6862780 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6860175----T:  6862780 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6862780----T:  6865385 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6862780----T:  6865385 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6865385----T:  6867990 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6865385----T:  6867990 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6867990----T:  6870595 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6867990----T:  6870595 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6870595----T:  6873200 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6870595----T:  6873200 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6873200----T:  6875805 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6873200----T:  6875805 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6875805----T:  6878410 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6875805----T:  6878410 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6878410----T:  6881015 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6878410----T:  6881015 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6881015----T:  6883620 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6881015----T:  6883620 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6883620----T:  6886225 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6883620----T:  6886225 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6886225----T:  6888830 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6886225----T:  6888830 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6888830----T:  6891435 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6888830----T:  6891435 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6891435----T:  6894040 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6891435----T:  6894040 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6894040----T:  6896645 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6894040----T:  6896645 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6896645----T:  6899250 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6896645----T:  6899250 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6899250----T:  6901855 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6899250----T:  6901855 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6901855----T:  6904460 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6901855----T:  6904460 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6904460----T:  6907065 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6904460----T:  6907065 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6907065----T:  6909670 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6907065----T:  6909670 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6909670----T:  6912275 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6909670----T:  6912275 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6912275----T:  6914880 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6912275----T:  6914880 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6914880----T:  6917485 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6914880----T:  6917485 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6917485----T:  6920090 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6917485----T:  6920090 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6920090----T:  6922695 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6920090----T:  6922695 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6922695----T:  6925300 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6922695----T:  6925300 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6925300----T:  6927905 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6925300----T:  6927905 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6927905----T:  6930510 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6927905----T:  6930510 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6930510----T:  6933115 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6930510----T:  6933115 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6933115----T:  6935720 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6933115----T:  6935720 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6935720----T:  6938325 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6935720----T:  6938325 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6938325----T:  6940930 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6938325----T:  6940930 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6940930----T:  6943535 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6940930----T:  6943535 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6943535----T:  6946140 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6943535----T:  6946140 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6946140----T:  6948745 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6946140----T:  6948745 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6948745----T:  6951350 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6948745----T:  6951350 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6951350----T:  6953955 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6951350----T:  6953955 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6953955----T:  6956560 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6953955----T:  6956560 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6956560----T:  6959165 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6956560----T:  6959165 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6959165----T:  6961770 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6959165----T:  6961770 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6961770----T:  6964375 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6961770----T:  6964375 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6964375----T:  6966980 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6964375----T:  6966980 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6966980----T:  6969585 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6966980----T:  6969585 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6969585----T:  6972190 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6969585----T:  6972190 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6972190----T:  6974795 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6972190----T:  6974795 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6974795----T:  6977400 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6974795----T:  6977400 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6977400----T:  6980005 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6977400----T:  6980005 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6980005----T:  6982610 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6980005----T:  6982610 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6982610----T:  6985215 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6982610----T:  6985215 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6985215----T:  6987820 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6985215----T:  6987820 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6987820----T:  6990425 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6987820----T:  6990425 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6990425----T:  6993030 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6990425----T:  6993030 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6993030----T:  6995635 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993030----T:  6995635 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6995635----T:  6998240 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6995635----T:  6998240 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6998240----T:  7000845 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6998240----T:  7000845 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7000845----T:  7003450 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7000845----T:  7003450 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7003450----T:  7006055 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7003450----T:  7006055 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7006055----T:  7008660 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006055----T:  7008660 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7008660----T:  7011265 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7008660----T:  7011265 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7011265----T:  7013870 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7011265----T:  7013870 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7013870----T:  7016475 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7013870----T:  7016475 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7016475----T:  7019080 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7016475----T:  7019080 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7019080----T:  7021685 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019080----T:  7021685 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7021685----T:  7024290 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7021685----T:  7024290 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7024290----T:  7026895 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7024290----T:  7026895 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7026895----T:  7029500 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7026895----T:  7029500 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7029500----T:  7032105 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7029500----T:  7032105 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7032105----T:  7034710 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7032105----T:  7034710 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7034710----T:  7037315 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7034710----T:  7037315 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7037315----T:  7039920 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7037315----T:  7039920 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7039920----T:  7042525 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7039920----T:  7042525 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7042525----T:  7045130 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7042525----T:  7045130 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7045130----T:  7047735 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045130----T:  7047735 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7047735----T:  7050340 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7047735----T:  7050340 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7050340----T:  7052945 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7050340----T:  7052945 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7052946----T:  7055551 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7052946----T:  7055551 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7055877----T:  7058482 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7055877----T:  7058482 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7058482----T:  7061087 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058482----T:  7061087 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7061087----T:  7063692 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061087----T:  7063692 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7063692----T:  7066297 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7063692----T:  7066297 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7066297----T:  7068902 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066297----T:  7068902 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7068902----T:  7071507 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7068902----T:  7071507 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7071507----T:  7074112 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7071507----T:  7074112 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7074112----T:  7076717 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074112----T:  7076717 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7076717----T:  7079322 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7076717----T:  7079322 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7079322----T:  7081927 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079322----T:  7081927 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7081927----T:  7084532 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7081927----T:  7084532 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7084532----T:  7087137 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7084532----T:  7087137 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7087137----T:  7089742 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087137----T:  7089742 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7089742----T:  7092347 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7089742----T:  7092347 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7092347----T:  7094952 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092347----T:  7094952 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7094952----T:  7097557 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7094952----T:  7097557 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7097557----T:  7100162 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7097557----T:  7100162 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7100162----T:  7102767 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100162----T:  7102767 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7102767----T:  7105372 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7102767----T:  7105372 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7105372----T:  7107977 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105372----T:  7107977 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7107977----T:  7110582 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7107977----T:  7110582 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7110582----T:  7113187 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7110582----T:  7113187 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7113187----T:  7115792 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113187----T:  7115792 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7115792----T:  7118397 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7115792----T:  7118397 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7118397----T:  7121002 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118397----T:  7121002 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7121002----T:  7123607 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121002----T:  7123607 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7123607----T:  7126212 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7123607----T:  7126212 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7126212----T:  7128817 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126212----T:  7128817 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7128817----T:  7131422 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7128817----T:  7131422 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7131422----T:  7134027 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7131422----T:  7134027 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7134027----T:  7136632 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134027----T:  7136632 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7136632----T:  7139237 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7136632----T:  7139237 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7139237----T:  7141842 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7139237----T:  7141842 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7141842----T:  7144447 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7141842----T:  7144447 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7144447----T:  7147052 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7144447----T:  7147052 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7147052----T:  7149657 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147052----T:  7149657 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7149657----T:  7152262 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7149657----T:  7152262 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7152262----T:  7154867 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7152262----T:  7154867 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7154867----T:  7157472 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7154867----T:  7157472 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7157472----T:  7160077 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7157472----T:  7160077 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7160077----T:  7162682 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7160077----T:  7162682 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7162682----T:  7165287 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7162682----T:  7165287 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7165287----T:  7167892 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7165287----T:  7167892 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7167892----T:  7170497 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7167892----T:  7170497 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7170497----T:  7173102 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7170497----T:  7173102 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7173102----T:  7175707 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7173102----T:  7175707 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7175707----T:  7178312 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7175707----T:  7178312 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7178312----T:  7180917 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7178312----T:  7180917 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7180917----T:  7183522 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7180917----T:  7183522 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7183522----T:  7186127 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7183522----T:  7186127 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7186127----T:  7188732 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7186127----T:  7188732 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7188732----T:  7191337 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7188732----T:  7191337 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7191337----T:  7193942 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7191337----T:  7193942 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7193942----T:  7196547 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7193942----T:  7196547 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7196547----T:  7199152 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7196547----T:  7199152 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7199152----T:  7201757 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7199152----T:  7201757 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7201757----T:  7204362 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7201757----T:  7204362 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7204362----T:  7206967 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204362----T:  7206967 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7206967----T:  7209572 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7206967----T:  7209572 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7209572----T:  7212177 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7209572----T:  7212177 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7212177----T:  7214782 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7212177----T:  7214782 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7214782----T:  7217387 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7214782----T:  7217387 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7217387----T:  7219992 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7217387----T:  7219992 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7219992----T:  7222597 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7219992----T:  7222597 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7222597----T:  7225202 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7222597----T:  7225202 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7225202----T:  7227807 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7225202----T:  7227807 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7227807----T:  7230412 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7227807----T:  7230412 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7230412----T:  7233017 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7230412----T:  7233017 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7233017----T:  7235622 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7233017----T:  7235622 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7235622----T:  7238227 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7235622----T:  7238227 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7238227----T:  7240832 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7238227----T:  7240832 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7240832----T:  7243437 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7240832----T:  7243437 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7243437----T:  7246042 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7243437----T:  7246042 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7246042----T:  7248647 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7246042----T:  7248647 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7248647----T:  7251252 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7248647----T:  7251252 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7251252----T:  7253857 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7251252----T:  7253857 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7253857----T:  7256462 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7253857----T:  7256462 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7256462----T:  7259067 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7256462----T:  7259067 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7259067----T:  7261672 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7259067----T:  7261672 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7261672----T:  7264277 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7261672----T:  7264277 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7264277----T:  7266882 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7264277----T:  7266882 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7266882----T:  7269487 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7266882----T:  7269487 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7269487----T:  7272092 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7269487----T:  7272092 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7272092----T:  7274697 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7272092----T:  7274697 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7274697----T:  7277302 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7274697----T:  7277302 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7277302----T:  7279907 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7277302----T:  7279907 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7279907----T:  7282512 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7279907----T:  7282512 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7282512----T:  7285117 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7282512----T:  7285117 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7285117----T:  7287722 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7285117----T:  7287722 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7287722----T:  7290327 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7287722----T:  7290327 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7290327----T:  7292932 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7290327----T:  7292932 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7292933----T:  7295538 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7292933----T:  7295538 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7295789----T:  7298394 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7295789----T:  7298394 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7298394----T:  7300999 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7298394----T:  7300999 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7300999----T:  7303604 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7300999----T:  7303604 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7303604----T:  7306209 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7303604----T:  7306209 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7306209----T:  7308814 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7306209----T:  7308814 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7308814----T:  7311419 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7308814----T:  7311419 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7311419----T:  7314024 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7311419----T:  7314024 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7314024----T:  7316629 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7314024----T:  7316629 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7316629----T:  7319234 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7316629----T:  7319234 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7319234----T:  7321839 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7319234----T:  7321839 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7321839----T:  7324444 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7321839----T:  7324444 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7324444----T:  7327049 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7324444----T:  7327049 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7327049----T:  7329654 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7327049----T:  7329654 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7329654----T:  7332259 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7329654----T:  7332259 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7332259----T:  7334864 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332259----T:  7334864 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7334864----T:  7337469 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7334864----T:  7337469 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7337469----T:  7340074 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7337469----T:  7340074 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7340074----T:  7342679 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7340074----T:  7342679 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7342679----T:  7345284 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7342679----T:  7345284 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7345284----T:  7347889 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7345284----T:  7347889 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7347889----T:  7350494 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7347889----T:  7350494 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7350494----T:  7353099 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7350494----T:  7353099 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7353099----T:  7355704 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7353099----T:  7355704 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7355704----T:  7358309 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7355704----T:  7358309 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7358309----T:  7360914 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7358309----T:  7360914 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7360914----T:  7363519 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7360914----T:  7363519 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7363519----T:  7366124 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7363519----T:  7366124 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7366124----T:  7368729 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7366124----T:  7368729 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7368729----T:  7371334 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7368729----T:  7371334 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7371334----T:  7373939 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7371334----T:  7373939 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7373939----T:  7376544 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7373939----T:  7376544 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7376544----T:  7379149 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7376544----T:  7379149 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7379149----T:  7381754 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7379149----T:  7381754 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7381754----T:  7384359 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7381754----T:  7384359 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7384359----T:  7386964 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7384359----T:  7386964 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7386964----T:  7389569 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7386964----T:  7389569 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7389569----T:  7392174 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7389569----T:  7392174 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7392174----T:  7394779 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7392174----T:  7394779 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7394779----T:  7397384 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7394779----T:  7397384 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7397384----T:  7399989 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7397384----T:  7399989 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7399989----T:  7402594 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7399989----T:  7402594 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7402594----T:  7405199 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7402594----T:  7405199 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7405199----T:  7407804 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7405199----T:  7407804 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7407804----T:  7410409 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7407804----T:  7410409 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7410409----T:  7413014 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7410409----T:  7413014 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7413014----T:  7415619 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413014----T:  7415619 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7415619----T:  7418224 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7415619----T:  7418224 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7418224----T:  7420829 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7418224----T:  7420829 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7420829----T:  7423434 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7420829----T:  7423434 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7423434----T:  7426039 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7423434----T:  7426039 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7426039----T:  7428644 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426039----T:  7428644 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7428644----T:  7431249 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7428644----T:  7431249 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7431249----T:  7433854 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7431249----T:  7433854 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7433854----T:  7436459 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7433854----T:  7436459 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7436459----T:  7439064 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7436459----T:  7439064 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7439064----T:  7441669 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7439064----T:  7441669 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7441669----T:  7444274 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7441669----T:  7444274 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7444274----T:  7446879 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7444274----T:  7446879 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7446879----T:  7449484 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7446879----T:  7449484 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7449484----T:  7452089 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7449484----T:  7452089 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7452089----T:  7454694 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7452089----T:  7454694 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7454694----T:  7457299 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7454694----T:  7457299 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7457299----T:  7459904 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457299----T:  7459904 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7459904----T:  7462509 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7459904----T:  7462509 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7462509----T:  7465114 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7462509----T:  7465114 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7465114----T:  7467719 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465114----T:  7467719 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7467719----T:  7470324 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7467719----T:  7470324 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7470325----T:  7472930 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7470325----T:  7472930 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7701215----T:  7731463 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(20.424038)
F:  7702416----T:  7705021 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7702416----T:  7705021 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7705549----T:  7708154 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7705549----T:  7708154 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7708154----T:  7710759 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7708154----T:  7710759 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7710759----T:  7713364 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7710759----T:  7713364 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7713364----T:  7715969 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7713364----T:  7715969 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7715969----T:  7718574 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7715969----T:  7718574 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7718575----T:  7721180 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7718575----T:  7721180 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7721765----T:  7724370 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7721765----T:  7724370 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7725385----T:  7727990 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7725385----T:  7727990 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7728700----T:  7731305 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7728700----T:  7731305 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7731463----T:  7733998 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7733999----T:  7736534 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7958685----T:  9169498 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(817.564453)
F:  7959224----T:  7961829 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7959224----T:  7961829 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7961829----T:  7964434 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7961829----T:  7964434 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7964434----T:  7967039 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7964434----T:  7967039 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7967039----T:  7969644 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7967039----T:  7969644 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7969644----T:  7972249 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7969644----T:  7972249 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7972249----T:  7974854 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7972249----T:  7974854 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7974854----T:  7977459 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7974854----T:  7977459 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7977459----T:  7980064 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7977459----T:  7980064 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7980064----T:  7982669 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7980064----T:  7982669 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7982669----T:  7985274 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7982669----T:  7985274 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7985274----T:  7987879 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7985274----T:  7987879 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7987879----T:  7990484 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7987879----T:  7990484 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7990484----T:  7993089 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7990484----T:  7993089 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7993089----T:  7995694 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7993089----T:  7995694 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7995694----T:  7998299 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7995694----T:  7998299 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7998299----T:  8000904 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7998299----T:  8000904 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8000904----T:  8003509 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8000904----T:  8003509 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8003509----T:  8006114 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8003509----T:  8006114 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8006114----T:  8008719 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8006114----T:  8008719 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8008719----T:  8011324 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8008719----T:  8011324 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8011324----T:  8013929 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8011324----T:  8013929 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8013929----T:  8016534 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8013929----T:  8016534 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8016534----T:  8019139 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8016534----T:  8019139 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8019139----T:  8021744 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8019139----T:  8021744 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8021744----T:  8024349 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8021744----T:  8024349 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8024349----T:  8026954 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8024349----T:  8026954 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8026954----T:  8029559 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8026954----T:  8029559 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8029559----T:  8032164 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8029559----T:  8032164 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8032164----T:  8034769 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8032164----T:  8034769 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8034769----T:  8037374 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8034769----T:  8037374 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8037374----T:  8039979 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8037374----T:  8039979 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8039979----T:  8042584 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8039979----T:  8042584 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8042584----T:  8045189 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8042584----T:  8045189 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8045189----T:  8047794 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8045189----T:  8047794 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8047794----T:  8050399 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8047794----T:  8050399 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8050399----T:  8053004 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8050399----T:  8053004 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8053004----T:  8055609 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8053004----T:  8055609 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8055609----T:  8058214 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8055609----T:  8058214 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8058214----T:  8060819 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8058214----T:  8060819 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8060819----T:  8063424 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8060819----T:  8063424 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8063424----T:  8066029 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8063424----T:  8066029 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8066029----T:  8068634 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8066029----T:  8068634 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8068634----T:  8071239 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8068634----T:  8071239 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8071239----T:  8073844 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8071239----T:  8073844 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8073844----T:  8076449 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8073844----T:  8076449 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8076449----T:  8079054 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8076449----T:  8079054 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8079054----T:  8081659 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8079054----T:  8081659 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8081659----T:  8084264 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8081659----T:  8084264 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8084264----T:  8086869 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8084264----T:  8086869 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8086869----T:  8089474 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8086869----T:  8089474 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8089474----T:  8092079 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8089474----T:  8092079 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8092079----T:  8094684 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8092079----T:  8094684 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8094684----T:  8097289 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8094684----T:  8097289 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8097289----T:  8099894 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8097289----T:  8099894 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8099894----T:  8102499 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8099894----T:  8102499 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8102499----T:  8105104 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8102499----T:  8105104 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8105104----T:  8107709 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8105104----T:  8107709 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8107709----T:  8110314 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8107709----T:  8110314 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8110314----T:  8112919 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8110314----T:  8112919 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8112919----T:  8115524 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8112919----T:  8115524 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8115524----T:  8118129 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8115524----T:  8118129 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8118129----T:  8120734 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8118129----T:  8120734 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8120734----T:  8123339 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8120734----T:  8123339 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8123339----T:  8125944 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8123339----T:  8125944 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8125944----T:  8128549 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8125944----T:  8128549 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8128549----T:  8131154 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8128549----T:  8131154 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8131154----T:  8133759 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8131154----T:  8133759 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8133759----T:  8136364 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8133759----T:  8136364 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8136364----T:  8138969 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8136364----T:  8138969 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8138969----T:  8141574 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8138969----T:  8141574 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8141574----T:  8144179 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8141574----T:  8144179 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8144179----T:  8146784 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8144179----T:  8146784 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8146784----T:  8149389 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8146784----T:  8149389 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8149389----T:  8151994 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8149389----T:  8151994 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8151994----T:  8154599 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8151994----T:  8154599 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8154599----T:  8157204 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8154599----T:  8157204 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8157204----T:  8159809 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8157204----T:  8159809 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8159809----T:  8162414 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8159809----T:  8162414 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8162414----T:  8165019 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8162414----T:  8165019 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8165019----T:  8167624 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8165019----T:  8167624 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8167624----T:  8170229 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8167624----T:  8170229 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8170229----T:  8172834 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8170229----T:  8172834 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8172834----T:  8175439 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8172834----T:  8175439 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8175439----T:  8178044 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8175439----T:  8178044 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8178044----T:  8180649 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8178044----T:  8180649 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8180649----T:  8183254 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8180649----T:  8183254 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8183254----T:  8185859 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8183254----T:  8185859 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8185859----T:  8188464 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8185859----T:  8188464 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8188464----T:  8191069 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8188464----T:  8191069 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8191069----T:  8193674 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8191069----T:  8193674 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8193674----T:  8196279 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8193674----T:  8196279 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8196279----T:  8198884 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8196279----T:  8198884 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8198884----T:  8201489 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8198884----T:  8201489 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8201489----T:  8204094 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8201489----T:  8204094 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8204094----T:  8206699 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8204094----T:  8206699 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8206699----T:  8209304 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8206699----T:  8209304 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8209304----T:  8211909 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8209304----T:  8211909 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8211909----T:  8214514 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8211909----T:  8214514 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8214514----T:  8217119 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8214514----T:  8217119 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8217119----T:  8219724 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8217119----T:  8219724 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8219724----T:  8222329 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8219724----T:  8222329 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8222330----T:  8224935 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8222330----T:  8224935 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8224936----T:  8227541 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8224936----T:  8227541 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8228166----T:  8230771 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8228166----T:  8230771 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8230771----T:  8233376 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8230771----T:  8233376 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8233376----T:  8235981 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8233376----T:  8235981 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8235981----T:  8238586 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8235981----T:  8238586 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8238586----T:  8241191 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8238586----T:  8241191 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8241191----T:  8243796 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8241191----T:  8243796 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8243796----T:  8246401 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8243796----T:  8246401 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8246401----T:  8249006 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8246401----T:  8249006 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8249006----T:  8251611 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8249006----T:  8251611 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8251611----T:  8254216 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8251611----T:  8254216 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8254216----T:  8256821 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8254216----T:  8256821 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8256821----T:  8259426 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8256821----T:  8259426 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8259426----T:  8262031 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8259426----T:  8262031 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8262031----T:  8264636 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8262031----T:  8264636 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8264636----T:  8267241 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8264636----T:  8267241 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8267241----T:  8269846 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8267241----T:  8269846 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8269846----T:  8272451 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8269846----T:  8272451 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8272451----T:  8275056 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8272451----T:  8275056 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8275056----T:  8277661 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8275056----T:  8277661 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8277661----T:  8280266 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8277661----T:  8280266 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8280266----T:  8282871 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8280266----T:  8282871 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8282871----T:  8285476 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8282871----T:  8285476 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8285476----T:  8288081 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8285476----T:  8288081 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8288081----T:  8290686 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8288081----T:  8290686 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8290686----T:  8293291 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8290686----T:  8293291 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8293291----T:  8295896 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8293291----T:  8295896 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8295896----T:  8298501 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8295896----T:  8298501 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8298501----T:  8301106 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8298501----T:  8301106 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8301106----T:  8303711 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8301106----T:  8303711 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8303711----T:  8306316 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8303711----T:  8306316 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8306316----T:  8308921 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8306316----T:  8308921 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8308921----T:  8311526 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8308921----T:  8311526 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8311526----T:  8314131 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8311526----T:  8314131 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8314131----T:  8316736 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8314131----T:  8316736 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8316736----T:  8319341 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8316736----T:  8319341 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8319341----T:  8321946 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8319341----T:  8321946 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8321946----T:  8324551 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8321946----T:  8324551 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8324551----T:  8327156 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8324551----T:  8327156 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8327156----T:  8329761 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8327156----T:  8329761 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8329761----T:  8332366 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8329761----T:  8332366 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8332366----T:  8334971 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8332366----T:  8334971 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8334971----T:  8337576 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8334971----T:  8337576 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8337576----T:  8340181 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8337576----T:  8340181 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8340181----T:  8342786 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8340181----T:  8342786 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8342786----T:  8345391 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8342786----T:  8345391 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8345391----T:  8347996 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8345391----T:  8347996 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8347996----T:  8350601 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8347996----T:  8350601 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8350601----T:  8353206 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8350601----T:  8353206 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8353206----T:  8355811 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8353206----T:  8355811 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8355811----T:  8358416 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8355811----T:  8358416 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8358416----T:  8361021 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8358416----T:  8361021 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8361021----T:  8363626 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8361021----T:  8363626 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8363626----T:  8366231 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8363626----T:  8366231 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8366231----T:  8368836 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8366231----T:  8368836 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8368836----T:  8371441 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8368836----T:  8371441 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8371441----T:  8374046 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8371441----T:  8374046 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8374046----T:  8376651 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8374046----T:  8376651 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8376651----T:  8379256 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8376651----T:  8379256 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8379256----T:  8381861 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8379256----T:  8381861 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8381861----T:  8384466 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8381861----T:  8384466 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8384466----T:  8387071 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8384466----T:  8387071 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8387071----T:  8389676 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8387071----T:  8389676 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8389676----T:  8392281 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8389676----T:  8392281 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8392281----T:  8394886 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8392281----T:  8394886 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8394886----T:  8397491 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8394886----T:  8397491 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8397491----T:  8400096 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8397491----T:  8400096 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8400096----T:  8402701 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8400096----T:  8402701 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8402701----T:  8405306 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8402701----T:  8405306 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8405306----T:  8407911 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8405306----T:  8407911 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8407911----T:  8410516 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8407911----T:  8410516 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8410516----T:  8413121 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8410516----T:  8413121 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8413121----T:  8415726 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8413121----T:  8415726 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8415726----T:  8418331 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8415726----T:  8418331 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8418331----T:  8420936 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8418331----T:  8420936 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8420936----T:  8423541 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8420936----T:  8423541 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8423541----T:  8426146 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8423541----T:  8426146 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8426146----T:  8428751 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8426146----T:  8428751 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8428751----T:  8431356 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8428751----T:  8431356 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8431356----T:  8433961 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8431356----T:  8433961 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8433961----T:  8436566 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8433961----T:  8436566 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8436566----T:  8439171 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8436566----T:  8439171 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8439171----T:  8441776 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8439171----T:  8441776 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8441776----T:  8444381 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8441776----T:  8444381 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8444381----T:  8446986 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8444381----T:  8446986 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8446986----T:  8449591 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8446986----T:  8449591 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8449591----T:  8452196 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8449591----T:  8452196 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8452196----T:  8454801 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8452196----T:  8454801 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8454801----T:  8457406 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8454801----T:  8457406 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8457406----T:  8460011 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8457406----T:  8460011 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8460011----T:  8462616 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8460011----T:  8462616 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8462616----T:  8465221 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8462616----T:  8465221 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8465221----T:  8467826 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8465221----T:  8467826 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8467826----T:  8470431 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8467826----T:  8470431 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8470431----T:  8473036 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8470431----T:  8473036 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8473036----T:  8475641 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8473036----T:  8475641 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8475641----T:  8478246 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8475641----T:  8478246 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8478246----T:  8480851 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8478246----T:  8480851 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8480851----T:  8483456 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8480851----T:  8483456 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8483456----T:  8486061 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8483456----T:  8486061 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8486061----T:  8488666 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8486061----T:  8488666 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8488666----T:  8491271 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8488666----T:  8491271 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8491271----T:  8493876 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8491271----T:  8493876 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8493876----T:  8496481 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8493876----T:  8496481 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8496481----T:  8499086 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8496481----T:  8499086 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8499086----T:  8501691 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8499086----T:  8501691 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8501691----T:  8504296 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8501691----T:  8504296 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8504297----T:  8506902 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8504297----T:  8506902 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8507531----T:  8510136 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8507531----T:  8510136 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8510136----T:  8512741 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8510136----T:  8512741 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8512741----T:  8515346 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8512741----T:  8515346 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8515346----T:  8517951 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8515346----T:  8517951 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8517951----T:  8520556 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8517951----T:  8520556 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8520556----T:  8523161 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8520556----T:  8523161 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8523161----T:  8525766 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8523161----T:  8525766 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8525766----T:  8528371 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8525766----T:  8528371 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8528371----T:  8530976 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8528371----T:  8530976 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8530976----T:  8533581 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8530976----T:  8533581 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8533581----T:  8536186 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8533581----T:  8536186 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8536186----T:  8538791 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8536186----T:  8538791 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8538791----T:  8541396 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8538791----T:  8541396 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8541396----T:  8544001 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8541396----T:  8544001 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8544001----T:  8546606 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8544001----T:  8546606 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8546606----T:  8549211 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8546606----T:  8549211 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8549211----T:  8551816 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8549211----T:  8551816 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8551816----T:  8554421 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8551816----T:  8554421 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8554421----T:  8557026 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8554421----T:  8557026 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8557026----T:  8559631 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8557026----T:  8559631 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8559631----T:  8562236 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8559631----T:  8562236 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8562236----T:  8564841 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8562236----T:  8564841 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8564841----T:  8567446 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8564841----T:  8567446 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8567446----T:  8570051 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8567446----T:  8570051 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8570051----T:  8572656 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8570051----T:  8572656 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8572656----T:  8575261 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8572656----T:  8575261 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8575261----T:  8577866 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8575261----T:  8577866 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8577866----T:  8580471 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8577866----T:  8580471 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8580471----T:  8583076 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8580471----T:  8583076 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8583076----T:  8585681 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8583076----T:  8585681 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8585681----T:  8588286 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8585681----T:  8588286 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8588286----T:  8590891 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8588286----T:  8590891 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8590891----T:  8593496 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8590891----T:  8593496 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8593496----T:  8596101 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8593496----T:  8596101 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8596101----T:  8598706 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8596101----T:  8598706 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8598706----T:  8601311 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8598706----T:  8601311 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8601311----T:  8603916 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8601311----T:  8603916 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8603916----T:  8606521 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8603916----T:  8606521 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8606521----T:  8609126 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8606521----T:  8609126 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8609126----T:  8611731 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8609126----T:  8611731 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8611731----T:  8614336 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8611731----T:  8614336 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8614336----T:  8616941 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8614336----T:  8616941 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8616941----T:  8619546 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8616941----T:  8619546 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8619546----T:  8622151 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8619546----T:  8622151 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8622151----T:  8624756 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8622151----T:  8624756 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8624756----T:  8627361 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8624756----T:  8627361 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8627361----T:  8629966 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8627361----T:  8629966 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8629966----T:  8632571 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8629966----T:  8632571 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8632571----T:  8635176 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8632571----T:  8635176 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8635176----T:  8637781 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8635176----T:  8637781 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8637781----T:  8640386 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8637781----T:  8640386 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8640386----T:  8642991 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8640386----T:  8642991 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8642991----T:  8645596 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8642991----T:  8645596 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8645596----T:  8648201 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8645596----T:  8648201 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8648201----T:  8650806 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8648201----T:  8650806 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8650806----T:  8653411 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8650806----T:  8653411 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8653411----T:  8656016 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8653411----T:  8656016 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8656016----T:  8658621 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8656016----T:  8658621 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8658621----T:  8661226 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8658621----T:  8661226 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8661226----T:  8663831 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8661226----T:  8663831 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8663831----T:  8666436 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8663831----T:  8666436 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8666436----T:  8669041 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8666436----T:  8669041 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8669041----T:  8671646 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8669041----T:  8671646 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8671646----T:  8674251 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8671646----T:  8674251 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8674251----T:  8676856 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8674251----T:  8676856 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8676856----T:  8679461 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8676856----T:  8679461 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8679461----T:  8682066 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8679461----T:  8682066 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8682066----T:  8684671 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8682066----T:  8684671 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8684671----T:  8687276 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8684671----T:  8687276 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8687276----T:  8689881 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8687276----T:  8689881 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8689881----T:  8692486 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8689881----T:  8692486 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8692486----T:  8695091 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8692486----T:  8695091 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8695091----T:  8697696 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8695091----T:  8697696 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8697696----T:  8700301 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8697696----T:  8700301 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8700301----T:  8702906 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8700301----T:  8702906 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8702906----T:  8705511 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8702906----T:  8705511 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8705511----T:  8708116 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8705511----T:  8708116 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8708116----T:  8710721 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8708116----T:  8710721 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8710721----T:  8713326 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8710721----T:  8713326 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8713326----T:  8715931 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8713326----T:  8715931 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8715931----T:  8718536 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8715931----T:  8718536 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8718536----T:  8721141 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8718536----T:  8721141 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8721141----T:  8723746 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8721141----T:  8723746 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8723746----T:  8726351 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8723746----T:  8726351 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8726351----T:  8728956 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8726351----T:  8728956 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8728957----T:  8731562 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8728957----T:  8731562 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8731563----T:  8734168 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8731563----T:  8734168 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8734445----T:  8737050 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8734445----T:  8737050 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8737050----T:  8739655 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8737050----T:  8739655 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8739655----T:  8742260 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8739655----T:  8742260 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8742260----T:  8744865 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8742260----T:  8744865 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8744865----T:  8747470 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8744865----T:  8747470 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8747470----T:  8750075 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8747470----T:  8750075 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8750075----T:  8752680 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8750075----T:  8752680 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8752680----T:  8755285 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8752680----T:  8755285 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8755285----T:  8757890 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8755285----T:  8757890 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8757890----T:  8760495 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8757890----T:  8760495 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8760495----T:  8763100 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8760495----T:  8763100 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8763100----T:  8765705 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8763100----T:  8765705 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8765705----T:  8768310 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8765705----T:  8768310 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8768310----T:  8770915 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8768310----T:  8770915 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8770915----T:  8773520 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8770915----T:  8773520 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8773520----T:  8776125 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8773520----T:  8776125 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8776125----T:  8778730 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8776125----T:  8778730 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8778730----T:  8781335 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8778730----T:  8781335 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8781335----T:  8783940 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8781335----T:  8783940 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8783940----T:  8786545 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8783940----T:  8786545 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8786545----T:  8789150 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8786545----T:  8789150 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8789150----T:  8791755 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8789150----T:  8791755 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8791755----T:  8794360 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8791755----T:  8794360 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8794360----T:  8796965 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8794360----T:  8796965 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8796965----T:  8799570 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8796965----T:  8799570 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8799570----T:  8802175 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8799570----T:  8802175 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8802175----T:  8804780 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8802175----T:  8804780 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8804780----T:  8807385 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8804780----T:  8807385 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8807385----T:  8809990 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8807385----T:  8809990 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8809990----T:  8812595 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8809990----T:  8812595 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8812595----T:  8815200 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8812595----T:  8815200 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8815200----T:  8817805 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8815200----T:  8817805 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8817805----T:  8820410 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8817805----T:  8820410 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8820410----T:  8823015 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8820410----T:  8823015 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8823015----T:  8825620 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8823015----T:  8825620 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8825620----T:  8828225 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8825620----T:  8828225 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8828225----T:  8830830 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8828225----T:  8830830 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8830830----T:  8833435 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8830830----T:  8833435 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8833435----T:  8836040 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8833435----T:  8836040 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8836040----T:  8838645 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8836040----T:  8838645 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8838645----T:  8841250 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8838645----T:  8841250 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8841250----T:  8843855 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8841250----T:  8843855 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8843855----T:  8846460 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8843855----T:  8846460 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8846460----T:  8849065 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8846460----T:  8849065 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8849065----T:  8851670 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8849065----T:  8851670 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8851670----T:  8854275 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8851670----T:  8854275 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8854275----T:  8856880 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8854275----T:  8856880 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8856880----T:  8859485 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8856880----T:  8859485 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8859485----T:  8862090 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8859485----T:  8862090 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8862090----T:  8864695 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8862090----T:  8864695 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8864695----T:  8867300 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8864695----T:  8867300 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8867300----T:  8869905 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8867300----T:  8869905 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8869905----T:  8872510 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8869905----T:  8872510 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8872510----T:  8875115 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8872510----T:  8875115 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8875115----T:  8877720 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8875115----T:  8877720 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8877720----T:  8880325 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8877720----T:  8880325 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8880325----T:  8882930 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8880325----T:  8882930 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8882930----T:  8885535 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8882930----T:  8885535 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8885535----T:  8888140 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8885535----T:  8888140 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8888140----T:  8890745 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8888140----T:  8890745 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8890745----T:  8893350 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8890745----T:  8893350 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8893350----T:  8895955 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8893350----T:  8895955 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8895955----T:  8898560 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8895955----T:  8898560 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8898560----T:  8901165 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8898560----T:  8901165 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8901165----T:  8903770 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8901165----T:  8903770 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8903770----T:  8906375 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8903770----T:  8906375 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8906375----T:  8908980 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8906375----T:  8908980 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8908980----T:  8911585 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8908980----T:  8911585 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8911585----T:  8914190 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8911585----T:  8914190 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8914190----T:  8916795 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8914190----T:  8916795 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8916795----T:  8919400 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8916795----T:  8919400 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8919400----T:  8922005 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8919400----T:  8922005 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8922005----T:  8924610 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8922005----T:  8924610 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8924610----T:  8927215 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8924610----T:  8927215 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8927215----T:  8929820 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8927215----T:  8929820 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8929820----T:  8932425 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8929820----T:  8932425 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8932425----T:  8935030 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8932425----T:  8935030 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8935030----T:  8937635 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8935030----T:  8937635 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8937635----T:  8940240 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8937635----T:  8940240 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8940240----T:  8942845 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8940240----T:  8942845 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8942845----T:  8945450 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8942845----T:  8945450 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8945450----T:  8948055 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8945450----T:  8948055 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8948055----T:  8950660 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8948055----T:  8950660 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8950660----T:  8953265 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8950660----T:  8953265 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8953265----T:  8955870 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8953265----T:  8955870 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8955870----T:  8958475 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8955870----T:  8958475 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8958475----T:  8961080 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8958475----T:  8961080 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8961080----T:  8963685 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8961080----T:  8963685 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8963685----T:  8966290 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8963685----T:  8966290 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8966290----T:  8968895 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8966290----T:  8968895 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8968895----T:  8971500 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8968895----T:  8971500 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8971500----T:  8974105 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8971500----T:  8974105 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8974105----T:  8976710 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8974105----T:  8976710 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8976710----T:  8979315 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8976710----T:  8979315 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8979315----T:  8981920 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8979315----T:  8981920 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8981920----T:  8984525 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8981920----T:  8984525 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8984525----T:  8987130 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8984525----T:  8987130 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8987130----T:  8989735 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8987130----T:  8989735 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8989735----T:  8992340 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8989735----T:  8992340 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8992340----T:  8994945 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8992340----T:  8994945 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8994945----T:  8997550 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8994945----T:  8997550 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8997550----T:  9000155 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8997550----T:  9000155 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9000155----T:  9002760 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9000155----T:  9002760 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9002760----T:  9005365 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9002760----T:  9005365 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9005365----T:  9007970 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9005365----T:  9007970 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9007971----T:  9010576 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9007971----T:  9010576 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9010796----T:  9013401 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9010796----T:  9013401 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9013401----T:  9016006 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9013401----T:  9016006 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9016006----T:  9018611 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9016006----T:  9018611 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9018611----T:  9021216 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9018611----T:  9021216 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9021216----T:  9023821 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9021216----T:  9023821 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9023821----T:  9026426 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9023821----T:  9026426 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9026426----T:  9029031 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9026426----T:  9029031 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9029031----T:  9031636 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9029031----T:  9031636 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9031636----T:  9034241 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9031636----T:  9034241 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9034241----T:  9036846 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9034241----T:  9036846 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9036846----T:  9039451 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9036846----T:  9039451 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9039451----T:  9042056 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9039451----T:  9042056 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9042056----T:  9044661 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9042056----T:  9044661 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9044661----T:  9047266 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9044661----T:  9047266 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9047266----T:  9049871 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9047266----T:  9049871 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9049871----T:  9052476 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9049871----T:  9052476 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9052476----T:  9055081 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9052476----T:  9055081 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9055081----T:  9057686 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9055081----T:  9057686 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9057686----T:  9060291 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9057686----T:  9060291 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9060291----T:  9062896 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9060291----T:  9062896 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9062896----T:  9065501 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9062896----T:  9065501 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9065501----T:  9068106 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9065501----T:  9068106 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9068106----T:  9070711 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9068106----T:  9070711 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9070711----T:  9073316 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9070711----T:  9073316 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9073316----T:  9075921 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9073316----T:  9075921 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9075921----T:  9078526 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9075921----T:  9078526 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9078526----T:  9081131 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9078526----T:  9081131 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9081131----T:  9083736 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9081131----T:  9083736 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9083736----T:  9086341 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9083736----T:  9086341 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9086341----T:  9088946 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9086341----T:  9088946 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9088946----T:  9091551 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9088946----T:  9091551 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9091551----T:  9094156 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9091551----T:  9094156 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9094156----T:  9096761 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9094156----T:  9096761 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9096761----T:  9099366 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9096761----T:  9099366 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9099366----T:  9101971 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9099366----T:  9101971 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9101971----T:  9104576 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9101971----T:  9104576 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9104576----T:  9107181 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9104576----T:  9107181 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9107181----T:  9109786 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9107181----T:  9109786 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9109786----T:  9112391 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9109786----T:  9112391 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9112391----T:  9114996 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9112391----T:  9114996 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9114996----T:  9117601 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9114996----T:  9117601 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9117601----T:  9120206 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9117601----T:  9120206 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9120206----T:  9122811 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9120206----T:  9122811 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9122811----T:  9125416 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9122811----T:  9125416 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9125416----T:  9128021 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9125416----T:  9128021 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9128021----T:  9130626 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9128021----T:  9130626 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9130626----T:  9133231 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9130626----T:  9133231 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9133231----T:  9135836 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9133231----T:  9135836 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9135836----T:  9138441 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9135836----T:  9138441 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9138441----T:  9141046 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9138441----T:  9141046 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9141046----T:  9143651 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9141046----T:  9143651 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9143651----T:  9146256 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9143651----T:  9146256 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9146256----T:  9148861 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9146256----T:  9148861 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9148861----T:  9151466 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9148861----T:  9151466 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9151466----T:  9154071 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9151466----T:  9154071 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9154071----T:  9156676 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9154071----T:  9156676 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9156676----T:  9159281 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9156676----T:  9159281 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9159282----T:  9161887 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9159282----T:  9161887 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9391648----T:  9413068 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(14.463201)
F:  9392274----T:  9394879 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9392274----T:  9394879 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9394879----T:  9397484 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9394879----T:  9397484 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9397485----T:  9400090 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9397485----T:  9400090 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9401194----T:  9403799 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9401194----T:  9403799 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9404840----T:  9407445 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9404840----T:  9407445 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9408032----T:  9410637 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9408032----T:  9410637 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9413068----T:  9415603 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9415604----T:  9418139 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9640290----T: 10788955 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(775.600952)
F:  9640831----T:  9643436 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9640831----T:  9643436 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9643436----T:  9646041 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9643436----T:  9646041 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9646041----T:  9648646 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9646041----T:  9648646 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9648646----T:  9651251 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9648646----T:  9651251 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9651251----T:  9653856 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9651251----T:  9653856 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9653856----T:  9656461 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9653856----T:  9656461 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9656461----T:  9659066 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9656461----T:  9659066 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9659066----T:  9661671 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9659066----T:  9661671 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9661671----T:  9664276 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9661671----T:  9664276 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9664276----T:  9666881 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9664276----T:  9666881 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9666881----T:  9669486 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9666881----T:  9669486 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9669486----T:  9672091 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9669486----T:  9672091 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9672091----T:  9674696 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9672091----T:  9674696 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9674696----T:  9677301 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9674696----T:  9677301 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9677301----T:  9679906 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9677301----T:  9679906 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9679906----T:  9682511 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9679906----T:  9682511 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9682511----T:  9685116 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9682511----T:  9685116 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9685116----T:  9687721 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9685116----T:  9687721 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9687721----T:  9690326 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9687721----T:  9690326 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9690326----T:  9692931 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9690326----T:  9692931 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9692931----T:  9695536 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9692931----T:  9695536 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9695536----T:  9698141 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9695536----T:  9698141 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9698141----T:  9700746 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9698141----T:  9700746 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9700746----T:  9703351 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9700746----T:  9703351 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9703351----T:  9705956 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9703351----T:  9705956 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9705956----T:  9708561 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9705956----T:  9708561 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9708561----T:  9711166 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9708561----T:  9711166 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9711166----T:  9713771 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9711166----T:  9713771 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9713771----T:  9716376 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9713771----T:  9716376 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9716376----T:  9718981 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9716376----T:  9718981 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9718981----T:  9721586 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9718981----T:  9721586 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9721586----T:  9724191 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9721586----T:  9724191 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9724191----T:  9726796 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9724191----T:  9726796 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9726796----T:  9729401 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9726796----T:  9729401 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9729401----T:  9732006 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9729401----T:  9732006 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9732006----T:  9734611 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9732006----T:  9734611 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9734611----T:  9737216 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9734611----T:  9737216 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9737216----T:  9739821 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9737216----T:  9739821 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9739821----T:  9742426 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9739821----T:  9742426 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9742426----T:  9745031 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9742426----T:  9745031 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9745031----T:  9747636 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9745031----T:  9747636 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9747636----T:  9750241 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9747636----T:  9750241 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9750241----T:  9752846 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9750241----T:  9752846 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9752846----T:  9755451 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9752846----T:  9755451 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9755451----T:  9758056 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9755451----T:  9758056 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9758056----T:  9760661 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9758056----T:  9760661 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9760661----T:  9763266 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9760661----T:  9763266 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9763266----T:  9765871 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9763266----T:  9765871 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9765871----T:  9768476 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9765871----T:  9768476 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9768476----T:  9771081 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9768476----T:  9771081 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9771081----T:  9773686 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9771081----T:  9773686 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9773686----T:  9776291 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9773686----T:  9776291 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9776291----T:  9778896 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9776291----T:  9778896 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9778896----T:  9781501 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9778896----T:  9781501 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9781501----T:  9784106 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9781501----T:  9784106 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9784106----T:  9786711 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9784106----T:  9786711 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9786711----T:  9789316 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9786711----T:  9789316 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9789316----T:  9791921 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9789316----T:  9791921 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9791921----T:  9794526 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9791921----T:  9794526 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9794526----T:  9797131 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9794526----T:  9797131 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9797131----T:  9799736 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9797131----T:  9799736 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9799736----T:  9802341 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9799736----T:  9802341 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9802341----T:  9804946 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9802341----T:  9804946 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9804946----T:  9807551 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9804946----T:  9807551 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9807551----T:  9810156 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9807551----T:  9810156 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9810156----T:  9812761 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9810156----T:  9812761 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9812761----T:  9815366 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9812761----T:  9815366 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9815366----T:  9817971 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9815366----T:  9817971 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9817971----T:  9820576 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9817971----T:  9820576 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9820576----T:  9823181 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9820576----T:  9823181 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9823181----T:  9825786 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9823181----T:  9825786 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9825786----T:  9828391 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9825786----T:  9828391 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9828391----T:  9830996 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9828391----T:  9830996 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9830996----T:  9833601 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9830996----T:  9833601 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9833601----T:  9836206 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9833601----T:  9836206 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9836206----T:  9838811 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9836206----T:  9838811 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9838811----T:  9841416 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9838811----T:  9841416 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9841416----T:  9844021 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9841416----T:  9844021 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9844021----T:  9846626 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9844021----T:  9846626 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9846626----T:  9849231 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9846626----T:  9849231 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9849231----T:  9851836 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9849231----T:  9851836 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9851836----T:  9854441 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9851836----T:  9854441 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9854441----T:  9857046 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9854441----T:  9857046 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9857046----T:  9859651 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9857046----T:  9859651 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9859651----T:  9862256 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9859651----T:  9862256 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9862256----T:  9864861 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9862256----T:  9864861 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9864861----T:  9867466 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9864861----T:  9867466 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9867466----T:  9870071 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9867466----T:  9870071 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9870071----T:  9872676 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9870071----T:  9872676 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9872676----T:  9875281 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9872676----T:  9875281 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9875281----T:  9877886 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9875281----T:  9877886 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9877886----T:  9880491 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9877886----T:  9880491 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9880491----T:  9883096 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9880491----T:  9883096 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9883096----T:  9885701 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9883096----T:  9885701 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9885701----T:  9888306 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9885701----T:  9888306 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9888306----T:  9890911 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9888306----T:  9890911 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9890911----T:  9893516 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9890911----T:  9893516 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9893516----T:  9896121 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9893516----T:  9896121 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9896121----T:  9898726 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9896121----T:  9898726 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9898727----T:  9901332 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9898727----T:  9901332 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9901863----T:  9904468 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9901863----T:  9904468 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9904468----T:  9907073 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9904468----T:  9907073 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9907073----T:  9909678 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9907073----T:  9909678 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9909678----T:  9912283 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9909678----T:  9912283 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9912283----T:  9914888 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9912283----T:  9914888 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9914888----T:  9917493 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9914888----T:  9917493 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9917493----T:  9920098 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9917493----T:  9920098 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9920098----T:  9922703 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9920098----T:  9922703 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9922703----T:  9925308 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9922703----T:  9925308 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9925308----T:  9927913 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9925308----T:  9927913 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9927913----T:  9930518 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9927913----T:  9930518 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9930518----T:  9933123 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9930518----T:  9933123 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9933123----T:  9935728 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9933123----T:  9935728 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9935728----T:  9938333 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9935728----T:  9938333 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9938333----T:  9940938 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9938333----T:  9940938 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9940938----T:  9943543 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9940938----T:  9943543 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9943543----T:  9946148 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9943543----T:  9946148 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9946148----T:  9948753 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9946148----T:  9948753 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9948753----T:  9951358 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9948753----T:  9951358 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9951358----T:  9953963 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9951358----T:  9953963 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9953963----T:  9956568 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9953963----T:  9956568 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9956568----T:  9959173 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9956568----T:  9959173 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9959173----T:  9961778 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9959173----T:  9961778 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9961778----T:  9964383 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9961778----T:  9964383 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9964383----T:  9966988 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9964383----T:  9966988 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9966988----T:  9969593 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9966988----T:  9969593 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9969593----T:  9972198 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9969593----T:  9972198 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9972198----T:  9974803 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9972198----T:  9974803 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9974803----T:  9977408 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9974803----T:  9977408 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9977408----T:  9980013 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9977408----T:  9980013 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9980013----T:  9982618 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9980013----T:  9982618 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9982618----T:  9985223 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9982618----T:  9985223 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9985223----T:  9987828 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9985223----T:  9987828 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9987828----T:  9990433 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9987828----T:  9990433 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9990433----T:  9993038 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9990433----T:  9993038 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9993038----T:  9995643 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9993038----T:  9995643 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9995643----T:  9998248 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9995643----T:  9998248 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9998248----T: 10000853 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9998248----T: 10000853 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10000853----T: 10003458 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10000853----T: 10003458 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10003458----T: 10006063 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10003458----T: 10006063 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10006063----T: 10008668 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10006063----T: 10008668 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10008668----T: 10011273 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10008668----T: 10011273 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10011273----T: 10013878 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10011273----T: 10013878 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10013878----T: 10016483 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10013878----T: 10016483 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10016483----T: 10019088 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10016483----T: 10019088 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10019088----T: 10021693 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10019088----T: 10021693 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10021693----T: 10024298 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10021693----T: 10024298 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10024298----T: 10026903 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10024298----T: 10026903 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10026903----T: 10029508 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10026903----T: 10029508 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10029508----T: 10032113 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10029508----T: 10032113 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10032113----T: 10034718 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10032113----T: 10034718 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10034718----T: 10037323 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10034718----T: 10037323 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10037323----T: 10039928 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10037323----T: 10039928 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10039928----T: 10042533 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10039928----T: 10042533 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10042533----T: 10045138 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10042533----T: 10045138 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10045138----T: 10047743 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10045138----T: 10047743 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10047743----T: 10050348 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10047743----T: 10050348 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10050348----T: 10052953 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10050348----T: 10052953 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10052953----T: 10055558 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10052953----T: 10055558 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10055558----T: 10058163 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10055558----T: 10058163 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10058163----T: 10060768 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10058163----T: 10060768 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10060768----T: 10063373 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10060768----T: 10063373 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10063373----T: 10065978 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10063373----T: 10065978 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10065978----T: 10068583 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10065978----T: 10068583 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10068583----T: 10071188 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10068583----T: 10071188 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10071188----T: 10073793 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10071188----T: 10073793 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10073793----T: 10076398 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10073793----T: 10076398 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10076398----T: 10079003 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10076398----T: 10079003 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10079003----T: 10081608 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10079003----T: 10081608 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10081608----T: 10084213 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10081608----T: 10084213 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10084213----T: 10086818 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10084213----T: 10086818 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10086818----T: 10089423 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10086818----T: 10089423 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10089423----T: 10092028 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10089423----T: 10092028 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10092028----T: 10094633 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10092028----T: 10094633 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10094633----T: 10097238 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10094633----T: 10097238 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10097238----T: 10099843 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10097238----T: 10099843 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10099843----T: 10102448 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10099843----T: 10102448 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10102448----T: 10105053 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10102448----T: 10105053 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10105053----T: 10107658 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10105053----T: 10107658 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10107658----T: 10110263 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10107658----T: 10110263 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10110263----T: 10112868 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10110263----T: 10112868 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10112868----T: 10115473 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10112868----T: 10115473 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10115473----T: 10118078 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10115473----T: 10118078 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10118078----T: 10120683 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10118078----T: 10120683 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10120683----T: 10123288 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10120683----T: 10123288 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10123288----T: 10125893 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10123288----T: 10125893 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10125893----T: 10128498 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10125893----T: 10128498 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10128498----T: 10131103 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10128498----T: 10131103 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10131103----T: 10133708 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10131103----T: 10133708 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10133708----T: 10136313 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10133708----T: 10136313 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10136313----T: 10138918 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10136313----T: 10138918 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10138918----T: 10141523 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10138918----T: 10141523 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10141524----T: 10144129 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10141524----T: 10144129 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10144453----T: 10147058 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10144453----T: 10147058 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10147058----T: 10149663 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10147058----T: 10149663 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10149663----T: 10152268 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10149663----T: 10152268 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10152268----T: 10154873 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10152268----T: 10154873 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10154873----T: 10157478 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10154873----T: 10157478 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10157478----T: 10160083 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10157478----T: 10160083 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10160083----T: 10162688 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10160083----T: 10162688 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10162688----T: 10165293 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10162688----T: 10165293 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10165293----T: 10167898 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10165293----T: 10167898 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10167898----T: 10170503 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10167898----T: 10170503 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10170503----T: 10173108 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10170503----T: 10173108 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10173108----T: 10175713 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10173108----T: 10175713 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10175713----T: 10178318 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10175713----T: 10178318 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10178318----T: 10180923 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10178318----T: 10180923 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10180923----T: 10183528 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10180923----T: 10183528 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10183528----T: 10186133 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10183528----T: 10186133 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10186133----T: 10188738 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10186133----T: 10188738 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10188738----T: 10191343 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10188738----T: 10191343 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10191343----T: 10193948 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10191343----T: 10193948 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10193948----T: 10196553 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10193948----T: 10196553 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10196553----T: 10199158 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10196553----T: 10199158 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10199158----T: 10201763 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10199158----T: 10201763 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10201763----T: 10204368 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10201763----T: 10204368 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10204368----T: 10206973 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10204368----T: 10206973 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10206973----T: 10209578 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10206973----T: 10209578 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10209578----T: 10212183 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10209578----T: 10212183 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10212183----T: 10214788 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10212183----T: 10214788 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10214788----T: 10217393 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10214788----T: 10217393 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10217393----T: 10219998 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10217393----T: 10219998 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10219998----T: 10222603 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10219998----T: 10222603 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10222603----T: 10225208 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10222603----T: 10225208 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10225208----T: 10227813 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10225208----T: 10227813 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10227813----T: 10230418 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10227813----T: 10230418 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10230418----T: 10233023 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10230418----T: 10233023 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10233023----T: 10235628 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10233023----T: 10235628 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10235628----T: 10238233 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10235628----T: 10238233 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10238233----T: 10240838 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10238233----T: 10240838 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10240838----T: 10243443 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10240838----T: 10243443 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10243443----T: 10246048 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10243443----T: 10246048 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10246048----T: 10248653 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10246048----T: 10248653 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10248653----T: 10251258 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10248653----T: 10251258 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10251258----T: 10253863 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10251258----T: 10253863 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10253863----T: 10256468 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10253863----T: 10256468 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10256468----T: 10259073 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10256468----T: 10259073 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10259073----T: 10261678 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10259073----T: 10261678 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10261678----T: 10264283 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10261678----T: 10264283 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10264283----T: 10266888 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10264283----T: 10266888 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10266888----T: 10269493 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10266888----T: 10269493 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10269493----T: 10272098 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10269493----T: 10272098 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10272098----T: 10274703 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10272098----T: 10274703 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10274703----T: 10277308 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10274703----T: 10277308 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10277308----T: 10279913 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10277308----T: 10279913 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10279913----T: 10282518 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10279913----T: 10282518 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10282518----T: 10285123 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10282518----T: 10285123 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10285123----T: 10287728 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10285123----T: 10287728 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10287728----T: 10290333 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10287728----T: 10290333 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10290333----T: 10292938 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10290333----T: 10292938 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10292938----T: 10295543 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10292938----T: 10295543 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10295543----T: 10298148 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10295543----T: 10298148 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10298148----T: 10300753 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10298148----T: 10300753 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10300753----T: 10303358 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10300753----T: 10303358 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10303358----T: 10305963 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10303358----T: 10305963 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10305963----T: 10308568 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10305963----T: 10308568 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10308568----T: 10311173 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10308568----T: 10311173 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10311173----T: 10313778 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10311173----T: 10313778 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10313778----T: 10316383 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10313778----T: 10316383 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10316383----T: 10318988 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10316383----T: 10318988 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10318988----T: 10321593 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10318988----T: 10321593 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10321593----T: 10324198 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10321593----T: 10324198 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10324198----T: 10326803 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10324198----T: 10326803 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10326803----T: 10329408 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10326803----T: 10329408 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10329408----T: 10332013 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10329408----T: 10332013 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10332013----T: 10334618 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10332013----T: 10334618 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10334618----T: 10337223 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10334618----T: 10337223 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10337223----T: 10339828 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10337223----T: 10339828 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10339828----T: 10342433 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10339828----T: 10342433 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10342433----T: 10345038 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10342433----T: 10345038 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10345038----T: 10347643 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10345038----T: 10347643 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10347643----T: 10350248 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10347643----T: 10350248 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10350248----T: 10352853 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10350248----T: 10352853 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10352853----T: 10355458 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10352853----T: 10355458 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10355458----T: 10358063 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10355458----T: 10358063 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10358063----T: 10360668 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10358063----T: 10360668 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10360669----T: 10363274 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10360669----T: 10363274 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10363530----T: 10366135 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10363530----T: 10366135 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10366135----T: 10368740 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10366135----T: 10368740 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10368740----T: 10371345 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10368740----T: 10371345 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10371345----T: 10373950 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10371345----T: 10373950 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10373950----T: 10376555 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10373950----T: 10376555 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10376555----T: 10379160 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10376555----T: 10379160 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10379160----T: 10381765 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10379160----T: 10381765 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10381765----T: 10384370 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10381765----T: 10384370 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10384370----T: 10386975 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10384370----T: 10386975 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10386975----T: 10389580 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10386975----T: 10389580 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10389580----T: 10392185 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10389580----T: 10392185 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10392185----T: 10394790 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10392185----T: 10394790 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10394790----T: 10397395 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10394790----T: 10397395 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10397395----T: 10400000 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10397395----T: 10400000 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10400000----T: 10402605 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10400000----T: 10402605 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10402605----T: 10405210 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10402605----T: 10405210 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10405210----T: 10407815 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10405210----T: 10407815 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10407815----T: 10410420 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10407815----T: 10410420 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10410420----T: 10413025 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10410420----T: 10413025 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10413025----T: 10415630 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10413025----T: 10415630 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10415630----T: 10418235 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10415630----T: 10418235 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10418235----T: 10420840 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10418235----T: 10420840 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10420840----T: 10423445 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10420840----T: 10423445 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10423445----T: 10426050 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10423445----T: 10426050 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10426050----T: 10428655 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10426050----T: 10428655 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10428655----T: 10431260 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10428655----T: 10431260 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10431260----T: 10433865 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10431260----T: 10433865 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10433865----T: 10436470 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10433865----T: 10436470 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10436470----T: 10439075 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10436470----T: 10439075 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10439075----T: 10441680 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10439075----T: 10441680 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10441680----T: 10444285 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10441680----T: 10444285 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10444285----T: 10446890 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10444285----T: 10446890 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10446890----T: 10449495 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10446890----T: 10449495 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10449495----T: 10452100 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10449495----T: 10452100 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10452100----T: 10454705 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10452100----T: 10454705 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10454705----T: 10457310 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10454705----T: 10457310 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10457310----T: 10459915 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10457310----T: 10459915 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10459915----T: 10462520 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10459915----T: 10462520 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10462520----T: 10465125 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10462520----T: 10465125 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10465125----T: 10467730 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10465125----T: 10467730 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10467730----T: 10470335 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10467730----T: 10470335 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10470335----T: 10472940 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10470335----T: 10472940 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10472940----T: 10475545 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10472940----T: 10475545 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10475545----T: 10478150 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10475545----T: 10478150 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10478150----T: 10480755 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10478150----T: 10480755 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10480755----T: 10483360 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10480755----T: 10483360 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10483360----T: 10485965 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10483360----T: 10485965 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10485965----T: 10488570 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10485965----T: 10488570 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10488570----T: 10491175 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10488570----T: 10491175 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10491175----T: 10493780 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10491175----T: 10493780 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10493780----T: 10496385 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10493780----T: 10496385 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10496385----T: 10498990 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10496385----T: 10498990 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10498990----T: 10501595 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10498990----T: 10501595 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10501595----T: 10504200 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10501595----T: 10504200 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10504200----T: 10506805 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10504200----T: 10506805 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10506805----T: 10509410 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10506805----T: 10509410 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10509410----T: 10512015 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10509410----T: 10512015 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10512015----T: 10514620 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10512015----T: 10514620 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10514620----T: 10517225 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10514620----T: 10517225 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10517225----T: 10519830 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10517225----T: 10519830 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10519830----T: 10522435 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10519830----T: 10522435 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10522435----T: 10525040 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10522435----T: 10525040 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10525040----T: 10527645 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10525040----T: 10527645 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10527645----T: 10530250 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10527645----T: 10530250 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10530250----T: 10532855 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10530250----T: 10532855 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10532855----T: 10535460 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10532855----T: 10535460 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10535460----T: 10538065 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10535460----T: 10538065 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10538065----T: 10540670 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10538065----T: 10540670 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10540670----T: 10543275 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10540670----T: 10543275 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10543275----T: 10545880 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10543275----T: 10545880 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10545880----T: 10548485 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10545880----T: 10548485 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10548485----T: 10551090 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10548485----T: 10551090 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10551090----T: 10553695 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10551090----T: 10553695 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10553695----T: 10556300 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10553695----T: 10556300 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10556300----T: 10558905 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10556300----T: 10558905 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10558905----T: 10561510 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10558905----T: 10561510 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10561510----T: 10564115 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10561510----T: 10564115 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10564115----T: 10566720 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10564115----T: 10566720 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10566720----T: 10569325 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10566720----T: 10569325 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10569325----T: 10571930 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10569325----T: 10571930 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10571930----T: 10574535 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10571930----T: 10574535 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10574535----T: 10577140 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10574535----T: 10577140 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10577140----T: 10579745 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10577140----T: 10579745 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10579745----T: 10582350 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10579745----T: 10582350 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10582350----T: 10584955 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10582350----T: 10584955 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10584955----T: 10587560 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10584955----T: 10587560 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10587560----T: 10590165 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10587560----T: 10590165 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10590165----T: 10592770 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10590165----T: 10592770 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10592770----T: 10595375 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10592770----T: 10595375 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10595375----T: 10597980 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10595375----T: 10597980 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10597980----T: 10600585 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10597980----T: 10600585 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10600585----T: 10603190 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10600585----T: 10603190 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10603190----T: 10605795 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10603190----T: 10605795 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10605795----T: 10608400 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10605795----T: 10608400 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10608400----T: 10611005 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10608400----T: 10611005 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10611005----T: 10613610 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10611005----T: 10613610 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10613610----T: 10616215 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10613610----T: 10616215 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10616215----T: 10618820 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10616215----T: 10618820 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10618821----T: 10621426 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10618821----T: 10621426 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10621727----T: 10624332 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10621727----T: 10624332 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10624332----T: 10626937 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10624332----T: 10626937 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10626937----T: 10629542 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10626937----T: 10629542 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10629542----T: 10632147 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10629542----T: 10632147 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10632147----T: 10634752 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10632147----T: 10634752 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10634752----T: 10637357 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10634752----T: 10637357 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10637357----T: 10639962 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10637357----T: 10639962 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10639962----T: 10642567 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10639962----T: 10642567 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10642567----T: 10645172 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10642567----T: 10645172 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10645172----T: 10647777 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10645172----T: 10647777 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10647777----T: 10650382 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10647777----T: 10650382 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10650382----T: 10652987 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10650382----T: 10652987 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10652987----T: 10655592 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10652987----T: 10655592 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10655592----T: 10658197 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10655592----T: 10658197 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10658197----T: 10660802 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10658197----T: 10660802 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10660802----T: 10663407 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10660802----T: 10663407 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10663407----T: 10666012 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10663407----T: 10666012 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10666012----T: 10668617 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10666012----T: 10668617 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10668617----T: 10671222 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10668617----T: 10671222 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10671222----T: 10673827 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10671222----T: 10673827 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10673827----T: 10676432 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10673827----T: 10676432 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10676432----T: 10679037 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10676432----T: 10679037 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10679037----T: 10681642 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10679037----T: 10681642 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10681642----T: 10684247 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10681642----T: 10684247 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10684247----T: 10686852 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10684247----T: 10686852 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10686852----T: 10689457 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10686852----T: 10689457 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10689457----T: 10692062 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10689457----T: 10692062 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10692062----T: 10694667 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10692062----T: 10694667 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10694667----T: 10697272 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10694667----T: 10697272 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10697272----T: 10699877 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10697272----T: 10699877 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10699877----T: 10702482 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10699877----T: 10702482 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10702482----T: 10705087 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10702482----T: 10705087 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10705087----T: 10707692 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10705087----T: 10707692 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10707692----T: 10710297 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10707692----T: 10710297 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10710297----T: 10712902 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10710297----T: 10712902 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10712902----T: 10715507 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10712902----T: 10715507 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10715507----T: 10718112 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10715507----T: 10718112 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10718112----T: 10720717 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10718112----T: 10720717 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10720717----T: 10723322 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10720717----T: 10723322 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10723322----T: 10725927 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10723322----T: 10725927 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10725927----T: 10728532 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10725927----T: 10728532 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10728532----T: 10731137 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10728532----T: 10731137 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10731137----T: 10733742 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10731137----T: 10733742 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10733742----T: 10736347 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10733742----T: 10736347 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10736347----T: 10738952 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10736347----T: 10738952 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10738952----T: 10741557 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10738952----T: 10741557 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10741557----T: 10744162 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10741557----T: 10744162 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10744162----T: 10746767 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10744162----T: 10746767 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10746767----T: 10749372 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10746767----T: 10749372 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10749372----T: 10751977 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10749372----T: 10751977 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10751977----T: 10754582 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10751977----T: 10754582 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10754582----T: 10757187 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10754582----T: 10757187 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10757187----T: 10759792 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10757187----T: 10759792 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10759792----T: 10762397 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10759792----T: 10762397 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10762397----T: 10765002 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10762397----T: 10765002 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10765002----T: 10767607 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10765002----T: 10767607 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10767607----T: 10770212 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10767607----T: 10770212 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10770212----T: 10772817 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10770212----T: 10772817 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10772817----T: 10775422 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10772817----T: 10775422 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10775422----T: 10778027 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10775422----T: 10778027 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10778027----T: 10780632 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10778027----T: 10780632 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10780633----T: 10783238 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10780633----T: 10783238 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11011105----T: 11047238 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(24.397705)
F: 11011728----T: 11014333 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11011728----T: 11014333 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11014333----T: 11016938 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11014333----T: 11016938 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11016938----T: 11019543 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11016938----T: 11019543 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11019543----T: 11022148 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11019543----T: 11022148 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11022149----T: 11024754 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11022149----T: 11024754 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11025382----T: 11027987 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11025382----T: 11027987 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11027987----T: 11030592 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11027987----T: 11030592 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11030593----T: 11033198 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11030593----T: 11033198 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11033824----T: 11036429 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11033824----T: 11036429 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11036429----T: 11039034 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11036429----T: 11039034 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11039035----T: 11041640 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11039035----T: 11041640 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11044469----T: 11047074 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11044469----T: 11047074 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11047238----T: 11049773 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11049774----T: 11052309 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11274460----T: 12269635 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(671.961487)
F: 11275002----T: 11277607 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11275002----T: 11277607 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11277607----T: 11280212 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11277607----T: 11280212 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11280212----T: 11282817 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11280212----T: 11282817 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11282817----T: 11285422 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11282817----T: 11285422 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11285422----T: 11288027 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11285422----T: 11288027 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11288027----T: 11290632 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11288027----T: 11290632 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11290632----T: 11293237 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11290632----T: 11293237 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11293237----T: 11295842 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11293237----T: 11295842 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11295842----T: 11298447 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11295842----T: 11298447 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11298447----T: 11301052 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11298447----T: 11301052 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11301052----T: 11303657 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11301052----T: 11303657 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11303657----T: 11306262 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11303657----T: 11306262 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11306262----T: 11308867 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11306262----T: 11308867 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11308867----T: 11311472 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11308867----T: 11311472 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11311472----T: 11314077 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11311472----T: 11314077 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11314077----T: 11316682 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11314077----T: 11316682 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11316682----T: 11319287 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11316682----T: 11319287 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11319287----T: 11321892 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11319287----T: 11321892 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11321892----T: 11324497 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11321892----T: 11324497 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11324497----T: 11327102 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11324497----T: 11327102 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11327102----T: 11329707 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11327102----T: 11329707 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11329707----T: 11332312 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11329707----T: 11332312 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11332312----T: 11334917 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11332312----T: 11334917 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11334917----T: 11337522 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11334917----T: 11337522 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11337522----T: 11340127 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11337522----T: 11340127 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11340127----T: 11342732 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11340127----T: 11342732 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11342732----T: 11345337 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11342732----T: 11345337 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11345337----T: 11347942 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11345337----T: 11347942 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11347942----T: 11350547 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11347942----T: 11350547 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11350547----T: 11353152 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11350547----T: 11353152 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11353152----T: 11355757 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11353152----T: 11355757 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11355757----T: 11358362 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11355757----T: 11358362 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11358362----T: 11360967 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11358362----T: 11360967 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11360967----T: 11363572 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11360967----T: 11363572 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11363572----T: 11366177 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11363572----T: 11366177 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11366177----T: 11368782 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11366177----T: 11368782 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11368782----T: 11371387 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11368782----T: 11371387 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11371387----T: 11373992 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11371387----T: 11373992 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11373992----T: 11376597 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11373992----T: 11376597 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11376597----T: 11379202 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11376597----T: 11379202 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11379202----T: 11381807 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11379202----T: 11381807 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11381807----T: 11384412 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11381807----T: 11384412 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11384412----T: 11387017 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11384412----T: 11387017 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11387017----T: 11389622 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11387017----T: 11389622 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11389622----T: 11392227 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11389622----T: 11392227 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11392227----T: 11394832 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11392227----T: 11394832 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11394832----T: 11397437 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11394832----T: 11397437 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11397437----T: 11400042 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11397437----T: 11400042 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11400042----T: 11402647 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11400042----T: 11402647 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11402647----T: 11405252 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11402647----T: 11405252 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11405252----T: 11407857 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11405252----T: 11407857 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11407857----T: 11410462 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11407857----T: 11410462 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11410462----T: 11413067 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11410462----T: 11413067 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11413067----T: 11415672 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11413067----T: 11415672 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11415672----T: 11418277 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11415672----T: 11418277 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11418277----T: 11420882 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11418277----T: 11420882 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11420882----T: 11423487 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11420882----T: 11423487 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11423487----T: 11426092 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11423487----T: 11426092 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11426092----T: 11428697 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11426092----T: 11428697 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11428697----T: 11431302 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11428697----T: 11431302 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11431302----T: 11433907 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11431302----T: 11433907 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11433907----T: 11436512 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11433907----T: 11436512 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11436512----T: 11439117 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11436512----T: 11439117 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11439117----T: 11441722 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11439117----T: 11441722 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11441722----T: 11444327 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11441722----T: 11444327 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11444327----T: 11446932 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11444327----T: 11446932 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11446932----T: 11449537 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11446932----T: 11449537 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11449537----T: 11452142 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11449537----T: 11452142 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11452142----T: 11454747 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11452142----T: 11454747 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11454747----T: 11457352 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11454747----T: 11457352 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11457352----T: 11459957 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11457352----T: 11459957 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11459957----T: 11462562 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11459957----T: 11462562 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11462562----T: 11465167 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11462562----T: 11465167 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11465167----T: 11467772 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11465167----T: 11467772 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11467772----T: 11470377 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11467772----T: 11470377 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11470377----T: 11472982 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11470377----T: 11472982 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11472982----T: 11475587 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11472982----T: 11475587 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11475587----T: 11478192 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11475587----T: 11478192 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11478192----T: 11480797 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11478192----T: 11480797 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11480797----T: 11483402 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11480797----T: 11483402 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11483402----T: 11486007 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11483402----T: 11486007 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11486007----T: 11488612 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11486007----T: 11488612 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11488612----T: 11491217 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11488612----T: 11491217 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11491217----T: 11493822 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11491217----T: 11493822 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11493822----T: 11496427 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11493822----T: 11496427 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11496427----T: 11499032 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11496427----T: 11499032 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11499032----T: 11501637 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11499032----T: 11501637 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11501637----T: 11504242 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11501637----T: 11504242 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11504242----T: 11506847 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11504242----T: 11506847 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11506847----T: 11509452 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11506847----T: 11509452 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11509452----T: 11512057 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11509452----T: 11512057 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11512057----T: 11514662 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11512057----T: 11514662 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11514662----T: 11517267 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11514662----T: 11517267 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11517267----T: 11519872 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11517267----T: 11519872 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11519872----T: 11522477 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11519872----T: 11522477 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11522477----T: 11525082 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11522477----T: 11525082 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11525082----T: 11527687 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11525082----T: 11527687 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11527687----T: 11530292 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11527687----T: 11530292 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11530292----T: 11532897 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11530292----T: 11532897 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11532898----T: 11535503 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11532898----T: 11535503 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11536022----T: 11538627 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11536022----T: 11538627 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11538627----T: 11541232 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11538627----T: 11541232 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11541232----T: 11543837 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11541232----T: 11543837 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11543837----T: 11546442 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11543837----T: 11546442 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11546442----T: 11549047 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11546442----T: 11549047 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11549047----T: 11551652 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11549047----T: 11551652 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11551652----T: 11554257 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11551652----T: 11554257 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11554257----T: 11556862 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11554257----T: 11556862 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11556862----T: 11559467 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11556862----T: 11559467 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11559467----T: 11562072 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11559467----T: 11562072 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11562072----T: 11564677 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11562072----T: 11564677 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11564677----T: 11567282 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11564677----T: 11567282 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11567282----T: 11569887 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11567282----T: 11569887 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11569887----T: 11572492 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11569887----T: 11572492 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11572492----T: 11575097 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11572492----T: 11575097 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11575097----T: 11577702 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11575097----T: 11577702 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11577702----T: 11580307 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11577702----T: 11580307 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11580307----T: 11582912 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11580307----T: 11582912 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11582912----T: 11585517 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11582912----T: 11585517 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11585517----T: 11588122 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11585517----T: 11588122 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11588122----T: 11590727 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11588122----T: 11590727 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11590727----T: 11593332 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11590727----T: 11593332 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11593332----T: 11595937 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11593332----T: 11595937 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11595937----T: 11598542 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11595937----T: 11598542 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11598542----T: 11601147 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11598542----T: 11601147 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11601147----T: 11603752 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11601147----T: 11603752 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11603752----T: 11606357 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11603752----T: 11606357 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11606357----T: 11608962 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11606357----T: 11608962 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11608962----T: 11611567 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11608962----T: 11611567 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11611567----T: 11614172 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11611567----T: 11614172 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11614172----T: 11616777 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11614172----T: 11616777 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11616777----T: 11619382 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11616777----T: 11619382 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11619382----T: 11621987 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11619382----T: 11621987 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11621987----T: 11624592 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11621987----T: 11624592 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11624592----T: 11627197 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11624592----T: 11627197 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11627197----T: 11629802 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11627197----T: 11629802 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11629802----T: 11632407 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11629802----T: 11632407 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11632407----T: 11635012 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11632407----T: 11635012 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11635012----T: 11637617 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11635012----T: 11637617 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11637617----T: 11640222 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11637617----T: 11640222 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11640222----T: 11642827 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11640222----T: 11642827 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11642827----T: 11645432 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11642827----T: 11645432 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11645432----T: 11648037 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11645432----T: 11648037 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11648037----T: 11650642 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11648037----T: 11650642 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11650642----T: 11653247 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11650642----T: 11653247 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11653247----T: 11655852 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11653247----T: 11655852 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11655852----T: 11658457 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11655852----T: 11658457 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11658457----T: 11661062 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11658457----T: 11661062 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11661062----T: 11663667 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11661062----T: 11663667 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11663667----T: 11666272 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11663667----T: 11666272 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11666272----T: 11668877 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11666272----T: 11668877 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11668877----T: 11671482 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11668877----T: 11671482 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11671482----T: 11674087 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11671482----T: 11674087 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11674087----T: 11676692 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11674087----T: 11676692 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11676692----T: 11679297 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11676692----T: 11679297 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11679297----T: 11681902 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11679297----T: 11681902 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11681902----T: 11684507 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11681902----T: 11684507 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11684507----T: 11687112 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11684507----T: 11687112 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11687112----T: 11689717 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11687112----T: 11689717 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11689717----T: 11692322 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11689717----T: 11692322 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11692322----T: 11694927 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11692322----T: 11694927 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11694927----T: 11697532 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11694927----T: 11697532 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11697532----T: 11700137 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11697532----T: 11700137 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11700137----T: 11702742 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11700137----T: 11702742 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11702742----T: 11705347 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11702742----T: 11705347 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11705347----T: 11707952 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11705347----T: 11707952 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11707952----T: 11710557 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11707952----T: 11710557 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11710557----T: 11713162 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11710557----T: 11713162 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11713162----T: 11715767 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11713162----T: 11715767 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11715767----T: 11718372 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11715767----T: 11718372 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11718372----T: 11720977 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11718372----T: 11720977 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11720977----T: 11723582 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11720977----T: 11723582 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11723582----T: 11726187 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11723582----T: 11726187 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11726187----T: 11728792 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11726187----T: 11728792 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11728792----T: 11731397 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11728792----T: 11731397 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11731397----T: 11734002 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11731397----T: 11734002 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11734003----T: 11736608 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11734003----T: 11736608 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11736891----T: 11739496 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11736891----T: 11739496 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11739496----T: 11742101 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11739496----T: 11742101 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11742101----T: 11744706 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11742101----T: 11744706 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11744706----T: 11747311 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11744706----T: 11747311 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11747311----T: 11749916 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11747311----T: 11749916 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11749916----T: 11752521 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11749916----T: 11752521 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11752521----T: 11755126 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11752521----T: 11755126 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11755126----T: 11757731 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11755126----T: 11757731 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11757731----T: 11760336 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11757731----T: 11760336 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11760336----T: 11762941 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11760336----T: 11762941 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11762941----T: 11765546 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11762941----T: 11765546 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11765546----T: 11768151 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11765546----T: 11768151 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11768151----T: 11770756 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11768151----T: 11770756 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11770756----T: 11773361 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11770756----T: 11773361 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11773361----T: 11775966 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11773361----T: 11775966 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11775966----T: 11778571 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11775966----T: 11778571 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11778571----T: 11781176 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11778571----T: 11781176 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11781176----T: 11783781 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11781176----T: 11783781 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11783781----T: 11786386 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11783781----T: 11786386 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11786386----T: 11788991 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11786386----T: 11788991 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11788991----T: 11791596 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11788991----T: 11791596 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11791596----T: 11794201 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11791596----T: 11794201 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11794201----T: 11796806 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11794201----T: 11796806 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11796806----T: 11799411 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11796806----T: 11799411 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11799411----T: 11802016 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11799411----T: 11802016 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11802016----T: 11804621 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11802016----T: 11804621 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11804621----T: 11807226 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11804621----T: 11807226 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11807226----T: 11809831 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11807226----T: 11809831 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11809831----T: 11812436 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11809831----T: 11812436 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11812436----T: 11815041 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11812436----T: 11815041 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11815041----T: 11817646 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11815041----T: 11817646 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11817646----T: 11820251 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11817646----T: 11820251 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11820251----T: 11822856 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11820251----T: 11822856 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11822856----T: 11825461 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11822856----T: 11825461 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11825461----T: 11828066 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11825461----T: 11828066 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11828066----T: 11830671 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11828066----T: 11830671 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11830671----T: 11833276 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11830671----T: 11833276 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11833276----T: 11835881 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11833276----T: 11835881 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11835881----T: 11838486 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11835881----T: 11838486 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11838486----T: 11841091 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11838486----T: 11841091 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11841091----T: 11843696 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11841091----T: 11843696 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11843696----T: 11846301 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11843696----T: 11846301 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11846301----T: 11848906 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11846301----T: 11848906 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11848906----T: 11851511 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11848906----T: 11851511 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11851511----T: 11854116 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11851511----T: 11854116 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11854116----T: 11856721 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11854116----T: 11856721 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11856721----T: 11859326 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11856721----T: 11859326 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11859326----T: 11861931 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11859326----T: 11861931 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11861931----T: 11864536 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11861931----T: 11864536 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11864536----T: 11867141 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11864536----T: 11867141 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11867141----T: 11869746 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11867141----T: 11869746 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11869746----T: 11872351 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11869746----T: 11872351 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11872351----T: 11874956 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11872351----T: 11874956 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11874956----T: 11877561 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11874956----T: 11877561 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11877561----T: 11880166 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11877561----T: 11880166 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11880166----T: 11882771 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11880166----T: 11882771 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11882771----T: 11885376 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11882771----T: 11885376 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11885376----T: 11887981 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11885376----T: 11887981 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11887981----T: 11890586 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11887981----T: 11890586 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11890586----T: 11893191 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11890586----T: 11893191 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11893191----T: 11895796 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11893191----T: 11895796 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11895796----T: 11898401 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11895796----T: 11898401 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11898401----T: 11901006 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11898401----T: 11901006 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11901006----T: 11903611 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11901006----T: 11903611 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11903611----T: 11906216 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11903611----T: 11906216 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11906216----T: 11908821 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11906216----T: 11908821 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11908821----T: 11911426 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11908821----T: 11911426 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11911426----T: 11914031 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11911426----T: 11914031 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11914031----T: 11916636 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11914031----T: 11916636 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11916636----T: 11919241 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11916636----T: 11919241 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11919241----T: 11921846 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11919241----T: 11921846 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11921846----T: 11924451 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11921846----T: 11924451 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11924451----T: 11927056 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11924451----T: 11927056 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11927056----T: 11929661 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11927056----T: 11929661 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11929661----T: 11932266 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11929661----T: 11932266 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11932266----T: 11934871 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11932266----T: 11934871 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11934872----T: 11937477 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11934872----T: 11937477 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11937808----T: 11940413 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11937808----T: 11940413 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11940413----T: 11943018 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11940413----T: 11943018 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11943018----T: 11945623 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11943018----T: 11945623 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11945623----T: 11948228 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11945623----T: 11948228 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11948228----T: 11950833 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11948228----T: 11950833 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11950833----T: 11953438 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11950833----T: 11953438 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11953438----T: 11956043 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11953438----T: 11956043 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11956043----T: 11958648 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11956043----T: 11958648 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11958648----T: 11961253 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11958648----T: 11961253 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11961253----T: 11963858 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11961253----T: 11963858 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11963858----T: 11966463 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11963858----T: 11966463 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11966463----T: 11969068 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11966463----T: 11969068 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11969068----T: 11971673 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11969068----T: 11971673 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11971673----T: 11974278 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11971673----T: 11974278 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11974278----T: 11976883 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11974278----T: 11976883 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11976883----T: 11979488 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11976883----T: 11979488 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11979488----T: 11982093 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11979488----T: 11982093 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11982093----T: 11984698 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11982093----T: 11984698 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11984698----T: 11987303 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11984698----T: 11987303 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11987303----T: 11989908 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11987303----T: 11989908 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11989908----T: 11992513 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11989908----T: 11992513 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11992513----T: 11995118 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11992513----T: 11995118 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11995118----T: 11997723 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11995118----T: 11997723 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11997723----T: 12000328 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11997723----T: 12000328 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12000328----T: 12002933 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12000328----T: 12002933 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12002933----T: 12005538 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12002933----T: 12005538 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12005538----T: 12008143 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12005538----T: 12008143 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12008143----T: 12010748 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12008143----T: 12010748 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12010748----T: 12013353 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12010748----T: 12013353 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12013353----T: 12015958 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12013353----T: 12015958 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12015958----T: 12018563 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12015958----T: 12018563 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12018563----T: 12021168 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12018563----T: 12021168 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12021168----T: 12023773 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12021168----T: 12023773 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12023773----T: 12026378 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12023773----T: 12026378 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12026378----T: 12028983 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12026378----T: 12028983 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12028983----T: 12031588 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12028983----T: 12031588 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12031588----T: 12034193 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12031588----T: 12034193 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12034193----T: 12036798 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12034193----T: 12036798 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12036798----T: 12039403 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12036798----T: 12039403 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12039403----T: 12042008 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12039403----T: 12042008 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12042008----T: 12044613 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12042008----T: 12044613 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12044613----T: 12047218 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12044613----T: 12047218 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12047218----T: 12049823 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12047218----T: 12049823 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12049823----T: 12052428 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12049823----T: 12052428 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12052428----T: 12055033 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12052428----T: 12055033 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12055033----T: 12057638 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12055033----T: 12057638 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12057638----T: 12060243 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12057638----T: 12060243 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12060243----T: 12062848 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12060243----T: 12062848 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12062848----T: 12065453 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12062848----T: 12065453 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12065453----T: 12068058 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12065453----T: 12068058 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12068058----T: 12070663 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12068058----T: 12070663 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12070663----T: 12073268 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12070663----T: 12073268 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12073268----T: 12075873 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12073268----T: 12075873 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12075873----T: 12078478 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12075873----T: 12078478 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12078478----T: 12081083 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12078478----T: 12081083 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12081083----T: 12083688 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12081083----T: 12083688 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12083688----T: 12086293 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12083688----T: 12086293 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12086293----T: 12088898 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12086293----T: 12088898 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12088898----T: 12091503 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12088898----T: 12091503 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12091503----T: 12094108 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12091503----T: 12094108 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12094108----T: 12096713 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12094108----T: 12096713 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12096713----T: 12099318 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12096713----T: 12099318 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12099318----T: 12101923 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12099318----T: 12101923 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12101923----T: 12104528 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12101923----T: 12104528 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12104528----T: 12107133 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12104528----T: 12107133 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12107133----T: 12109738 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12107133----T: 12109738 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12109738----T: 12112343 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12109738----T: 12112343 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12112343----T: 12114948 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12112343----T: 12114948 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12114948----T: 12117553 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12114948----T: 12117553 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12117553----T: 12120158 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12117553----T: 12120158 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12120158----T: 12122763 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12120158----T: 12122763 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12122763----T: 12125368 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12122763----T: 12125368 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12125369----T: 12127974 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12125369----T: 12127974 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12128446----T: 12131051 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12128446----T: 12131051 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12131051----T: 12133656 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12131051----T: 12133656 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12133656----T: 12136261 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12133656----T: 12136261 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12136261----T: 12138866 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12136261----T: 12138866 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12138866----T: 12141471 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12138866----T: 12141471 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12141471----T: 12144076 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12141471----T: 12144076 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12144076----T: 12146681 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12144076----T: 12146681 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12146681----T: 12149286 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12146681----T: 12149286 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12149286----T: 12151891 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12149286----T: 12151891 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12151891----T: 12154496 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12151891----T: 12154496 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12154496----T: 12157101 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12154496----T: 12157101 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12157101----T: 12159706 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12157101----T: 12159706 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12159706----T: 12162311 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12159706----T: 12162311 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12162311----T: 12164916 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12162311----T: 12164916 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12164916----T: 12167521 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12164916----T: 12167521 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12167521----T: 12170126 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12167521----T: 12170126 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12170126----T: 12172731 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12170126----T: 12172731 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12172731----T: 12175336 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12172731----T: 12175336 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12175336----T: 12177941 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12175336----T: 12177941 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12177941----T: 12180546 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12177941----T: 12180546 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12180546----T: 12183151 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12180546----T: 12183151 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12183151----T: 12185756 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12183151----T: 12185756 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12185756----T: 12188361 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12185756----T: 12188361 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12188361----T: 12190966 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12188361----T: 12190966 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12190966----T: 12193571 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12190966----T: 12193571 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12193571----T: 12196176 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12193571----T: 12196176 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12196176----T: 12198781 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12196176----T: 12198781 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12198781----T: 12201386 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12198781----T: 12201386 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12201386----T: 12203991 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12201386----T: 12203991 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12203991----T: 12206596 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12203991----T: 12206596 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12206596----T: 12209201 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12206596----T: 12209201 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12209201----T: 12211806 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12209201----T: 12211806 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12211806----T: 12214411 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12211806----T: 12214411 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12214411----T: 12217016 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12214411----T: 12217016 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12217016----T: 12219621 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12217016----T: 12219621 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12219621----T: 12222226 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12219621----T: 12222226 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12222226----T: 12224831 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12222226----T: 12224831 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12224831----T: 12227436 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12224831----T: 12227436 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12227436----T: 12230041 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12227436----T: 12230041 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12230041----T: 12232646 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12230041----T: 12232646 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12232646----T: 12235251 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12232646----T: 12235251 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12235251----T: 12237856 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12235251----T: 12237856 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12237856----T: 12240461 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12237856----T: 12240461 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12240461----T: 12243066 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12240461----T: 12243066 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12243066----T: 12245671 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12243066----T: 12245671 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12245671----T: 12248276 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12245671----T: 12248276 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12248276----T: 12250881 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12248276----T: 12250881 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12250881----T: 12253486 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12250881----T: 12253486 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12253486----T: 12256091 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12253486----T: 12256091 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12256091----T: 12258696 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12256091----T: 12258696 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12258696----T: 12261301 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12258696----T: 12261301 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12261301----T: 12263906 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12261301----T: 12263906 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12263907----T: 12266512 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12263907----T: 12266512 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12491785----T: 12524894 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(22.355841)
F: 12492126----T: 12494731 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12492126----T: 12494731 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12494732----T: 12497337 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12494732----T: 12497337 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12497625----T: 12500230 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12497625----T: 12500230 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12500230----T: 12502835 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12500230----T: 12502835 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12502835----T: 12505440 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12502835----T: 12505440 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12505440----T: 12508045 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12505440----T: 12508045 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12508046----T: 12510651 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12508046----T: 12510651 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12510987----T: 12513592 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12510987----T: 12513592 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12513879----T: 12516484 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12513879----T: 12516484 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12516484----T: 12519089 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12516484----T: 12519089 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12519090----T: 12521695 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12519090----T: 12521695 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12521999----T: 12524604 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12521999----T: 12524604 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12524894----T: 12527429 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12527430----T: 12529965 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12752116----T: 12764214 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(8.168805)
F: 12752456----T: 12755061 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12752456----T: 12755061 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12755401----T: 12758006 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12755401----T: 12758006 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12758007----T: 12760612 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12758007----T: 12760612 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12986364----T: 12989556 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.155300)
F: 12989556----T: 12992091 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12992092----T: 12994697 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12992092----T: 13000332 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13002937----T: 13005542 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13002937----T: 13011177 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13013782----T: 13016387 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13013782----T: 13029477 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13032082----T: 13034687 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13032082----T: 13062805 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13065410----T: 13068015 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13065410----T: 13126246 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13128851----T: 13131456 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13128851----T: 13249940 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13252545----T: 13255150 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13252545----T: 13260785 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13263390----T: 13265995 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13263390----T: 13271630 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13274235----T: 13276840 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13274235----T: 13289930 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13292535----T: 13295140 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13292535----T: 13305423 	 St: 0 Sz: 102400 	 Sm: 0 	 T: device_sync(8.702229)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8049000(cycle), 5434.841309(us)
Tot_kernel_exec_time_and_fault_time: 155334450(cycle), 104884.843750(us)
Tot_memcpy_h2d_time: 7491896(cycle), 5058.673828(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 7519781(cycle), 5077.502441(us)
Tot_devicesync_time: 315936(cycle), 213.326126(us)
Tot_writeback_time: 6718295(cycle), 4536.323242(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 7062116(cycle), 4768.478027(us)
GPGPU-Sim: *** exit detected ***
