`timescale 1ns / 1ps

module top(
    input a, b,
    output y
    );
    
assign y = a | b;   ///// | or ~ not ^ XOR 



endmodule
