{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724037421724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724037421725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 00:17:01 2024 " "Processing started: Mon Aug 19 00:17:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724037421725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037421725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037421725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724037421979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724037421980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUControl alucontrol Verilog1.v(197) " "Verilog HDL Declaration information at Verilog1.v(197): object \"ALUControl\" differs only in case from object \"alucontrol\" in the same scope" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 197 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724037430439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc Verilog1.v(189) " "Verilog HDL Declaration information at Verilog1.v(189): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 189 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724037430440 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Verilog1.v " "Entity \"Mux\" obtained from \"Verilog1.v\" instead of from Quartus Prime megafunction library" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 316 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1724037430442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 12 12 " "Found 12 design units, including 12 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALUControl " "Found entity 3: ALUControl" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "4 Control " "Found entity 4: Control" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataMemory " "Found entity 5: DataMemory" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "6 Datapath " "Found entity 6: Datapath" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "7 Display " "Found entity 7: Display" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "8 ImmGen " "Found entity 8: ImmGen" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "9 InstructionMemory " "Found entity 9: InstructionMemory" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mux " "Found entity 10: Mux" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "11 PC " "Found entity 11: PC" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registers " "Found entity 12: Registers" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_115.v 1 1 " "Using design file DE2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724037430500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1724037430500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724037430512 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115.v(18) " "Output port \"LEDG\" at DE2_115.v(18) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430514 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115.v(19) " "Output port \"LEDR\" at DE2_115.v(19) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430514 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115.v(31) " "Output port \"HEX0\" at DE2_115.v(31) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430514 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115.v(32) " "Output port \"HEX1\" at DE2_115.v(32) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430514 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115.v(33) " "Output port \"HEX2\" at DE2_115.v(33) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115.v(34) " "Output port \"HEX3\" at DE2_115.v(34) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115.v(35) " "Output port \"HEX4\" at DE2_115.v(35) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115.v(36) " "Output port \"HEX5\" at DE2_115.v(36) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.v(67) " "Output port \"VGA_B\" at DE2_115.v(67) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.v(70) " "Output port \"VGA_G\" at DE2_115.v(70) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.v(72) " "Output port \"VGA_R\" at DE2_115.v(72) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.v(106) " "Output port \"ENET0_TX_DATA\" at DE2_115.v(106) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.v(125) " "Output port \"ENET1_TX_DATA\" at DE2_115.v(125) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.v(137) " "Output port \"OTG_ADDR\" at DE2_115.v(137) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.v(149) " "Output port \"DRAM_ADDR\" at DE2_115.v(149) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.v(150) " "Output port \"DRAM_BA\" at DE2_115.v(150) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.v(156) " "Output port \"DRAM_DQM\" at DE2_115.v(156) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115.v(161) " "Output port \"SRAM_ADDR\" at DE2_115.v(161) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.v(170) " "Output port \"FL_ADDR\" at DE2_115.v(170) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.v(15) " "Output port \"SMA_CLKOUT\" at DE2_115.v(15) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.v(41) " "Output port \"LCD_BLON\" at DE2_115.v(41) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.v(43) " "Output port \"LCD_EN\" at DE2_115.v(43) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.v(44) " "Output port \"LCD_ON\" at DE2_115.v(44) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.v(45) " "Output port \"LCD_RS\" at DE2_115.v(45) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.v(46) " "Output port \"LCD_RW\" at DE2_115.v(46) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2_115.v(50) " "Output port \"UART_RTS\" at DE2_115.v(50) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.v(52) " "Output port \"UART_TXD\" at DE2_115.v(52) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.v(61) " "Output port \"SD_CLK\" at DE2_115.v(61) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.v(68) " "Output port \"VGA_BLANK_N\" at DE2_115.v(68) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.v(69) " "Output port \"VGA_CLK\" at DE2_115.v(69) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.v(71) " "Output port \"VGA_HS\" at DE2_115.v(71) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.v(73) " "Output port \"VGA_SYNC_N\" at DE2_115.v(73) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.v(74) " "Output port \"VGA_VS\" at DE2_115.v(74) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.v(80) " "Output port \"AUD_DACDAT\" at DE2_115.v(80) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.v(82) " "Output port \"AUD_XCK\" at DE2_115.v(82) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.v(85) " "Output port \"EEP_I2C_SCLK\" at DE2_115.v(85) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.v(89) " "Output port \"I2C_SCLK\" at DE2_115.v(89) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.v(93) " "Output port \"ENET0_GTX_CLK\" at DE2_115.v(93) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.v(96) " "Output port \"ENET0_MDC\" at DE2_115.v(96) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.v(98) " "Output port \"ENET0_RST_N\" at DE2_115.v(98) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430515 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.v(107) " "Output port \"ENET0_TX_EN\" at DE2_115.v(107) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.v(108) " "Output port \"ENET0_TX_ER\" at DE2_115.v(108) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.v(112) " "Output port \"ENET1_GTX_CLK\" at DE2_115.v(112) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.v(115) " "Output port \"ENET1_MDC\" at DE2_115.v(115) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.v(117) " "Output port \"ENET1_RST_N\" at DE2_115.v(117) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.v(126) " "Output port \"ENET1_TX_EN\" at DE2_115.v(126) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.v(127) " "Output port \"ENET1_TX_ER\" at DE2_115.v(127) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.v(133) " "Output port \"TD_RESET_N\" at DE2_115.v(133) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.v(138) " "Output port \"OTG_CS_N\" at DE2_115.v(138) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.v(141) " "Output port \"OTG_RD_N\" at DE2_115.v(141) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.v(142) " "Output port \"OTG_RST_N\" at DE2_115.v(142) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N DE2_115.v(143) " "Output port \"OTG_WE_N\" at DE2_115.v(143) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.v(151) " "Output port \"DRAM_CAS_N\" at DE2_115.v(151) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.v(152) " "Output port \"DRAM_CKE\" at DE2_115.v(152) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.v(153) " "Output port \"DRAM_CLK\" at DE2_115.v(153) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.v(154) " "Output port \"DRAM_CS_N\" at DE2_115.v(154) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.v(157) " "Output port \"DRAM_RAS_N\" at DE2_115.v(157) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.v(158) " "Output port \"DRAM_WE_N\" at DE2_115.v(158) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115.v(162) " "Output port \"SRAM_CE_N\" at DE2_115.v(162) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115.v(164) " "Output port \"SRAM_LB_N\" at DE2_115.v(164) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115.v(165) " "Output port \"SRAM_OE_N\" at DE2_115.v(165) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115.v(166) " "Output port \"SRAM_UB_N\" at DE2_115.v(166) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115.v(167) " "Output port \"SRAM_WE_N\" at DE2_115.v(167) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.v(171) " "Output port \"FL_CE_N\" at DE2_115.v(171) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.v(173) " "Output port \"FL_OE_N\" at DE2_115.v(173) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.v(174) " "Output port \"FL_RST_N\" at DE2_115.v(174) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.v(176) " "Output port \"FL_WE_N\" at DE2_115.v(176) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.v(178) " "Output port \"FL_WP_N\" at DE2_115.v(178) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724037430516 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath\"" {  } { { "DE2_115.v" "datapath" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Datapath:datapath\|Add:add0 " "Elaborating entity \"Add\" for hierarchy \"Datapath:datapath\|Add:add0\"" {  } { { "Verilog1.v" "add0" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath\|ALU:alu\"" {  } { { "Verilog1.v" "alu" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430537 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Verilog1.v(37) " "Verilog HDL Case Statement warning at Verilog1.v(37): case item expression covers a value already covered by a previous case item" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1724037430538 "|DE2_115|Datapath:datapath|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Verilog1.v(38) " "Verilog HDL Case Statement warning at Verilog1.v(38): case item expression covers a value already covered by a previous case item" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1724037430538 "|DE2_115|Datapath:datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:datapath\|ALUControl:alucontrol " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:datapath\|ALUControl:alucontrol\"" {  } { { "Verilog1.v" "alucontrol" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Datapath:datapath\|Control:control " "Elaborating entity \"Control\" for hierarchy \"Datapath:datapath\|Control:control\"" {  } { { "Verilog1.v" "control" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:datapath\|DataMemory:datamemory " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:datapath\|DataMemory:datamemory\"" {  } { { "Verilog1.v" "datamemory" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430552 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData Verilog1.v(171) " "Verilog HDL Always Construct warning at Verilog1.v(171): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724037430554 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] Verilog1.v(173) " "Inferred latch for \"readData\[0\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] Verilog1.v(173) " "Inferred latch for \"readData\[1\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] Verilog1.v(173) " "Inferred latch for \"readData\[2\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] Verilog1.v(173) " "Inferred latch for \"readData\[3\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] Verilog1.v(173) " "Inferred latch for \"readData\[4\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] Verilog1.v(173) " "Inferred latch for \"readData\[5\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] Verilog1.v(173) " "Inferred latch for \"readData\[6\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] Verilog1.v(173) " "Inferred latch for \"readData\[7\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] Verilog1.v(173) " "Inferred latch for \"readData\[8\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] Verilog1.v(173) " "Inferred latch for \"readData\[9\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] Verilog1.v(173) " "Inferred latch for \"readData\[10\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] Verilog1.v(173) " "Inferred latch for \"readData\[11\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] Verilog1.v(173) " "Inferred latch for \"readData\[12\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] Verilog1.v(173) " "Inferred latch for \"readData\[13\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] Verilog1.v(173) " "Inferred latch for \"readData\[14\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] Verilog1.v(173) " "Inferred latch for \"readData\[15\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] Verilog1.v(173) " "Inferred latch for \"readData\[16\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] Verilog1.v(173) " "Inferred latch for \"readData\[17\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] Verilog1.v(173) " "Inferred latch for \"readData\[18\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] Verilog1.v(173) " "Inferred latch for \"readData\[19\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] Verilog1.v(173) " "Inferred latch for \"readData\[20\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] Verilog1.v(173) " "Inferred latch for \"readData\[21\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430555 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] Verilog1.v(173) " "Inferred latch for \"readData\[22\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] Verilog1.v(173) " "Inferred latch for \"readData\[23\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] Verilog1.v(173) " "Inferred latch for \"readData\[24\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] Verilog1.v(173) " "Inferred latch for \"readData\[25\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] Verilog1.v(173) " "Inferred latch for \"readData\[26\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] Verilog1.v(173) " "Inferred latch for \"readData\[27\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] Verilog1.v(173) " "Inferred latch for \"readData\[28\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] Verilog1.v(173) " "Inferred latch for \"readData\[29\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] Verilog1.v(173) " "Inferred latch for \"readData\[30\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] Verilog1.v(173) " "Inferred latch for \"readData\[31\]\" at Verilog1.v(173)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037430556 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Datapath:datapath\|Display:display " "Elaborating entity \"Display\" for hierarchy \"Datapath:datapath\|Display:display\"" {  } { { "Verilog1.v" "display" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(246) " "Verilog HDL assignment warning at Verilog1.v(246): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724037430560 "|DE2_115|Datapath:datapath|Display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(247) " "Verilog HDL assignment warning at Verilog1.v(247): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724037430560 "|DE2_115|Datapath:datapath|Display:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "units_digit Verilog1.v(250) " "Verilog HDL Always Construct warning at Verilog1.v(250): variable \"units_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724037430561 "|DE2_115|Datapath:datapath|Display:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_digit Verilog1.v(251) " "Verilog HDL Always Construct warning at Verilog1.v(251): variable \"tens_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724037430561 "|DE2_115|Datapath:datapath|Display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen Datapath:datapath\|ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"Datapath:datapath\|ImmGen:immgen\"" {  } { { "Verilog1.v" "immgen" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Datapath:datapath\|InstructionMemory:instructionmemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"Datapath:datapath\|InstructionMemory:instructionmemory\"" {  } { { "Verilog1.v" "instructionmemory" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430571 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Verilog1.v(291) " "Net \"memory.data_a\" at Verilog1.v(291) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 291 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724037430573 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Verilog1.v(291) " "Net \"memory.waddr_a\" at Verilog1.v(291) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 291 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724037430573 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Verilog1.v(291) " "Net \"memory.we_a\" at Verilog1.v(291) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 291 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724037430573 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Datapath:datapath\|Mux:mux0 " "Elaborating entity \"Mux\" for hierarchy \"Datapath:datapath\|Mux:mux0\"" {  } { { "Verilog1.v" "mux0" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Datapath:datapath\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Datapath:datapath\|PC:pc\"" {  } { { "Verilog1.v" "pc" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Datapath:datapath\|Registers:registers " "Elaborating entity \"Registers\" for hierarchy \"Datapath:datapath\|Registers:registers\"" {  } { { "Verilog1.v" "registers" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037430585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724037431232 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724037431237 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1724037431237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724037431255 "|DE2_115|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724037431255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037431316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724037431536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724037431536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "69 " "Design contains 69 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724037431596 "|DE2_115|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724037431596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724037431598 ""} { "Info" "ICUT_CUT_TM_OPINS" "228 " "Implemented 228 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724037431598 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "103 " "Implemented 103 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724037431598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724037431598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 485 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 485 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724037431621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 00:17:11 2024 " "Processing ended: Mon Aug 19 00:17:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724037431621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724037431621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724037431621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724037431621 ""}
