
prog_Mini-projMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f218  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020cc  0800f3e8  0800f3e8  0001f3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080114b4  080114b4  000300c8  2**0
                  CONTENTS
  4 .ARM          00000008  080114b4  080114b4  000214b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080114bc  080114bc  000300c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114bc  080114bc  000214bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080114c0  080114c0  000214c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  080114c4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008de4  200000c8  0801158c  000300c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008eac  0801158c  00038eac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f002  00000000  00000000  000300f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c7a  00000000  00000000  0005f0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002600  00000000  00000000  00064d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002368  00000000  00000000  00067378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e4b4  00000000  00000000  000696e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a92c  00000000  00000000  00097b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011548e  00000000  00000000  000c24c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d794e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a594  00000000  00000000  001d79a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c8 	.word	0x200000c8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f3d0 	.word	0x0800f3d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000cc 	.word	0x200000cc
 800020c:	0800f3d0 	.word	0x0800f3d0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b96e 	b.w	8000d90 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468c      	mov	ip, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f040 8083 	bne.w	8000be2 <__udivmoddi4+0x116>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d947      	bls.n	8000b72 <__udivmoddi4+0xa6>
 8000ae2:	fab2 f282 	clz	r2, r2
 8000ae6:	b142      	cbz	r2, 8000afa <__udivmoddi4+0x2e>
 8000ae8:	f1c2 0020 	rsb	r0, r2, #32
 8000aec:	fa24 f000 	lsr.w	r0, r4, r0
 8000af0:	4091      	lsls	r1, r2
 8000af2:	4097      	lsls	r7, r2
 8000af4:	ea40 0c01 	orr.w	ip, r0, r1
 8000af8:	4094      	lsls	r4, r2
 8000afa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	fbbc f6f8 	udiv	r6, ip, r8
 8000b04:	fa1f fe87 	uxth.w	lr, r7
 8000b08:	fb08 c116 	mls	r1, r8, r6, ip
 8000b0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b10:	fb06 f10e 	mul.w	r1, r6, lr
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x60>
 8000b18:	18fb      	adds	r3, r7, r3
 8000b1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b1e:	f080 8119 	bcs.w	8000d54 <__udivmoddi4+0x288>
 8000b22:	4299      	cmp	r1, r3
 8000b24:	f240 8116 	bls.w	8000d54 <__udivmoddi4+0x288>
 8000b28:	3e02      	subs	r6, #2
 8000b2a:	443b      	add	r3, r7
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	b2a4      	uxth	r4, r4
 8000b30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b34:	fb08 3310 	mls	r3, r8, r0, r3
 8000b38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b40:	45a6      	cmp	lr, r4
 8000b42:	d909      	bls.n	8000b58 <__udivmoddi4+0x8c>
 8000b44:	193c      	adds	r4, r7, r4
 8000b46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b4a:	f080 8105 	bcs.w	8000d58 <__udivmoddi4+0x28c>
 8000b4e:	45a6      	cmp	lr, r4
 8000b50:	f240 8102 	bls.w	8000d58 <__udivmoddi4+0x28c>
 8000b54:	3802      	subs	r0, #2
 8000b56:	443c      	add	r4, r7
 8000b58:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b5c:	eba4 040e 	sub.w	r4, r4, lr
 8000b60:	2600      	movs	r6, #0
 8000b62:	b11d      	cbz	r5, 8000b6c <__udivmoddi4+0xa0>
 8000b64:	40d4      	lsrs	r4, r2
 8000b66:	2300      	movs	r3, #0
 8000b68:	e9c5 4300 	strd	r4, r3, [r5]
 8000b6c:	4631      	mov	r1, r6
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	b902      	cbnz	r2, 8000b76 <__udivmoddi4+0xaa>
 8000b74:	deff      	udf	#255	; 0xff
 8000b76:	fab2 f282 	clz	r2, r2
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d150      	bne.n	8000c20 <__udivmoddi4+0x154>
 8000b7e:	1bcb      	subs	r3, r1, r7
 8000b80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b84:	fa1f f887 	uxth.w	r8, r7
 8000b88:	2601      	movs	r6, #1
 8000b8a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b8e:	0c21      	lsrs	r1, r4, #16
 8000b90:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b98:	fb08 f30c 	mul.w	r3, r8, ip
 8000b9c:	428b      	cmp	r3, r1
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0xe4>
 8000ba0:	1879      	adds	r1, r7, r1
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0xe2>
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	f200 80e9 	bhi.w	8000d80 <__udivmoddi4+0x2b4>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1ac9      	subs	r1, r1, r3
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bbc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x10c>
 8000bc8:	193c      	adds	r4, r7, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x10a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80d9 	bhi.w	8000d88 <__udivmoddi4+0x2bc>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e7bf      	b.n	8000b62 <__udivmoddi4+0x96>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0x12e>
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	f000 80b1 	beq.w	8000d4e <__udivmoddi4+0x282>
 8000bec:	2600      	movs	r6, #0
 8000bee:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf2:	4630      	mov	r0, r6
 8000bf4:	4631      	mov	r1, r6
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	fab3 f683 	clz	r6, r3
 8000bfe:	2e00      	cmp	r6, #0
 8000c00:	d14a      	bne.n	8000c98 <__udivmoddi4+0x1cc>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0x140>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 80b8 	bhi.w	8000d7c <__udivmoddi4+0x2b0>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	468c      	mov	ip, r1
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0a8      	beq.n	8000b6c <__udivmoddi4+0xa0>
 8000c1a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c1e:	e7a5      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000c20:	f1c2 0320 	rsb	r3, r2, #32
 8000c24:	fa20 f603 	lsr.w	r6, r0, r3
 8000c28:	4097      	lsls	r7, r2
 8000c2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c2e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c32:	40d9      	lsrs	r1, r3
 8000c34:	4330      	orrs	r0, r6
 8000c36:	0c03      	lsrs	r3, r0, #16
 8000c38:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c3c:	fa1f f887 	uxth.w	r8, r7
 8000c40:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c48:	fb06 f108 	mul.w	r1, r6, r8
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x19c>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c5a:	f080 808d 	bcs.w	8000d78 <__udivmoddi4+0x2ac>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 808a 	bls.w	8000d78 <__udivmoddi4+0x2ac>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b281      	uxth	r1, r0
 8000c6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c78:	fb00 f308 	mul.w	r3, r0, r8
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x1c4>
 8000c80:	1879      	adds	r1, r7, r1
 8000c82:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c86:	d273      	bcs.n	8000d70 <__udivmoddi4+0x2a4>
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d971      	bls.n	8000d70 <__udivmoddi4+0x2a4>
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	4439      	add	r1, r7
 8000c90:	1acb      	subs	r3, r1, r3
 8000c92:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c96:	e778      	b.n	8000b8a <__udivmoddi4+0xbe>
 8000c98:	f1c6 0c20 	rsb	ip, r6, #32
 8000c9c:	fa03 f406 	lsl.w	r4, r3, r6
 8000ca0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ca4:	431c      	orrs	r4, r3
 8000ca6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000caa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cae:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cb2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	0c3b      	lsrs	r3, r7, #16
 8000cba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cbe:	fa1f f884 	uxth.w	r8, r4
 8000cc2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cc6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cca:	fb09 fa08 	mul.w	sl, r9, r8
 8000cce:	458a      	cmp	sl, r1
 8000cd0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cd4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x220>
 8000cda:	1861      	adds	r1, r4, r1
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce0:	d248      	bcs.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce2:	458a      	cmp	sl, r1
 8000ce4:	d946      	bls.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cea:	4421      	add	r1, r4
 8000cec:	eba1 010a 	sub.w	r1, r1, sl
 8000cf0:	b2bf      	uxth	r7, r7
 8000cf2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cfa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cfe:	fb00 f808 	mul.w	r8, r0, r8
 8000d02:	45b8      	cmp	r8, r7
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x24a>
 8000d06:	19e7      	adds	r7, r4, r7
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d22e      	bcs.n	8000d6c <__udivmoddi4+0x2a0>
 8000d0e:	45b8      	cmp	r8, r7
 8000d10:	d92c      	bls.n	8000d6c <__udivmoddi4+0x2a0>
 8000d12:	3802      	subs	r0, #2
 8000d14:	4427      	add	r7, r4
 8000d16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1a:	eba7 0708 	sub.w	r7, r7, r8
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	454f      	cmp	r7, r9
 8000d24:	46c6      	mov	lr, r8
 8000d26:	4649      	mov	r1, r9
 8000d28:	d31a      	bcc.n	8000d60 <__udivmoddi4+0x294>
 8000d2a:	d017      	beq.n	8000d5c <__udivmoddi4+0x290>
 8000d2c:	b15d      	cbz	r5, 8000d46 <__udivmoddi4+0x27a>
 8000d2e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d32:	eb67 0701 	sbc.w	r7, r7, r1
 8000d36:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d40:	40f7      	lsrs	r7, r6
 8000d42:	e9c5 2700 	strd	r2, r7, [r5]
 8000d46:	2600      	movs	r6, #0
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	462e      	mov	r6, r5
 8000d50:	4628      	mov	r0, r5
 8000d52:	e70b      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000d54:	4606      	mov	r6, r0
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0x60>
 8000d58:	4618      	mov	r0, r3
 8000d5a:	e6fd      	b.n	8000b58 <__udivmoddi4+0x8c>
 8000d5c:	4543      	cmp	r3, r8
 8000d5e:	d2e5      	bcs.n	8000d2c <__udivmoddi4+0x260>
 8000d60:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d64:	eb69 0104 	sbc.w	r1, r9, r4
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7df      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e7d2      	b.n	8000d16 <__udivmoddi4+0x24a>
 8000d70:	4660      	mov	r0, ip
 8000d72:	e78d      	b.n	8000c90 <__udivmoddi4+0x1c4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7b9      	b.n	8000cec <__udivmoddi4+0x220>
 8000d78:	4666      	mov	r6, ip
 8000d7a:	e775      	b.n	8000c68 <__udivmoddi4+0x19c>
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e74a      	b.n	8000c16 <__udivmoddi4+0x14a>
 8000d80:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d84:	4439      	add	r1, r7
 8000d86:	e713      	b.n	8000bb0 <__udivmoddi4+0xe4>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	e724      	b.n	8000bd8 <__udivmoddi4+0x10c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b083      	sub	sp, #12
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
	...

08000dc8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4a07      	ldr	r2, [pc, #28]	; (8000df4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000dd8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	4a06      	ldr	r2, [pc, #24]	; (8000df8 <vApplicationGetIdleTaskMemory+0x30>)
 8000dde:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2280      	movs	r2, #128	; 0x80
 8000de4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000de6:	bf00      	nop
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	200000e4 	.word	0x200000e4
 8000df8:	2000013c 	.word	0x2000013c

08000dfc <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000e06:	20c8      	movs	r0, #200	; 0xc8
 8000e08:	f002 fa28 	bl	800325c <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000e0c:	f000 f9b4 	bl	8001178 <ft5336_I2C_InitializeIfRequired>
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b084      	sub	sp, #16
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	4603      	mov	r3, r0
 8000e36:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000e40:	2300      	movs	r3, #0
 8000e42:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000e44:	f000 f998 	bl	8001178 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000e48:	2300      	movs	r3, #0
 8000e4a:	73fb      	strb	r3, [r7, #15]
 8000e4c:	e010      	b.n	8000e70 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	21a8      	movs	r1, #168	; 0xa8
 8000e54:	4618      	mov	r0, r3
 8000e56:	f002 f9e3 	bl	8003220 <TS_IO_Read>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8000e5e:	7b7b      	ldrb	r3, [r7, #13]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	2b51      	cmp	r3, #81	; 0x51
 8000e64:	d101      	bne.n	8000e6a <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8000e66:	2301      	movs	r3, #1
 8000e68:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d802      	bhi.n	8000e7c <ft5336_ReadID+0x4e>
 8000e76:	7bbb      	ldrb	r3, [r7, #14]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d0e8      	beq.n	8000e4e <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8000e7c:	7b7b      	ldrb	r3, [r7, #13]
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	b29b      	uxth	r3, r3
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b082      	sub	sp, #8
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	4603      	mov	r3, r0
 8000e92:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f97e 	bl	8001198 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8000e9c:	88fb      	ldrh	r3, [r7, #6]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 f932 	bl	8001108 <ft5336_TS_DisableIT>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8000eba:	88fb      	ldrh	r3, [r7, #6]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2102      	movs	r1, #2
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f002 f9ad 	bl	8003220 <TS_IO_Read>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	f003 030f 	and.w	r3, r3, #15
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000ed6:	7bfb      	ldrb	r3, [r7, #15]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b05      	cmp	r3, #5
 8000edc:	d901      	bls.n	8000ee2 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4b05      	ldr	r3, [pc, #20]	; (8000efc <ft5336_TS_DetectTouch+0x50>)
 8000ee8:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000eea:	4b04      	ldr	r3, [pc, #16]	; (8000efc <ft5336_TS_DetectTouch+0x50>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	b2db      	uxtb	r3, r3
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	2000033c 	.word	0x2000033c

08000f00 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000f22:	4b6d      	ldr	r3, [pc, #436]	; (80010d8 <ft5336_TS_GetXY+0x1d8>)
 8000f24:	789a      	ldrb	r2, [r3, #2]
 8000f26:	4b6c      	ldr	r3, [pc, #432]	; (80010d8 <ft5336_TS_GetXY+0x1d8>)
 8000f28:	785b      	ldrb	r3, [r3, #1]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	f080 80cf 	bcs.w	80010ce <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000f30:	4b69      	ldr	r3, [pc, #420]	; (80010d8 <ft5336_TS_GetXY+0x1d8>)
 8000f32:	789b      	ldrb	r3, [r3, #2]
 8000f34:	2b09      	cmp	r3, #9
 8000f36:	d871      	bhi.n	800101c <ft5336_TS_GetXY+0x11c>
 8000f38:	a201      	add	r2, pc, #4	; (adr r2, 8000f40 <ft5336_TS_GetXY+0x40>)
 8000f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3e:	bf00      	nop
 8000f40:	08000f69 	.word	0x08000f69
 8000f44:	08000f7b 	.word	0x08000f7b
 8000f48:	08000f8d 	.word	0x08000f8d
 8000f4c:	08000f9f 	.word	0x08000f9f
 8000f50:	08000fb1 	.word	0x08000fb1
 8000f54:	08000fc3 	.word	0x08000fc3
 8000f58:	08000fd5 	.word	0x08000fd5
 8000f5c:	08000fe7 	.word	0x08000fe7
 8000f60:	08000ff9 	.word	0x08000ff9
 8000f64:	0800100b 	.word	0x0800100b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8000f68:	2304      	movs	r3, #4
 8000f6a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8000f70:	2306      	movs	r3, #6
 8000f72:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000f74:	2305      	movs	r3, #5
 8000f76:	753b      	strb	r3, [r7, #20]
      break;
 8000f78:	e051      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8000f7a:	230a      	movs	r3, #10
 8000f7c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8000f7e:	2309      	movs	r3, #9
 8000f80:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8000f82:	230c      	movs	r3, #12
 8000f84:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8000f86:	230b      	movs	r3, #11
 8000f88:	753b      	strb	r3, [r7, #20]
      break;
 8000f8a:	e048      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8000f8c:	2310      	movs	r3, #16
 8000f8e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8000f90:	230f      	movs	r3, #15
 8000f92:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8000f94:	2312      	movs	r3, #18
 8000f96:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8000f98:	2311      	movs	r3, #17
 8000f9a:	753b      	strb	r3, [r7, #20]
      break;
 8000f9c:	e03f      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8000f9e:	2316      	movs	r3, #22
 8000fa0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8000fa2:	2315      	movs	r3, #21
 8000fa4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8000fa6:	2318      	movs	r3, #24
 8000fa8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8000faa:	2317      	movs	r3, #23
 8000fac:	753b      	strb	r3, [r7, #20]
      break;
 8000fae:	e036      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8000fb0:	231c      	movs	r3, #28
 8000fb2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8000fb4:	231b      	movs	r3, #27
 8000fb6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8000fb8:	231e      	movs	r3, #30
 8000fba:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8000fbc:	231d      	movs	r3, #29
 8000fbe:	753b      	strb	r3, [r7, #20]
      break;
 8000fc0:	e02d      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000fc2:	2322      	movs	r3, #34	; 0x22
 8000fc4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000fc6:	2321      	movs	r3, #33	; 0x21
 8000fc8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8000fca:	2324      	movs	r3, #36	; 0x24
 8000fcc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8000fce:	2323      	movs	r3, #35	; 0x23
 8000fd0:	753b      	strb	r3, [r7, #20]
      break;
 8000fd2:	e024      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000fd4:	2328      	movs	r3, #40	; 0x28
 8000fd6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000fd8:	2327      	movs	r3, #39	; 0x27
 8000fda:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000fdc:	232a      	movs	r3, #42	; 0x2a
 8000fde:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000fe0:	2329      	movs	r3, #41	; 0x29
 8000fe2:	753b      	strb	r3, [r7, #20]
      break;
 8000fe4:	e01b      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000fe6:	232e      	movs	r3, #46	; 0x2e
 8000fe8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000fea:	232d      	movs	r3, #45	; 0x2d
 8000fec:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8000fee:	2330      	movs	r3, #48	; 0x30
 8000ff0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000ff2:	232f      	movs	r3, #47	; 0x2f
 8000ff4:	753b      	strb	r3, [r7, #20]
      break;
 8000ff6:	e012      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000ff8:	2334      	movs	r3, #52	; 0x34
 8000ffa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000ffc:	2333      	movs	r3, #51	; 0x33
 8000ffe:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8001000:	2336      	movs	r3, #54	; 0x36
 8001002:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8001004:	2335      	movs	r3, #53	; 0x35
 8001006:	753b      	strb	r3, [r7, #20]
      break;
 8001008:	e009      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800100a:	233a      	movs	r3, #58	; 0x3a
 800100c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800100e:	2339      	movs	r3, #57	; 0x39
 8001010:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8001012:	233c      	movs	r3, #60	; 0x3c
 8001014:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8001016:	233b      	movs	r3, #59	; 0x3b
 8001018:	753b      	strb	r3, [r7, #20]
      break;
 800101a:	e000      	b.n	800101e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800101c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800101e:	89fb      	ldrh	r3, [r7, #14]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	7dfa      	ldrb	r2, [r7, #23]
 8001024:	4611      	mov	r1, r2
 8001026:	4618      	mov	r0, r3
 8001028:	f002 f8fa 	bl	8003220 <TS_IO_Read>
 800102c:	4603      	mov	r3, r0
 800102e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8001030:	7cfb      	ldrb	r3, [r7, #19]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	b29a      	uxth	r2, r3
 8001036:	4b29      	ldr	r3, [pc, #164]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 8001038:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	7dba      	ldrb	r2, [r7, #22]
 8001040:	4611      	mov	r1, r2
 8001042:	4618      	mov	r0, r3
 8001044:	f002 f8ec 	bl	8003220 <TS_IO_Read>
 8001048:	4603      	mov	r3, r0
 800104a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800104c:	7cfb      	ldrb	r3, [r7, #19]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001056:	b21a      	sxth	r2, r3
 8001058:	4b20      	ldr	r3, [pc, #128]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	b21b      	sxth	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b21b      	sxth	r3, r3
 8001062:	b29a      	uxth	r2, r3
 8001064:	4b1d      	ldr	r3, [pc, #116]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 8001066:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8001068:	4b1c      	ldr	r3, [pc, #112]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 800106a:	881a      	ldrh	r2, [r3, #0]
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	b2db      	uxtb	r3, r3
 8001074:	7d7a      	ldrb	r2, [r7, #21]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f002 f8d1 	bl	8003220 <TS_IO_Read>
 800107e:	4603      	mov	r3, r0
 8001080:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8001082:	7cfb      	ldrb	r3, [r7, #19]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	b29a      	uxth	r2, r3
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 800108a:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 800108c:	89fb      	ldrh	r3, [r7, #14]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	7d3a      	ldrb	r2, [r7, #20]
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f002 f8c3 	bl	8003220 <TS_IO_Read>
 800109a:	4603      	mov	r3, r0
 800109c:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800109e:	7cfb      	ldrb	r3, [r7, #19]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 80010b8:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80010ba:	4b08      	ldr	r3, [pc, #32]	; (80010dc <ft5336_TS_GetXY+0x1dc>)
 80010bc:	881a      	ldrh	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80010c2:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <ft5336_TS_GetXY+0x1d8>)
 80010c4:	789b      	ldrb	r3, [r3, #2]
 80010c6:	3301      	adds	r3, #1
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <ft5336_TS_GetXY+0x1d8>)
 80010cc:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	2000033c 	.word	0x2000033c
 80010dc:	20000340 	.word	0x20000340

080010e0 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80010ee:	2301      	movs	r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	7bfa      	ldrb	r2, [r7, #15]
 80010f8:	21a4      	movs	r1, #164	; 0xa4
 80010fa:	4618      	mov	r0, r3
 80010fc:	f002 f876 	bl	80031ec <TS_IO_Write>
}
 8001100:	bf00      	nop
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8001116:	2300      	movs	r3, #0
 8001118:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800111a:	88fb      	ldrh	r3, [r7, #6]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	7bfa      	ldrb	r2, [r7, #15]
 8001120:	21a4      	movs	r1, #164	; 0xa4
 8001122:	4618      	mov	r0, r3
 8001124:	f002 f862 	bl	80031ec <TS_IO_Write>
}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800113a:	2300      	movs	r3, #0
}
 800113c:	4618      	mov	r0, r3
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8001152:	bf00      	nop
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
	...

08001160 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8001166:	781b      	ldrb	r3, [r3, #0]
}
 8001168:	4618      	mov	r0, r3
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	2000033c 	.word	0x2000033c

08001178 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 800117c:	f7ff fff0 	bl	8001160 <ft5336_Get_I2C_InitializedStatus>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d104      	bne.n	8001190 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8001186:	f002 f827 	bl	80031d8 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 800118a:	4b02      	ldr	r3, [pc, #8]	; (8001194 <ft5336_I2C_InitializeIfRequired+0x1c>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
  }
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	2000033c 	.word	0x2000033c

08001198 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 80011a6:	68fb      	ldr	r3, [r7, #12]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b5b0      	push	{r4, r5, r7, lr}
 80011b6:	b0b0      	sub	sp, #192	; 0xc0
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ba:	f004 fa6a 	bl	8005692 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011be:	f000 f92b 	bl	8001418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c2:	f000 ff9d 	bl	8002100 <MX_GPIO_Init>
  MX_ADC3_Init();
 80011c6:	f000 fa29 	bl	800161c <MX_ADC3_Init>
  MX_I2C1_Init();
 80011ca:	f000 fad5 	bl	8001778 <MX_I2C1_Init>
  MX_I2C3_Init();
 80011ce:	f000 fb13 	bl	80017f8 <MX_I2C3_Init>
  MX_LTDC_Init();
 80011d2:	f000 fb51 	bl	8001878 <MX_LTDC_Init>
  MX_RTC_Init();
 80011d6:	f000 fbd1 	bl	800197c <MX_RTC_Init>
  MX_SPI2_Init();
 80011da:	f000 fc75 	bl	8001ac8 <MX_SPI2_Init>
  MX_TIM1_Init();
 80011de:	f000 fcb1 	bl	8001b44 <MX_TIM1_Init>
  MX_TIM2_Init();
 80011e2:	f000 fd03 	bl	8001bec <MX_TIM2_Init>
  MX_TIM3_Init();
 80011e6:	f000 fd4f 	bl	8001c88 <MX_TIM3_Init>
  MX_TIM5_Init();
 80011ea:	f000 fdb3 	bl	8001d54 <MX_TIM5_Init>
  MX_TIM8_Init();
 80011ee:	f000 fdff 	bl	8001df0 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80011f2:	f000 fed7 	bl	8001fa4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80011f6:	f000 ff05 	bl	8002004 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80011fa:	f000 f9bd 	bl	8001578 <MX_ADC1_Init>
  MX_DAC_Init();
 80011fe:	f000 fa5f 	bl	80016c0 <MX_DAC_Init>
  MX_UART7_Init();
 8001202:	f000 fe9f 	bl	8001f44 <MX_UART7_Init>
  MX_FMC_Init();
 8001206:	f000 ff2d 	bl	8002064 <MX_FMC_Init>
  MX_DMA2D_Init();
 800120a:	f000 fa83 	bl	8001714 <MX_DMA2D_Init>
  /* USER CODE BEGIN 2 */
	BSP_LCD_Init();
 800120e:	f002 f831 	bl	8003274 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8001212:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001216:	2000      	movs	r0, #0
 8001218:	f002 f8c4 	bl	80033a4 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(1,
			LCD_FB_START_ADDRESS + BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4);
 800121c:	f002 f89a 	bl	8003354 <BSP_LCD_GetXSize>
 8001220:	4604      	mov	r4, r0
 8001222:	f002 f8ab 	bl	800337c <BSP_LCD_GetYSize>
 8001226:	4603      	mov	r3, r0
 8001228:	fb03 f304 	mul.w	r3, r3, r4
 800122c:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
	BSP_LCD_LayerDefaultInit(1,
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4619      	mov	r1, r3
 8001234:	2001      	movs	r0, #1
 8001236:	f002 f8b5 	bl	80033a4 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 800123a:	f002 ff2b 	bl	8004094 <BSP_LCD_DisplayOn>
	BSP_LCD_SelectLayer(1);
 800123e:	2001      	movs	r0, #1
 8001240:	f002 f910 	bl	8003464 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001244:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001248:	f002 f97e 	bl	8003548 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font12);
 800124c:	485e      	ldr	r0, [pc, #376]	; (80013c8 <main+0x214>)
 800124e:	f002 f94b 	bl	80034e8 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001252:	f04f 30ff 	mov.w	r0, #4294967295
 8001256:	f002 f915 	bl	8003484 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800125a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800125e:	f002 f929 	bl	80034b4 <BSP_LCD_SetBackColor>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8001262:	f002 f877 	bl	8003354 <BSP_LCD_GetXSize>
 8001266:	4603      	mov	r3, r0
 8001268:	b29c      	uxth	r4, r3
 800126a:	f002 f887 	bl	800337c <BSP_LCD_GetYSize>
 800126e:	4603      	mov	r3, r0
 8001270:	b29b      	uxth	r3, r3
 8001272:	4619      	mov	r1, r3
 8001274:	4620      	mov	r0, r4
 8001276:	f003 fb9b 	bl	80049b0 <BSP_TS_Init>
	HAL_UART_Receive_IT(&huart7,rxbuffer,4);
 800127a:	2204      	movs	r2, #4
 800127c:	4953      	ldr	r1, [pc, #332]	; (80013cc <main+0x218>)
 800127e:	4854      	ldr	r0, [pc, #336]	; (80013d0 <main+0x21c>)
 8001280:	f00a f8e6 	bl	800b450 <HAL_UART_Receive_IT>
	BSP_LCD_DisplayStringAtLine(9, (uint8_t*) "Appuyez sur BP2 pour commencer");
 8001284:	4953      	ldr	r1, [pc, #332]	; (80013d4 <main+0x220>)
 8001286:	2009      	movs	r0, #9
 8001288:	f002 fa92 	bl	80037b0 <BSP_LCD_DisplayStringAtLine>
	while(HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin));
 800128c:	bf00      	nop
 800128e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001292:	4851      	ldr	r0, [pc, #324]	; (80013d8 <main+0x224>)
 8001294:	f005 fefc 	bl	8007090 <HAL_GPIO_ReadPin>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1f7      	bne.n	800128e <main+0xda>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 800129e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80012a2:	f002 f951 	bl	8003548 <BSP_LCD_Clear>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex_LCD */
  osMutexDef(myMutex_LCD);
 80012a6:	2300      	movs	r3, #0
 80012a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80012ac:	2300      	movs	r3, #0
 80012ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  myMutex_LCDHandle = osMutexCreate(osMutex(myMutex_LCD));
 80012b2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012b6:	4618      	mov	r0, r3
 80012b8:	f00b f9b9 	bl	800c62e <osMutexCreate>
 80012bc:	4603      	mov	r3, r0
 80012be:	4a47      	ldr	r2, [pc, #284]	; (80013dc <main+0x228>)
 80012c0:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueU2H */
  osMessageQDef(myQueueU2H, 1, uint8_t);
 80012c2:	4b47      	ldr	r3, [pc, #284]	; (80013e0 <main+0x22c>)
 80012c4:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 80012c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueU2HHandle = osMessageCreate(osMessageQ(myQueueU2H), NULL);
 80012ce:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f00b f9c2 	bl	800c65e <osMessageCreate>
 80012da:	4603      	mov	r3, r0
 80012dc:	4a41      	ldr	r2, [pc, #260]	; (80013e4 <main+0x230>)
 80012de:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 80012e0:	4b41      	ldr	r3, [pc, #260]	; (80013e8 <main+0x234>)
 80012e2:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80012e6:	461d      	mov	r5, r3
 80012e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80012f4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f00b f937 	bl	800c56e <osThreadCreate>
 8001300:	4603      	mov	r3, r0
 8001302:	4a3a      	ldr	r2, [pc, #232]	; (80013ec <main+0x238>)
 8001304:	6013      	str	r3, [r2, #0]

  /* definition and creation of horloge */
  osThreadDef(horloge, Starthorloge, osPriorityBelowNormal, 0, 1024);
 8001306:	4b3a      	ldr	r3, [pc, #232]	; (80013f0 <main+0x23c>)
 8001308:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800130c:	461d      	mov	r5, r3
 800130e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001310:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001312:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001316:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  horlogeHandle = osThreadCreate(osThread(horloge), NULL);
 800131a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f00b f924 	bl	800c56e <osThreadCreate>
 8001326:	4603      	mov	r3, r0
 8001328:	4a32      	ldr	r2, [pc, #200]	; (80013f4 <main+0x240>)
 800132a:	6013      	str	r3, [r2, #0]

  /* definition and creation of LRacket */
  osThreadDef(LRacket, StartLRacket, osPriorityAboveNormal, 0, 1024);
 800132c:	4b32      	ldr	r3, [pc, #200]	; (80013f8 <main+0x244>)
 800132e:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001332:	461d      	mov	r5, r3
 8001334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001338:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800133c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LRacketHandle = osThreadCreate(osThread(LRacket), NULL);
 8001340:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f00b f911 	bl	800c56e <osThreadCreate>
 800134c:	4603      	mov	r3, r0
 800134e:	4a2b      	ldr	r2, [pc, #172]	; (80013fc <main+0x248>)
 8001350:	6013      	str	r3, [r2, #0]

  /* definition and creation of Ball */
  osThreadDef(Ball, StartBall, osPriorityHigh, 0, 1024);
 8001352:	4b2b      	ldr	r3, [pc, #172]	; (8001400 <main+0x24c>)
 8001354:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001358:	461d      	mov	r5, r3
 800135a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800135c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001362:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BallHandle = osThreadCreate(osThread(Ball), NULL);
 8001366:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f00b f8fe 	bl	800c56e <osThreadCreate>
 8001372:	4603      	mov	r3, r0
 8001374:	4a23      	ldr	r2, [pc, #140]	; (8001404 <main+0x250>)
 8001376:	6013      	str	r3, [r2, #0]

  /* definition and creation of BgChanger */
  osThreadDef(BgChanger, StartBgChanger, osPriorityBelowNormal, 0, 1024);
 8001378:	4b23      	ldr	r3, [pc, #140]	; (8001408 <main+0x254>)
 800137a:	f107 041c 	add.w	r4, r7, #28
 800137e:	461d      	mov	r5, r3
 8001380:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001384:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001388:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BgChangerHandle = osThreadCreate(osThread(BgChanger), NULL);
 800138c:	f107 031c 	add.w	r3, r7, #28
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f00b f8eb 	bl	800c56e <osThreadCreate>
 8001398:	4603      	mov	r3, r0
 800139a:	4a1c      	ldr	r2, [pc, #112]	; (800140c <main+0x258>)
 800139c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Transmit */
  osThreadDef(Transmit, StartTransmit, osPriorityAboveNormal, 0, 128);
 800139e:	4b1c      	ldr	r3, [pc, #112]	; (8001410 <main+0x25c>)
 80013a0:	463c      	mov	r4, r7
 80013a2:	461d      	mov	r5, r3
 80013a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TransmitHandle = osThreadCreate(osThread(Transmit), NULL);
 80013b0:	463b      	mov	r3, r7
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f00b f8da 	bl	800c56e <osThreadCreate>
 80013ba:	4603      	mov	r3, r0
 80013bc:	4a15      	ldr	r2, [pc, #84]	; (8001414 <main+0x260>)
 80013be:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80013c0:	f00b f8ce 	bl	800c560 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80013c4:	e7fe      	b.n	80013c4 <main+0x210>
 80013c6:	bf00      	nop
 80013c8:	20000048 	.word	0x20000048
 80013cc:	20008d10 	.word	0x20008d10
 80013d0:	2000871c 	.word	0x2000871c
 80013d4:	0800f424 	.word	0x0800f424
 80013d8:	40020000 	.word	0x40020000
 80013dc:	20008d0c 	.word	0x20008d0c
 80013e0:	0800f444 	.word	0x0800f444
 80013e4:	20008d78 	.word	0x20008d78
 80013e8:	0800f454 	.word	0x0800f454
 80013ec:	20008668 	.word	0x20008668
 80013f0:	0800f470 	.word	0x0800f470
 80013f4:	200089fc 	.word	0x200089fc
 80013f8:	0800f48c 	.word	0x0800f48c
 80013fc:	20008664 	.word	0x20008664
 8001400:	0800f4a8 	.word	0x0800f4a8
 8001404:	20008d74 	.word	0x20008d74
 8001408:	0800f4c4 	.word	0x0800f4c4
 800140c:	20008a48 	.word	0x20008a48
 8001410:	0800f4e0 	.word	0x0800f4e0
 8001414:	20008a4c 	.word	0x20008a4c

08001418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b0b4      	sub	sp, #208	; 0xd0
 800141c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001422:	2230      	movs	r2, #48	; 0x30
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f00d fbaa 	bl	800eb80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800142c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800143c:	f107 0308 	add.w	r3, r7, #8
 8001440:	2284      	movs	r2, #132	; 0x84
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f00d fb9b 	bl	800eb80 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800144a:	f006 ff7b 	bl	8008344 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	4b47      	ldr	r3, [pc, #284]	; (800156c <SystemClock_Config+0x154>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	4a46      	ldr	r2, [pc, #280]	; (800156c <SystemClock_Config+0x154>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001458:	6413      	str	r3, [r2, #64]	; 0x40
 800145a:	4b44      	ldr	r3, [pc, #272]	; (800156c <SystemClock_Config+0x154>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001466:	4b42      	ldr	r3, [pc, #264]	; (8001570 <SystemClock_Config+0x158>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a41      	ldr	r2, [pc, #260]	; (8001570 <SystemClock_Config+0x158>)
 800146c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <SystemClock_Config+0x158>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800147a:	603b      	str	r3, [r7, #0]
 800147c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800147e:	2309      	movs	r3, #9
 8001480:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001484:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001488:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800148c:	2301      	movs	r3, #1
 800148e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001492:	2302      	movs	r3, #2
 8001494:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001498:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800149c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 80014a0:	2319      	movs	r3, #25
 80014a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 80014a6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80014aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ae:	2302      	movs	r3, #2
 80014b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80014b4:	2309      	movs	r3, #9
 80014b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ba:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80014be:	4618      	mov	r0, r3
 80014c0:	f006 ffa0 	bl	8008404 <HAL_RCC_OscConfig>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80014ca:	f001 fd29 	bl	8002f20 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014ce:	f006 ff49 	bl	8008364 <HAL_PWREx_EnableOverDrive>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80014d8:	f001 fd22 	bl	8002f20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014dc:	230f      	movs	r3, #15
 80014de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e2:	2302      	movs	r3, #2
 80014e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80014fe:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001502:	2106      	movs	r1, #6
 8001504:	4618      	mov	r0, r3
 8001506:	f007 fa21 	bl	800894c <HAL_RCC_ClockConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8001510:	f001 fd06 	bl	8002f20 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 8001514:	4b17      	ldr	r3, [pc, #92]	; (8001574 <SystemClock_Config+0x15c>)
 8001516:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001518:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800151c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800151e:	2305      	movs	r3, #5
 8001520:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001522:	2302      	movs	r3, #2
 8001524:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001526:	2303      	movs	r3, #3
 8001528:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800152a:	2301      	movs	r3, #1
 800152c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800152e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001532:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001534:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001538:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800153a:	2300      	movs	r3, #0
 800153c:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800153e:	2300      	movs	r3, #0
 8001540:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8001542:	2300      	movs	r3, #0
 8001544:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001546:	2300      	movs	r3, #0
 8001548:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800154a:	2300      	movs	r3, #0
 800154c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800154e:	f107 0308 	add.w	r3, r7, #8
 8001552:	4618      	mov	r0, r3
 8001554:	f007 fc02 	bl	8008d5c <HAL_RCCEx_PeriphCLKConfig>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <SystemClock_Config+0x14a>
  {
    Error_Handler();
 800155e:	f001 fcdf 	bl	8002f20 <Error_Handler>
  }
}
 8001562:	bf00      	nop
 8001564:	37d0      	adds	r7, #208	; 0xd0
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	40007000 	.word	0x40007000
 8001574:	00015868 	.word	0x00015868

08001578 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800157e:	463b      	mov	r3, r7
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800158a:	4b21      	ldr	r3, [pc, #132]	; (8001610 <MX_ADC1_Init+0x98>)
 800158c:	4a21      	ldr	r2, [pc, #132]	; (8001614 <MX_ADC1_Init+0x9c>)
 800158e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001590:	4b1f      	ldr	r3, [pc, #124]	; (8001610 <MX_ADC1_Init+0x98>)
 8001592:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001596:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <MX_ADC1_Init+0x98>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <MX_ADC1_Init+0x98>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015a4:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <MX_ADC1_Init+0x98>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015aa:	4b19      	ldr	r3, [pc, #100]	; (8001610 <MX_ADC1_Init+0x98>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015b2:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_ADC1_Init+0x98>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015b8:	4b15      	ldr	r3, [pc, #84]	; (8001610 <MX_ADC1_Init+0x98>)
 80015ba:	4a17      	ldr	r2, [pc, #92]	; (8001618 <MX_ADC1_Init+0xa0>)
 80015bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015be:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_ADC1_Init+0x98>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <MX_ADC1_Init+0x98>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <MX_ADC1_Init+0x98>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015d2:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <MX_ADC1_Init+0x98>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015d8:	480d      	ldr	r0, [pc, #52]	; (8001610 <MX_ADC1_Init+0x98>)
 80015da:	f004 f8ab 	bl	8005734 <HAL_ADC_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015e4:	f001 fc9c 	bl	8002f20 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015ec:	2301      	movs	r3, #1
 80015ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f4:	463b      	mov	r3, r7
 80015f6:	4619      	mov	r1, r3
 80015f8:	4805      	ldr	r0, [pc, #20]	; (8001610 <MX_ADC1_Init+0x98>)
 80015fa:	f004 fa31 	bl	8005a60 <HAL_ADC_ConfigChannel>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001604:	f001 fc8c 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200089b4 	.word	0x200089b4
 8001614:	40012000 	.word	0x40012000
 8001618:	0f000001 	.word	0x0f000001

0800161c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001622:	463b      	mov	r3, r7
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800162e:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001630:	4a21      	ldr	r2, [pc, #132]	; (80016b8 <MX_ADC3_Init+0x9c>)
 8001632:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001634:	4b1f      	ldr	r3, [pc, #124]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001636:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800163a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800163c:	4b1d      	ldr	r3, [pc, #116]	; (80016b4 <MX_ADC3_Init+0x98>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001642:	4b1c      	ldr	r3, [pc, #112]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <MX_ADC3_Init+0x98>)
 800164a:	2200      	movs	r2, #0
 800164c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800164e:	4b19      	ldr	r3, [pc, #100]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001656:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001658:	2200      	movs	r2, #0
 800165a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800165c:	4b15      	ldr	r3, [pc, #84]	; (80016b4 <MX_ADC3_Init+0x98>)
 800165e:	4a17      	ldr	r2, [pc, #92]	; (80016bc <MX_ADC3_Init+0xa0>)
 8001660:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <MX_ADC3_Init+0x98>)
 800166a:	2201      	movs	r2, #1
 800166c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001676:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <MX_ADC3_Init+0x98>)
 8001678:	2201      	movs	r2, #1
 800167a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800167c:	480d      	ldr	r0, [pc, #52]	; (80016b4 <MX_ADC3_Init+0x98>)
 800167e:	f004 f859 	bl	8005734 <HAL_ADC_Init>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001688:	f001 fc4a 	bl	8002f20 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800168c:	2308      	movs	r3, #8
 800168e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001690:	2301      	movs	r3, #1
 8001692:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001698:	463b      	mov	r3, r7
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_ADC3_Init+0x98>)
 800169e:	f004 f9df 	bl	8005a60 <HAL_ADC_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80016a8:	f001 fc3a 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20008a00 	.word	0x20008a00
 80016b8:	40012200 	.word	0x40012200
 80016bc:	0f000001 	.word	0x0f000001

080016c0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016c6:	463b      	mov	r3, r7
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80016ce:	4b0f      	ldr	r3, [pc, #60]	; (800170c <MX_DAC_Init+0x4c>)
 80016d0:	4a0f      	ldr	r2, [pc, #60]	; (8001710 <MX_DAC_Init+0x50>)
 80016d2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80016d4:	480d      	ldr	r0, [pc, #52]	; (800170c <MX_DAC_Init+0x4c>)
 80016d6:	f004 fce9 	bl	80060ac <HAL_DAC_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80016e0:	f001 fc1e 	bl	8002f20 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016ec:	463b      	mov	r3, r7
 80016ee:	2200      	movs	r2, #0
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <MX_DAC_Init+0x4c>)
 80016f4:	f004 fd50 	bl	8006198 <HAL_DAC_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80016fe:	f001 fc0f 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20008ad0 	.word	0x20008ad0
 8001710:	40007400 	.word	0x40007400

08001714 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <MX_DMA2D_Init+0x5c>)
 800171a:	4a16      	ldr	r2, [pc, #88]	; (8001774 <MX_DMA2D_Init+0x60>)
 800171c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <MX_DMA2D_Init+0x5c>)
 8001720:	2200      	movs	r2, #0
 8001722:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <MX_DMA2D_Init+0x5c>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800172a:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_DMA2D_Init+0x5c>)
 800172c:	2200      	movs	r2, #0
 800172e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_DMA2D_Init+0x5c>)
 8001732:	2200      	movs	r2, #0
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <MX_DMA2D_Init+0x5c>)
 8001738:	2200      	movs	r2, #0
 800173a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800173c:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <MX_DMA2D_Init+0x5c>)
 800173e:	2200      	movs	r2, #0
 8001740:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <MX_DMA2D_Init+0x5c>)
 8001744:	2200      	movs	r2, #0
 8001746:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001748:	4809      	ldr	r0, [pc, #36]	; (8001770 <MX_DMA2D_Init+0x5c>)
 800174a:	f004 ff5d 	bl	8006608 <HAL_DMA2D_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001754:	f001 fbe4 	bl	8002f20 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001758:	2101      	movs	r1, #1
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <MX_DMA2D_Init+0x5c>)
 800175c:	f005 f8b2 	bl	80068c4 <HAL_DMA2D_ConfigLayer>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001766:	f001 fbdb 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20008c40 	.word	0x20008c40
 8001774:	4002b000 	.word	0x4002b000

08001778 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <MX_I2C1_Init+0x74>)
 800177e:	4a1c      	ldr	r2, [pc, #112]	; (80017f0 <MX_I2C1_Init+0x78>)
 8001780:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <MX_I2C1_Init+0x74>)
 8001784:	4a1b      	ldr	r2, [pc, #108]	; (80017f4 <MX_I2C1_Init+0x7c>)
 8001786:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001788:	4b18      	ldr	r3, [pc, #96]	; (80017ec <MX_I2C1_Init+0x74>)
 800178a:	2200      	movs	r2, #0
 800178c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <MX_I2C1_Init+0x74>)
 8001790:	2201      	movs	r2, #1
 8001792:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001794:	4b15      	ldr	r3, [pc, #84]	; (80017ec <MX_I2C1_Init+0x74>)
 8001796:	2200      	movs	r2, #0
 8001798:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800179a:	4b14      	ldr	r3, [pc, #80]	; (80017ec <MX_I2C1_Init+0x74>)
 800179c:	2200      	movs	r2, #0
 800179e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017a0:	4b12      	ldr	r3, [pc, #72]	; (80017ec <MX_I2C1_Init+0x74>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017a6:	4b11      	ldr	r3, [pc, #68]	; (80017ec <MX_I2C1_Init+0x74>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <MX_I2C1_Init+0x74>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017b2:	480e      	ldr	r0, [pc, #56]	; (80017ec <MX_I2C1_Init+0x74>)
 80017b4:	f005 fc9e 	bl	80070f4 <HAL_I2C_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017be:	f001 fbaf 	bl	8002f20 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017c2:	2100      	movs	r1, #0
 80017c4:	4809      	ldr	r0, [pc, #36]	; (80017ec <MX_I2C1_Init+0x74>)
 80017c6:	f006 f9ad 	bl	8007b24 <HAL_I2CEx_ConfigAnalogFilter>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017d0:	f001 fba6 	bl	8002f20 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017d4:	2100      	movs	r1, #0
 80017d6:	4805      	ldr	r0, [pc, #20]	; (80017ec <MX_I2C1_Init+0x74>)
 80017d8:	f006 f9ef 	bl	8007bba <HAL_I2CEx_ConfigDigitalFilter>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017e2:	f001 fb9d 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200087dc 	.word	0x200087dc
 80017f0:	40005400 	.word	0x40005400
 80017f4:	00c0eaff 	.word	0x00c0eaff

080017f8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	; (800186c <MX_I2C3_Init+0x74>)
 80017fe:	4a1c      	ldr	r2, [pc, #112]	; (8001870 <MX_I2C3_Init+0x78>)
 8001800:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001802:	4b1a      	ldr	r3, [pc, #104]	; (800186c <MX_I2C3_Init+0x74>)
 8001804:	4a1b      	ldr	r2, [pc, #108]	; (8001874 <MX_I2C3_Init+0x7c>)
 8001806:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <MX_I2C3_Init+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_I2C3_Init+0x74>)
 8001810:	2201      	movs	r2, #1
 8001812:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001814:	4b15      	ldr	r3, [pc, #84]	; (800186c <MX_I2C3_Init+0x74>)
 8001816:	2200      	movs	r2, #0
 8001818:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800181a:	4b14      	ldr	r3, [pc, #80]	; (800186c <MX_I2C3_Init+0x74>)
 800181c:	2200      	movs	r2, #0
 800181e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <MX_I2C3_Init+0x74>)
 8001822:	2200      	movs	r2, #0
 8001824:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001826:	4b11      	ldr	r3, [pc, #68]	; (800186c <MX_I2C3_Init+0x74>)
 8001828:	2200      	movs	r2, #0
 800182a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <MX_I2C3_Init+0x74>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001832:	480e      	ldr	r0, [pc, #56]	; (800186c <MX_I2C3_Init+0x74>)
 8001834:	f005 fc5e 	bl	80070f4 <HAL_I2C_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800183e:	f001 fb6f 	bl	8002f20 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001842:	2100      	movs	r1, #0
 8001844:	4809      	ldr	r0, [pc, #36]	; (800186c <MX_I2C3_Init+0x74>)
 8001846:	f006 f96d 	bl	8007b24 <HAL_I2CEx_ConfigAnalogFilter>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001850:	f001 fb66 	bl	8002f20 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001854:	2100      	movs	r1, #0
 8001856:	4805      	ldr	r0, [pc, #20]	; (800186c <MX_I2C3_Init+0x74>)
 8001858:	f006 f9af 	bl	8007bba <HAL_I2CEx_ConfigDigitalFilter>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001862:	f001 fb5d 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	2000866c 	.word	0x2000866c
 8001870:	40005c00 	.word	0x40005c00
 8001874:	00c0eaff 	.word	0x00c0eaff

08001878 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08e      	sub	sp, #56	; 0x38
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	2234      	movs	r2, #52	; 0x34
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f00d f97b 	bl	800eb80 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800188a:	4b3a      	ldr	r3, [pc, #232]	; (8001974 <MX_LTDC_Init+0xfc>)
 800188c:	4a3a      	ldr	r2, [pc, #232]	; (8001978 <MX_LTDC_Init+0x100>)
 800188e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001890:	4b38      	ldr	r3, [pc, #224]	; (8001974 <MX_LTDC_Init+0xfc>)
 8001892:	2200      	movs	r2, #0
 8001894:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001896:	4b37      	ldr	r3, [pc, #220]	; (8001974 <MX_LTDC_Init+0xfc>)
 8001898:	2200      	movs	r2, #0
 800189a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800189c:	4b35      	ldr	r3, [pc, #212]	; (8001974 <MX_LTDC_Init+0xfc>)
 800189e:	2200      	movs	r2, #0
 80018a0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80018a2:	4b34      	ldr	r3, [pc, #208]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 80018a8:	4b32      	ldr	r3, [pc, #200]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018aa:	2228      	movs	r2, #40	; 0x28
 80018ac:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80018ae:	4b31      	ldr	r3, [pc, #196]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018b0:	2209      	movs	r2, #9
 80018b2:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80018b4:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018b6:	2235      	movs	r2, #53	; 0x35
 80018b8:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80018ba:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018bc:	220b      	movs	r2, #11
 80018be:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 80018c0:	4b2c      	ldr	r3, [pc, #176]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018c2:	f240 2215 	movw	r2, #533	; 0x215
 80018c6:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80018c8:	4b2a      	ldr	r3, [pc, #168]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018ca:	f240 121b 	movw	r2, #283	; 0x11b
 80018ce:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 80018d0:	4b28      	ldr	r3, [pc, #160]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018d2:	f240 2235 	movw	r2, #565	; 0x235
 80018d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 80018d8:	4b26      	ldr	r3, [pc, #152]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018da:	f240 121d 	movw	r2, #285	; 0x11d
 80018de:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80018e0:	4b24      	ldr	r3, [pc, #144]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80018e8:	4b22      	ldr	r3, [pc, #136]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80018f0:	4b20      	ldr	r3, [pc, #128]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80018f8:	481e      	ldr	r0, [pc, #120]	; (8001974 <MX_LTDC_Init+0xfc>)
 80018fa:	f006 f9ab 	bl	8007c54 <HAL_LTDC_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001904:	f001 fb0c 	bl	8002f20 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 800190c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001910:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001916:	f44f 7388 	mov.w	r3, #272	; 0x110
 800191a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800191c:	2302      	movs	r3, #2
 800191e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001920:	23ff      	movs	r3, #255	; 0xff
 8001922:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001928:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800192c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800192e:	2307      	movs	r3, #7
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001932:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001936:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001938:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800193c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 800193e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001942:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	2200      	movs	r2, #0
 800195a:	4619      	mov	r1, r3
 800195c:	4805      	ldr	r0, [pc, #20]	; (8001974 <MX_LTDC_Init+0xfc>)
 800195e:	f006 fb0b 	bl	8007f78 <HAL_LTDC_ConfigLayer>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001968:	f001 fada 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800196c:	bf00      	nop
 800196e:	3738      	adds	r7, #56	; 0x38
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200088a8 	.word	0x200088a8
 8001978:	40016800 	.word	0x40016800

0800197c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b092      	sub	sp, #72	; 0x48
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001982:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]
 8001992:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001994:	2300      	movs	r3, #0
 8001996:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001998:	463b      	mov	r3, r7
 800199a:	222c      	movs	r2, #44	; 0x2c
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f00d f8ee 	bl	800eb80 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80019a4:	4b46      	ldr	r3, [pc, #280]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019a6:	4a47      	ldr	r2, [pc, #284]	; (8001ac4 <MX_RTC_Init+0x148>)
 80019a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80019aa:	4b45      	ldr	r3, [pc, #276]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019b0:	4b43      	ldr	r3, [pc, #268]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019b2:	227f      	movs	r2, #127	; 0x7f
 80019b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019b6:	4b42      	ldr	r3, [pc, #264]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019b8:	22ff      	movs	r2, #255	; 0xff
 80019ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80019bc:	4b40      	ldr	r3, [pc, #256]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80019c2:	4b3f      	ldr	r3, [pc, #252]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80019c8:	4b3d      	ldr	r3, [pc, #244]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80019ce:	483c      	ldr	r0, [pc, #240]	; (8001ac0 <MX_RTC_Init+0x144>)
 80019d0:	f007 fdb2 	bl	8009538 <HAL_RTC_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80019da:	f001 faa1 	bl	8002f20 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80019de:	2300      	movs	r3, #0
 80019e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80019f4:	2300      	movs	r3, #0
 80019f6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019fc:	2201      	movs	r2, #1
 80019fe:	4619      	mov	r1, r3
 8001a00:	482f      	ldr	r0, [pc, #188]	; (8001ac0 <MX_RTC_Init+0x144>)
 8001a02:	f007 fe15 	bl	8009630 <HAL_RTC_SetTime>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001a0c:	f001 fa88 	bl	8002f20 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001a10:	2301      	movs	r3, #1
 8001a12:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001a16:	2301      	movs	r3, #1
 8001a18:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001a28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4823      	ldr	r0, [pc, #140]	; (8001ac0 <MX_RTC_Init+0x144>)
 8001a32:	f007 ff19 	bl	8009868 <HAL_RTC_SetDate>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001a3c:	f001 fa70 	bl	8002f20 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a50:	2300      	movs	r3, #0
 8001a52:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001a64:	2301      	movs	r3, #1
 8001a66:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8001a6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001a70:	463b      	mov	r3, r7
 8001a72:	2201      	movs	r2, #1
 8001a74:	4619      	mov	r1, r3
 8001a76:	4812      	ldr	r0, [pc, #72]	; (8001ac0 <MX_RTC_Init+0x144>)
 8001a78:	f007 ffee 	bl	8009a58 <HAL_RTC_SetAlarm>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001a82:	f001 fa4d 	bl	8002f20 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8001a86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	2201      	movs	r2, #1
 8001a90:	4619      	mov	r1, r3
 8001a92:	480b      	ldr	r0, [pc, #44]	; (8001ac0 <MX_RTC_Init+0x144>)
 8001a94:	f007 ffe0 	bl	8009a58 <HAL_RTC_SetAlarm>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 8001a9e:	f001 fa3f 	bl	8002f20 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <MX_RTC_Init+0x144>)
 8001aa8:	f008 f97e 	bl	8009da8 <HAL_RTCEx_SetTimeStamp>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8001ab2:	f001 fa35 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ab6:	bf00      	nop
 8001ab8:	3748      	adds	r7, #72	; 0x48
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20008ae4 	.word	0x20008ae4
 8001ac4:	40002800 	.word	0x40002800

08001ac8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001acc:	4b1b      	ldr	r3, [pc, #108]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001ace:	4a1c      	ldr	r2, [pc, #112]	; (8001b40 <MX_SPI2_Init+0x78>)
 8001ad0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ad2:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001ad4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ad8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ada:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001ae0:	4b16      	ldr	r3, [pc, #88]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001ae2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001ae6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aee:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001af4:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001af6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001afa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001afc:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b16:	2207      	movs	r2, #7
 8001b18:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b22:	2208      	movs	r2, #8
 8001b24:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <MX_SPI2_Init+0x74>)
 8001b28:	f008 fa13 	bl	8009f52 <HAL_SPI_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001b32:	f001 f9f5 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200086b8 	.word	0x200086b8
 8001b40:	40003800 	.word	0x40003800

08001b44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b4a:	f107 0310 	add.w	r3, r7, #16
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b62:	4b20      	ldr	r3, [pc, #128]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b64:	4a20      	ldr	r2, [pc, #128]	; (8001be8 <MX_TIM1_Init+0xa4>)
 8001b66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b68:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b74:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b7a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b16      	ldr	r3, [pc, #88]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b8e:	4815      	ldr	r0, [pc, #84]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001b90:	f008 fa71 	bl	800a076 <HAL_TIM_Base_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001b9a:	f001 f9c1 	bl	8002f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480e      	ldr	r0, [pc, #56]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001bac:	f008 fd24 	bl	800a5f8 <HAL_TIM_ConfigClockSource>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001bb6:	f001 f9b3 	bl	8002f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4806      	ldr	r0, [pc, #24]	; (8001be4 <MX_TIM1_Init+0xa0>)
 8001bcc:	f009 fa6c 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001bd6:	f001 f9a3 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	3720      	adds	r7, #32
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20008b04 	.word	0x20008b04
 8001be8:	40010000 	.word	0x40010000

08001bec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b088      	sub	sp, #32
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bf2:	f107 0310 	add.w	r3, r7, #16
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
 8001bfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c0a:	4b1e      	ldr	r3, [pc, #120]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c0c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c12:	4b1c      	ldr	r3, [pc, #112]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c18:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c1e:	4b19      	ldr	r3, [pc, #100]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c20:	f04f 32ff 	mov.w	r2, #4294967295
 8001c24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c26:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c32:	4814      	ldr	r0, [pc, #80]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c34:	f008 fa1f 	bl	800a076 <HAL_TIM_Base_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c3e:	f001 f96f 	bl	8002f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c48:	f107 0310 	add.w	r3, r7, #16
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	480d      	ldr	r0, [pc, #52]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c50:	f008 fcd2 	bl	800a5f8 <HAL_TIM_ConfigClockSource>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c5a:	f001 f961 	bl	8002f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4806      	ldr	r0, [pc, #24]	; (8001c84 <MX_TIM2_Init+0x98>)
 8001c6c:	f009 fa1c 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c76:	f001 f953 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c7a:	bf00      	nop
 8001c7c:	3720      	adds	r7, #32
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20008c80 	.word	0x20008c80

08001c88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08c      	sub	sp, #48	; 0x30
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c8e:	f107 0320 	add.w	r3, r7, #32
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cac:	463b      	mov	r3, r7
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cb6:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cb8:	4a25      	ldr	r2, [pc, #148]	; (8001d50 <MX_TIM3_Init+0xc8>)
 8001cba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cbc:	4b23      	ldr	r3, [pc, #140]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc2:	4b22      	ldr	r3, [pc, #136]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cc8:	4b20      	ldr	r3, [pc, #128]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd0:	4b1e      	ldr	r3, [pc, #120]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd6:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cdc:	481b      	ldr	r0, [pc, #108]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cde:	f008 f9ca 	bl	800a076 <HAL_TIM_Base_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001ce8:	f001 f91a 	bl	8002f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cf0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cf2:	f107 0320 	add.w	r3, r7, #32
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4814      	ldr	r0, [pc, #80]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001cfa:	f008 fc7d 	bl	800a5f8 <HAL_TIM_ConfigClockSource>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001d04:	f001 f90c 	bl	8002f20 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001d10:	f107 030c 	add.w	r3, r7, #12
 8001d14:	4619      	mov	r1, r3
 8001d16:	480d      	ldr	r0, [pc, #52]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001d18:	f008 fd34 	bl	800a784 <HAL_TIM_SlaveConfigSynchro>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001d22:	f001 f8fd 	bl	8002f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d26:	2300      	movs	r3, #0
 8001d28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d2e:	463b      	mov	r3, r7
 8001d30:	4619      	mov	r1, r3
 8001d32:	4806      	ldr	r0, [pc, #24]	; (8001d4c <MX_TIM3_Init+0xc4>)
 8001d34:	f009 f9b8 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001d3e:	f001 f8ef 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	3730      	adds	r7, #48	; 0x30
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20008868 	.word	0x20008868
 8001d50:	40000400 	.word	0x40000400

08001d54 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5a:	f107 0310 	add.w	r3, r7, #16
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d72:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d74:	4a1d      	ldr	r2, [pc, #116]	; (8001dec <MX_TIM5_Init+0x98>)
 8001d76:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d78:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7e:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001d84:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d86:	f04f 32ff 	mov.w	r2, #4294967295
 8001d8a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8c:	4b16      	ldr	r3, [pc, #88]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d98:	4813      	ldr	r0, [pc, #76]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d9a:	f008 f96c 	bl	800a076 <HAL_TIM_Base_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001da4:	f001 f8bc 	bl	8002f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001dae:	f107 0310 	add.w	r3, r7, #16
 8001db2:	4619      	mov	r1, r3
 8001db4:	480c      	ldr	r0, [pc, #48]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001db6:	f008 fc1f 	bl	800a5f8 <HAL_TIM_ConfigClockSource>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001dc0:	f001 f8ae 	bl	8002f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dcc:	1d3b      	adds	r3, r7, #4
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4805      	ldr	r0, [pc, #20]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001dd2:	f009 f969 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001ddc:	f001 f8a0 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001de0:	bf00      	nop
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20008828 	.word	0x20008828
 8001dec:	40000c00 	.word	0x40000c00

08001df0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b09a      	sub	sp, #104	; 0x68
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e04:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]
 8001e20:	615a      	str	r2, [r3, #20]
 8001e22:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	222c      	movs	r2, #44	; 0x2c
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f00c fea8 	bl	800eb80 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e30:	4b42      	ldr	r3, [pc, #264]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e32:	4a43      	ldr	r2, [pc, #268]	; (8001f40 <MX_TIM8_Init+0x150>)
 8001e34:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001e36:	4b41      	ldr	r3, [pc, #260]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3c:	4b3f      	ldr	r3, [pc, #252]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001e42:	4b3e      	ldr	r3, [pc, #248]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e48:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4a:	4b3c      	ldr	r3, [pc, #240]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001e50:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e56:	4b39      	ldr	r3, [pc, #228]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001e5c:	4837      	ldr	r0, [pc, #220]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e5e:	f008 f90a 	bl	800a076 <HAL_TIM_Base_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001e68:	f001 f85a 	bl	8002f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e70:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001e72:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e76:	4619      	mov	r1, r3
 8001e78:	4830      	ldr	r0, [pc, #192]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e7a:	f008 fbbd 	bl	800a5f8 <HAL_TIM_ConfigClockSource>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001e84:	f001 f84c 	bl	8002f20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001e88:	482c      	ldr	r0, [pc, #176]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001e8a:	f008 f949 	bl	800a120 <HAL_TIM_PWM_Init>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001e94:	f001 f844 	bl	8002f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001ea4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4824      	ldr	r0, [pc, #144]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001eac:	f009 f8fc 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001eb6:	f001 f833 	bl	8002f20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eba:	2360      	movs	r3, #96	; 0x60
 8001ebc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ed2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ed6:	220c      	movs	r2, #12
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4818      	ldr	r0, [pc, #96]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001edc:	f008 fa74 	bl	800a3c8 <HAL_TIM_PWM_ConfigChannel>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001ee6:	f001 f81b 	bl	8002f20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001efe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4807      	ldr	r0, [pc, #28]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001f20:	f009 f950 	bl	800b1c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001f2a:	f000 fff9 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001f2e:	4803      	ldr	r0, [pc, #12]	; (8001f3c <MX_TIM8_Init+0x14c>)
 8001f30:	f003 f8f2 	bl	8005118 <HAL_TIM_MspPostInit>

}
 8001f34:	bf00      	nop
 8001f36:	3768      	adds	r7, #104	; 0x68
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	2000879c 	.word	0x2000879c
 8001f40:	40010400 	.word	0x40010400

08001f44 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001f48:	4b14      	ldr	r3, [pc, #80]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f4a:	4a15      	ldr	r2, [pc, #84]	; (8001fa0 <MX_UART7_Init+0x5c>)
 8001f4c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 8001f4e:	4b13      	ldr	r3, [pc, #76]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f50:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f54:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001f56:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001f68:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f6a:	220c      	movs	r2, #12
 8001f6c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f74:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f7a:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001f86:	4805      	ldr	r0, [pc, #20]	; (8001f9c <MX_UART7_Init+0x58>)
 8001f88:	f009 f9b8 	bl	800b2fc <HAL_UART_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001f92:	f000 ffc5 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	2000871c 	.word	0x2000871c
 8001fa0:	40007800 	.word	0x40007800

08001fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fa8:	4b14      	ldr	r3, [pc, #80]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001faa:	4a15      	ldr	r2, [pc, #84]	; (8002000 <MX_USART1_UART_Init+0x5c>)
 8001fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fae:	4b13      	ldr	r3, [pc, #76]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fb6:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fca:	220c      	movs	r2, #12
 8001fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fda:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fe6:	4805      	ldr	r0, [pc, #20]	; (8001ffc <MX_USART1_UART_Init+0x58>)
 8001fe8:	f009 f988 	bl	800b2fc <HAL_UART_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001ff2:	f000 ff95 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20008a50 	.word	0x20008a50
 8002000:	40011000 	.word	0x40011000

08002004 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002008:	4b14      	ldr	r3, [pc, #80]	; (800205c <MX_USART6_UART_Init+0x58>)
 800200a:	4a15      	ldr	r2, [pc, #84]	; (8002060 <MX_USART6_UART_Init+0x5c>)
 800200c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002010:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002014:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002016:	4b11      	ldr	r3, [pc, #68]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002018:	2200      	movs	r2, #0
 800201a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <MX_USART6_UART_Init+0x58>)
 800201e:	2200      	movs	r2, #0
 8002020:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002024:	2200      	movs	r2, #0
 8002026:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <MX_USART6_UART_Init+0x58>)
 800202a:	220c      	movs	r2, #12
 800202c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002030:	2200      	movs	r2, #0
 8002032:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002036:	2200      	movs	r2, #0
 8002038:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800203a:	4b08      	ldr	r3, [pc, #32]	; (800205c <MX_USART6_UART_Init+0x58>)
 800203c:	2200      	movs	r2, #0
 800203e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002040:	4b06      	ldr	r3, [pc, #24]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002042:	2200      	movs	r2, #0
 8002044:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002046:	4805      	ldr	r0, [pc, #20]	; (800205c <MX_USART6_UART_Init+0x58>)
 8002048:	f009 f958 	bl	800b2fc <HAL_UART_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8002052:	f000 ff65 	bl	8002f20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20008bc0 	.word	0x20008bc0
 8002060:	40011400 	.word	0x40011400

08002064 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800206a:	1d3b      	adds	r3, r7, #4
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
 8002078:	615a      	str	r2, [r3, #20]
 800207a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800207c:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <MX_FMC_Init+0x94>)
 800207e:	4a1f      	ldr	r2, [pc, #124]	; (80020fc <MX_FMC_Init+0x98>)
 8002080:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8002082:	4b1d      	ldr	r3, [pc, #116]	; (80020f8 <MX_FMC_Init+0x94>)
 8002084:	2200      	movs	r2, #0
 8002086:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002088:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <MX_FMC_Init+0x94>)
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800208e:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <MX_FMC_Init+0x94>)
 8002090:	2204      	movs	r2, #4
 8002092:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002094:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <MX_FMC_Init+0x94>)
 8002096:	2210      	movs	r2, #16
 8002098:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <MX_FMC_Init+0x94>)
 800209c:	2240      	movs	r2, #64	; 0x40
 800209e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80020a0:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <MX_FMC_Init+0x94>)
 80020a2:	2280      	movs	r2, #128	; 0x80
 80020a4:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80020a6:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <MX_FMC_Init+0x94>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <MX_FMC_Init+0x94>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80020b2:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <MX_FMC_Init+0x94>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80020b8:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <MX_FMC_Init+0x94>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80020be:	2310      	movs	r3, #16
 80020c0:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80020c2:	2310      	movs	r3, #16
 80020c4:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80020c6:	2310      	movs	r3, #16
 80020c8:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80020ca:	2310      	movs	r3, #16
 80020cc:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80020ce:	2310      	movs	r3, #16
 80020d0:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80020d2:	2310      	movs	r3, #16
 80020d4:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80020d6:	2310      	movs	r3, #16
 80020d8:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80020da:	1d3b      	adds	r3, r7, #4
 80020dc:	4619      	mov	r1, r3
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <MX_FMC_Init+0x94>)
 80020e0:	f007 feb8 	bl	8009e54 <HAL_SDRAM_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 80020ea:	f000 ff19 	bl	8002f20 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80020ee:	bf00      	nop
 80020f0:	3720      	adds	r7, #32
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20008cd8 	.word	0x20008cd8
 80020fc:	a0000140 	.word	0xa0000140

08002100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b090      	sub	sp, #64	; 0x40
 8002104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002106:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	605a      	str	r2, [r3, #4]
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	60da      	str	r2, [r3, #12]
 8002114:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002116:	4bb0      	ldr	r3, [pc, #704]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	4aaf      	ldr	r2, [pc, #700]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800211c:	f043 0310 	orr.w	r3, r3, #16
 8002120:	6313      	str	r3, [r2, #48]	; 0x30
 8002122:	4bad      	ldr	r3, [pc, #692]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	62bb      	str	r3, [r7, #40]	; 0x28
 800212c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800212e:	4baa      	ldr	r3, [pc, #680]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4aa9      	ldr	r2, [pc, #676]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002134:	f043 0302 	orr.w	r3, r3, #2
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4ba7      	ldr	r3, [pc, #668]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
 8002144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002146:	4ba4      	ldr	r3, [pc, #656]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	4aa3      	ldr	r2, [pc, #652]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6313      	str	r3, [r2, #48]	; 0x30
 8002152:	4ba1      	ldr	r3, [pc, #644]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	623b      	str	r3, [r7, #32]
 800215c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800215e:	4b9e      	ldr	r3, [pc, #632]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a9d      	ldr	r2, [pc, #628]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b9b      	ldr	r3, [pc, #620]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002172:	61fb      	str	r3, [r7, #28]
 8002174:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002176:	4b98      	ldr	r3, [pc, #608]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4a97      	ldr	r2, [pc, #604]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800217c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4b95      	ldr	r3, [pc, #596]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800218a:	61bb      	str	r3, [r7, #24]
 800218c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800218e:	4b92      	ldr	r3, [pc, #584]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	4a91      	ldr	r2, [pc, #580]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	6313      	str	r3, [r2, #48]	; 0x30
 800219a:	4b8f      	ldr	r3, [pc, #572]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80021a6:	4b8c      	ldr	r3, [pc, #560]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a8b      	ldr	r2, [pc, #556]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b89      	ldr	r3, [pc, #548]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80021be:	4b86      	ldr	r3, [pc, #536]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4a85      	ldr	r2, [pc, #532]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021c8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ca:	4b83      	ldr	r3, [pc, #524]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d6:	4b80      	ldr	r3, [pc, #512]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a7f      	ldr	r2, [pc, #508]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021dc:	f043 0304 	orr.w	r3, r3, #4
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b7d      	ldr	r3, [pc, #500]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021ee:	4b7a      	ldr	r3, [pc, #488]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	4a79      	ldr	r2, [pc, #484]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021f4:	f043 0320 	orr.w	r3, r3, #32
 80021f8:	6313      	str	r3, [r2, #48]	; 0x30
 80021fa:	4b77      	ldr	r3, [pc, #476]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	f003 0320 	and.w	r3, r3, #32
 8002202:	607b      	str	r3, [r7, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002206:	4b74      	ldr	r3, [pc, #464]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	4a73      	ldr	r2, [pc, #460]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 800220c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002210:	6313      	str	r3, [r2, #48]	; 0x30
 8002212:	4b71      	ldr	r3, [pc, #452]	; (80023d8 <MX_GPIO_Init+0x2d8>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800221e:	2200      	movs	r2, #0
 8002220:	2110      	movs	r1, #16
 8002222:	486e      	ldr	r0, [pc, #440]	; (80023dc <MX_GPIO_Init+0x2dc>)
 8002224:	f004 ff4c 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8002228:	2200      	movs	r2, #0
 800222a:	2160      	movs	r1, #96	; 0x60
 800222c:	486c      	ldr	r0, [pc, #432]	; (80023e0 <MX_GPIO_Init+0x2e0>)
 800222e:	f004 ff47 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002232:	2201      	movs	r2, #1
 8002234:	2120      	movs	r1, #32
 8002236:	486b      	ldr	r0, [pc, #428]	; (80023e4 <MX_GPIO_Init+0x2e4>)
 8002238:	f004 ff42 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 800223c:	2200      	movs	r2, #0
 800223e:	2108      	movs	r1, #8
 8002240:	4868      	ldr	r0, [pc, #416]	; (80023e4 <MX_GPIO_Init+0x2e4>)
 8002242:	f004 ff3d 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8002246:	2200      	movs	r2, #0
 8002248:	2108      	movs	r1, #8
 800224a:	4867      	ldr	r0, [pc, #412]	; (80023e8 <MX_GPIO_Init+0x2e8>)
 800224c:	f004 ff38 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8002250:	2201      	movs	r2, #1
 8002252:	2108      	movs	r1, #8
 8002254:	4865      	ldr	r0, [pc, #404]	; (80023ec <MX_GPIO_Init+0x2ec>)
 8002256:	f004 ff33 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800225a:	2201      	movs	r2, #1
 800225c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002260:	4861      	ldr	r0, [pc, #388]	; (80023e8 <MX_GPIO_Init+0x2e8>)
 8002262:	f004 ff2d 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8002266:	2200      	movs	r2, #0
 8002268:	f645 6140 	movw	r1, #24128	; 0x5e40
 800226c:	4860      	ldr	r0, [pc, #384]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 800226e:	f004 ff27 	bl	80070c0 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 8002272:	2200      	movs	r2, #0
 8002274:	2108      	movs	r1, #8
 8002276:	485f      	ldr	r0, [pc, #380]	; (80023f4 <MX_GPIO_Init+0x2f4>)
 8002278:	f004 ff22 	bl	80070c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800227c:	2308      	movs	r3, #8
 800227e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002280:	2300      	movs	r3, #0
 8002282:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002288:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800228c:	4619      	mov	r1, r3
 800228e:	4854      	ldr	r0, [pc, #336]	; (80023e0 <MX_GPIO_Init+0x2e0>)
 8002290:	f004 fc46 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8002294:	f643 0323 	movw	r3, #14371	; 0x3823
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a2:	2303      	movs	r3, #3
 80022a4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80022a6:	230a      	movs	r3, #10
 80022a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ae:	4619      	mov	r1, r3
 80022b0:	484a      	ldr	r0, [pc, #296]	; (80023dc <MX_GPIO_Init+0x2dc>)
 80022b2:	f004 fc35 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80022b6:	2310      	movs	r3, #16
 80022b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ba:	2301      	movs	r3, #1
 80022bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c2:	2300      	movs	r3, #0
 80022c4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80022c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ca:	4619      	mov	r1, r3
 80022cc:	4843      	ldr	r0, [pc, #268]	; (80023dc <MX_GPIO_Init+0x2dc>)
 80022ce:	f004 fc27 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin;
 80022d2:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d8:	2300      	movs	r3, #0
 80022da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022e4:	4619      	mov	r1, r3
 80022e6:	4844      	ldr	r0, [pc, #272]	; (80023f8 <MX_GPIO_Init+0x2f8>)
 80022e8:	f004 fc1a 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 80022ec:	2360      	movs	r3, #96	; 0x60
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f0:	2301      	movs	r3, #1
 80022f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2300      	movs	r3, #0
 80022fa:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002300:	4619      	mov	r1, r3
 8002302:	4837      	ldr	r0, [pc, #220]	; (80023e0 <MX_GPIO_Init+0x2e0>)
 8002304:	f004 fc0c 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8002308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800230c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230e:	2300      	movs	r3, #0
 8002310:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002316:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800231a:	4619      	mov	r1, r3
 800231c:	4837      	ldr	r0, [pc, #220]	; (80023fc <MX_GPIO_Init+0x2fc>)
 800231e:	f004 fbff 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8002322:	2340      	movs	r3, #64	; 0x40
 8002324:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002326:	4b36      	ldr	r3, [pc, #216]	; (8002400 <MX_GPIO_Init+0x300>)
 8002328:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800232e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002332:	4619      	mov	r1, r3
 8002334:	482b      	ldr	r0, [pc, #172]	; (80023e4 <MX_GPIO_Init+0x2e4>)
 8002336:	f004 fbf3 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 800233a:	2328      	movs	r3, #40	; 0x28
 800233c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800233e:	2301      	movs	r3, #1
 8002340:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002346:	2300      	movs	r3, #0
 8002348:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800234a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800234e:	4619      	mov	r1, r3
 8002350:	4824      	ldr	r0, [pc, #144]	; (80023e4 <MX_GPIO_Init+0x2e4>)
 8002352:	f004 fbe5 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LCD_DISP_Pin;
 8002356:	f241 0308 	movw	r3, #4104	; 0x1008
 800235a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800235c:	2301      	movs	r3, #1
 800235e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002368:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800236c:	4619      	mov	r1, r3
 800236e:	481e      	ldr	r0, [pc, #120]	; (80023e8 <MX_GPIO_Init+0x2e8>)
 8002370:	f004 fbd6 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8002374:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002378:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800237a:	2300      	movs	r3, #0
 800237c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002382:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002386:	4619      	mov	r1, r3
 8002388:	481e      	ldr	r0, [pc, #120]	; (8002404 <MX_GPIO_Init+0x304>)
 800238a:	f004 fbc9 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800238e:	2308      	movs	r3, #8
 8002390:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002392:	2301      	movs	r3, #1
 8002394:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239a:	2300      	movs	r3, #0
 800239c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800239e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023a2:	4619      	mov	r1, r3
 80023a4:	4811      	ldr	r0, [pc, #68]	; (80023ec <MX_GPIO_Init+0x2ec>)
 80023a6:	f004 fbbb 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80023aa:	2310      	movs	r3, #16
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ae:	2300      	movs	r3, #0
 80023b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80023b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ba:	4619      	mov	r1, r3
 80023bc:	4809      	ldr	r0, [pc, #36]	; (80023e4 <MX_GPIO_Init+0x2e4>)
 80023be:	f004 fbaf 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80023c2:	f248 0304 	movw	r3, #32772	; 0x8004
 80023c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c8:	2300      	movs	r3, #0
 80023ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80023d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023d4:	4619      	mov	r1, r3
 80023d6:	e017      	b.n	8002408 <MX_GPIO_Init+0x308>
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40020400 	.word	0x40020400
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40020c00 	.word	0x40020c00
 80023e8:	40022000 	.word	0x40022000
 80023ec:	40022800 	.word	0x40022800
 80023f0:	40021c00 	.word	0x40021c00
 80023f4:	40021800 	.word	0x40021800
 80023f8:	40020000 	.word	0x40020000
 80023fc:	40022400 	.word	0x40022400
 8002400:	10120000 	.word	0x10120000
 8002404:	40020800 	.word	0x40020800
 8002408:	4836      	ldr	r0, [pc, #216]	; (80024e4 <MX_GPIO_Init+0x3e4>)
 800240a:	f004 fb89 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 800240e:	f645 6340 	movw	r3, #24128	; 0x5e40
 8002412:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002414:	2301      	movs	r3, #1
 8002416:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002420:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002424:	4619      	mov	r1, r3
 8002426:	482f      	ldr	r0, [pc, #188]	; (80024e4 <MX_GPIO_Init+0x3e4>)
 8002428:	f004 fb7a 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800242c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002430:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002432:	4b2d      	ldr	r3, [pc, #180]	; (80024e8 <MX_GPIO_Init+0x3e8>)
 8002434:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800243a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800243e:	4619      	mov	r1, r3
 8002440:	482a      	ldr	r0, [pc, #168]	; (80024ec <MX_GPIO_Init+0x3ec>)
 8002442:	f004 fb6d 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002446:	2310      	movs	r3, #16
 8002448:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002456:	230a      	movs	r3, #10
 8002458:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800245a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800245e:	4619      	mov	r1, r3
 8002460:	4820      	ldr	r0, [pc, #128]	; (80024e4 <MX_GPIO_Init+0x3e4>)
 8002462:	f004 fb5d 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_JOYSTICK_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = BP_JOYSTICK_Pin|RMII_RXER_Pin;
 8002466:	2384      	movs	r3, #132	; 0x84
 8002468:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800246a:	2300      	movs	r3, #0
 800246c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002472:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002476:	4619      	mov	r1, r3
 8002478:	481d      	ldr	r0, [pc, #116]	; (80024f0 <MX_GPIO_Init+0x3f0>)
 800247a:	f004 fb51 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800247e:	2305      	movs	r3, #5
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002482:	2302      	movs	r3, #2
 8002484:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248a:	2303      	movs	r3, #3
 800248c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800248e:	230a      	movs	r3, #10
 8002490:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002492:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002496:	4619      	mov	r1, r3
 8002498:	4816      	ldr	r0, [pc, #88]	; (80024f4 <MX_GPIO_Init+0x3f4>)
 800249a:	f004 fb41 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 800249e:	2308      	movs	r3, #8
 80024a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a2:	2301      	movs	r3, #1
 80024a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024aa:	2300      	movs	r3, #0
 80024ac:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 80024ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024b2:	4619      	mov	r1, r3
 80024b4:	480e      	ldr	r0, [pc, #56]	; (80024f0 <MX_GPIO_Init+0x3f0>)
 80024b6:	f004 fb33 	bl	8006b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80024ba:	2328      	movs	r3, #40	; 0x28
 80024bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c6:	2303      	movs	r3, #3
 80024c8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80024ca:	230a      	movs	r3, #10
 80024cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024d2:	4619      	mov	r1, r3
 80024d4:	4808      	ldr	r0, [pc, #32]	; (80024f8 <MX_GPIO_Init+0x3f8>)
 80024d6:	f004 fb23 	bl	8006b20 <HAL_GPIO_Init>

}
 80024da:	bf00      	nop
 80024dc:	3740      	adds	r7, #64	; 0x40
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40021c00 	.word	0x40021c00
 80024e8:	10120000 	.word	0x10120000
 80024ec:	40022000 	.word	0x40022000
 80024f0:	40021800 	.word	0x40021800
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40020000 	.word	0x40020000

080024fc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	x_RRacket += 480;
	*/


	//Attente d'une nouvelle réception sur interruption
	HAL_UART_Receive_IT(&huart1,rxbuffer2,1);
 8002504:	2201      	movs	r2, #1
 8002506:	490f      	ldr	r1, [pc, #60]	; (8002544 <HAL_UART_RxCpltCallback+0x48>)
 8002508:	480f      	ldr	r0, [pc, #60]	; (8002548 <HAL_UART_RxCpltCallback+0x4c>)
 800250a:	f008 ffa1 	bl	800b450 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart7,rxbuffer,1);
 800250e:	2201      	movs	r2, #1
 8002510:	490e      	ldr	r1, [pc, #56]	; (800254c <HAL_UART_RxCpltCallback+0x50>)
 8002512:	480f      	ldr	r0, [pc, #60]	; (8002550 <HAL_UART_RxCpltCallback+0x54>)
 8002514:	f008 ff9c 	bl	800b450 <HAL_UART_Receive_IT>

	if(huart==&huart7)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a0d      	ldr	r2, [pc, #52]	; (8002550 <HAL_UART_RxCpltCallback+0x54>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d104      	bne.n	800252a <HAL_UART_RxCpltCallback+0x2e>
		HAL_UART_Transmit_IT(&huart1,rxbuffer,1);
 8002520:	2201      	movs	r2, #1
 8002522:	490a      	ldr	r1, [pc, #40]	; (800254c <HAL_UART_RxCpltCallback+0x50>)
 8002524:	4808      	ldr	r0, [pc, #32]	; (8002548 <HAL_UART_RxCpltCallback+0x4c>)
 8002526:	f008 ff37 	bl	800b398 <HAL_UART_Transmit_IT>
	if(huart==&huart1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a06      	ldr	r2, [pc, #24]	; (8002548 <HAL_UART_RxCpltCallback+0x4c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d104      	bne.n	800253c <HAL_UART_RxCpltCallback+0x40>
		HAL_UART_Transmit_IT(&huart7,rxbuffer2,1);
 8002532:	2201      	movs	r2, #1
 8002534:	4903      	ldr	r1, [pc, #12]	; (8002544 <HAL_UART_RxCpltCallback+0x48>)
 8002536:	4806      	ldr	r0, [pc, #24]	; (8002550 <HAL_UART_RxCpltCallback+0x54>)
 8002538:	f008 ff2e 	bl	800b398 <HAL_UART_Transmit_IT>
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20008950 	.word	0x20008950
 8002548:	20008a50 	.word	0x20008a50
 800254c:	20008d10 	.word	0x20008d10
 8002550:	2000871c 	.word	0x2000871c

08002554 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(100);
 800255c:	2064      	movs	r0, #100	; 0x64
 800255e:	f00a f852 	bl	800c606 <osDelay>
 8002562:	e7fb      	b.n	800255c <StartDefaultTask+0x8>

08002564 <Starthorloge>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Starthorloge */
void Starthorloge(void const * argument)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b090      	sub	sp, #64	; 0x40
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Starthorloge */
	//Initialisation du texte d'affichage
	char text[50] = { };
 800256c:	2300      	movs	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	f107 0310 	add.w	r3, r7, #16
 8002574:	222e      	movs	r2, #46	; 0x2e
 8002576:	2100      	movs	r1, #0
 8002578:	4618      	mov	r0, r3
 800257a:	f00c fb01 	bl	800eb80 <memset>

	/* Infinite loop */
	for (;;) {
		//Récupération des grandeurs temps et date (même si la date ne nous sert pas)
		HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800257e:	2200      	movs	r2, #0
 8002580:	4915      	ldr	r1, [pc, #84]	; (80025d8 <Starthorloge+0x74>)
 8002582:	4816      	ldr	r0, [pc, #88]	; (80025dc <Starthorloge+0x78>)
 8002584:	f007 f912 	bl	80097ac <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8002588:	2200      	movs	r2, #0
 800258a:	4915      	ldr	r1, [pc, #84]	; (80025e0 <Starthorloge+0x7c>)
 800258c:	4813      	ldr	r0, [pc, #76]	; (80025dc <Starthorloge+0x78>)
 800258e:	f007 fa13 	bl	80099b8 <HAL_RTC_GetDate>

		//Conversion en chaine de caractères et stockage dans le texte d'affichage
		sprintf(text, "%2u:%2u", time.Minutes, time.Seconds);
 8002592:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <Starthorloge+0x74>)
 8002594:	785b      	ldrb	r3, [r3, #1]
 8002596:	461a      	mov	r2, r3
 8002598:	4b0f      	ldr	r3, [pc, #60]	; (80025d8 <Starthorloge+0x74>)
 800259a:	789b      	ldrb	r3, [r3, #2]
 800259c:	f107 000c 	add.w	r0, r7, #12
 80025a0:	4910      	ldr	r1, [pc, #64]	; (80025e4 <Starthorloge+0x80>)
 80025a2:	f00c faf5 	bl	800eb90 <siprintf>

		// Accaparement de la ressource
		xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 80025a6:	4b10      	ldr	r3, [pc, #64]	; (80025e8 <Starthorloge+0x84>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f04f 31ff 	mov.w	r1, #4294967295
 80025ae:	4618      	mov	r0, r3
 80025b0:	f00a fbd2 	bl	800cd58 <xQueueSemaphoreTake>

		//Affichage du chronomètre de jeu
		BSP_LCD_DisplayStringAtLine(1, (uint8_t*) text);
 80025b4:	f107 030c 	add.w	r3, r7, #12
 80025b8:	4619      	mov	r1, r3
 80025ba:	2001      	movs	r0, #1
 80025bc:	f001 f8f8 	bl	80037b0 <BSP_LCD_DisplayStringAtLine>

		//Libération de la ressource
		xSemaphoreGive(myMutex_LCDHandle);
 80025c0:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <Starthorloge+0x84>)
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	2300      	movs	r3, #0
 80025c6:	2200      	movs	r2, #0
 80025c8:	2100      	movs	r1, #0
 80025ca:	f00a fabf 	bl	800cb4c <xQueueGenericSend>

		osDelay(500);
 80025ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025d2:	f00a f818 	bl	800c606 <osDelay>
		HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80025d6:	e7d2      	b.n	800257e <Starthorloge+0x1a>
 80025d8:	20008ba8 	.word	0x20008ba8
 80025dc:	20008ae4 	.word	0x20008ae4
 80025e0:	20008cc0 	.word	0x20008cc0
 80025e4:	0800f4fc 	.word	0x0800f4fc
 80025e8:	20008d0c 	.word	0x20008d0c

080025ec <StartLRacket>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLRacket */
void StartLRacket(void const * argument)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	; 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLRacket */

	//Initialisation des variables pour le joystick
	int32_t joystick_h, joystick_v;
	joystick_h = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]
	joystick_v = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61bb      	str	r3, [r7, #24]
	//Initialisation du stockage des coordonnées de la raquette gauche
	int32_t x_LRacket_hold;
	int32_t y_LRacket_hold;

	//Initialisation du CAN du joystick (ADC_CHANNEL_8)
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80025fc:	f107 0308 	add.w	r3, r7, #8
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800260a:	2301      	movs	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	4619      	mov	r1, r3
 8002618:	485b      	ldr	r0, [pc, #364]	; (8002788 <StartLRacket+0x19c>)
 800261a:	f003 fa21 	bl	8005a60 <HAL_ADC_ConfigChannel>

	/* Infinite loop */
	for (;;) {
		//Capture des valeurs des joysticks sur ADC_CHANNEL_8
		sConfig.Channel = ADC_CHANNEL_8;
 800261e:	2308      	movs	r3, #8
 8002620:	60bb      	str	r3, [r7, #8]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8002622:	f107 0308 	add.w	r3, r7, #8
 8002626:	4619      	mov	r1, r3
 8002628:	4857      	ldr	r0, [pc, #348]	; (8002788 <StartLRacket+0x19c>)
 800262a:	f003 fa19 	bl	8005a60 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 800262e:	4856      	ldr	r0, [pc, #344]	; (8002788 <StartLRacket+0x19c>)
 8002630:	f003 f8c4 	bl	80057bc <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK)
 8002634:	bf00      	nop
 8002636:	2164      	movs	r1, #100	; 0x64
 8002638:	4853      	ldr	r0, [pc, #332]	; (8002788 <StartLRacket+0x19c>)
 800263a:	f003 f97f 	bl	800593c <HAL_ADC_PollForConversion>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f8      	bne.n	8002636 <StartLRacket+0x4a>
			;
		joystick_v = HAL_ADC_GetValue(&hadc3);
 8002644:	4850      	ldr	r0, [pc, #320]	; (8002788 <StartLRacket+0x19c>)
 8002646:	f003 f9fd 	bl	8005a44 <HAL_ADC_GetValue>
 800264a:	4603      	mov	r3, r0
 800264c:	61bb      	str	r3, [r7, #24]

		HAL_ADC_Start(&hadc1);
 800264e:	484f      	ldr	r0, [pc, #316]	; (800278c <StartLRacket+0x1a0>)
 8002650:	f003 f8b4 	bl	80057bc <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK)
 8002654:	bf00      	nop
 8002656:	2164      	movs	r1, #100	; 0x64
 8002658:	484c      	ldr	r0, [pc, #304]	; (800278c <StartLRacket+0x1a0>)
 800265a:	f003 f96f 	bl	800593c <HAL_ADC_PollForConversion>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f8      	bne.n	8002656 <StartLRacket+0x6a>
			;
		joystick_h = HAL_ADC_GetValue(&hadc1);
 8002664:	4849      	ldr	r0, [pc, #292]	; (800278c <StartLRacket+0x1a0>)
 8002666:	f003 f9ed 	bl	8005a44 <HAL_ADC_GetValue>
 800266a:	4603      	mov	r3, r0
 800266c:	61fb      	str	r3, [r7, #28]

		//Actualisation des coordonnées de la raquette gauche
		x_LRacket -= (joystick_h - 2080)/250;
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 8002674:	4a46      	ldr	r2, [pc, #280]	; (8002790 <StartLRacket+0x1a4>)
 8002676:	fb82 1203 	smull	r1, r2, r2, r3
 800267a:	1112      	asrs	r2, r2, #4
 800267c:	17db      	asrs	r3, r3, #31
 800267e:	1a9b      	subs	r3, r3, r2
 8002680:	b29a      	uxth	r2, r3
 8002682:	4b44      	ldr	r3, [pc, #272]	; (8002794 <StartLRacket+0x1a8>)
 8002684:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002688:	b29b      	uxth	r3, r3
 800268a:	4413      	add	r3, r2
 800268c:	b29b      	uxth	r3, r3
 800268e:	b21a      	sxth	r2, r3
 8002690:	4b40      	ldr	r3, [pc, #256]	; (8002794 <StartLRacket+0x1a8>)
 8002692:	801a      	strh	r2, [r3, #0]
		y_LRacket -= (joystick_v - 2080)/150;
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 800269a:	4a3f      	ldr	r2, [pc, #252]	; (8002798 <StartLRacket+0x1ac>)
 800269c:	fb82 1203 	smull	r1, r2, r2, r3
 80026a0:	1112      	asrs	r2, r2, #4
 80026a2:	17db      	asrs	r3, r3, #31
 80026a4:	1a9b      	subs	r3, r3, r2
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	4b3c      	ldr	r3, [pc, #240]	; (800279c <StartLRacket+0x1b0>)
 80026aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4413      	add	r3, r2
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	b21a      	sxth	r2, r3
 80026b6:	4b39      	ldr	r3, [pc, #228]	; (800279c <StartLRacket+0x1b0>)
 80026b8:	801a      	strh	r2, [r3, #0]

		// Cadrage des coordonnées LRacket
		if (x_LRacket >= 239 - width_rackets) x_LRacket = 239-width_rackets;
 80026ba:	4b36      	ldr	r3, [pc, #216]	; (8002794 <StartLRacket+0x1a8>)
 80026bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026c0:	2be6      	cmp	r3, #230	; 0xe6
 80026c2:	dd02      	ble.n	80026ca <StartLRacket+0xde>
 80026c4:	4b33      	ldr	r3, [pc, #204]	; (8002794 <StartLRacket+0x1a8>)
 80026c6:	22e7      	movs	r2, #231	; 0xe7
 80026c8:	801a      	strh	r2, [r3, #0]
		if (x_LRacket <= 0) x_LRacket = 0;
 80026ca:	4b32      	ldr	r3, [pc, #200]	; (8002794 <StartLRacket+0x1a8>)
 80026cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	dc02      	bgt.n	80026da <StartLRacket+0xee>
 80026d4:	4b2f      	ldr	r3, [pc, #188]	; (8002794 <StartLRacket+0x1a8>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	801a      	strh	r2, [r3, #0]
		if (y_LRacket <= 0) y_LRacket = 0;
 80026da:	4b30      	ldr	r3, [pc, #192]	; (800279c <StartLRacket+0x1b0>)
 80026dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	dc02      	bgt.n	80026ea <StartLRacket+0xfe>
 80026e4:	4b2d      	ldr	r3, [pc, #180]	; (800279c <StartLRacket+0x1b0>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	801a      	strh	r2, [r3, #0]
		if (y_LRacket + height_rackets >= 272) y_LRacket = 272 - height_rackets;
 80026ea:	4b2c      	ldr	r3, [pc, #176]	; (800279c <StartLRacket+0x1b0>)
 80026ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026f0:	2bdd      	cmp	r3, #221	; 0xdd
 80026f2:	dd02      	ble.n	80026fa <StartLRacket+0x10e>
 80026f4:	4b29      	ldr	r3, [pc, #164]	; (800279c <StartLRacket+0x1b0>)
 80026f6:	22de      	movs	r2, #222	; 0xde
 80026f8:	801a      	strh	r2, [r3, #0]

		//Tracé de LRacket
		//Accaparement de la ressource
		xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 80026fa:	4b29      	ldr	r3, [pc, #164]	; (80027a0 <StartLRacket+0x1b4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f04f 31ff 	mov.w	r1, #4294967295
 8002702:	4618      	mov	r0, r3
 8002704:	f00a fb28 	bl	800cd58 <xQueueSemaphoreTake>

		//Effaçage du précedent rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002708:	4b26      	ldr	r3, [pc, #152]	; (80027a4 <StartLRacket+0x1b8>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d102      	bne.n	8002716 <StartLRacket+0x12a>
 8002710:	f04f 33ff 	mov.w	r3, #4294967295
 8002714:	e001      	b.n	800271a <StartLRacket+0x12e>
 8002716:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 800271a:	4618      	mov	r0, r3
 800271c:	f000 feb2 	bl	8003484 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_LRacket_hold, y_LRacket_hold, width_rackets,
 8002720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002722:	b298      	uxth	r0, r3
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	b299      	uxth	r1, r3
 8002728:	2332      	movs	r3, #50	; 0x32
 800272a:	2208      	movs	r2, #8
 800272c:	f001 fab4 	bl	8003c98 <BSP_LCD_FillRect>
				height_rackets);

		//Création du nouveau rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002730:	4b1c      	ldr	r3, [pc, #112]	; (80027a4 <StartLRacket+0x1b8>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d102      	bne.n	800273e <StartLRacket+0x152>
 8002738:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 800273c:	e001      	b.n	8002742 <StartLRacket+0x156>
 800273e:	f04f 33ff 	mov.w	r3, #4294967295
 8002742:	4618      	mov	r0, r3
 8002744:	f000 fe9e 	bl	8003484 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_LRacket, y_LRacket, width_rackets, height_rackets);
 8002748:	4b12      	ldr	r3, [pc, #72]	; (8002794 <StartLRacket+0x1a8>)
 800274a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800274e:	b298      	uxth	r0, r3
 8002750:	4b12      	ldr	r3, [pc, #72]	; (800279c <StartLRacket+0x1b0>)
 8002752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002756:	b299      	uxth	r1, r3
 8002758:	2332      	movs	r3, #50	; 0x32
 800275a:	2208      	movs	r2, #8
 800275c:	f001 fa9c 	bl	8003c98 <BSP_LCD_FillRect>

		//Libération de la ressource
		xSemaphoreGive(myMutex_LCDHandle);
 8002760:	4b0f      	ldr	r3, [pc, #60]	; (80027a0 <StartLRacket+0x1b4>)
 8002762:	6818      	ldr	r0, [r3, #0]
 8002764:	2300      	movs	r3, #0
 8002766:	2200      	movs	r2, #0
 8002768:	2100      	movs	r1, #0
 800276a:	f00a f9ef 	bl	800cb4c <xQueueGenericSend>

		//Stockage des dernières coordonnées de la raquette gauche
		x_LRacket_hold = x_LRacket;
 800276e:	4b09      	ldr	r3, [pc, #36]	; (8002794 <StartLRacket+0x1a8>)
 8002770:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
		y_LRacket_hold = y_LRacket;
 8002776:	4b09      	ldr	r3, [pc, #36]	; (800279c <StartLRacket+0x1b0>)
 8002778:	f9b3 3000 	ldrsh.w	r3, [r3]
 800277c:	623b      	str	r3, [r7, #32]

		osDelay(40);
 800277e:	2028      	movs	r0, #40	; 0x28
 8002780:	f009 ff41 	bl	800c606 <osDelay>
		sConfig.Channel = ADC_CHANNEL_8;
 8002784:	e74b      	b.n	800261e <StartLRacket+0x32>
 8002786:	bf00      	nop
 8002788:	20008a00 	.word	0x20008a00
 800278c:	200089b4 	.word	0x200089b4
 8002790:	10624dd3 	.word	0x10624dd3
 8002794:	2000002a 	.word	0x2000002a
 8002798:	1b4e81b5 	.word	0x1b4e81b5
 800279c:	2000002c 	.word	0x2000002c
 80027a0:	20008d0c 	.word	0x20008d0c
 80027a4:	2000003d 	.word	0x2000003d

080027a8 <StartBall>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBall */
void StartBall(void const * argument)
{
 80027a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027ac:	b094      	sub	sp, #80	; 0x50
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBall */

	//Initialisation de la régularité de lancement de la tache
	TickType_t xFrequency=10; //remettre à 10
 80027b2:	230a      	movs	r3, #10
 80027b4:	647b      	str	r3, [r7, #68]	; 0x44
	TickType_t xLastWakeTime=xTaskGetTickCount();
 80027b6:	f00b f855 	bl	800d864 <xTaskGetTickCount>
 80027ba:	4603      	mov	r3, r0
 80027bc:	63bb      	str	r3, [r7, #56]	; 0x38

	// Initialisation des coordonnées entières de la balle

	uint16_t x_balle = x_balle_f;
 80027be:	4bae      	ldr	r3, [pc, #696]	; (8002a78 <StartBall+0x2d0>)
 80027c0:	edd3 7a00 	vldr	s15, [r3]
 80027c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027c8:	ee17 3a90 	vmov	r3, s15
 80027cc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	uint16_t y_balle = y_balle_f;
 80027d0:	4baa      	ldr	r3, [pc, #680]	; (8002a7c <StartBall+0x2d4>)
 80027d2:	edd3 7a00 	vldr	s15, [r3]
 80027d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027da:	ee17 3a90 	vmov	r3, s15
 80027de:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e


	//Initialisation des anciennes coordonnées de la balle
	uint16_t x_balle_hold = 480;
 80027e2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80027e6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint16_t y_balle_hold = 136;
 80027ea:	2388      	movs	r3, #136	; 0x88
 80027ec:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	//Initialisation du sens de déplacement de la balle
	int16_t angle;

	// Récupération des grandeurs temps et date pour générer un départ aléatoire (à la pression du bouton)
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80027f0:	2200      	movs	r2, #0
 80027f2:	49a3      	ldr	r1, [pc, #652]	; (8002a80 <StartBall+0x2d8>)
 80027f4:	48a3      	ldr	r0, [pc, #652]	; (8002a84 <StartBall+0x2dc>)
 80027f6:	f006 ffd9 	bl	80097ac <HAL_RTC_GetTime>

	uint16_t time2 = time.SubSeconds;
 80027fa:	4ba1      	ldr	r3, [pc, #644]	; (8002a80 <StartBall+0x2d8>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	uint16_t timeFraction = time.SecondFraction;
 8002802:	4b9f      	ldr	r3, [pc, #636]	; (8002a80 <StartBall+0x2d8>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	87fb      	strh	r3, [r7, #62]	; 0x3e

	// Nombre pseudo aléatoire entre 30 et 150
	angle = time2*1.0/timeFraction*120+30;
 8002808:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800280c:	4618      	mov	r0, r3
 800280e:	f7fd fea1 	bl	8000554 <__aeabi_i2d>
 8002812:	4680      	mov	r8, r0
 8002814:	4689      	mov	r9, r1
 8002816:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002818:	4618      	mov	r0, r3
 800281a:	f7fd fe9b 	bl	8000554 <__aeabi_i2d>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4640      	mov	r0, r8
 8002824:	4649      	mov	r1, r9
 8002826:	f7fe f829 	bl	800087c <__aeabi_ddiv>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	4b94      	ldr	r3, [pc, #592]	; (8002a88 <StartBall+0x2e0>)
 8002838:	f7fd fef6 	bl	8000628 <__aeabi_dmul>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f04f 0200 	mov.w	r2, #0
 8002848:	4b90      	ldr	r3, [pc, #576]	; (8002a8c <StartBall+0x2e4>)
 800284a:	f7fd fd37 	bl	80002bc <__adddf3>
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	4610      	mov	r0, r2
 8002854:	4619      	mov	r1, r3
 8002856:	f7fe f8f9 	bl	8000a4c <__aeabi_d2iz>
 800285a:	4603      	mov	r3, r0
 800285c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	if(time2%2) // Une chance sur 2 de partir dans chaque sens
 8002860:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	b29b      	uxth	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <StartBall+0xd2>
		angle=-angle;
 800286e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002872:	425b      	negs	r3, r3
 8002874:	b29b      	uxth	r3, r3
 8002876:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
  {
	  //Mouvement de la balle
	  //x_balle_f += vitesse*sin(angle*MATH_PI*1.0/180)*(1+multiplicateur*1.0/10);
	  //y_balle_f -= vitesse*cos(angle*MATH_PI*1.0/180)*(1+multiplicateur*1.0/10);

	  x_balle=x_balle_f;
 800287a:	4b7f      	ldr	r3, [pc, #508]	; (8002a78 <StartBall+0x2d0>)
 800287c:	edd3 7a00 	vldr	s15, [r3]
 8002880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002884:	ee17 3a90 	vmov	r3, s15
 8002888:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	  y_balle=y_balle_f;
 800288c:	4b7b      	ldr	r3, [pc, #492]	; (8002a7c <StartBall+0x2d4>)
 800288e:	edd3 7a00 	vldr	s15, [r3]
 8002892:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002896:	ee17 3a90 	vmov	r3, s15
 800289a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	  //Gestion des rebonds sur les bords horizontaux : cadrage vertical des coordonnées de la balle
	  if(y_balle<= radius_balle){
 800289e:	4b7c      	ldr	r3, [pc, #496]	; (8002a90 <StartBall+0x2e8>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d826      	bhi.n	80028fa <StartBall+0x152>
		  y_balle_f=radius_balle;
 80028ac:	4b78      	ldr	r3, [pc, #480]	; (8002a90 <StartBall+0x2e8>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	ee07 3a90 	vmov	s15, r3
 80028b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b8:	4b70      	ldr	r3, [pc, #448]	; (8002a7c <StartBall+0x2d4>)
 80028ba:	edc3 7a00 	vstr	s15, [r3]
		  y_balle=y_balle_f;
 80028be:	4b6f      	ldr	r3, [pc, #444]	; (8002a7c <StartBall+0x2d4>)
 80028c0:	edd3 7a00 	vldr	s15, [r3]
 80028c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028c8:	ee17 3a90 	vmov	r3, s15
 80028cc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		  angle=angle>0?180-angle:-180-angle;
 80028d0:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	dd06      	ble.n	80028e6 <StartBall+0x13e>
 80028d8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80028dc:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	b21b      	sxth	r3, r3
 80028e4:	e006      	b.n	80028f4 <StartBall+0x14c>
 80028e6:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80028ea:	f06f 03b3 	mvn.w	r3, #179	; 0xb3
 80028ee:	1a9b      	subs	r3, r3, r2
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	b21b      	sxth	r3, r3
 80028f4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80028f8:	e033      	b.n	8002962 <StartBall+0x1ba>
	  }
	  else if(y_balle>= 271-radius_balle){
 80028fa:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80028fe:	4b64      	ldr	r3, [pc, #400]	; (8002a90 <StartBall+0x2e8>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	4619      	mov	r1, r3
 8002904:	f240 130f 	movw	r3, #271	; 0x10f
 8002908:	1a5b      	subs	r3, r3, r1
 800290a:	429a      	cmp	r2, r3
 800290c:	db29      	blt.n	8002962 <StartBall+0x1ba>
		  y_balle_f=271-radius_balle;
 800290e:	4b60      	ldr	r3, [pc, #384]	; (8002a90 <StartBall+0x2e8>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	461a      	mov	r2, r3
 8002914:	f240 130f 	movw	r3, #271	; 0x10f
 8002918:	1a9b      	subs	r3, r3, r2
 800291a:	ee07 3a90 	vmov	s15, r3
 800291e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002922:	4b56      	ldr	r3, [pc, #344]	; (8002a7c <StartBall+0x2d4>)
 8002924:	edc3 7a00 	vstr	s15, [r3]
		  y_balle=y_balle_f;
 8002928:	4b54      	ldr	r3, [pc, #336]	; (8002a7c <StartBall+0x2d4>)
 800292a:	edd3 7a00 	vldr	s15, [r3]
 800292e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002932:	ee17 3a90 	vmov	r3, s15
 8002936:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		  angle=angle>0?180-angle:-180-angle;
 800293a:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 800293e:	2b00      	cmp	r3, #0
 8002940:	dd06      	ble.n	8002950 <StartBall+0x1a8>
 8002942:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002946:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800294a:	b29b      	uxth	r3, r3
 800294c:	b21b      	sxth	r3, r3
 800294e:	e006      	b.n	800295e <StartBall+0x1b6>
 8002950:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002954:	f06f 03b3 	mvn.w	r3, #179	; 0xb3
 8002958:	1a9b      	subs	r3, r3, r2
 800295a:	b29b      	uxth	r3, r3
 800295c:	b21b      	sxth	r3, r3
 800295e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	  }

	  //Gestion des rebonds sur les raquettes ou de la perte de la balle : cadrage horizontal des coordonnées de la balle
	  if(angle < 0){
 8002962:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8002966:	2b00      	cmp	r3, #0
 8002968:	f280 80a4 	bge.w	8002ab4 <StartBall+0x30c>
		  //Dans le sens droite vers gauche, le rebond doit avoir lieu, s'il existe, sur LRacket
		  if(((x_balle - radius_balle) <= (x_LRacket + width_rackets)) && ((x_balle - radius_balle) >= x_LRacket))
 800296c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002970:	4a47      	ldr	r2, [pc, #284]	; (8002a90 <StartBall+0x2e8>)
 8002972:	7812      	ldrb	r2, [r2, #0]
 8002974:	1a9a      	subs	r2, r3, r2
 8002976:	4b47      	ldr	r3, [pc, #284]	; (8002a94 <StartBall+0x2ec>)
 8002978:	f9b3 3000 	ldrsh.w	r3, [r3]
 800297c:	3308      	adds	r3, #8
 800297e:	429a      	cmp	r2, r3
 8002980:	dc4a      	bgt.n	8002a18 <StartBall+0x270>
 8002982:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002986:	4a42      	ldr	r2, [pc, #264]	; (8002a90 <StartBall+0x2e8>)
 8002988:	7812      	ldrb	r2, [r2, #0]
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	4a41      	ldr	r2, [pc, #260]	; (8002a94 <StartBall+0x2ec>)
 800298e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002992:	4293      	cmp	r3, r2
 8002994:	db40      	blt.n	8002a18 <StartBall+0x270>
		  {
			  //Si l'on est horizontalement "dans" la raquette
			  if((y_balle >= y_LRacket) && (y_balle <= (y_LRacket + height_rackets)))
 8002996:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800299a:	4a3f      	ldr	r2, [pc, #252]	; (8002a98 <StartBall+0x2f0>)
 800299c:	f9b2 2000 	ldrsh.w	r2, [r2]
 80029a0:	4293      	cmp	r3, r2
 80029a2:	f2c0 8114 	blt.w	8002bce <StartBall+0x426>
 80029a6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80029aa:	4b3b      	ldr	r3, [pc, #236]	; (8002a98 <StartBall+0x2f0>)
 80029ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b0:	3332      	adds	r3, #50	; 0x32
 80029b2:	429a      	cmp	r2, r3
 80029b4:	f300 810b 	bgt.w	8002bce <StartBall+0x426>
			  {
				  //Et verticalement "dans" la raquette, il y a rebond, l'angle est calculé selon la position relative de la balle et de la raquette
				  angle= (y_balle-y_LRacket)*1.0/height_rackets * 120 + 30;
 80029b8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80029bc:	4a36      	ldr	r2, [pc, #216]	; (8002a98 <StartBall+0x2f0>)
 80029be:	f9b2 2000 	ldrsh.w	r2, [r2]
 80029c2:	1a9b      	subs	r3, r3, r2
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fd fdc5 	bl	8000554 <__aeabi_i2d>
 80029ca:	f04f 0200 	mov.w	r2, #0
 80029ce:	4b33      	ldr	r3, [pc, #204]	; (8002a9c <StartBall+0x2f4>)
 80029d0:	f7fd ff54 	bl	800087c <__aeabi_ddiv>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	4610      	mov	r0, r2
 80029da:	4619      	mov	r1, r3
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	4b29      	ldr	r3, [pc, #164]	; (8002a88 <StartBall+0x2e0>)
 80029e2:	f7fd fe21 	bl	8000628 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4610      	mov	r0, r2
 80029ec:	4619      	mov	r1, r3
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	4b26      	ldr	r3, [pc, #152]	; (8002a8c <StartBall+0x2e4>)
 80029f4:	f7fd fc62 	bl	80002bc <__adddf3>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4610      	mov	r0, r2
 80029fe:	4619      	mov	r1, r3
 8002a00:	f7fe f824 	bl	8000a4c <__aeabi_d2iz>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
				  multiplicateur++; // Augmentation de la vitesse à chaque rebond
 8002a0a:	4b25      	ldr	r3, [pc, #148]	; (8002aa0 <StartBall+0x2f8>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	b2da      	uxtb	r2, r3
 8002a12:	4b23      	ldr	r3, [pc, #140]	; (8002aa0 <StartBall+0x2f8>)
 8002a14:	701a      	strb	r2, [r3, #0]
			  if((y_balle >= y_LRacket) && (y_balle <= (y_LRacket + height_rackets)))
 8002a16:	e0da      	b.n	8002bce <StartBall+0x426>
			  }
		  }
		  else if(x_balle<=radius_balle)
 8002a18:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <StartBall+0x2e8>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8002a22:	429a      	cmp	r2, r3
 8002a24:	f200 80d6 	bhi.w	8002bd4 <StartBall+0x42c>
		  {
			  //Si la balle touche le bord gauche de l'écran, on a perdu
			  perdu = 1;
 8002a28:	4b1e      	ldr	r3, [pc, #120]	; (8002aa4 <StartBall+0x2fc>)
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	701a      	strb	r2, [r3, #0]

			  //Capture de la ressource
			  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	; (8002aa8 <StartBall+0x300>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f04f 31ff 	mov.w	r1, #4294967295
 8002a36:	4618      	mov	r0, r3
 8002a38:	f00a f98e 	bl	800cd58 <xQueueSemaphoreTake>

			  //Affichage du message de perte sous le chronomètre
			  BSP_LCD_Clear(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002a3c:	4b1b      	ldr	r3, [pc, #108]	; (8002aac <StartBall+0x304>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d102      	bne.n	8002a4a <StartBall+0x2a2>
 8002a44:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002a48:	e001      	b.n	8002a4e <StartBall+0x2a6>
 8002a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 fd7a 	bl	8003548 <BSP_LCD_Clear>
			  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002a54:	4b15      	ldr	r3, [pc, #84]	; (8002aac <StartBall+0x304>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d102      	bne.n	8002a62 <StartBall+0x2ba>
 8002a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a60:	e001      	b.n	8002a66 <StartBall+0x2be>
 8002a62:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 fd0c 	bl	8003484 <BSP_LCD_SetTextColor>
			  BSP_LCD_DisplayStringAtLine(12, (uint8_t*) "Perdu ! Appuyez sur reset pour rejouer");
 8002a6c:	4910      	ldr	r1, [pc, #64]	; (8002ab0 <StartBall+0x308>)
 8002a6e:	200c      	movs	r0, #12
 8002a70:	f000 fe9e 	bl	80037b0 <BSP_LCD_DisplayStringAtLine>
			  while(1);
 8002a74:	e7fe      	b.n	8002a74 <StartBall+0x2cc>
 8002a76:	bf00      	nop
 8002a78:	20000034 	.word	0x20000034
 8002a7c:	20000038 	.word	0x20000038
 8002a80:	20008ba8 	.word	0x20008ba8
 8002a84:	20008ae4 	.word	0x20008ae4
 8002a88:	405e0000 	.word	0x405e0000
 8002a8c:	403e0000 	.word	0x403e0000
 8002a90:	2000003c 	.word	0x2000003c
 8002a94:	2000002a 	.word	0x2000002a
 8002a98:	2000002c 	.word	0x2000002c
 8002a9c:	40490000 	.word	0x40490000
 8002aa0:	20000028 	.word	0x20000028
 8002aa4:	20000342 	.word	0x20000342
 8002aa8:	20008d0c 	.word	0x20008d0c
 8002aac:	2000003d 	.word	0x2000003d
 8002ab0:	0800f504 	.word	0x0800f504
		  }
	  }
	  else if(angle > 0){
 8002ab4:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f340 808b 	ble.w	8002bd4 <StartBall+0x42c>
		  //Dans le sens gauche vers droite, le rebond doit avoir lieu, s'il existe, sur RRacket
		  if(((x_balle + radius_balle) >= x_RRacket) && ((x_balle + radius_balle) <= (x_RRacket + width_rackets)))
 8002abe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002ac2:	4a9f      	ldr	r2, [pc, #636]	; (8002d40 <StartBall+0x598>)
 8002ac4:	7812      	ldrb	r2, [r2, #0]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	4a9e      	ldr	r2, [pc, #632]	; (8002d44 <StartBall+0x59c>)
 8002aca:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	db4c      	blt.n	8002b6c <StartBall+0x3c4>
 8002ad2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002ad6:	4a9a      	ldr	r2, [pc, #616]	; (8002d40 <StartBall+0x598>)
 8002ad8:	7812      	ldrb	r2, [r2, #0]
 8002ada:	441a      	add	r2, r3
 8002adc:	4b99      	ldr	r3, [pc, #612]	; (8002d44 <StartBall+0x59c>)
 8002ade:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae2:	3308      	adds	r3, #8
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	dc41      	bgt.n	8002b6c <StartBall+0x3c4>
		  {
			  //Si l'on est horizontalement "dans" la raquette
			  if((y_balle >= y_RRacket) && (y_balle <= (y_RRacket + height_rackets)))
 8002ae8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002aec:	4a96      	ldr	r2, [pc, #600]	; (8002d48 <StartBall+0x5a0>)
 8002aee:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002af2:	4293      	cmp	r3, r2
 8002af4:	db6d      	blt.n	8002bd2 <StartBall+0x42a>
 8002af6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8002afa:	4b93      	ldr	r3, [pc, #588]	; (8002d48 <StartBall+0x5a0>)
 8002afc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b00:	3332      	adds	r3, #50	; 0x32
 8002b02:	429a      	cmp	r2, r3
 8002b04:	dc65      	bgt.n	8002bd2 <StartBall+0x42a>
			  {
				  //Et verticalement "dans" la raquette, il y a rebond, l'angle est calculé selon la position relative de la balle et de la raquette
				  angle= -((y_balle-y_RRacket)*1.0/height_rackets * 120 + 30);
 8002b06:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002b0a:	4a8f      	ldr	r2, [pc, #572]	; (8002d48 <StartBall+0x5a0>)
 8002b0c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fd fd1e 	bl	8000554 <__aeabi_i2d>
 8002b18:	f04f 0200 	mov.w	r2, #0
 8002b1c:	4b8b      	ldr	r3, [pc, #556]	; (8002d4c <StartBall+0x5a4>)
 8002b1e:	f7fd fead 	bl	800087c <__aeabi_ddiv>
 8002b22:	4602      	mov	r2, r0
 8002b24:	460b      	mov	r3, r1
 8002b26:	4610      	mov	r0, r2
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f04f 0200 	mov.w	r2, #0
 8002b2e:	4b88      	ldr	r3, [pc, #544]	; (8002d50 <StartBall+0x5a8>)
 8002b30:	f7fd fd7a 	bl	8000628 <__aeabi_dmul>
 8002b34:	4602      	mov	r2, r0
 8002b36:	460b      	mov	r3, r1
 8002b38:	4610      	mov	r0, r2
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	f04f 0200 	mov.w	r2, #0
 8002b40:	4b84      	ldr	r3, [pc, #528]	; (8002d54 <StartBall+0x5ac>)
 8002b42:	f7fd fbbb 	bl	80002bc <__adddf3>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	4614      	mov	r4, r2
 8002b4c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002b50:	4620      	mov	r0, r4
 8002b52:	4629      	mov	r1, r5
 8002b54:	f7fd ff7a 	bl	8000a4c <__aeabi_d2iz>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
				  multiplicateur++; // Augmentation de la vitesse à chaque rebond
 8002b5e:	4b7e      	ldr	r3, [pc, #504]	; (8002d58 <StartBall+0x5b0>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	3301      	adds	r3, #1
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4b7c      	ldr	r3, [pc, #496]	; (8002d58 <StartBall+0x5b0>)
 8002b68:	701a      	strb	r2, [r3, #0]
			  if((y_balle >= y_RRacket) && (y_balle <= (y_RRacket + height_rackets)))
 8002b6a:	e032      	b.n	8002bd2 <StartBall+0x42a>
			  }
		  }
		  else if(x_balle>=(959-radius_balle))
 8002b6c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8002b70:	4b73      	ldr	r3, [pc, #460]	; (8002d40 <StartBall+0x598>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	4619      	mov	r1, r3
 8002b76:	f240 33bf 	movw	r3, #959	; 0x3bf
 8002b7a:	1a5b      	subs	r3, r3, r1
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	db29      	blt.n	8002bd4 <StartBall+0x42c>
		  {
			  //Si la balle touche le bord droit de l'écran, on a perdu
			  perdu = 1;
 8002b80:	4b76      	ldr	r3, [pc, #472]	; (8002d5c <StartBall+0x5b4>)
 8002b82:	2201      	movs	r2, #1
 8002b84:	701a      	strb	r2, [r3, #0]

			  //Capture de la ressource
			  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002b86:	4b76      	ldr	r3, [pc, #472]	; (8002d60 <StartBall+0x5b8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f04f 31ff 	mov.w	r1, #4294967295
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f00a f8e2 	bl	800cd58 <xQueueSemaphoreTake>

			  //Affichage du message de perte sous le chronomètre
			  BSP_LCD_Clear(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002b94:	4b73      	ldr	r3, [pc, #460]	; (8002d64 <StartBall+0x5bc>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d102      	bne.n	8002ba2 <StartBall+0x3fa>
 8002b9c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002ba0:	e001      	b.n	8002ba6 <StartBall+0x3fe>
 8002ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 fcce 	bl	8003548 <BSP_LCD_Clear>
			  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002bac:	4b6d      	ldr	r3, [pc, #436]	; (8002d64 <StartBall+0x5bc>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d102      	bne.n	8002bba <StartBall+0x412>
 8002bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb8:	e001      	b.n	8002bbe <StartBall+0x416>
 8002bba:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f000 fc60 	bl	8003484 <BSP_LCD_SetTextColor>
			  BSP_LCD_DisplayStringAtLine(12, (uint8_t*) "Perdu ! Appuyez sur reset pour rejouer");
 8002bc4:	4968      	ldr	r1, [pc, #416]	; (8002d68 <StartBall+0x5c0>)
 8002bc6:	200c      	movs	r0, #12
 8002bc8:	f000 fdf2 	bl	80037b0 <BSP_LCD_DisplayStringAtLine>
			  while(1);
 8002bcc:	e7fe      	b.n	8002bcc <StartBall+0x424>
			  if((y_balle >= y_LRacket) && (y_balle <= (y_LRacket + height_rackets)))
 8002bce:	bf00      	nop
 8002bd0:	e000      	b.n	8002bd4 <StartBall+0x42c>
			  if((y_balle >= y_RRacket) && (y_balle <= (y_RRacket + height_rackets)))
 8002bd2:	bf00      	nop
		  }
	  }

	  //Affichage de la balle
	  //Capture de la ressource
	  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002bd4:	4b62      	ldr	r3, [pc, #392]	; (8002d60 <StartBall+0x5b8>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f00a f8bb 	bl	800cd58 <xQueueSemaphoreTake>

	  //Effaçage des anciens dessins
	  if(x_balle_hold <=479){
 8002be2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002be6:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002bea:	d216      	bcs.n	8002c1a <StartBall+0x472>
		  //Effaçage de l'ancienne balle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002bec:	4b5d      	ldr	r3, [pc, #372]	; (8002d64 <StartBall+0x5bc>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d102      	bne.n	8002bfa <StartBall+0x452>
 8002bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf8:	e001      	b.n	8002bfe <StartBall+0x456>
 8002bfa:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 fc40 	bl	8003484 <BSP_LCD_SetTextColor>
		  BSP_LCD_FillCircle(x_balle_hold, y_balle_hold, radius_balle);
 8002c04:	4b4e      	ldr	r3, [pc, #312]	; (8002d40 <StartBall+0x598>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	f8b7 104a 	ldrh.w	r1, [r7, #74]	; 0x4a
 8002c0e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002c12:	4618      	mov	r0, r3
 8002c14:	f001 f8ba 	bl	8003d8c <BSP_LCD_FillCircle>
 8002c18:	e02f      	b.n	8002c7a <StartBall+0x4d2>
	  }
	  else{
		  //Effaçage de l'ancien triangle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002c1a:	4b52      	ldr	r3, [pc, #328]	; (8002d64 <StartBall+0x5bc>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d102      	bne.n	8002c28 <StartBall+0x480>
 8002c22:	f04f 33ff 	mov.w	r3, #4294967295
 8002c26:	e001      	b.n	8002c2c <StartBall+0x484>
 8002c28:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f000 fc29 	bl	8003484 <BSP_LCD_SetTextColor>
		  Point Point1 = {473,y_balle_hold+3};
 8002c32:	f240 13d9 	movw	r3, #473	; 0x1d9
 8002c36:	86bb      	strh	r3, [r7, #52]	; 0x34
 8002c38:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002c3c:	3303      	adds	r3, #3
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	b21b      	sxth	r3, r3
 8002c42:	86fb      	strh	r3, [r7, #54]	; 0x36
		  Point Point2 = {479,y_balle_hold};
 8002c44:	f240 13df 	movw	r3, #479	; 0x1df
 8002c48:	863b      	strh	r3, [r7, #48]	; 0x30
 8002c4a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8002c4e:	867b      	strh	r3, [r7, #50]	; 0x32
		  Point Point3 = {473,y_balle_hold-3};
 8002c50:	f240 13d9 	movw	r3, #473	; 0x1d9
 8002c54:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002c56:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002c5a:	3b03      	subs	r3, #3
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	b21b      	sxth	r3, r3
 8002c60:	85fb      	strh	r3, [r7, #46]	; 0x2e

		  Point Points[3] = {Point1, Point2, Point3};
 8002c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c64:	623b      	str	r3, [r7, #32]
 8002c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c68:	627b      	str	r3, [r7, #36]	; 0x24
 8002c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c6c:	62bb      	str	r3, [r7, #40]	; 0x28
		  BSP_LCD_FillPolygon(Points,3);
 8002c6e:	f107 0320 	add.w	r3, r7, #32
 8002c72:	2103      	movs	r1, #3
 8002c74:	4618      	mov	r0, r3
 8002c76:	f001 f929 	bl	8003ecc <BSP_LCD_FillPolygon>
	  }

	  //Affichage des nouveaux dessins
	  if(x_balle <=479){
 8002c7a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002c7e:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002c82:	d216      	bcs.n	8002cb2 <StartBall+0x50a>
		  //Affichage de la nouvelle balle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002c84:	4b37      	ldr	r3, [pc, #220]	; (8002d64 <StartBall+0x5bc>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d102      	bne.n	8002c92 <StartBall+0x4ea>
 8002c8c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002c90:	e001      	b.n	8002c96 <StartBall+0x4ee>
 8002c92:	f04f 33ff 	mov.w	r3, #4294967295
 8002c96:	4618      	mov	r0, r3
 8002c98:	f000 fbf4 	bl	8003484 <BSP_LCD_SetTextColor>
		  BSP_LCD_FillCircle(x_balle, y_balle, radius_balle);
 8002c9c:	4b28      	ldr	r3, [pc, #160]	; (8002d40 <StartBall+0x598>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 8002ca6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002caa:	4618      	mov	r0, r3
 8002cac:	f001 f86e 	bl	8003d8c <BSP_LCD_FillCircle>
 8002cb0:	e02f      	b.n	8002d12 <StartBall+0x56a>
	  }
	  else{
		  //Afficage du nouveau triangle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002cb2:	4b2c      	ldr	r3, [pc, #176]	; (8002d64 <StartBall+0x5bc>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d102      	bne.n	8002cc0 <StartBall+0x518>
 8002cba:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002cbe:	e001      	b.n	8002cc4 <StartBall+0x51c>
 8002cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f000 fbdd 	bl	8003484 <BSP_LCD_SetTextColor>
		  Point Point1 = {473,y_balle+3};
 8002cca:	f240 13d9 	movw	r3, #473	; 0x1d9
 8002cce:	83bb      	strh	r3, [r7, #28]
 8002cd0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002cd4:	3303      	adds	r3, #3
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	b21b      	sxth	r3, r3
 8002cda:	83fb      	strh	r3, [r7, #30]
		  Point Point2 = {479,y_balle};
 8002cdc:	f240 13df 	movw	r3, #479	; 0x1df
 8002ce0:	833b      	strh	r3, [r7, #24]
 8002ce2:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8002ce6:	837b      	strh	r3, [r7, #26]
		  Point Point3 = {473,y_balle-3};
 8002ce8:	f240 13d9 	movw	r3, #473	; 0x1d9
 8002cec:	82bb      	strh	r3, [r7, #20]
 8002cee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002cf2:	3b03      	subs	r3, #3
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	82fb      	strh	r3, [r7, #22]

		  Point Points[3] = {Point1, Point2, Point3};
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	60bb      	str	r3, [r7, #8]
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	613b      	str	r3, [r7, #16]
		  BSP_LCD_FillPolygon(Points,3);
 8002d06:	f107 0308 	add.w	r3, r7, #8
 8002d0a:	2103      	movs	r1, #3
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f001 f8dd 	bl	8003ecc <BSP_LCD_FillPolygon>
	  }

	  //Libération de la ressource
	  xSemaphoreGive(myMutex_LCDHandle);
 8002d12:	4b13      	ldr	r3, [pc, #76]	; (8002d60 <StartBall+0x5b8>)
 8002d14:	6818      	ldr	r0, [r3, #0]
 8002d16:	2300      	movs	r3, #0
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	f009 ff16 	bl	800cb4c <xQueueGenericSend>

	  //Stockage du dernier emplacement de dessin
	  x_balle_hold = x_balle;
 8002d20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002d24:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	  y_balle_hold = y_balle;
 8002d28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002d2c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002d30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d34:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002d36:	4618      	mov	r0, r3
 8002d38:	f00a fbca 	bl	800d4d0 <vTaskDelayUntil>
	  x_balle=x_balle_f;
 8002d3c:	e59d      	b.n	800287a <StartBall+0xd2>
 8002d3e:	bf00      	nop
 8002d40:	2000003c 	.word	0x2000003c
 8002d44:	2000002e 	.word	0x2000002e
 8002d48:	20000030 	.word	0x20000030
 8002d4c:	40490000 	.word	0x40490000
 8002d50:	405e0000 	.word	0x405e0000
 8002d54:	403e0000 	.word	0x403e0000
 8002d58:	20000028 	.word	0x20000028
 8002d5c:	20000342 	.word	0x20000342
 8002d60:	20008d0c 	.word	0x20008d0c
 8002d64:	2000003d 	.word	0x2000003d
 8002d68:	0800f504 	.word	0x0800f504

08002d6c <StartBgChanger>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBgChanger */
void StartBgChanger(void const * argument)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBgChanger */
	  //Initialisation de l'état de BP1 et de l'état
	  uint8_t BP1=1;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73bb      	strb	r3, [r7, #14]
	  uint8_t state=0;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	73fb      	strb	r3, [r7, #15]
	  /* Infinite loop */
	  for(;;)
	  {
		  //Lecture de l'état du BP1
		  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 8002d7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d80:	4834      	ldr	r0, [pc, #208]	; (8002e54 <StartBgChanger+0xe8>)
 8002d82:	f004 f985 	bl	8007090 <HAL_GPIO_ReadPin>
 8002d86:	4603      	mov	r3, r0
 8002d88:	73bb      	strb	r3, [r7, #14]

		  //Machine à états
		  switch(state){
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d052      	beq.n	8002e36 <StartBgChanger+0xca>
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	dc59      	bgt.n	8002e48 <StartBgChanger+0xdc>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <StartBgChanger+0x32>
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d006      	beq.n	8002daa <StartBgChanger+0x3e>
 8002d9c:	e054      	b.n	8002e48 <StartBgChanger+0xdc>
			  case 0:
				  //Attente d'un changement d'état (d'un appui sur BP1)
				  if(!BP1) state = 1;
 8002d9e:	7bbb      	ldrb	r3, [r7, #14]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d14e      	bne.n	8002e42 <StartBgChanger+0xd6>
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
				  break;
 8002da8:	e04b      	b.n	8002e42 <StartBgChanger+0xd6>
			  case 1:
				  //Changement de la couleur
				  couleur = !couleur;
 8002daa:	4b2b      	ldr	r3, [pc, #172]	; (8002e58 <StartBgChanger+0xec>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	bf0c      	ite	eq
 8002db2:	2301      	moveq	r3, #1
 8002db4:	2300      	movne	r3, #0
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	461a      	mov	r2, r3
 8002dba:	4b27      	ldr	r3, [pc, #156]	; (8002e58 <StartBgChanger+0xec>)
 8002dbc:	701a      	strb	r2, [r3, #0]
				  if(couleur==0){
 8002dbe:	4b26      	ldr	r3, [pc, #152]	; (8002e58 <StartBgChanger+0xec>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d11a      	bne.n	8002dfc <StartBgChanger+0x90>
					  //Capture de la ressource
					  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002dc6:	4b25      	ldr	r3, [pc, #148]	; (8002e5c <StartBgChanger+0xf0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f04f 31ff 	mov.w	r1, #4294967295
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f009 ffc2 	bl	800cd58 <xQueueSemaphoreTake>

					  //Nettoyage et recoloration du LCD en noir sur fond blanc
					  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8002dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd8:	f000 fbb6 	bl	8003548 <BSP_LCD_Clear>
					  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002ddc:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002de0:	f000 fb50 	bl	8003484 <BSP_LCD_SetTextColor>
					  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002de4:	f04f 30ff 	mov.w	r0, #4294967295
 8002de8:	f000 fb64 	bl	80034b4 <BSP_LCD_SetBackColor>

					  //Libération de la ressource
					  xSemaphoreGive(myMutex_LCDHandle);
 8002dec:	4b1b      	ldr	r3, [pc, #108]	; (8002e5c <StartBgChanger+0xf0>)
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	2300      	movs	r3, #0
 8002df2:	2200      	movs	r2, #0
 8002df4:	2100      	movs	r1, #0
 8002df6:	f009 fea9 	bl	800cb4c <xQueueGenericSend>
 8002dfa:	e019      	b.n	8002e30 <StartBgChanger+0xc4>
				  }
				  else{
					  //Capture de la ressource
					  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002dfc:	4b17      	ldr	r3, [pc, #92]	; (8002e5c <StartBgChanger+0xf0>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f04f 31ff 	mov.w	r1, #4294967295
 8002e04:	4618      	mov	r0, r3
 8002e06:	f009 ffa7 	bl	800cd58 <xQueueSemaphoreTake>

					  //Nettoyage et recoloration du LCD en blanc sur fond noir
					  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8002e0a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002e0e:	f000 fb9b 	bl	8003548 <BSP_LCD_Clear>
					  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002e12:	f04f 30ff 	mov.w	r0, #4294967295
 8002e16:	f000 fb35 	bl	8003484 <BSP_LCD_SetTextColor>
					  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8002e1a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002e1e:	f000 fb49 	bl	80034b4 <BSP_LCD_SetBackColor>

					  //Libération de la ressource
					  xSemaphoreGive(myMutex_LCDHandle);
 8002e22:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <StartBgChanger+0xf0>)
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	2300      	movs	r3, #0
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	f009 fe8e 	bl	800cb4c <xQueueGenericSend>
				  }

				  //Changement d'état
				  state = 2;
 8002e30:	2302      	movs	r3, #2
 8002e32:	73fb      	strb	r3, [r7, #15]
				  break;
 8002e34:	e008      	b.n	8002e48 <StartBgChanger+0xdc>
			  case 2:
				  //Attente d'un changement d'état (relachement du bouton BP1)
				  if(BP1) state = 0;
 8002e36:	7bbb      	ldrb	r3, [r7, #14]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d004      	beq.n	8002e46 <StartBgChanger+0xda>
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]
				  break;
 8002e40:	e001      	b.n	8002e46 <StartBgChanger+0xda>
				  break;
 8002e42:	bf00      	nop
 8002e44:	e000      	b.n	8002e48 <StartBgChanger+0xdc>
				  break;
 8002e46:	bf00      	nop
		  }
	  osDelay(400);
 8002e48:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002e4c:	f009 fbdb 	bl	800c606 <osDelay>
		  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 8002e50:	e794      	b.n	8002d7c <StartBgChanger+0x10>
 8002e52:	bf00      	nop
 8002e54:	40020000 	.word	0x40020000
 8002e58:	2000003d 	.word	0x2000003d
 8002e5c:	20008d0c 	.word	0x20008d0c

08002e60 <StartTransmit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTransmit */
void StartTransmit(void const * argument)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTransmit */
	uint16_t x_balle = x_balle_f;
 8002e68:	4b1f      	ldr	r3, [pc, #124]	; (8002ee8 <StartTransmit+0x88>)
 8002e6a:	edd3 7a00 	vldr	s15, [r3]
 8002e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e72:	ee17 3a90 	vmov	r3, s15
 8002e76:	81fb      	strh	r3, [r7, #14]
	uint16_t y_balle = y_balle_f;
 8002e78:	4b1c      	ldr	r3, [pc, #112]	; (8002eec <StartTransmit+0x8c>)
 8002e7a:	edd3 7a00 	vldr	s15, [r3]
 8002e7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e82:	ee17 3a90 	vmov	r3, s15
 8002e86:	81bb      	strh	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {

	x_balle= x_balle_f;
 8002e88:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <StartTransmit+0x88>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e92:	ee17 3a90 	vmov	r3, s15
 8002e96:	81fb      	strh	r3, [r7, #14]
	y_balle = y_balle_f;
 8002e98:	4b14      	ldr	r3, [pc, #80]	; (8002eec <StartTransmit+0x8c>)
 8002e9a:	edd3 7a00 	vldr	s15, [r3]
 8002e9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ea2:	ee17 3a90 	vmov	r3, s15
 8002ea6:	81bb      	strh	r3, [r7, #12]
	//Transmission du rayon de la balle et des coordonnées de la balle et du drapeau de perte
	txbuffer[0] = radius_balle;
 8002ea8:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <StartTransmit+0x90>)
 8002eaa:	781a      	ldrb	r2, [r3, #0]
 8002eac:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <StartTransmit+0x94>)
 8002eae:	701a      	strb	r2, [r3, #0]
	txbuffer[1] = (x_balle & 0xFF00) >> 8;
 8002eb0:	89fb      	ldrh	r3, [r7, #14]
 8002eb2:	0a1b      	lsrs	r3, r3, #8
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <StartTransmit+0x94>)
 8002eba:	705a      	strb	r2, [r3, #1]
	txbuffer[2] = (x_balle & 0x00FF);
 8002ebc:	89fb      	ldrh	r3, [r7, #14]
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	4b0c      	ldr	r3, [pc, #48]	; (8002ef4 <StartTransmit+0x94>)
 8002ec2:	709a      	strb	r2, [r3, #2]
	txbuffer[3] = (y_balle & 0xFF00) >> 8;
 8002ec4:	89bb      	ldrh	r3, [r7, #12]
 8002ec6:	0a1b      	lsrs	r3, r3, #8
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <StartTransmit+0x94>)
 8002ece:	70da      	strb	r2, [r3, #3]
	txbuffer[4] = (y_balle & 0x00FF);
 8002ed0:	89bb      	ldrh	r3, [r7, #12]
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <StartTransmit+0x94>)
 8002ed6:	711a      	strb	r2, [r3, #4]
	txbuffer[5] = perdu;
 8002ed8:	4b07      	ldr	r3, [pc, #28]	; (8002ef8 <StartTransmit+0x98>)
 8002eda:	781a      	ldrb	r2, [r3, #0]
 8002edc:	4b05      	ldr	r3, [pc, #20]	; (8002ef4 <StartTransmit+0x94>)
 8002ede:	715a      	strb	r2, [r3, #5]

	  //HAL_UART_Transmit_IT(&huart7,txbuffer,6);
	  osDelay(30);
 8002ee0:	201e      	movs	r0, #30
 8002ee2:	f009 fb90 	bl	800c606 <osDelay>
	x_balle= x_balle_f;
 8002ee6:	e7cf      	b.n	8002e88 <StartTransmit+0x28>
 8002ee8:	20000034 	.word	0x20000034
 8002eec:	20000038 	.word	0x20000038
 8002ef0:	2000003c 	.word	0x2000003c
 8002ef4:	20008b44 	.word	0x20008b44
 8002ef8:	20000342 	.word	0x20000342

08002efc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a04      	ldr	r2, [pc, #16]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d101      	bne.n	8002f12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002f0e:	f002 fbcd 	bl	80056ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40001000 	.word	0x40001000

08002f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f24:	b672      	cpsid	i
}
 8002f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002f28:	e7fe      	b.n	8002f28 <Error_Handler+0x8>
	...

08002f2c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b08c      	sub	sp, #48	; 0x30
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a51      	ldr	r2, [pc, #324]	; (800307c <I2Cx_MspInit+0x150>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d14d      	bne.n	8002fd8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002f3c:	4b50      	ldr	r3, [pc, #320]	; (8003080 <I2Cx_MspInit+0x154>)
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f40:	4a4f      	ldr	r2, [pc, #316]	; (8003080 <I2Cx_MspInit+0x154>)
 8002f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f46:	6313      	str	r3, [r2, #48]	; 0x30
 8002f48:	4b4d      	ldr	r3, [pc, #308]	; (8003080 <I2Cx_MspInit+0x154>)
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f50:	61bb      	str	r3, [r7, #24]
 8002f52:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002f54:	2380      	movs	r3, #128	; 0x80
 8002f56:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002f58:	2312      	movs	r3, #18
 8002f5a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002f60:	2302      	movs	r3, #2
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8002f64:	2304      	movs	r3, #4
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002f68:	f107 031c 	add.w	r3, r7, #28
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4845      	ldr	r0, [pc, #276]	; (8003084 <I2Cx_MspInit+0x158>)
 8002f70:	f003 fdd6 	bl	8006b20 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002f74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002f7a:	f107 031c 	add.w	r3, r7, #28
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4840      	ldr	r0, [pc, #256]	; (8003084 <I2Cx_MspInit+0x158>)
 8002f82:	f003 fdcd 	bl	8006b20 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8002f86:	4b3e      	ldr	r3, [pc, #248]	; (8003080 <I2Cx_MspInit+0x154>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	4a3d      	ldr	r2, [pc, #244]	; (8003080 <I2Cx_MspInit+0x154>)
 8002f8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f90:	6413      	str	r3, [r2, #64]	; 0x40
 8002f92:	4b3b      	ldr	r3, [pc, #236]	; (8003080 <I2Cx_MspInit+0x154>)
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f9a:	617b      	str	r3, [r7, #20]
 8002f9c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002f9e:	4b38      	ldr	r3, [pc, #224]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	4a37      	ldr	r2, [pc, #220]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fa4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fa8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8002faa:	4b35      	ldr	r3, [pc, #212]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	4a34      	ldr	r2, [pc, #208]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fb0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002fb4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	210f      	movs	r1, #15
 8002fba:	2048      	movs	r0, #72	; 0x48
 8002fbc:	f003 f84c 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002fc0:	2048      	movs	r0, #72	; 0x48
 8002fc2:	f003 f865 	bl	8006090 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	210f      	movs	r1, #15
 8002fca:	2049      	movs	r0, #73	; 0x49
 8002fcc:	f003 f844 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8002fd0:	2049      	movs	r0, #73	; 0x49
 8002fd2:	f003 f85d 	bl	8006090 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8002fd6:	e04d      	b.n	8003074 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002fd8:	4b29      	ldr	r3, [pc, #164]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	4a28      	ldr	r2, [pc, #160]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fde:	f043 0302 	orr.w	r3, r3, #2
 8002fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe4:	4b26      	ldr	r3, [pc, #152]	; (8003080 <I2Cx_MspInit+0x154>)
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002ff0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ff4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002ff6:	2312      	movs	r3, #18
 8002ff8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002ffe:	2302      	movs	r3, #2
 8003000:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8003002:	2304      	movs	r3, #4
 8003004:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003006:	f107 031c 	add.w	r3, r7, #28
 800300a:	4619      	mov	r1, r3
 800300c:	481e      	ldr	r0, [pc, #120]	; (8003088 <I2Cx_MspInit+0x15c>)
 800300e:	f003 fd87 	bl	8006b20 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8003012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003016:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003018:	f107 031c 	add.w	r3, r7, #28
 800301c:	4619      	mov	r1, r3
 800301e:	481a      	ldr	r0, [pc, #104]	; (8003088 <I2Cx_MspInit+0x15c>)
 8003020:	f003 fd7e 	bl	8006b20 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003024:	4b16      	ldr	r3, [pc, #88]	; (8003080 <I2Cx_MspInit+0x154>)
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	4a15      	ldr	r2, [pc, #84]	; (8003080 <I2Cx_MspInit+0x154>)
 800302a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800302e:	6413      	str	r3, [r2, #64]	; 0x40
 8003030:	4b13      	ldr	r3, [pc, #76]	; (8003080 <I2Cx_MspInit+0x154>)
 8003032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 800303c:	4b10      	ldr	r3, [pc, #64]	; (8003080 <I2Cx_MspInit+0x154>)
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	4a0f      	ldr	r2, [pc, #60]	; (8003080 <I2Cx_MspInit+0x154>)
 8003042:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003046:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8003048:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <I2Cx_MspInit+0x154>)
 800304a:	6a1b      	ldr	r3, [r3, #32]
 800304c:	4a0c      	ldr	r2, [pc, #48]	; (8003080 <I2Cx_MspInit+0x154>)
 800304e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003052:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003054:	2200      	movs	r2, #0
 8003056:	210f      	movs	r1, #15
 8003058:	201f      	movs	r0, #31
 800305a:	f002 fffd 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800305e:	201f      	movs	r0, #31
 8003060:	f003 f816 	bl	8006090 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003064:	2200      	movs	r2, #0
 8003066:	210f      	movs	r1, #15
 8003068:	2020      	movs	r0, #32
 800306a:	f002 fff5 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800306e:	2020      	movs	r0, #32
 8003070:	f003 f80e 	bl	8006090 <HAL_NVIC_EnableIRQ>
}
 8003074:	bf00      	nop
 8003076:	3730      	adds	r7, #48	; 0x30
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000344 	.word	0x20000344
 8003080:	40023800 	.word	0x40023800
 8003084:	40021c00 	.word	0x40021c00
 8003088:	40020400 	.word	0x40020400

0800308c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f004 fb1b 	bl	80076d0 <HAL_I2C_GetState>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d125      	bne.n	80030ec <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <I2Cx_Init+0x68>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d103      	bne.n	80030b0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a13      	ldr	r2, [pc, #76]	; (80030f8 <I2Cx_Init+0x6c>)
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	e002      	b.n	80030b6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a12      	ldr	r2, [pc, #72]	; (80030fc <I2Cx_Init+0x70>)
 80030b4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a11      	ldr	r2, [pc, #68]	; (8003100 <I2Cx_Init+0x74>)
 80030ba:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7ff ff23 	bl	8002f2c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f004 f804 	bl	80070f4 <HAL_I2C_Init>
  }
}
 80030ec:	bf00      	nop
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000344 	.word	0x20000344
 80030f8:	40005c00 	.word	0x40005c00
 80030fc:	40005400 	.word	0x40005400
 8003100:	40912732 	.word	0x40912732

08003104 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08a      	sub	sp, #40	; 0x28
 8003108:	af04      	add	r7, sp, #16
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	4608      	mov	r0, r1
 800310e:	4611      	mov	r1, r2
 8003110:	461a      	mov	r2, r3
 8003112:	4603      	mov	r3, r0
 8003114:	72fb      	strb	r3, [r7, #11]
 8003116:	460b      	mov	r3, r1
 8003118:	813b      	strh	r3, [r7, #8]
 800311a:	4613      	mov	r3, r2
 800311c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800311e:	2300      	movs	r3, #0
 8003120:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003122:	7afb      	ldrb	r3, [r7, #11]
 8003124:	b299      	uxth	r1, r3
 8003126:	88f8      	ldrh	r0, [r7, #6]
 8003128:	893a      	ldrh	r2, [r7, #8]
 800312a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800312e:	9302      	str	r3, [sp, #8]
 8003130:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003132:	9301      	str	r3, [sp, #4]
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	4603      	mov	r3, r0
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f004 f9ae 	bl	800749c <HAL_I2C_Mem_Read>
 8003140:	4603      	mov	r3, r0
 8003142:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003144:	7dfb      	ldrb	r3, [r7, #23]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d004      	beq.n	8003154 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800314a:	7afb      	ldrb	r3, [r7, #11]
 800314c:	4619      	mov	r1, r3
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f000 f832 	bl	80031b8 <I2Cx_Error>
  }
  return status;    
 8003154:	7dfb      	ldrb	r3, [r7, #23]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b08a      	sub	sp, #40	; 0x28
 8003162:	af04      	add	r7, sp, #16
 8003164:	60f8      	str	r0, [r7, #12]
 8003166:	4608      	mov	r0, r1
 8003168:	4611      	mov	r1, r2
 800316a:	461a      	mov	r2, r3
 800316c:	4603      	mov	r3, r0
 800316e:	72fb      	strb	r3, [r7, #11]
 8003170:	460b      	mov	r3, r1
 8003172:	813b      	strh	r3, [r7, #8]
 8003174:	4613      	mov	r3, r2
 8003176:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003178:	2300      	movs	r3, #0
 800317a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800317c:	7afb      	ldrb	r3, [r7, #11]
 800317e:	b299      	uxth	r1, r3
 8003180:	88f8      	ldrh	r0, [r7, #6]
 8003182:	893a      	ldrh	r2, [r7, #8]
 8003184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003188:	9302      	str	r3, [sp, #8]
 800318a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800318c:	9301      	str	r3, [sp, #4]
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	4603      	mov	r3, r0
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f004 f86d 	bl	8007274 <HAL_I2C_Mem_Write>
 800319a:	4603      	mov	r3, r0
 800319c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800319e:	7dfb      	ldrb	r3, [r7, #23]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d004      	beq.n	80031ae <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80031a4:	7afb      	ldrb	r3, [r7, #11]
 80031a6:	4619      	mov	r1, r3
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 f805 	bl	80031b8 <I2Cx_Error>
  }
  return status;
 80031ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f004 f825 	bl	8007214 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff ff5e 	bl	800308c <I2Cx_Init>
}
 80031d0:	bf00      	nop
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80031dc:	4802      	ldr	r0, [pc, #8]	; (80031e8 <TS_IO_Init+0x10>)
 80031de:	f7ff ff55 	bl	800308c <I2Cx_Init>
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000344 	.word	0x20000344

080031ec <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af02      	add	r7, sp, #8
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
 80031f6:	460b      	mov	r3, r1
 80031f8:	71bb      	strb	r3, [r7, #6]
 80031fa:	4613      	mov	r3, r2
 80031fc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80031fe:	79bb      	ldrb	r3, [r7, #6]
 8003200:	b29a      	uxth	r2, r3
 8003202:	79f9      	ldrb	r1, [r7, #7]
 8003204:	2301      	movs	r3, #1
 8003206:	9301      	str	r3, [sp, #4]
 8003208:	1d7b      	adds	r3, r7, #5
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	2301      	movs	r3, #1
 800320e:	4803      	ldr	r0, [pc, #12]	; (800321c <TS_IO_Write+0x30>)
 8003210:	f7ff ffa5 	bl	800315e <I2Cx_WriteMultiple>
}
 8003214:	bf00      	nop
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20000344 	.word	0x20000344

08003220 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af02      	add	r7, sp, #8
 8003226:	4603      	mov	r3, r0
 8003228:	460a      	mov	r2, r1
 800322a:	71fb      	strb	r3, [r7, #7]
 800322c:	4613      	mov	r3, r2
 800322e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8003234:	79bb      	ldrb	r3, [r7, #6]
 8003236:	b29a      	uxth	r2, r3
 8003238:	79f9      	ldrb	r1, [r7, #7]
 800323a:	2301      	movs	r3, #1
 800323c:	9301      	str	r3, [sp, #4]
 800323e:	f107 030f 	add.w	r3, r7, #15
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	4804      	ldr	r0, [pc, #16]	; (8003258 <TS_IO_Read+0x38>)
 8003248:	f7ff ff5c 	bl	8003104 <I2Cx_ReadMultiple>

  return read_value;
 800324c:	7bfb      	ldrb	r3, [r7, #15]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000344 	.word	0x20000344

0800325c <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f002 fa41 	bl	80056ec <HAL_Delay>
}
 800326a:	bf00      	nop
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8003278:	4b31      	ldr	r3, [pc, #196]	; (8003340 <BSP_LCD_Init+0xcc>)
 800327a:	2228      	movs	r2, #40	; 0x28
 800327c:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 800327e:	4b30      	ldr	r3, [pc, #192]	; (8003340 <BSP_LCD_Init+0xcc>)
 8003280:	2209      	movs	r2, #9
 8003282:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8003284:	4b2e      	ldr	r3, [pc, #184]	; (8003340 <BSP_LCD_Init+0xcc>)
 8003286:	2235      	movs	r2, #53	; 0x35
 8003288:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 800328a:	4b2d      	ldr	r3, [pc, #180]	; (8003340 <BSP_LCD_Init+0xcc>)
 800328c:	220b      	movs	r2, #11
 800328e:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8003290:	4b2b      	ldr	r3, [pc, #172]	; (8003340 <BSP_LCD_Init+0xcc>)
 8003292:	f240 121b 	movw	r2, #283	; 0x11b
 8003296:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8003298:	4b29      	ldr	r3, [pc, #164]	; (8003340 <BSP_LCD_Init+0xcc>)
 800329a:	f240 2215 	movw	r2, #533	; 0x215
 800329e:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 80032a0:	4b27      	ldr	r3, [pc, #156]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032a2:	f240 121d 	movw	r2, #285	; 0x11d
 80032a6:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80032a8:	4b25      	ldr	r3, [pc, #148]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032aa:	f240 2235 	movw	r2, #565	; 0x235
 80032ae:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80032b0:	2100      	movs	r1, #0
 80032b2:	4823      	ldr	r0, [pc, #140]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032b4:	f000 ffe6 	bl	8004284 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80032b8:	4b21      	ldr	r3, [pc, #132]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032ba:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80032be:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 80032c0:	4b1f      	ldr	r3, [pc, #124]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032c2:	f44f 7288 	mov.w	r2, #272	; 0x110
 80032c6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 80032c8:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 80032d0:	4b1b      	ldr	r3, [pc, #108]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 80032d8:	4b19      	ldr	r3, [pc, #100]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80032e0:	4b17      	ldr	r3, [pc, #92]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 80032e6:	4b16      	ldr	r3, [pc, #88]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 80032ec:	4b14      	ldr	r3, [pc, #80]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80032f2:	4b13      	ldr	r3, [pc, #76]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 80032f8:	4b11      	ldr	r3, [pc, #68]	; (8003340 <BSP_LCD_Init+0xcc>)
 80032fa:	4a12      	ldr	r2, [pc, #72]	; (8003344 <BSP_LCD_Init+0xd0>)
 80032fc:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 80032fe:	4810      	ldr	r0, [pc, #64]	; (8003340 <BSP_LCD_Init+0xcc>)
 8003300:	f004 fe78 	bl	8007ff4 <HAL_LTDC_GetState>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d103      	bne.n	8003312 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 800330a:	2100      	movs	r1, #0
 800330c:	480c      	ldr	r0, [pc, #48]	; (8003340 <BSP_LCD_Init+0xcc>)
 800330e:	f000 fedf 	bl	80040d0 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8003312:	480b      	ldr	r0, [pc, #44]	; (8003340 <BSP_LCD_Init+0xcc>)
 8003314:	f004 fc9e 	bl	8007c54 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8003318:	2201      	movs	r2, #1
 800331a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800331e:	480a      	ldr	r0, [pc, #40]	; (8003348 <BSP_LCD_Init+0xd4>)
 8003320:	f003 fece 	bl	80070c0 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8003324:	2201      	movs	r2, #1
 8003326:	2108      	movs	r1, #8
 8003328:	4808      	ldr	r0, [pc, #32]	; (800334c <BSP_LCD_Init+0xd8>)
 800332a:	f003 fec9 	bl	80070c0 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800332e:	f001 f989 	bl	8004644 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8003332:	4807      	ldr	r0, [pc, #28]	; (8003350 <BSP_LCD_Init+0xdc>)
 8003334:	f000 f8d8 	bl	80034e8 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	20008d7c 	.word	0x20008d7c
 8003344:	40016800 	.word	0x40016800
 8003348:	40022000 	.word	0x40022000
 800334c:	40022800 	.word	0x40022800
 8003350:	20000040 	.word	0x20000040

08003354 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8003358:	4b06      	ldr	r3, [pc, #24]	; (8003374 <BSP_LCD_GetXSize+0x20>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a06      	ldr	r2, [pc, #24]	; (8003378 <BSP_LCD_GetXSize+0x24>)
 800335e:	2134      	movs	r1, #52	; 0x34
 8003360:	fb01 f303 	mul.w	r3, r1, r3
 8003364:	4413      	add	r3, r2
 8003366:	3360      	adds	r3, #96	; 0x60
 8003368:	681b      	ldr	r3, [r3, #0]
}
 800336a:	4618      	mov	r0, r3
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	200003d0 	.word	0x200003d0
 8003378:	20008d7c 	.word	0x20008d7c

0800337c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8003380:	4b06      	ldr	r3, [pc, #24]	; (800339c <BSP_LCD_GetYSize+0x20>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a06      	ldr	r2, [pc, #24]	; (80033a0 <BSP_LCD_GetYSize+0x24>)
 8003386:	2134      	movs	r1, #52	; 0x34
 8003388:	fb01 f303 	mul.w	r3, r1, r3
 800338c:	4413      	add	r3, r2
 800338e:	3364      	adds	r3, #100	; 0x64
 8003390:	681b      	ldr	r3, [r3, #0]
}
 8003392:	4618      	mov	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	200003d0 	.word	0x200003d0
 80033a0:	20008d7c 	.word	0x20008d7c

080033a4 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b090      	sub	sp, #64	; 0x40
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	6039      	str	r1, [r7, #0]
 80033ae:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80033b4:	f7ff ffce 	bl	8003354 <BSP_LCD_GetXSize>
 80033b8:	4603      	mov	r3, r0
 80033ba:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80033c0:	f7ff ffdc 	bl	800337c <BSP_LCD_GetYSize>
 80033c4:	4603      	mov	r3, r0
 80033c6:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 80033d0:	23ff      	movs	r3, #255	; 0xff
 80033d2:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 80033d8:	2300      	movs	r3, #0
 80033da:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 80033de:	2300      	movs	r3, #0
 80033e0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 80033e4:	2300      	movs	r3, #0
 80033e6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80033ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80033ee:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80033f0:	2307      	movs	r3, #7
 80033f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80033f4:	f7ff ffae 	bl	8003354 <BSP_LCD_GetXSize>
 80033f8:	4603      	mov	r3, r0
 80033fa:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 80033fc:	f7ff ffbe 	bl	800337c <BSP_LCD_GetYSize>
 8003400:	4603      	mov	r3, r0
 8003402:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8003404:	88fa      	ldrh	r2, [r7, #6]
 8003406:	f107 030c 	add.w	r3, r7, #12
 800340a:	4619      	mov	r1, r3
 800340c:	4812      	ldr	r0, [pc, #72]	; (8003458 <BSP_LCD_LayerDefaultInit+0xb4>)
 800340e:	f004 fdb3 	bl	8007f78 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8003412:	88fa      	ldrh	r2, [r7, #6]
 8003414:	4911      	ldr	r1, [pc, #68]	; (800345c <BSP_LCD_LayerDefaultInit+0xb8>)
 8003416:	4613      	mov	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	4413      	add	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	440b      	add	r3, r1
 8003420:	3304      	adds	r3, #4
 8003422:	f04f 32ff 	mov.w	r2, #4294967295
 8003426:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8003428:	88fa      	ldrh	r2, [r7, #6]
 800342a:	490c      	ldr	r1, [pc, #48]	; (800345c <BSP_LCD_LayerDefaultInit+0xb8>)
 800342c:	4613      	mov	r3, r2
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	3308      	adds	r3, #8
 8003438:	4a09      	ldr	r2, [pc, #36]	; (8003460 <BSP_LCD_LayerDefaultInit+0xbc>)
 800343a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800343c:	88fa      	ldrh	r2, [r7, #6]
 800343e:	4907      	ldr	r1, [pc, #28]	; (800345c <BSP_LCD_LayerDefaultInit+0xb8>)
 8003440:	4613      	mov	r3, r2
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	4413      	add	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800344e:	601a      	str	r2, [r3, #0]
}
 8003450:	bf00      	nop
 8003452:	3740      	adds	r7, #64	; 0x40
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	20008d7c 	.word	0x20008d7c
 800345c:	200003d4 	.word	0x200003d4
 8003460:	20000040 	.word	0x20000040

08003464 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 800346c:	4a04      	ldr	r2, [pc, #16]	; (8003480 <BSP_LCD_SelectLayer+0x1c>)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6013      	str	r3, [r2, #0]
} 
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	200003d0 	.word	0x200003d0

08003484 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 800348c:	4b07      	ldr	r3, [pc, #28]	; (80034ac <BSP_LCD_SetTextColor+0x28>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4907      	ldr	r1, [pc, #28]	; (80034b0 <BSP_LCD_SetTextColor+0x2c>)
 8003492:	4613      	mov	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4413      	add	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	601a      	str	r2, [r3, #0]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	200003d0 	.word	0x200003d0
 80034b0:	200003d4 	.word	0x200003d4

080034b4 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80034bc:	4b08      	ldr	r3, [pc, #32]	; (80034e0 <BSP_LCD_SetBackColor+0x2c>)
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	4908      	ldr	r1, [pc, #32]	; (80034e4 <BSP_LCD_SetBackColor+0x30>)
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	3304      	adds	r3, #4
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	601a      	str	r2, [r3, #0]
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	200003d0 	.word	0x200003d0
 80034e4:	200003d4 	.word	0x200003d4

080034e8 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80034f0:	4b08      	ldr	r3, [pc, #32]	; (8003514 <BSP_LCD_SetFont+0x2c>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	4908      	ldr	r1, [pc, #32]	; (8003518 <BSP_LCD_SetFont+0x30>)
 80034f6:	4613      	mov	r3, r2
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	4413      	add	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	3308      	adds	r3, #8
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	601a      	str	r2, [r3, #0]
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	200003d0 	.word	0x200003d0
 8003518:	200003d4 	.word	0x200003d4

0800351c <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <BSP_LCD_GetFont+0x24>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4907      	ldr	r1, [pc, #28]	; (8003544 <BSP_LCD_GetFont+0x28>)
 8003526:	4613      	mov	r3, r2
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	3308      	adds	r3, #8
 8003532:	681b      	ldr	r3, [r3, #0]
}
 8003534:	4618      	mov	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	200003d0 	.word	0x200003d0
 8003544:	200003d4 	.word	0x200003d4

08003548 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800354a:	b085      	sub	sp, #20
 800354c:	af02      	add	r7, sp, #8
 800354e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003550:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <BSP_LCD_Clear+0x48>)
 8003552:	681c      	ldr	r4, [r3, #0]
 8003554:	4b0e      	ldr	r3, [pc, #56]	; (8003590 <BSP_LCD_Clear+0x48>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a0e      	ldr	r2, [pc, #56]	; (8003594 <BSP_LCD_Clear+0x4c>)
 800355a:	2134      	movs	r1, #52	; 0x34
 800355c:	fb01 f303 	mul.w	r3, r1, r3
 8003560:	4413      	add	r3, r2
 8003562:	335c      	adds	r3, #92	; 0x5c
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	461e      	mov	r6, r3
 8003568:	f7ff fef4 	bl	8003354 <BSP_LCD_GetXSize>
 800356c:	4605      	mov	r5, r0
 800356e:	f7ff ff05 	bl	800337c <BSP_LCD_GetYSize>
 8003572:	4602      	mov	r2, r0
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	9301      	str	r3, [sp, #4]
 8003578:	2300      	movs	r3, #0
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	4613      	mov	r3, r2
 800357e:	462a      	mov	r2, r5
 8003580:	4631      	mov	r1, r6
 8003582:	4620      	mov	r0, r4
 8003584:	f001 f812 	bl	80045ac <LL_FillBuffer>
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003590:	200003d0 	.word	0x200003d0
 8003594:	20008d7c 	.word	0x20008d7c

08003598 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003598:	b590      	push	{r4, r7, lr}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	80fb      	strh	r3, [r7, #6]
 80035a2:	460b      	mov	r3, r1
 80035a4:	80bb      	strh	r3, [r7, #4]
 80035a6:	4613      	mov	r3, r2
 80035a8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80035aa:	4b1b      	ldr	r3, [pc, #108]	; (8003618 <BSP_LCD_DisplayChar+0x80>)
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	491b      	ldr	r1, [pc, #108]	; (800361c <BSP_LCD_DisplayChar+0x84>)
 80035b0:	4613      	mov	r3, r2
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	3308      	adds	r3, #8
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6819      	ldr	r1, [r3, #0]
 80035c0:	78fb      	ldrb	r3, [r7, #3]
 80035c2:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80035c6:	4b14      	ldr	r3, [pc, #80]	; (8003618 <BSP_LCD_DisplayChar+0x80>)
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	4c14      	ldr	r4, [pc, #80]	; (800361c <BSP_LCD_DisplayChar+0x84>)
 80035cc:	4613      	mov	r3, r2
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	4413      	add	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4423      	add	r3, r4
 80035d6:	3308      	adds	r3, #8
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80035dc:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80035e0:	4b0d      	ldr	r3, [pc, #52]	; (8003618 <BSP_LCD_DisplayChar+0x80>)
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	4c0d      	ldr	r4, [pc, #52]	; (800361c <BSP_LCD_DisplayChar+0x84>)
 80035e6:	4613      	mov	r3, r2
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	4413      	add	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4423      	add	r3, r4
 80035f0:	3308      	adds	r3, #8
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	889b      	ldrh	r3, [r3, #4]
 80035f6:	3307      	adds	r3, #7
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	da00      	bge.n	80035fe <BSP_LCD_DisplayChar+0x66>
 80035fc:	3307      	adds	r3, #7
 80035fe:	10db      	asrs	r3, r3, #3
 8003600:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003604:	18ca      	adds	r2, r1, r3
 8003606:	88b9      	ldrh	r1, [r7, #4]
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	4618      	mov	r0, r3
 800360c:	f000 fe56 	bl	80042bc <DrawChar>
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	bd90      	pop	{r4, r7, pc}
 8003618:	200003d0 	.word	0x200003d0
 800361c:	200003d4 	.word	0x200003d4

08003620 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8003620:	b5b0      	push	{r4, r5, r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af00      	add	r7, sp, #0
 8003626:	60ba      	str	r2, [r7, #8]
 8003628:	461a      	mov	r2, r3
 800362a:	4603      	mov	r3, r0
 800362c:	81fb      	strh	r3, [r7, #14]
 800362e:	460b      	mov	r3, r1
 8003630:	81bb      	strh	r3, [r7, #12]
 8003632:	4613      	mov	r3, r2
 8003634:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8003636:	2301      	movs	r3, #1
 8003638:	83fb      	strh	r3, [r7, #30]
 800363a:	2300      	movs	r3, #0
 800363c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
 8003642:	2300      	movs	r3, #0
 8003644:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800364a:	e002      	b.n	8003652 <BSP_LCD_DisplayStringAt+0x32>
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	3301      	adds	r3, #1
 8003650:	61bb      	str	r3, [r7, #24]
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	617a      	str	r2, [r7, #20]
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f6      	bne.n	800364c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800365e:	f7ff fe79 	bl	8003354 <BSP_LCD_GetXSize>
 8003662:	4601      	mov	r1, r0
 8003664:	4b50      	ldr	r3, [pc, #320]	; (80037a8 <BSP_LCD_DisplayStringAt+0x188>)
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	4850      	ldr	r0, [pc, #320]	; (80037ac <BSP_LCD_DisplayStringAt+0x18c>)
 800366a:	4613      	mov	r3, r2
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	4413      	add	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4403      	add	r3, r0
 8003674:	3308      	adds	r3, #8
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	889b      	ldrh	r3, [r3, #4]
 800367a:	fbb1 f3f3 	udiv	r3, r1, r3
 800367e:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	2b03      	cmp	r3, #3
 8003684:	d01c      	beq.n	80036c0 <BSP_LCD_DisplayStringAt+0xa0>
 8003686:	2b03      	cmp	r3, #3
 8003688:	dc33      	bgt.n	80036f2 <BSP_LCD_DisplayStringAt+0xd2>
 800368a:	2b01      	cmp	r3, #1
 800368c:	d002      	beq.n	8003694 <BSP_LCD_DisplayStringAt+0x74>
 800368e:	2b02      	cmp	r3, #2
 8003690:	d019      	beq.n	80036c6 <BSP_LCD_DisplayStringAt+0xa6>
 8003692:	e02e      	b.n	80036f2 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	1ad1      	subs	r1, r2, r3
 800369a:	4b43      	ldr	r3, [pc, #268]	; (80037a8 <BSP_LCD_DisplayStringAt+0x188>)
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	4843      	ldr	r0, [pc, #268]	; (80037ac <BSP_LCD_DisplayStringAt+0x18c>)
 80036a0:	4613      	mov	r3, r2
 80036a2:	005b      	lsls	r3, r3, #1
 80036a4:	4413      	add	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4403      	add	r3, r0
 80036aa:	3308      	adds	r3, #8
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	889b      	ldrh	r3, [r3, #4]
 80036b0:	fb03 f301 	mul.w	r3, r3, r1
 80036b4:	085b      	lsrs	r3, r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	4413      	add	r3, r2
 80036bc:	83fb      	strh	r3, [r7, #30]
      break;
 80036be:	e01b      	b.n	80036f8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 80036c0:	89fb      	ldrh	r3, [r7, #14]
 80036c2:	83fb      	strh	r3, [r7, #30]
      break;
 80036c4:	e018      	b.n	80036f8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	b299      	uxth	r1, r3
 80036ce:	4b36      	ldr	r3, [pc, #216]	; (80037a8 <BSP_LCD_DisplayStringAt+0x188>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4836      	ldr	r0, [pc, #216]	; (80037ac <BSP_LCD_DisplayStringAt+0x18c>)
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4403      	add	r3, r0
 80036de:	3308      	adds	r3, #8
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	889b      	ldrh	r3, [r3, #4]
 80036e4:	fb11 f303 	smulbb	r3, r1, r3
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	89fb      	ldrh	r3, [r7, #14]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	83fb      	strh	r3, [r7, #30]
      break;
 80036f0:	e002      	b.n	80036f8 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80036f2:	89fb      	ldrh	r3, [r7, #14]
 80036f4:	83fb      	strh	r3, [r7, #30]
      break;
 80036f6:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80036f8:	8bfb      	ldrh	r3, [r7, #30]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d003      	beq.n	8003706 <BSP_LCD_DisplayStringAt+0xe6>
 80036fe:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003702:	2b00      	cmp	r3, #0
 8003704:	da1d      	bge.n	8003742 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8003706:	2301      	movs	r3, #1
 8003708:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800370a:	e01a      	b.n	8003742 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	781a      	ldrb	r2, [r3, #0]
 8003710:	89b9      	ldrh	r1, [r7, #12]
 8003712:	8bfb      	ldrh	r3, [r7, #30]
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff ff3f 	bl	8003598 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 800371a:	4b23      	ldr	r3, [pc, #140]	; (80037a8 <BSP_LCD_DisplayStringAt+0x188>)
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	4923      	ldr	r1, [pc, #140]	; (80037ac <BSP_LCD_DisplayStringAt+0x18c>)
 8003720:	4613      	mov	r3, r2
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	4413      	add	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	440b      	add	r3, r1
 800372a:	3308      	adds	r3, #8
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	889a      	ldrh	r2, [r3, #4]
 8003730:	8bfb      	ldrh	r3, [r7, #30]
 8003732:	4413      	add	r3, r2
 8003734:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	3301      	adds	r3, #1
 800373a:	60bb      	str	r3, [r7, #8]
    i++;
 800373c:	8bbb      	ldrh	r3, [r7, #28]
 800373e:	3301      	adds	r3, #1
 8003740:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	bf14      	ite	ne
 800374a:	2301      	movne	r3, #1
 800374c:	2300      	moveq	r3, #0
 800374e:	b2dc      	uxtb	r4, r3
 8003750:	f7ff fe00 	bl	8003354 <BSP_LCD_GetXSize>
 8003754:	8bb9      	ldrh	r1, [r7, #28]
 8003756:	4b14      	ldr	r3, [pc, #80]	; (80037a8 <BSP_LCD_DisplayStringAt+0x188>)
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	4d14      	ldr	r5, [pc, #80]	; (80037ac <BSP_LCD_DisplayStringAt+0x18c>)
 800375c:	4613      	mov	r3, r2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	4413      	add	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	442b      	add	r3, r5
 8003766:	3308      	adds	r3, #8
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	889b      	ldrh	r3, [r3, #4]
 800376c:	fb03 f301 	mul.w	r3, r3, r1
 8003770:	1ac3      	subs	r3, r0, r3
 8003772:	b299      	uxth	r1, r3
 8003774:	4b0c      	ldr	r3, [pc, #48]	; (80037a8 <BSP_LCD_DisplayStringAt+0x188>)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	480c      	ldr	r0, [pc, #48]	; (80037ac <BSP_LCD_DisplayStringAt+0x18c>)
 800377a:	4613      	mov	r3, r2
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	4413      	add	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4403      	add	r3, r0
 8003784:	3308      	adds	r3, #8
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	889b      	ldrh	r3, [r3, #4]
 800378a:	4299      	cmp	r1, r3
 800378c:	bf2c      	ite	cs
 800378e:	2301      	movcs	r3, #1
 8003790:	2300      	movcc	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	4023      	ands	r3, r4
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1b7      	bne.n	800370c <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	3720      	adds	r7, #32
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bdb0      	pop	{r4, r5, r7, pc}
 80037a6:	bf00      	nop
 80037a8:	200003d0 	.word	0x200003d0
 80037ac:	200003d4 	.word	0x200003d4

080037b0 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80037bc:	f7ff feae 	bl	800351c <BSP_LCD_GetFont>
 80037c0:	4603      	mov	r3, r0
 80037c2:	88db      	ldrh	r3, [r3, #6]
 80037c4:	88fa      	ldrh	r2, [r7, #6]
 80037c6:	fb12 f303 	smulbb	r3, r2, r3
 80037ca:	b299      	uxth	r1, r3
 80037cc:	2303      	movs	r3, #3
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	2000      	movs	r0, #0
 80037d2:	f7ff ff25 	bl	8003620 <BSP_LCD_DisplayStringAt>
}
 80037d6:	bf00      	nop
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
	...

080037e0 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80037e0:	b5b0      	push	{r4, r5, r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af02      	add	r7, sp, #8
 80037e6:	4603      	mov	r3, r0
 80037e8:	80fb      	strh	r3, [r7, #6]
 80037ea:	460b      	mov	r3, r1
 80037ec:	80bb      	strh	r3, [r7, #4]
 80037ee:	4613      	mov	r3, r2
 80037f0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80037f2:	2300      	movs	r3, #0
 80037f4:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80037f6:	4b26      	ldr	r3, [pc, #152]	; (8003890 <BSP_LCD_DrawHLine+0xb0>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a26      	ldr	r2, [pc, #152]	; (8003894 <BSP_LCD_DrawHLine+0xb4>)
 80037fc:	2134      	movs	r1, #52	; 0x34
 80037fe:	fb01 f303 	mul.w	r3, r1, r3
 8003802:	4413      	add	r3, r2
 8003804:	3348      	adds	r3, #72	; 0x48
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b02      	cmp	r3, #2
 800380a:	d114      	bne.n	8003836 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800380c:	4b20      	ldr	r3, [pc, #128]	; (8003890 <BSP_LCD_DrawHLine+0xb0>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a20      	ldr	r2, [pc, #128]	; (8003894 <BSP_LCD_DrawHLine+0xb4>)
 8003812:	2134      	movs	r1, #52	; 0x34
 8003814:	fb01 f303 	mul.w	r3, r1, r3
 8003818:	4413      	add	r3, r2
 800381a:	335c      	adds	r3, #92	; 0x5c
 800381c:	681c      	ldr	r4, [r3, #0]
 800381e:	f7ff fd99 	bl	8003354 <BSP_LCD_GetXSize>
 8003822:	4602      	mov	r2, r0
 8003824:	88bb      	ldrh	r3, [r7, #4]
 8003826:	fb03 f202 	mul.w	r2, r3, r2
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	4413      	add	r3, r2
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	4423      	add	r3, r4
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	e013      	b.n	800385e <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003836:	4b16      	ldr	r3, [pc, #88]	; (8003890 <BSP_LCD_DrawHLine+0xb0>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a16      	ldr	r2, [pc, #88]	; (8003894 <BSP_LCD_DrawHLine+0xb4>)
 800383c:	2134      	movs	r1, #52	; 0x34
 800383e:	fb01 f303 	mul.w	r3, r1, r3
 8003842:	4413      	add	r3, r2
 8003844:	335c      	adds	r3, #92	; 0x5c
 8003846:	681c      	ldr	r4, [r3, #0]
 8003848:	f7ff fd84 	bl	8003354 <BSP_LCD_GetXSize>
 800384c:	4602      	mov	r2, r0
 800384e:	88bb      	ldrh	r3, [r7, #4]
 8003850:	fb03 f202 	mul.w	r2, r3, r2
 8003854:	88fb      	ldrh	r3, [r7, #6]
 8003856:	4413      	add	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4423      	add	r3, r4
 800385c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800385e:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <BSP_LCD_DrawHLine+0xb0>)
 8003860:	6818      	ldr	r0, [r3, #0]
 8003862:	68f9      	ldr	r1, [r7, #12]
 8003864:	887c      	ldrh	r4, [r7, #2]
 8003866:	4b0a      	ldr	r3, [pc, #40]	; (8003890 <BSP_LCD_DrawHLine+0xb0>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	4d0b      	ldr	r5, [pc, #44]	; (8003898 <BSP_LCD_DrawHLine+0xb8>)
 800386c:	4613      	mov	r3, r2
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	442b      	add	r3, r5
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	9301      	str	r3, [sp, #4]
 800387a:	2300      	movs	r3, #0
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	2301      	movs	r3, #1
 8003880:	4622      	mov	r2, r4
 8003882:	f000 fe93 	bl	80045ac <LL_FillBuffer>
}
 8003886:	bf00      	nop
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bdb0      	pop	{r4, r5, r7, pc}
 800388e:	bf00      	nop
 8003890:	200003d0 	.word	0x200003d0
 8003894:	20008d7c 	.word	0x20008d7c
 8003898:	200003d4 	.word	0x200003d4

0800389c <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800389c:	b590      	push	{r4, r7, lr}
 800389e:	b08b      	sub	sp, #44	; 0x2c
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4604      	mov	r4, r0
 80038a4:	4608      	mov	r0, r1
 80038a6:	4611      	mov	r1, r2
 80038a8:	461a      	mov	r2, r3
 80038aa:	4623      	mov	r3, r4
 80038ac:	80fb      	strh	r3, [r7, #6]
 80038ae:	4603      	mov	r3, r0
 80038b0:	80bb      	strh	r3, [r7, #4]
 80038b2:	460b      	mov	r3, r1
 80038b4:	807b      	strh	r3, [r7, #2]
 80038b6:	4613      	mov	r3, r2
 80038b8:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80038ba:	2300      	movs	r3, #0
 80038bc:	823b      	strh	r3, [r7, #16]
 80038be:	2300      	movs	r3, #0
 80038c0:	81fb      	strh	r3, [r7, #14]
 80038c2:	2300      	movs	r3, #0
 80038c4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80038c6:	2300      	movs	r3, #0
 80038c8:	84bb      	strh	r3, [r7, #36]	; 0x24
 80038ca:	2300      	movs	r3, #0
 80038cc:	847b      	strh	r3, [r7, #34]	; 0x22
 80038ce:	2300      	movs	r3, #0
 80038d0:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 80038d2:	2300      	movs	r3, #0
 80038d4:	83fb      	strh	r3, [r7, #30]
 80038d6:	2300      	movs	r3, #0
 80038d8:	83bb      	strh	r3, [r7, #28]
 80038da:	2300      	movs	r3, #0
 80038dc:	837b      	strh	r3, [r7, #26]
 80038de:	2300      	movs	r3, #0
 80038e0:	833b      	strh	r3, [r7, #24]
 80038e2:	2300      	movs	r3, #0
 80038e4:	82fb      	strh	r3, [r7, #22]
 80038e6:	2300      	movs	r3, #0
 80038e8:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 80038ee:	887a      	ldrh	r2, [r7, #2]
 80038f0:	88fb      	ldrh	r3, [r7, #6]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bfb8      	it	lt
 80038f8:	425b      	neglt	r3, r3
 80038fa:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 80038fc:	883a      	ldrh	r2, [r7, #0]
 80038fe:	88bb      	ldrh	r3, [r7, #4]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	bfb8      	it	lt
 8003906:	425b      	neglt	r3, r3
 8003908:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 800390a:	88fb      	ldrh	r3, [r7, #6]
 800390c:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 800390e:	88bb      	ldrh	r3, [r7, #4]
 8003910:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8003912:	887a      	ldrh	r2, [r7, #2]
 8003914:	88fb      	ldrh	r3, [r7, #6]
 8003916:	429a      	cmp	r2, r3
 8003918:	d304      	bcc.n	8003924 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 800391a:	2301      	movs	r3, #1
 800391c:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 800391e:	2301      	movs	r3, #1
 8003920:	843b      	strh	r3, [r7, #32]
 8003922:	e005      	b.n	8003930 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8003924:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003928:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 800392a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800392e:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8003930:	883a      	ldrh	r2, [r7, #0]
 8003932:	88bb      	ldrh	r3, [r7, #4]
 8003934:	429a      	cmp	r2, r3
 8003936:	d304      	bcc.n	8003942 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8003938:	2301      	movs	r3, #1
 800393a:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 800393c:	2301      	movs	r3, #1
 800393e:	83bb      	strh	r3, [r7, #28]
 8003940:	e005      	b.n	800394e <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8003942:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003946:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003948:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800394c:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800394e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003952:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003956:	429a      	cmp	r2, r3
 8003958:	db11      	blt.n	800397e <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 800395a:	2300      	movs	r3, #0
 800395c:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800395e:	2300      	movs	r3, #0
 8003960:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8003962:	8a3b      	ldrh	r3, [r7, #16]
 8003964:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8003966:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800396a:	2b00      	cmp	r3, #0
 800396c:	da00      	bge.n	8003970 <BSP_LCD_DrawLine+0xd4>
 800396e:	3301      	adds	r3, #1
 8003970:	105b      	asrs	r3, r3, #1
 8003972:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8003974:	89fb      	ldrh	r3, [r7, #14]
 8003976:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8003978:	8a3b      	ldrh	r3, [r7, #16]
 800397a:	82bb      	strh	r3, [r7, #20]
 800397c:	e010      	b.n	80039a0 <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 800397e:	2300      	movs	r3, #0
 8003980:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8003982:	2300      	movs	r3, #0
 8003984:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8003986:	89fb      	ldrh	r3, [r7, #14]
 8003988:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 800398a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800398e:	2b00      	cmp	r3, #0
 8003990:	da00      	bge.n	8003994 <BSP_LCD_DrawLine+0xf8>
 8003992:	3301      	adds	r3, #1
 8003994:	105b      	asrs	r3, r3, #1
 8003996:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8003998:	8a3b      	ldrh	r3, [r7, #16]
 800399a:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 800399c:	89fb      	ldrh	r3, [r7, #14]
 800399e:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 80039a0:	2300      	movs	r3, #0
 80039a2:	827b      	strh	r3, [r7, #18]
 80039a4:	e037      	b.n	8003a16 <BSP_LCD_DrawLine+0x17a>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80039a6:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80039a8:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80039aa:	4b20      	ldr	r3, [pc, #128]	; (8003a2c <BSP_LCD_DrawLine+0x190>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	4c20      	ldr	r4, [pc, #128]	; (8003a30 <BSP_LCD_DrawLine+0x194>)
 80039b0:	4613      	mov	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4423      	add	r3, r4
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	461a      	mov	r2, r3
 80039be:	f000 f923 	bl	8003c08 <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 80039c2:	8b3a      	ldrh	r2, [r7, #24]
 80039c4:	8afb      	ldrh	r3, [r7, #22]
 80039c6:	4413      	add	r3, r2
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 80039cc:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80039d0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	db0e      	blt.n	80039f6 <BSP_LCD_DrawLine+0x15a>
    {
      num -= den;                             /* Calculate the new numerator value */
 80039d8:	8b3a      	ldrh	r2, [r7, #24]
 80039da:	8b7b      	ldrh	r3, [r7, #26]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	b29b      	uxth	r3, r3
 80039e0:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 80039e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80039e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80039e6:	4413      	add	r3, r2
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 80039ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039ee:	8bfb      	ldrh	r3, [r7, #30]
 80039f0:	4413      	add	r3, r2
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 80039f6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80039f8:	8c3b      	ldrh	r3, [r7, #32]
 80039fa:	4413      	add	r3, r2
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8003a00:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003a02:	8bbb      	ldrh	r3, [r7, #28]
 8003a04:	4413      	add	r3, r2
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8003a0a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3301      	adds	r3, #1
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	827b      	strh	r3, [r7, #18]
 8003a16:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003a1a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	ddc1      	ble.n	80039a6 <BSP_LCD_DrawLine+0x10a>
  }
}
 8003a22:	bf00      	nop
 8003a24:	bf00      	nop
 8003a26:	372c      	adds	r7, #44	; 0x2c
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd90      	pop	{r4, r7, pc}
 8003a2c:	200003d0 	.word	0x200003d0
 8003a30:	200003d4 	.word	0x200003d4

08003a34 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003a34:	b590      	push	{r4, r7, lr}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	80fb      	strh	r3, [r7, #6]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	80bb      	strh	r3, [r7, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8003a46:	887b      	ldrh	r3, [r7, #2]
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	f1c3 0303 	rsb	r3, r3, #3
 8003a4e:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003a54:	887b      	ldrh	r3, [r7, #2]
 8003a56:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8003a58:	e0c7      	b.n	8003bea <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	4413      	add	r3, r2
 8003a62:	b298      	uxth	r0, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	88ba      	ldrh	r2, [r7, #4]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	b299      	uxth	r1, r3
 8003a6e:	4b64      	ldr	r3, [pc, #400]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4c64      	ldr	r4, [pc, #400]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003a74:	4613      	mov	r3, r2
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	4413      	add	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	4423      	add	r3, r4
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	461a      	mov	r2, r3
 8003a82:	f000 f8c1 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	88fa      	ldrh	r2, [r7, #6]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	b298      	uxth	r0, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	88ba      	ldrh	r2, [r7, #4]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	b299      	uxth	r1, r3
 8003a9a:	4b59      	ldr	r3, [pc, #356]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	4c59      	ldr	r4, [pc, #356]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	4413      	add	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4423      	add	r3, r4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	461a      	mov	r2, r3
 8003aae:	f000 f8ab 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	4413      	add	r3, r2
 8003aba:	b298      	uxth	r0, r3
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	88ba      	ldrh	r2, [r7, #4]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	b299      	uxth	r1, r3
 8003ac6:	4b4e      	ldr	r3, [pc, #312]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4c4e      	ldr	r4, [pc, #312]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003acc:	4613      	mov	r3, r2
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	4413      	add	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4423      	add	r3, r4
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	461a      	mov	r2, r3
 8003ada:	f000 f895 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	88fa      	ldrh	r2, [r7, #6]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	b298      	uxth	r0, r3
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	88ba      	ldrh	r2, [r7, #4]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	b299      	uxth	r1, r3
 8003af2:	4b43      	ldr	r3, [pc, #268]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	4c43      	ldr	r4, [pc, #268]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003af8:	4613      	mov	r3, r2
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	4413      	add	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4423      	add	r3, r4
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	f000 f87f 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	88fb      	ldrh	r3, [r7, #6]
 8003b10:	4413      	add	r3, r2
 8003b12:	b298      	uxth	r0, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	88bb      	ldrh	r3, [r7, #4]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	b299      	uxth	r1, r3
 8003b1e:	4b38      	ldr	r3, [pc, #224]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	4c38      	ldr	r4, [pc, #224]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003b24:	4613      	mov	r3, r2
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	4413      	add	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4423      	add	r3, r4
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	461a      	mov	r2, r3
 8003b32:	f000 f869 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	88fa      	ldrh	r2, [r7, #6]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	b298      	uxth	r0, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	88bb      	ldrh	r3, [r7, #4]
 8003b46:	4413      	add	r3, r2
 8003b48:	b299      	uxth	r1, r3
 8003b4a:	4b2d      	ldr	r3, [pc, #180]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	4c2d      	ldr	r4, [pc, #180]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003b50:	4613      	mov	r3, r2
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	4413      	add	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4423      	add	r3, r4
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	f000 f853 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	88fb      	ldrh	r3, [r7, #6]
 8003b68:	4413      	add	r3, r2
 8003b6a:	b298      	uxth	r0, r3
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	88bb      	ldrh	r3, [r7, #4]
 8003b72:	4413      	add	r3, r2
 8003b74:	b299      	uxth	r1, r3
 8003b76:	4b22      	ldr	r3, [pc, #136]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4c22      	ldr	r4, [pc, #136]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	4413      	add	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4423      	add	r3, r4
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	f000 f83d 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	88fa      	ldrh	r2, [r7, #6]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	b298      	uxth	r0, r3
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	88bb      	ldrh	r3, [r7, #4]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	b299      	uxth	r1, r3
 8003ba2:	4b17      	ldr	r3, [pc, #92]	; (8003c00 <BSP_LCD_DrawCircle+0x1cc>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	4c17      	ldr	r4, [pc, #92]	; (8003c04 <BSP_LCD_DrawCircle+0x1d0>)
 8003ba8:	4613      	mov	r3, r2
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4423      	add	r3, r4
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	f000 f827 	bl	8003c08 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	da06      	bge.n	8003bce <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	009a      	lsls	r2, r3, #2
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3306      	adds	r3, #6
 8003bca:	617b      	str	r3, [r7, #20]
 8003bcc:	e00a      	b.n	8003be4 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	009a      	lsls	r2, r3, #2
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	4413      	add	r3, r2
 8003bda:	330a      	adds	r3, #10
 8003bdc:	617b      	str	r3, [r7, #20]
      current_y--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	3301      	adds	r3, #1
 8003be8:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	f67f af33 	bls.w	8003a5a <BSP_LCD_DrawCircle+0x26>
  } 
}
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd90      	pop	{r4, r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	200003d0 	.word	0x200003d0
 8003c04:	200003d4 	.word	0x200003d4

08003c08 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003c08:	b5b0      	push	{r4, r5, r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	4603      	mov	r3, r0
 8003c10:	603a      	str	r2, [r7, #0]
 8003c12:	80fb      	strh	r3, [r7, #6]
 8003c14:	460b      	mov	r3, r1
 8003c16:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003c18:	4b1d      	ldr	r3, [pc, #116]	; (8003c90 <BSP_LCD_DrawPixel+0x88>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a1d      	ldr	r2, [pc, #116]	; (8003c94 <BSP_LCD_DrawPixel+0x8c>)
 8003c1e:	2134      	movs	r1, #52	; 0x34
 8003c20:	fb01 f303 	mul.w	r3, r1, r3
 8003c24:	4413      	add	r3, r2
 8003c26:	3348      	adds	r3, #72	; 0x48
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d116      	bne.n	8003c5c <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8003c2e:	4b18      	ldr	r3, [pc, #96]	; (8003c90 <BSP_LCD_DrawPixel+0x88>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a18      	ldr	r2, [pc, #96]	; (8003c94 <BSP_LCD_DrawPixel+0x8c>)
 8003c34:	2134      	movs	r1, #52	; 0x34
 8003c36:	fb01 f303 	mul.w	r3, r1, r3
 8003c3a:	4413      	add	r3, r2
 8003c3c:	335c      	adds	r3, #92	; 0x5c
 8003c3e:	681c      	ldr	r4, [r3, #0]
 8003c40:	88bd      	ldrh	r5, [r7, #4]
 8003c42:	f7ff fb87 	bl	8003354 <BSP_LCD_GetXSize>
 8003c46:	4603      	mov	r3, r0
 8003c48:	fb03 f205 	mul.w	r2, r3, r5
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	4413      	add	r3, r2
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	4423      	add	r3, r4
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	b292      	uxth	r2, r2
 8003c58:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003c5a:	e015      	b.n	8003c88 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <BSP_LCD_DrawPixel+0x88>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a0c      	ldr	r2, [pc, #48]	; (8003c94 <BSP_LCD_DrawPixel+0x8c>)
 8003c62:	2134      	movs	r1, #52	; 0x34
 8003c64:	fb01 f303 	mul.w	r3, r1, r3
 8003c68:	4413      	add	r3, r2
 8003c6a:	335c      	adds	r3, #92	; 0x5c
 8003c6c:	681c      	ldr	r4, [r3, #0]
 8003c6e:	88bd      	ldrh	r5, [r7, #4]
 8003c70:	f7ff fb70 	bl	8003354 <BSP_LCD_GetXSize>
 8003c74:	4603      	mov	r3, r0
 8003c76:	fb03 f205 	mul.w	r2, r3, r5
 8003c7a:	88fb      	ldrh	r3, [r7, #6]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4423      	add	r3, r4
 8003c82:	461a      	mov	r2, r3
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	6013      	str	r3, [r2, #0]
}
 8003c88:	bf00      	nop
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bdb0      	pop	{r4, r5, r7, pc}
 8003c90:	200003d0 	.word	0x200003d0
 8003c94:	20008d7c 	.word	0x20008d7c

08003c98 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c9c:	b086      	sub	sp, #24
 8003c9e:	af02      	add	r7, sp, #8
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	4608      	mov	r0, r1
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	4623      	mov	r3, r4
 8003caa:	80fb      	strh	r3, [r7, #6]
 8003cac:	4603      	mov	r3, r0
 8003cae:	80bb      	strh	r3, [r7, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	807b      	strh	r3, [r7, #2]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003cbc:	4b30      	ldr	r3, [pc, #192]	; (8003d80 <BSP_LCD_FillRect+0xe8>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	4930      	ldr	r1, [pc, #192]	; (8003d84 <BSP_LCD_FillRect+0xec>)
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	4413      	add	r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	440b      	add	r3, r1
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff fbd8 	bl	8003484 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003cd4:	4b2a      	ldr	r3, [pc, #168]	; (8003d80 <BSP_LCD_FillRect+0xe8>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a2b      	ldr	r2, [pc, #172]	; (8003d88 <BSP_LCD_FillRect+0xf0>)
 8003cda:	2134      	movs	r1, #52	; 0x34
 8003cdc:	fb01 f303 	mul.w	r3, r1, r3
 8003ce0:	4413      	add	r3, r2
 8003ce2:	3348      	adds	r3, #72	; 0x48
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d114      	bne.n	8003d14 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003cea:	4b25      	ldr	r3, [pc, #148]	; (8003d80 <BSP_LCD_FillRect+0xe8>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a26      	ldr	r2, [pc, #152]	; (8003d88 <BSP_LCD_FillRect+0xf0>)
 8003cf0:	2134      	movs	r1, #52	; 0x34
 8003cf2:	fb01 f303 	mul.w	r3, r1, r3
 8003cf6:	4413      	add	r3, r2
 8003cf8:	335c      	adds	r3, #92	; 0x5c
 8003cfa:	681c      	ldr	r4, [r3, #0]
 8003cfc:	f7ff fb2a 	bl	8003354 <BSP_LCD_GetXSize>
 8003d00:	4602      	mov	r2, r0
 8003d02:	88bb      	ldrh	r3, [r7, #4]
 8003d04:	fb03 f202 	mul.w	r2, r3, r2
 8003d08:	88fb      	ldrh	r3, [r7, #6]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	4423      	add	r3, r4
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	e013      	b.n	8003d3c <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003d14:	4b1a      	ldr	r3, [pc, #104]	; (8003d80 <BSP_LCD_FillRect+0xe8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a1b      	ldr	r2, [pc, #108]	; (8003d88 <BSP_LCD_FillRect+0xf0>)
 8003d1a:	2134      	movs	r1, #52	; 0x34
 8003d1c:	fb01 f303 	mul.w	r3, r1, r3
 8003d20:	4413      	add	r3, r2
 8003d22:	335c      	adds	r3, #92	; 0x5c
 8003d24:	681c      	ldr	r4, [r3, #0]
 8003d26:	f7ff fb15 	bl	8003354 <BSP_LCD_GetXSize>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	88bb      	ldrh	r3, [r7, #4]
 8003d2e:	fb03 f202 	mul.w	r2, r3, r2
 8003d32:	88fb      	ldrh	r3, [r7, #6]
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4423      	add	r3, r4
 8003d3a:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003d3c:	4b10      	ldr	r3, [pc, #64]	; (8003d80 <BSP_LCD_FillRect+0xe8>)
 8003d3e:	681c      	ldr	r4, [r3, #0]
 8003d40:	68fd      	ldr	r5, [r7, #12]
 8003d42:	887e      	ldrh	r6, [r7, #2]
 8003d44:	f8b7 8000 	ldrh.w	r8, [r7]
 8003d48:	f7ff fb04 	bl	8003354 <BSP_LCD_GetXSize>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	887b      	ldrh	r3, [r7, #2]
 8003d50:	1ad1      	subs	r1, r2, r3
 8003d52:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <BSP_LCD_FillRect+0xe8>)
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	480b      	ldr	r0, [pc, #44]	; (8003d84 <BSP_LCD_FillRect+0xec>)
 8003d58:	4613      	mov	r3, r2
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4403      	add	r3, r0
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	9301      	str	r3, [sp, #4]
 8003d66:	9100      	str	r1, [sp, #0]
 8003d68:	4643      	mov	r3, r8
 8003d6a:	4632      	mov	r2, r6
 8003d6c:	4629      	mov	r1, r5
 8003d6e:	4620      	mov	r0, r4
 8003d70:	f000 fc1c 	bl	80045ac <LL_FillBuffer>
}
 8003d74:	bf00      	nop
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d7e:	bf00      	nop
 8003d80:	200003d0 	.word	0x200003d0
 8003d84:	200003d4 	.word	0x200003d4
 8003d88:	20008d7c 	.word	0x20008d7c

08003d8c <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	80fb      	strh	r3, [r7, #6]
 8003d96:	460b      	mov	r3, r1
 8003d98:	80bb      	strh	r3, [r7, #4]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8003d9e:	887b      	ldrh	r3, [r7, #2]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	f1c3 0303 	rsb	r3, r3, #3
 8003da6:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003dac:	887b      	ldrh	r3, [r7, #2]
 8003dae:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003db0:	4b44      	ldr	r3, [pc, #272]	; (8003ec4 <BSP_LCD_FillCircle+0x138>)
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	4944      	ldr	r1, [pc, #272]	; (8003ec8 <BSP_LCD_FillCircle+0x13c>)
 8003db6:	4613      	mov	r3, r2
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff fb5e 	bl	8003484 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8003dc8:	e061      	b.n	8003e8e <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d021      	beq.n	8003e14 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	88fa      	ldrh	r2, [r7, #6]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	b298      	uxth	r0, r3
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	88bb      	ldrh	r3, [r7, #4]
 8003de0:	4413      	add	r3, r2
 8003de2:	b299      	uxth	r1, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	461a      	mov	r2, r3
 8003dee:	f7ff fcf7 	bl	80037e0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	88fa      	ldrh	r2, [r7, #6]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	b298      	uxth	r0, r3
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	88ba      	ldrh	r2, [r7, #4]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	b299      	uxth	r1, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	461a      	mov	r2, r3
 8003e10:	f7ff fce6 	bl	80037e0 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d021      	beq.n	8003e5e <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	88fa      	ldrh	r2, [r7, #6]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	b298      	uxth	r0, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	88ba      	ldrh	r2, [r7, #4]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	b299      	uxth	r1, r3
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	f7ff fcd2 	bl	80037e0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	88fa      	ldrh	r2, [r7, #6]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	b298      	uxth	r0, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	88bb      	ldrh	r3, [r7, #4]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	b299      	uxth	r1, r3
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	f7ff fcc1 	bl	80037e0 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	da06      	bge.n	8003e72 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	009a      	lsls	r2, r3, #2
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	3306      	adds	r3, #6
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	e00a      	b.n	8003e88 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	009a      	lsls	r2, r3, #2
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	330a      	adds	r3, #10
 8003e80:	617b      	str	r3, [r7, #20]
      current_y--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	3b01      	subs	r3, #1
 8003e86:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d999      	bls.n	8003dca <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003e96:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <BSP_LCD_FillCircle+0x138>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	490b      	ldr	r1, [pc, #44]	; (8003ec8 <BSP_LCD_FillCircle+0x13c>)
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7ff faeb 	bl	8003484 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8003eae:	887a      	ldrh	r2, [r7, #2]
 8003eb0:	88b9      	ldrh	r1, [r7, #4]
 8003eb2:	88fb      	ldrh	r3, [r7, #6]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7ff fdbd 	bl	8003a34 <BSP_LCD_DrawCircle>
}
 8003eba:	bf00      	nop
 8003ebc:	3718      	adds	r7, #24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	200003d0 	.word	0x200003d0
 8003ec8:	200003d4 	.word	0x200003d4

08003ecc <BSP_LCD_FillPolygon>:
  * @param  Points: Pointer to the points array
  * @param  PointCount: Number of points
  * @retval None
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8003ecc:	b5b0      	push	{r4, r5, r7, lr}
 8003ece:	b08c      	sub	sp, #48	; 0x30
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	807b      	strh	r3, [r7, #2]
  int16_t X = 0, Y = 0, X2 = 0, Y2 = 0, X_center = 0, Y_center = 0, X_first = 0, Y_first = 0, pixelX = 0, pixelY = 0, counter = 0;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	833b      	strh	r3, [r7, #24]
 8003edc:	2300      	movs	r3, #0
 8003ede:	82fb      	strh	r3, [r7, #22]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003ee8:	2300      	movs	r3, #0
 8003eea:	82bb      	strh	r3, [r7, #20]
 8003eec:	2300      	movs	r3, #0
 8003eee:	827b      	strh	r3, [r7, #18]
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	823b      	strh	r3, [r7, #16]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	81fb      	strh	r3, [r7, #14]
 8003ef8:	2300      	movs	r3, #0
 8003efa:	81bb      	strh	r3, [r7, #12]
 8003efc:	2300      	movs	r3, #0
 8003efe:	817b      	strh	r3, [r7, #10]
 8003f00:	2300      	movs	r3, #0
 8003f02:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  image_left = 0, image_right = 0, image_top = 0, image_bottom = 0;
 8003f04:	2300      	movs	r3, #0
 8003f06:	843b      	strh	r3, [r7, #32]
 8003f08:	2300      	movs	r3, #0
 8003f0a:	83fb      	strh	r3, [r7, #30]
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	83bb      	strh	r3, [r7, #28]
 8003f10:	2300      	movs	r3, #0
 8003f12:	837b      	strh	r3, [r7, #26]
  
  image_left = image_right = Points->X;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f1a:	83fb      	strh	r3, [r7, #30]
 8003f1c:	8bfb      	ldrh	r3, [r7, #30]
 8003f1e:	843b      	strh	r3, [r7, #32]
  image_top= image_bottom = Points->Y;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003f26:	837b      	strh	r3, [r7, #26]
 8003f28:	8b7b      	ldrh	r3, [r7, #26]
 8003f2a:	83bb      	strh	r3, [r7, #28]
  
  for(counter = 1; counter < PointCount; counter++)
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	847b      	strh	r3, [r7, #34]	; 0x22
 8003f30:	e02f      	b.n	8003f92 <BSP_LCD_FillPolygon+0xc6>
  {
    pixelX = POLY_X(counter);
 8003f32:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	81bb      	strh	r3, [r7, #12]
    if(pixelX < image_left)
 8003f40:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003f44:	8c3b      	ldrh	r3, [r7, #32]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	da01      	bge.n	8003f4e <BSP_LCD_FillPolygon+0x82>
    {
      image_left = pixelX;
 8003f4a:	89bb      	ldrh	r3, [r7, #12]
 8003f4c:	843b      	strh	r3, [r7, #32]
    }
    if(pixelX > image_right)
 8003f4e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003f52:	8bfb      	ldrh	r3, [r7, #30]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	dd01      	ble.n	8003f5c <BSP_LCD_FillPolygon+0x90>
    {
      image_right = pixelX;
 8003f58:	89bb      	ldrh	r3, [r7, #12]
 8003f5a:	83fb      	strh	r3, [r7, #30]
    }
    
    pixelY = POLY_Y(counter);
 8003f5c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	4413      	add	r3, r2
 8003f66:	885b      	ldrh	r3, [r3, #2]
 8003f68:	817b      	strh	r3, [r7, #10]
    if(pixelY < image_top)
 8003f6a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003f6e:	8bbb      	ldrh	r3, [r7, #28]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	da01      	bge.n	8003f78 <BSP_LCD_FillPolygon+0xac>
    { 
      image_top = pixelY;
 8003f74:	897b      	ldrh	r3, [r7, #10]
 8003f76:	83bb      	strh	r3, [r7, #28]
    }
    if(pixelY > image_bottom)
 8003f78:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003f7c:	8b7b      	ldrh	r3, [r7, #26]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	dd01      	ble.n	8003f86 <BSP_LCD_FillPolygon+0xba>
    {
      image_bottom = pixelY;
 8003f82:	897b      	ldrh	r3, [r7, #10]
 8003f84:	837b      	strh	r3, [r7, #26]
  for(counter = 1; counter < PointCount; counter++)
 8003f86:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	847b      	strh	r3, [r7, #34]	; 0x22
 8003f92:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8003f96:	887b      	ldrh	r3, [r7, #2]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	dbca      	blt.n	8003f32 <BSP_LCD_FillPolygon+0x66>
    }
  }  
  
  if(PointCount < 2)
 8003f9c:	887b      	ldrh	r3, [r7, #2]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d974      	bls.n	800408c <BSP_LCD_FillPolygon+0x1c0>
  {
    return;
  }
  
  X_center = (image_left + image_right)/2;
 8003fa2:	8c3a      	ldrh	r2, [r7, #32]
 8003fa4:	8bfb      	ldrh	r3, [r7, #30]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	da00      	bge.n	8003fae <BSP_LCD_FillPolygon+0xe2>
 8003fac:	3301      	adds	r3, #1
 8003fae:	105b      	asrs	r3, r3, #1
 8003fb0:	82bb      	strh	r3, [r7, #20]
  Y_center = (image_bottom + image_top)/2;
 8003fb2:	8b7a      	ldrh	r2, [r7, #26]
 8003fb4:	8bbb      	ldrh	r3, [r7, #28]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	da00      	bge.n	8003fbe <BSP_LCD_FillPolygon+0xf2>
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	105b      	asrs	r3, r3, #1
 8003fc0:	827b      	strh	r3, [r7, #18]
  
  X_first = Points->X;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	823b      	strh	r3, [r7, #16]
  Y_first = Points->Y;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	885b      	ldrh	r3, [r3, #2]
 8003fcc:	81fb      	strh	r3, [r7, #14]
  
  while(--PointCount)
 8003fce:	e032      	b.n	8004036 <BSP_LCD_FillPolygon+0x16a>
  {
    X = Points->X;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	881b      	ldrh	r3, [r3, #0]
 8003fd4:	833b      	strh	r3, [r7, #24]
    Y = Points->Y;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	885b      	ldrh	r3, [r3, #2]
 8003fda:	82fb      	strh	r3, [r7, #22]
    Points++;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	607b      	str	r3, [r7, #4]
    X2 = Points->X;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	84fb      	strh	r3, [r7, #38]	; 0x26
    Y2 = Points->Y;    
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	885b      	ldrh	r3, [r3, #2]
 8003fec:	84bb      	strh	r3, [r7, #36]	; 0x24
    
    FillTriangle(X, X2, X_center, Y, Y2, Y_center);
 8003fee:	8b38      	ldrh	r0, [r7, #24]
 8003ff0:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8003ff2:	8abc      	ldrh	r4, [r7, #20]
 8003ff4:	8afd      	ldrh	r5, [r7, #22]
 8003ff6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ff8:	8a7a      	ldrh	r2, [r7, #18]
 8003ffa:	9201      	str	r2, [sp, #4]
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	462b      	mov	r3, r5
 8004000:	4622      	mov	r2, r4
 8004002:	f000 fa13 	bl	800442c <FillTriangle>
    FillTriangle(X, X_center, X2, Y, Y_center, Y2);
 8004006:	8b38      	ldrh	r0, [r7, #24]
 8004008:	8ab9      	ldrh	r1, [r7, #20]
 800400a:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 800400c:	8afd      	ldrh	r5, [r7, #22]
 800400e:	8a7b      	ldrh	r3, [r7, #18]
 8004010:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004012:	9201      	str	r2, [sp, #4]
 8004014:	9300      	str	r3, [sp, #0]
 8004016:	462b      	mov	r3, r5
 8004018:	4622      	mov	r2, r4
 800401a:	f000 fa07 	bl	800442c <FillTriangle>
    FillTriangle(X_center, X2, X, Y_center, Y2, Y);   
 800401e:	8ab8      	ldrh	r0, [r7, #20]
 8004020:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8004022:	8b3c      	ldrh	r4, [r7, #24]
 8004024:	8a7d      	ldrh	r5, [r7, #18]
 8004026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004028:	8afa      	ldrh	r2, [r7, #22]
 800402a:	9201      	str	r2, [sp, #4]
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	462b      	mov	r3, r5
 8004030:	4622      	mov	r2, r4
 8004032:	f000 f9fb 	bl	800442c <FillTriangle>
  while(--PointCount)
 8004036:	887b      	ldrh	r3, [r7, #2]
 8004038:	3b01      	subs	r3, #1
 800403a:	807b      	strh	r3, [r7, #2]
 800403c:	887b      	ldrh	r3, [r7, #2]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1c6      	bne.n	8003fd0 <BSP_LCD_FillPolygon+0x104>
  }
  
  FillTriangle(X_first, X2, X_center, Y_first, Y2, Y_center);
 8004042:	8a38      	ldrh	r0, [r7, #16]
 8004044:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8004046:	8abc      	ldrh	r4, [r7, #20]
 8004048:	89fd      	ldrh	r5, [r7, #14]
 800404a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800404c:	8a7a      	ldrh	r2, [r7, #18]
 800404e:	9201      	str	r2, [sp, #4]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	462b      	mov	r3, r5
 8004054:	4622      	mov	r2, r4
 8004056:	f000 f9e9 	bl	800442c <FillTriangle>
  FillTriangle(X_first, X_center, X2, Y_first, Y_center, Y2);
 800405a:	8a38      	ldrh	r0, [r7, #16]
 800405c:	8ab9      	ldrh	r1, [r7, #20]
 800405e:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 8004060:	89fd      	ldrh	r5, [r7, #14]
 8004062:	8a7b      	ldrh	r3, [r7, #18]
 8004064:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004066:	9201      	str	r2, [sp, #4]
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	462b      	mov	r3, r5
 800406c:	4622      	mov	r2, r4
 800406e:	f000 f9dd 	bl	800442c <FillTriangle>
  FillTriangle(X_center, X2, X_first, Y_center, Y2, Y_first);   
 8004072:	8ab8      	ldrh	r0, [r7, #20]
 8004074:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8004076:	8a3c      	ldrh	r4, [r7, #16]
 8004078:	8a7d      	ldrh	r5, [r7, #18]
 800407a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800407c:	89fa      	ldrh	r2, [r7, #14]
 800407e:	9201      	str	r2, [sp, #4]
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	462b      	mov	r3, r5
 8004084:	4622      	mov	r2, r4
 8004086:	f000 f9d1 	bl	800442c <FillTriangle>
 800408a:	e000      	b.n	800408e <BSP_LCD_FillPolygon+0x1c2>
    return;
 800408c:	bf00      	nop
}
 800408e:	3728      	adds	r7, #40	; 0x28
 8004090:	46bd      	mov	sp, r7
 8004092:	bdb0      	pop	{r4, r5, r7, pc}

08004094 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8004098:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <BSP_LCD_DisplayOn+0x30>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699a      	ldr	r2, [r3, #24]
 800409e:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <BSP_LCD_DisplayOn+0x30>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f042 0201 	orr.w	r2, r2, #1
 80040a6:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80040a8:	2201      	movs	r2, #1
 80040aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80040ae:	4806      	ldr	r0, [pc, #24]	; (80040c8 <BSP_LCD_DisplayOn+0x34>)
 80040b0:	f003 f806 	bl	80070c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80040b4:	2201      	movs	r2, #1
 80040b6:	2108      	movs	r1, #8
 80040b8:	4804      	ldr	r0, [pc, #16]	; (80040cc <BSP_LCD_DisplayOn+0x38>)
 80040ba:	f003 f801 	bl	80070c0 <HAL_GPIO_WritePin>
}
 80040be:	bf00      	nop
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	20008d7c 	.word	0x20008d7c
 80040c8:	40022000 	.word	0x40022000
 80040cc:	40022800 	.word	0x40022800

080040d0 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b090      	sub	sp, #64	; 0x40
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80040da:	4b64      	ldr	r3, [pc, #400]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80040dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040de:	4a63      	ldr	r2, [pc, #396]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80040e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040e4:	6453      	str	r3, [r2, #68]	; 0x44
 80040e6:	4b61      	ldr	r3, [pc, #388]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80040e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80040f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80040f2:	4b5e      	ldr	r3, [pc, #376]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80040f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f6:	4a5d      	ldr	r2, [pc, #372]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80040f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80040fc:	6313      	str	r3, [r2, #48]	; 0x30
 80040fe:	4b5b      	ldr	r3, [pc, #364]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004102:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004106:	627b      	str	r3, [r7, #36]	; 0x24
 8004108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800410a:	4b58      	ldr	r3, [pc, #352]	; (800426c <BSP_LCD_MspInit+0x19c>)
 800410c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410e:	4a57      	ldr	r2, [pc, #348]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004110:	f043 0310 	orr.w	r3, r3, #16
 8004114:	6313      	str	r3, [r2, #48]	; 0x30
 8004116:	4b55      	ldr	r3, [pc, #340]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411a:	f003 0310 	and.w	r3, r3, #16
 800411e:	623b      	str	r3, [r7, #32]
 8004120:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004122:	4b52      	ldr	r3, [pc, #328]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	4a51      	ldr	r2, [pc, #324]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800412c:	6313      	str	r3, [r2, #48]	; 0x30
 800412e:	4b4f      	ldr	r3, [pc, #316]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004136:	61fb      	str	r3, [r7, #28]
 8004138:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800413a:	4b4c      	ldr	r3, [pc, #304]	; (800426c <BSP_LCD_MspInit+0x19c>)
 800413c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413e:	4a4b      	ldr	r2, [pc, #300]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004144:	6313      	str	r3, [r2, #48]	; 0x30
 8004146:	4b49      	ldr	r3, [pc, #292]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800414e:	61bb      	str	r3, [r7, #24]
 8004150:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004152:	4b46      	ldr	r3, [pc, #280]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004156:	4a45      	ldr	r2, [pc, #276]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004158:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800415c:	6313      	str	r3, [r2, #48]	; 0x30
 800415e:	4b43      	ldr	r3, [pc, #268]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004162:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004166:	617b      	str	r3, [r7, #20]
 8004168:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800416a:	4b40      	ldr	r3, [pc, #256]	; (800426c <BSP_LCD_MspInit+0x19c>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	4a3f      	ldr	r2, [pc, #252]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004170:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004174:	6313      	str	r3, [r2, #48]	; 0x30
 8004176:	4b3d      	ldr	r3, [pc, #244]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800417e:	613b      	str	r3, [r7, #16]
 8004180:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8004182:	4b3a      	ldr	r3, [pc, #232]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	4a39      	ldr	r2, [pc, #228]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800418c:	6313      	str	r3, [r2, #48]	; 0x30
 800418e:	4b37      	ldr	r3, [pc, #220]	; (800426c <BSP_LCD_MspInit+0x19c>)
 8004190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800419a:	4b34      	ldr	r3, [pc, #208]	; (800426c <BSP_LCD_MspInit+0x19c>)
 800419c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419e:	4a33      	ldr	r2, [pc, #204]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80041a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041a4:	6313      	str	r3, [r2, #48]	; 0x30
 80041a6:	4b31      	ldr	r3, [pc, #196]	; (800426c <BSP_LCD_MspInit+0x19c>)
 80041a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ae:	60bb      	str	r3, [r7, #8]
 80041b0:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80041b2:	2310      	movs	r3, #16
 80041b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80041b6:	2302      	movs	r3, #2
 80041b8:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80041be:	2302      	movs	r3, #2
 80041c0:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80041c2:	230e      	movs	r3, #14
 80041c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80041c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041ca:	4619      	mov	r1, r3
 80041cc:	4828      	ldr	r0, [pc, #160]	; (8004270 <BSP_LCD_MspInit+0x1a0>)
 80041ce:	f002 fca7 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80041d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80041d8:	2302      	movs	r3, #2
 80041da:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80041dc:	2309      	movs	r3, #9
 80041de:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80041e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041e4:	4619      	mov	r1, r3
 80041e6:	4823      	ldr	r0, [pc, #140]	; (8004274 <BSP_LCD_MspInit+0x1a4>)
 80041e8:	f002 fc9a 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80041ec:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80041f0:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80041f2:	2302      	movs	r3, #2
 80041f4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80041f6:	230e      	movs	r3, #14
 80041f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80041fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041fe:	4619      	mov	r1, r3
 8004200:	481d      	ldr	r0, [pc, #116]	; (8004278 <BSP_LCD_MspInit+0x1a8>)
 8004202:	f002 fc8d 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8004206:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800420a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800420c:	2302      	movs	r3, #2
 800420e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004210:	230e      	movs	r3, #14
 8004212:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8004214:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004218:	4619      	mov	r1, r3
 800421a:	4818      	ldr	r0, [pc, #96]	; (800427c <BSP_LCD_MspInit+0x1ac>)
 800421c:	f002 fc80 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8004220:	23f7      	movs	r3, #247	; 0xf7
 8004222:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004224:	2302      	movs	r3, #2
 8004226:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004228:	230e      	movs	r3, #14
 800422a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 800422c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004230:	4619      	mov	r1, r3
 8004232:	4813      	ldr	r0, [pc, #76]	; (8004280 <BSP_LCD_MspInit+0x1b0>)
 8004234:	f002 fc74 	bl	8006b20 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8004238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800423c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800423e:	2301      	movs	r3, #1
 8004240:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8004242:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004246:	4619      	mov	r1, r3
 8004248:	480b      	ldr	r0, [pc, #44]	; (8004278 <BSP_LCD_MspInit+0x1a8>)
 800424a:	f002 fc69 	bl	8006b20 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800424e:	2308      	movs	r3, #8
 8004250:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8004252:	2301      	movs	r3, #1
 8004254:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8004256:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800425a:	4619      	mov	r1, r3
 800425c:	4808      	ldr	r0, [pc, #32]	; (8004280 <BSP_LCD_MspInit+0x1b0>)
 800425e:	f002 fc5f 	bl	8006b20 <HAL_GPIO_Init>
}
 8004262:	bf00      	nop
 8004264:	3740      	adds	r7, #64	; 0x40
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800
 8004270:	40021000 	.word	0x40021000
 8004274:	40021800 	.word	0x40021800
 8004278:	40022000 	.word	0x40022000
 800427c:	40022400 	.word	0x40022400
 8004280:	40022800 	.word	0x40022800

08004284 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800428e:	4b0a      	ldr	r3, [pc, #40]	; (80042b8 <BSP_LCD_ClockConfig+0x34>)
 8004290:	2208      	movs	r2, #8
 8004292:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8004294:	4b08      	ldr	r3, [pc, #32]	; (80042b8 <BSP_LCD_ClockConfig+0x34>)
 8004296:	22c0      	movs	r2, #192	; 0xc0
 8004298:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800429a:	4b07      	ldr	r3, [pc, #28]	; (80042b8 <BSP_LCD_ClockConfig+0x34>)
 800429c:	2205      	movs	r2, #5
 800429e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80042a0:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <BSP_LCD_ClockConfig+0x34>)
 80042a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80042a6:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80042a8:	4803      	ldr	r0, [pc, #12]	; (80042b8 <BSP_LCD_ClockConfig+0x34>)
 80042aa:	f004 fd57 	bl	8008d5c <HAL_RCCEx_PeriphCLKConfig>
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	200003ec 	.word	0x200003ec

080042bc <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b088      	sub	sp, #32
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	603a      	str	r2, [r7, #0]
 80042c6:	80fb      	strh	r3, [r7, #6]
 80042c8:	460b      	mov	r3, r1
 80042ca:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80042cc:	2300      	movs	r3, #0
 80042ce:	61fb      	str	r3, [r7, #28]
 80042d0:	2300      	movs	r3, #0
 80042d2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80042d4:	4b53      	ldr	r3, [pc, #332]	; (8004424 <DrawChar+0x168>)
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	4953      	ldr	r1, [pc, #332]	; (8004428 <DrawChar+0x16c>)
 80042da:	4613      	mov	r3, r2
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	4413      	add	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	3308      	adds	r3, #8
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	88db      	ldrh	r3, [r3, #6]
 80042ea:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80042ec:	4b4d      	ldr	r3, [pc, #308]	; (8004424 <DrawChar+0x168>)
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	494d      	ldr	r1, [pc, #308]	; (8004428 <DrawChar+0x16c>)
 80042f2:	4613      	mov	r3, r2
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	4413      	add	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	440b      	add	r3, r1
 80042fc:	3308      	adds	r3, #8
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	889b      	ldrh	r3, [r3, #4]
 8004302:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8004304:	8a3b      	ldrh	r3, [r7, #16]
 8004306:	3307      	adds	r3, #7
 8004308:	2b00      	cmp	r3, #0
 800430a:	da00      	bge.n	800430e <DrawChar+0x52>
 800430c:	3307      	adds	r3, #7
 800430e:	10db      	asrs	r3, r3, #3
 8004310:	b2db      	uxtb	r3, r3
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	b2da      	uxtb	r2, r3
 8004316:	8a3b      	ldrh	r3, [r7, #16]
 8004318:	b2db      	uxtb	r3, r3
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 800431e:	2300      	movs	r3, #0
 8004320:	61fb      	str	r3, [r7, #28]
 8004322:	e076      	b.n	8004412 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8004324:	8a3b      	ldrh	r3, [r7, #16]
 8004326:	3307      	adds	r3, #7
 8004328:	2b00      	cmp	r3, #0
 800432a:	da00      	bge.n	800432e <DrawChar+0x72>
 800432c:	3307      	adds	r3, #7
 800432e:	10db      	asrs	r3, r3, #3
 8004330:	461a      	mov	r2, r3
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	fb03 f302 	mul.w	r3, r3, r2
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	4413      	add	r3, r2
 800433c:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800433e:	8a3b      	ldrh	r3, [r7, #16]
 8004340:	3307      	adds	r3, #7
 8004342:	2b00      	cmp	r3, #0
 8004344:	da00      	bge.n	8004348 <DrawChar+0x8c>
 8004346:	3307      	adds	r3, #7
 8004348:	10db      	asrs	r3, r3, #3
 800434a:	2b01      	cmp	r3, #1
 800434c:	d002      	beq.n	8004354 <DrawChar+0x98>
 800434e:	2b02      	cmp	r3, #2
 8004350:	d004      	beq.n	800435c <DrawChar+0xa0>
 8004352:	e00c      	b.n	800436e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	617b      	str	r3, [r7, #20]
      break;
 800435a:	e016      	b.n	800438a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	021b      	lsls	r3, r3, #8
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	3201      	adds	r2, #1
 8004366:	7812      	ldrb	r2, [r2, #0]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]
      break;
 800436c:	e00d      	b.n	800438a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	041a      	lsls	r2, r3, #16
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	3301      	adds	r3, #1
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	4313      	orrs	r3, r2
 800437e:	68ba      	ldr	r2, [r7, #8]
 8004380:	3202      	adds	r2, #2
 8004382:	7812      	ldrb	r2, [r2, #0]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]
      break;
 8004388:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800438a:	2300      	movs	r3, #0
 800438c:	61bb      	str	r3, [r7, #24]
 800438e:	e036      	b.n	80043fe <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8004390:	8a3a      	ldrh	r2, [r7, #16]
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	1ad2      	subs	r2, r2, r3
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	4413      	add	r3, r2
 800439a:	3b01      	subs	r3, #1
 800439c:	2201      	movs	r2, #1
 800439e:	fa02 f303 	lsl.w	r3, r2, r3
 80043a2:	461a      	mov	r2, r3
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	4013      	ands	r3, r2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d012      	beq.n	80043d2 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	88fb      	ldrh	r3, [r7, #6]
 80043b2:	4413      	add	r3, r2
 80043b4:	b298      	uxth	r0, r3
 80043b6:	4b1b      	ldr	r3, [pc, #108]	; (8004424 <DrawChar+0x168>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	491b      	ldr	r1, [pc, #108]	; (8004428 <DrawChar+0x16c>)
 80043bc:	4613      	mov	r3, r2
 80043be:	005b      	lsls	r3, r3, #1
 80043c0:	4413      	add	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	88bb      	ldrh	r3, [r7, #4]
 80043ca:	4619      	mov	r1, r3
 80043cc:	f7ff fc1c 	bl	8003c08 <BSP_LCD_DrawPixel>
 80043d0:	e012      	b.n	80043f8 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	88fb      	ldrh	r3, [r7, #6]
 80043d8:	4413      	add	r3, r2
 80043da:	b298      	uxth	r0, r3
 80043dc:	4b11      	ldr	r3, [pc, #68]	; (8004424 <DrawChar+0x168>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	4911      	ldr	r1, [pc, #68]	; (8004428 <DrawChar+0x16c>)
 80043e2:	4613      	mov	r3, r2
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	4413      	add	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	440b      	add	r3, r1
 80043ec:	3304      	adds	r3, #4
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	88bb      	ldrh	r3, [r7, #4]
 80043f2:	4619      	mov	r1, r3
 80043f4:	f7ff fc08 	bl	8003c08 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	3301      	adds	r3, #1
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	8a3b      	ldrh	r3, [r7, #16]
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	429a      	cmp	r2, r3
 8004404:	d3c4      	bcc.n	8004390 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8004406:	88bb      	ldrh	r3, [r7, #4]
 8004408:	3301      	adds	r3, #1
 800440a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	3301      	adds	r3, #1
 8004410:	61fb      	str	r3, [r7, #28]
 8004412:	8a7b      	ldrh	r3, [r7, #18]
 8004414:	69fa      	ldr	r2, [r7, #28]
 8004416:	429a      	cmp	r2, r3
 8004418:	d384      	bcc.n	8004324 <DrawChar+0x68>
  }
}
 800441a:	bf00      	nop
 800441c:	bf00      	nop
 800441e:	3720      	adds	r7, #32
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	200003d0 	.word	0x200003d0
 8004428:	200003d4 	.word	0x200003d4

0800442c <FillTriangle>:
  * @param  x3: Point 3 X position
  * @param  y3: Point 3 Y position
  * @retval None
  */
static void FillTriangle(uint16_t x1, uint16_t x2, uint16_t x3, uint16_t y1, uint16_t y2, uint16_t y3)
{ 
 800442c:	b590      	push	{r4, r7, lr}
 800442e:	b08b      	sub	sp, #44	; 0x2c
 8004430:	af00      	add	r7, sp, #0
 8004432:	4604      	mov	r4, r0
 8004434:	4608      	mov	r0, r1
 8004436:	4611      	mov	r1, r2
 8004438:	461a      	mov	r2, r3
 800443a:	4623      	mov	r3, r4
 800443c:	80fb      	strh	r3, [r7, #6]
 800443e:	4603      	mov	r3, r0
 8004440:	80bb      	strh	r3, [r7, #4]
 8004442:	460b      	mov	r3, r1
 8004444:	807b      	strh	r3, [r7, #2]
 8004446:	4613      	mov	r3, r2
 8004448:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 800444a:	2300      	movs	r3, #0
 800444c:	823b      	strh	r3, [r7, #16]
 800444e:	2300      	movs	r3, #0
 8004450:	81fb      	strh	r3, [r7, #14]
 8004452:	2300      	movs	r3, #0
 8004454:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004456:	2300      	movs	r3, #0
 8004458:	84bb      	strh	r3, [r7, #36]	; 0x24
 800445a:	2300      	movs	r3, #0
 800445c:	847b      	strh	r3, [r7, #34]	; 0x22
 800445e:	2300      	movs	r3, #0
 8004460:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0,
 8004462:	2300      	movs	r3, #0
 8004464:	83fb      	strh	r3, [r7, #30]
 8004466:	2300      	movs	r3, #0
 8004468:	83bb      	strh	r3, [r7, #28]
 800446a:	2300      	movs	r3, #0
 800446c:	837b      	strh	r3, [r7, #26]
 800446e:	2300      	movs	r3, #0
 8004470:	833b      	strh	r3, [r7, #24]
 8004472:	2300      	movs	r3, #0
 8004474:	82fb      	strh	r3, [r7, #22]
 8004476:	2300      	movs	r3, #0
 8004478:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 800447a:	2300      	movs	r3, #0
 800447c:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 800447e:	88ba      	ldrh	r2, [r7, #4]
 8004480:	88fb      	ldrh	r3, [r7, #6]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	bfb8      	it	lt
 8004488:	425b      	neglt	r3, r3
 800448a:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 800448c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800448e:	883b      	ldrh	r3, [r7, #0]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	bfb8      	it	lt
 8004496:	425b      	neglt	r3, r3
 8004498:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 800449e:	883b      	ldrh	r3, [r7, #0]
 80044a0:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 80044a2:	88ba      	ldrh	r2, [r7, #4]
 80044a4:	88fb      	ldrh	r3, [r7, #6]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d304      	bcc.n	80044b4 <FillTriangle+0x88>
  {
    xinc1 = 1;
 80044aa:	2301      	movs	r3, #1
 80044ac:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 80044ae:	2301      	movs	r3, #1
 80044b0:	843b      	strh	r3, [r7, #32]
 80044b2:	e005      	b.n	80044c0 <FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 80044b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044b8:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 80044ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044be:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 80044c0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80044c2:	883b      	ldrh	r3, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d304      	bcc.n	80044d2 <FillTriangle+0xa6>
  {
    yinc1 = 1;
 80044c8:	2301      	movs	r3, #1
 80044ca:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 80044cc:	2301      	movs	r3, #1
 80044ce:	83bb      	strh	r3, [r7, #28]
 80044d0:	e005      	b.n	80044de <FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 80044d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044d6:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 80044d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044dc:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 80044de:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80044e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	db11      	blt.n	800450e <FillTriangle+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 80044ea:	2300      	movs	r3, #0
 80044ec:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 80044ee:	2300      	movs	r3, #0
 80044f0:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 80044f2:	8a3b      	ldrh	r3, [r7, #16]
 80044f4:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 80044f6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	da00      	bge.n	8004500 <FillTriangle+0xd4>
 80044fe:	3301      	adds	r3, #1
 8004500:	105b      	asrs	r3, r3, #1
 8004502:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8004504:	89fb      	ldrh	r3, [r7, #14]
 8004506:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8004508:	8a3b      	ldrh	r3, [r7, #16]
 800450a:	82bb      	strh	r3, [r7, #20]
 800450c:	e010      	b.n	8004530 <FillTriangle+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 800450e:	2300      	movs	r3, #0
 8004510:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8004512:	2300      	movs	r3, #0
 8004514:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8004516:	89fb      	ldrh	r3, [r7, #14]
 8004518:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 800451a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800451e:	2b00      	cmp	r3, #0
 8004520:	da00      	bge.n	8004524 <FillTriangle+0xf8>
 8004522:	3301      	adds	r3, #1
 8004524:	105b      	asrs	r3, r3, #1
 8004526:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8004528:	8a3b      	ldrh	r3, [r7, #16]
 800452a:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 800452c:	89fb      	ldrh	r3, [r7, #14]
 800452e:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8004530:	2300      	movs	r3, #0
 8004532:	827b      	strh	r3, [r7, #18]
 8004534:	e02f      	b.n	8004596 <FillTriangle+0x16a>
  {
    BSP_LCD_DrawLine(x, y, x3, y3);
 8004536:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8004538:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800453a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800453c:	887a      	ldrh	r2, [r7, #2]
 800453e:	f7ff f9ad 	bl	800389c <BSP_LCD_DrawLine>
    
    num += num_add;              /* Increase the numerator by the top of the fraction */
 8004542:	8b3a      	ldrh	r2, [r7, #24]
 8004544:	8afb      	ldrh	r3, [r7, #22]
 8004546:	4413      	add	r3, r2
 8004548:	b29b      	uxth	r3, r3
 800454a:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 800454c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004550:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004554:	429a      	cmp	r2, r3
 8004556:	db0e      	blt.n	8004576 <FillTriangle+0x14a>
    {
      num -= den;               /* Calculate the new numerator value */
 8004558:	8b3a      	ldrh	r2, [r7, #24]
 800455a:	8b7b      	ldrh	r3, [r7, #26]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	b29b      	uxth	r3, r3
 8004560:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 8004562:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004564:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004566:	4413      	add	r3, r2
 8004568:	b29b      	uxth	r3, r3
 800456a:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 800456c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800456e:	8bfb      	ldrh	r3, [r7, #30]
 8004570:	4413      	add	r3, r2
 8004572:	b29b      	uxth	r3, r3
 8004574:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 8004576:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004578:	8c3b      	ldrh	r3, [r7, #32]
 800457a:	4413      	add	r3, r2
 800457c:	b29b      	uxth	r3, r3
 800457e:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8004580:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004582:	8bbb      	ldrh	r3, [r7, #28]
 8004584:	4413      	add	r3, r2
 8004586:	b29b      	uxth	r3, r3
 8004588:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 800458a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800458e:	b29b      	uxth	r3, r3
 8004590:	3301      	adds	r3, #1
 8004592:	b29b      	uxth	r3, r3
 8004594:	827b      	strh	r3, [r7, #18]
 8004596:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800459a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800459e:	429a      	cmp	r2, r3
 80045a0:	ddc9      	ble.n	8004536 <FillTriangle+0x10a>
  } 
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	372c      	adds	r7, #44	; 0x2c
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd90      	pop	{r4, r7, pc}

080045ac <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80045ba:	4b1e      	ldr	r3, [pc, #120]	; (8004634 <LL_FillBuffer+0x88>)
 80045bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80045c0:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80045c2:	4b1d      	ldr	r3, [pc, #116]	; (8004638 <LL_FillBuffer+0x8c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a1d      	ldr	r2, [pc, #116]	; (800463c <LL_FillBuffer+0x90>)
 80045c8:	2134      	movs	r1, #52	; 0x34
 80045ca:	fb01 f303 	mul.w	r3, r1, r3
 80045ce:	4413      	add	r3, r2
 80045d0:	3348      	adds	r3, #72	; 0x48
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d103      	bne.n	80045e0 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80045d8:	4b16      	ldr	r3, [pc, #88]	; (8004634 <LL_FillBuffer+0x88>)
 80045da:	2202      	movs	r2, #2
 80045dc:	609a      	str	r2, [r3, #8]
 80045de:	e002      	b.n	80045e6 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80045e0:	4b14      	ldr	r3, [pc, #80]	; (8004634 <LL_FillBuffer+0x88>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80045e6:	4a13      	ldr	r2, [pc, #76]	; (8004634 <LL_FillBuffer+0x88>)
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80045ec:	4b11      	ldr	r3, [pc, #68]	; (8004634 <LL_FillBuffer+0x88>)
 80045ee:	4a14      	ldr	r2, [pc, #80]	; (8004640 <LL_FillBuffer+0x94>)
 80045f0:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80045f2:	4810      	ldr	r0, [pc, #64]	; (8004634 <LL_FillBuffer+0x88>)
 80045f4:	f002 f808 	bl	8006608 <HAL_DMA2D_Init>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d115      	bne.n	800462a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80045fe:	68f9      	ldr	r1, [r7, #12]
 8004600:	480c      	ldr	r0, [pc, #48]	; (8004634 <LL_FillBuffer+0x88>)
 8004602:	f002 f95f 	bl	80068c4 <HAL_DMA2D_ConfigLayer>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10e      	bne.n	800462a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69f9      	ldr	r1, [r7, #28]
 8004616:	4807      	ldr	r0, [pc, #28]	; (8004634 <LL_FillBuffer+0x88>)
 8004618:	f002 f840 	bl	800669c <HAL_DMA2D_Start>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d103      	bne.n	800462a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8004622:	210a      	movs	r1, #10
 8004624:	4803      	ldr	r0, [pc, #12]	; (8004634 <LL_FillBuffer+0x88>)
 8004626:	f002 f864 	bl	80066f2 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800462a:	bf00      	nop
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000390 	.word	0x20000390
 8004638:	200003d0 	.word	0x200003d0
 800463c:	20008d7c 	.word	0x20008d7c
 8004640:	4002b000 	.word	0x4002b000

08004644 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8004648:	4b29      	ldr	r3, [pc, #164]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 800464a:	4a2a      	ldr	r2, [pc, #168]	; (80046f4 <BSP_SDRAM_Init+0xb0>)
 800464c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800464e:	4b2a      	ldr	r3, [pc, #168]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 8004650:	2202      	movs	r2, #2
 8004652:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8004654:	4b28      	ldr	r3, [pc, #160]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 8004656:	2207      	movs	r2, #7
 8004658:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800465a:	4b27      	ldr	r3, [pc, #156]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 800465c:	2204      	movs	r2, #4
 800465e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8004660:	4b25      	ldr	r3, [pc, #148]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 8004662:	2207      	movs	r2, #7
 8004664:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8004666:	4b24      	ldr	r3, [pc, #144]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 8004668:	2202      	movs	r2, #2
 800466a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 800466c:	4b22      	ldr	r3, [pc, #136]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 800466e:	2202      	movs	r2, #2
 8004670:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8004672:	4b21      	ldr	r3, [pc, #132]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 8004674:	2202      	movs	r2, #2
 8004676:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8004678:	4b1d      	ldr	r3, [pc, #116]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 800467a:	2200      	movs	r2, #0
 800467c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800467e:	4b1c      	ldr	r3, [pc, #112]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 8004680:	2200      	movs	r2, #0
 8004682:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8004684:	4b1a      	ldr	r3, [pc, #104]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 8004686:	2204      	movs	r2, #4
 8004688:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800468a:	4b19      	ldr	r3, [pc, #100]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 800468c:	2210      	movs	r2, #16
 800468e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004690:	4b17      	ldr	r3, [pc, #92]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 8004692:	2240      	movs	r2, #64	; 0x40
 8004694:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8004696:	4b16      	ldr	r3, [pc, #88]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 8004698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800469c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800469e:	4b14      	ldr	r3, [pc, #80]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 80046a0:	2200      	movs	r2, #0
 80046a2:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80046a4:	4b12      	ldr	r3, [pc, #72]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 80046a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046aa:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80046ac:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 80046ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80046b2:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80046b4:	4b0e      	ldr	r3, [pc, #56]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80046ba:	2100      	movs	r1, #0
 80046bc:	480c      	ldr	r0, [pc, #48]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 80046be:	f000 f87f 	bl	80047c0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80046c2:	490d      	ldr	r1, [pc, #52]	; (80046f8 <BSP_SDRAM_Init+0xb4>)
 80046c4:	480a      	ldr	r0, [pc, #40]	; (80046f0 <BSP_SDRAM_Init+0xac>)
 80046c6:	f005 fbc5 	bl	8009e54 <HAL_SDRAM_Init>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80046d0:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <BSP_SDRAM_Init+0xb8>)
 80046d2:	2201      	movs	r2, #1
 80046d4:	701a      	strb	r2, [r3, #0]
 80046d6:	e002      	b.n	80046de <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80046d8:	4b08      	ldr	r3, [pc, #32]	; (80046fc <BSP_SDRAM_Init+0xb8>)
 80046da:	2200      	movs	r2, #0
 80046dc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80046de:	f240 6003 	movw	r0, #1539	; 0x603
 80046e2:	f000 f80d 	bl	8004700 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80046e6:	4b05      	ldr	r3, [pc, #20]	; (80046fc <BSP_SDRAM_Init+0xb8>)
 80046e8:	781b      	ldrb	r3, [r3, #0]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	20008e24 	.word	0x20008e24
 80046f4:	a0000140 	.word	0xa0000140
 80046f8:	20000470 	.word	0x20000470
 80046fc:	20000050 	.word	0x20000050

08004700 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8004708:	2300      	movs	r3, #0
 800470a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 800470c:	4b2a      	ldr	r3, [pc, #168]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800470e:	2201      	movs	r2, #1
 8004710:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004712:	4b29      	ldr	r3, [pc, #164]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004714:	2210      	movs	r2, #16
 8004716:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004718:	4b27      	ldr	r3, [pc, #156]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800471a:	2201      	movs	r2, #1
 800471c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800471e:	4b26      	ldr	r3, [pc, #152]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004720:	2200      	movs	r2, #0
 8004722:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004724:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004728:	4923      	ldr	r1, [pc, #140]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800472a:	4824      	ldr	r0, [pc, #144]	; (80047bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800472c:	f005 fbc6 	bl	8009ebc <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8004730:	2001      	movs	r0, #1
 8004732:	f000 ffdb 	bl	80056ec <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8004736:	4b20      	ldr	r3, [pc, #128]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004738:	2202      	movs	r2, #2
 800473a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800473c:	4b1e      	ldr	r3, [pc, #120]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800473e:	2210      	movs	r2, #16
 8004740:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004742:	4b1d      	ldr	r3, [pc, #116]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004744:	2201      	movs	r2, #1
 8004746:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004748:	4b1b      	ldr	r3, [pc, #108]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800474a:	2200      	movs	r2, #0
 800474c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 800474e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004752:	4919      	ldr	r1, [pc, #100]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004754:	4819      	ldr	r0, [pc, #100]	; (80047bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004756:	f005 fbb1 	bl	8009ebc <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800475a:	4b17      	ldr	r3, [pc, #92]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800475c:	2203      	movs	r2, #3
 800475e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004760:	4b15      	ldr	r3, [pc, #84]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004762:	2210      	movs	r2, #16
 8004764:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8004766:	4b14      	ldr	r3, [pc, #80]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004768:	2208      	movs	r2, #8
 800476a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800476c:	4b12      	ldr	r3, [pc, #72]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800476e:	2200      	movs	r2, #0
 8004770:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004772:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004776:	4910      	ldr	r1, [pc, #64]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004778:	4810      	ldr	r0, [pc, #64]	; (80047bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800477a:	f005 fb9f 	bl	8009ebc <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800477e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8004782:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8004784:	4b0c      	ldr	r3, [pc, #48]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004786:	2204      	movs	r2, #4
 8004788:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800478a:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800478c:	2210      	movs	r2, #16
 800478e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004790:	4b09      	ldr	r3, [pc, #36]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004792:	2201      	movs	r2, #1
 8004794:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	4a07      	ldr	r2, [pc, #28]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800479a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800479c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047a0:	4905      	ldr	r1, [pc, #20]	; (80047b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80047a2:	4806      	ldr	r0, [pc, #24]	; (80047bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 80047a4:	f005 fb8a 	bl	8009ebc <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4804      	ldr	r0, [pc, #16]	; (80047bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 80047ac:	f005 fbb1 	bl	8009f12 <HAL_SDRAM_ProgramRefreshRate>
}
 80047b0:	bf00      	nop
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	2000048c 	.word	0x2000048c
 80047bc:	20008e24 	.word	0x20008e24

080047c0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b090      	sub	sp, #64	; 0x40
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80047ca:	4b70      	ldr	r3, [pc, #448]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ce:	4a6f      	ldr	r2, [pc, #444]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047d0:	f043 0301 	orr.w	r3, r3, #1
 80047d4:	6393      	str	r3, [r2, #56]	; 0x38
 80047d6:	4b6d      	ldr	r3, [pc, #436]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	62bb      	str	r3, [r7, #40]	; 0x28
 80047e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80047e2:	4b6a      	ldr	r3, [pc, #424]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e6:	4a69      	ldr	r2, [pc, #420]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80047ec:	6313      	str	r3, [r2, #48]	; 0x30
 80047ee:	4b67      	ldr	r3, [pc, #412]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047f6:	627b      	str	r3, [r7, #36]	; 0x24
 80047f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047fa:	4b64      	ldr	r3, [pc, #400]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	4a63      	ldr	r2, [pc, #396]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004800:	f043 0304 	orr.w	r3, r3, #4
 8004804:	6313      	str	r3, [r2, #48]	; 0x30
 8004806:	4b61      	ldr	r3, [pc, #388]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	623b      	str	r3, [r7, #32]
 8004810:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004812:	4b5e      	ldr	r3, [pc, #376]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004816:	4a5d      	ldr	r2, [pc, #372]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004818:	f043 0308 	orr.w	r3, r3, #8
 800481c:	6313      	str	r3, [r2, #48]	; 0x30
 800481e:	4b5b      	ldr	r3, [pc, #364]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	61fb      	str	r3, [r7, #28]
 8004828:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800482a:	4b58      	ldr	r3, [pc, #352]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 800482c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482e:	4a57      	ldr	r2, [pc, #348]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004830:	f043 0310 	orr.w	r3, r3, #16
 8004834:	6313      	str	r3, [r2, #48]	; 0x30
 8004836:	4b55      	ldr	r3, [pc, #340]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483a:	f003 0310 	and.w	r3, r3, #16
 800483e:	61bb      	str	r3, [r7, #24]
 8004840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004842:	4b52      	ldr	r3, [pc, #328]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004846:	4a51      	ldr	r2, [pc, #324]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004848:	f043 0320 	orr.w	r3, r3, #32
 800484c:	6313      	str	r3, [r2, #48]	; 0x30
 800484e:	4b4f      	ldr	r3, [pc, #316]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	617b      	str	r3, [r7, #20]
 8004858:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800485a:	4b4c      	ldr	r3, [pc, #304]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 800485c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485e:	4a4b      	ldr	r2, [pc, #300]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004864:	6313      	str	r3, [r2, #48]	; 0x30
 8004866:	4b49      	ldr	r3, [pc, #292]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004872:	4b46      	ldr	r3, [pc, #280]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	4a45      	ldr	r2, [pc, #276]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800487c:	6313      	str	r3, [r2, #48]	; 0x30
 800487e:	4b43      	ldr	r3, [pc, #268]	; (800498c <BSP_SDRAM_MspInit+0x1cc>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800488a:	2302      	movs	r3, #2
 800488c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800488e:	2301      	movs	r3, #1
 8004890:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8004892:	2302      	movs	r3, #2
 8004894:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8004896:	230c      	movs	r3, #12
 8004898:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800489a:	2308      	movs	r3, #8
 800489c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800489e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048a2:	4619      	mov	r1, r3
 80048a4:	483a      	ldr	r0, [pc, #232]	; (8004990 <BSP_SDRAM_MspInit+0x1d0>)
 80048a6:	f002 f93b 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 80048aa:	f24c 7303 	movw	r3, #50947	; 0xc703
 80048ae:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80048b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048b4:	4619      	mov	r1, r3
 80048b6:	4837      	ldr	r0, [pc, #220]	; (8004994 <BSP_SDRAM_MspInit+0x1d4>)
 80048b8:	f002 f932 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80048bc:	f64f 7383 	movw	r3, #65411	; 0xff83
 80048c0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80048c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048c6:	4619      	mov	r1, r3
 80048c8:	4833      	ldr	r0, [pc, #204]	; (8004998 <BSP_SDRAM_MspInit+0x1d8>)
 80048ca:	f002 f929 	bl	8006b20 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80048ce:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80048d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80048d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048d8:	4619      	mov	r1, r3
 80048da:	4830      	ldr	r0, [pc, #192]	; (800499c <BSP_SDRAM_MspInit+0x1dc>)
 80048dc:	f002 f920 	bl	8006b20 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80048e0:	f248 1333 	movw	r3, #33075	; 0x8133
 80048e4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80048e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048ea:	4619      	mov	r1, r3
 80048ec:	482c      	ldr	r0, [pc, #176]	; (80049a0 <BSP_SDRAM_MspInit+0x1e0>)
 80048ee:	f002 f917 	bl	8006b20 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80048f2:	2328      	movs	r3, #40	; 0x28
 80048f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80048f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048fa:	4619      	mov	r1, r3
 80048fc:	4829      	ldr	r0, [pc, #164]	; (80049a4 <BSP_SDRAM_MspInit+0x1e4>)
 80048fe:	f002 f90f 	bl	8006b20 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8004902:	4b29      	ldr	r3, [pc, #164]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004904:	2200      	movs	r2, #0
 8004906:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8004908:	4b27      	ldr	r3, [pc, #156]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 800490a:	2280      	movs	r2, #128	; 0x80
 800490c:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800490e:	4b26      	ldr	r3, [pc, #152]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004910:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004914:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8004916:	4b24      	ldr	r3, [pc, #144]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004918:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800491c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800491e:	4b22      	ldr	r3, [pc, #136]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004920:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004924:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8004926:	4b20      	ldr	r3, [pc, #128]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004928:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800492c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800492e:	4b1e      	ldr	r3, [pc, #120]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004930:	2200      	movs	r2, #0
 8004932:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8004934:	4b1c      	ldr	r3, [pc, #112]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004936:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800493a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800493c:	4b1a      	ldr	r3, [pc, #104]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 800493e:	2200      	movs	r2, #0
 8004940:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004942:	4b19      	ldr	r3, [pc, #100]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004944:	2203      	movs	r2, #3
 8004946:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004948:	4b17      	ldr	r3, [pc, #92]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 800494a:	2200      	movs	r2, #0
 800494c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800494e:	4b16      	ldr	r3, [pc, #88]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004950:	2200      	movs	r2, #0
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8004954:	4b14      	ldr	r3, [pc, #80]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004956:	4a15      	ldr	r2, [pc, #84]	; (80049ac <BSP_SDRAM_MspInit+0x1ec>)
 8004958:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a12      	ldr	r2, [pc, #72]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 800495e:	631a      	str	r2, [r3, #48]	; 0x30
 8004960:	4a11      	ldr	r2, [pc, #68]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8004966:	4810      	ldr	r0, [pc, #64]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 8004968:	f001 fd1c 	bl	80063a4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800496c:	480e      	ldr	r0, [pc, #56]	; (80049a8 <BSP_SDRAM_MspInit+0x1e8>)
 800496e:	f001 fc6b 	bl	8006248 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8004972:	2200      	movs	r2, #0
 8004974:	210f      	movs	r1, #15
 8004976:	2038      	movs	r0, #56	; 0x38
 8004978:	f001 fb6e 	bl	8006058 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800497c:	2038      	movs	r0, #56	; 0x38
 800497e:	f001 fb87 	bl	8006090 <HAL_NVIC_EnableIRQ>
}
 8004982:	bf00      	nop
 8004984:	3740      	adds	r7, #64	; 0x40
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	40023800 	.word	0x40023800
 8004990:	40020800 	.word	0x40020800
 8004994:	40020c00 	.word	0x40020c00
 8004998:	40021000 	.word	0x40021000
 800499c:	40021400 	.word	0x40021400
 80049a0:	40021800 	.word	0x40021800
 80049a4:	40021c00 	.word	0x40021c00
 80049a8:	2000049c 	.word	0x2000049c
 80049ac:	40026410 	.word	0x40026410

080049b0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	4603      	mov	r3, r0
 80049b8:	460a      	mov	r2, r1
 80049ba:	80fb      	strh	r3, [r7, #6]
 80049bc:	4613      	mov	r3, r2
 80049be:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 80049c4:	4a14      	ldr	r2, [pc, #80]	; (8004a18 <BSP_TS_Init+0x68>)
 80049c6:	88fb      	ldrh	r3, [r7, #6]
 80049c8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 80049ca:	4a14      	ldr	r2, [pc, #80]	; (8004a1c <BSP_TS_Init+0x6c>)
 80049cc:	88bb      	ldrh	r3, [r7, #4]
 80049ce:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 80049d0:	4b13      	ldr	r3, [pc, #76]	; (8004a20 <BSP_TS_Init+0x70>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2070      	movs	r0, #112	; 0x70
 80049d6:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 80049d8:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <BSP_TS_Init+0x70>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2070      	movs	r0, #112	; 0x70
 80049de:	4798      	blx	r3
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b51      	cmp	r3, #81	; 0x51
 80049e4:	d111      	bne.n	8004a0a <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 80049e6:	4b0f      	ldr	r3, [pc, #60]	; (8004a24 <BSP_TS_Init+0x74>)
 80049e8:	4a0d      	ldr	r2, [pc, #52]	; (8004a20 <BSP_TS_Init+0x70>)
 80049ea:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 80049ec:	4b0e      	ldr	r3, [pc, #56]	; (8004a28 <BSP_TS_Init+0x78>)
 80049ee:	2270      	movs	r2, #112	; 0x70
 80049f0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 80049f2:	4b0e      	ldr	r3, [pc, #56]	; (8004a2c <BSP_TS_Init+0x7c>)
 80049f4:	2208      	movs	r2, #8
 80049f6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 80049f8:	4b0a      	ldr	r3, [pc, #40]	; (8004a24 <BSP_TS_Init+0x74>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	4a0a      	ldr	r2, [pc, #40]	; (8004a28 <BSP_TS_Init+0x78>)
 8004a00:	7812      	ldrb	r2, [r2, #0]
 8004a02:	b292      	uxth	r2, r2
 8004a04:	4610      	mov	r0, r2
 8004a06:	4798      	blx	r3
 8004a08:	e001      	b.n	8004a0e <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	20000500 	.word	0x20000500
 8004a1c:	20000502 	.word	0x20000502
 8004a20:	20000000 	.word	0x20000000
 8004a24:	200004fc 	.word	0x200004fc
 8004a28:	20000505 	.word	0x20000505
 8004a2c:	20000504 	.word	0x20000504

08004a30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a36:	4b11      	ldr	r3, [pc, #68]	; (8004a7c <HAL_MspInit+0x4c>)
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	4a10      	ldr	r2, [pc, #64]	; (8004a7c <HAL_MspInit+0x4c>)
 8004a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a40:	6413      	str	r3, [r2, #64]	; 0x40
 8004a42:	4b0e      	ldr	r3, [pc, #56]	; (8004a7c <HAL_MspInit+0x4c>)
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a4a:	607b      	str	r3, [r7, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a4e:	4b0b      	ldr	r3, [pc, #44]	; (8004a7c <HAL_MspInit+0x4c>)
 8004a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a52:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <HAL_MspInit+0x4c>)
 8004a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a58:	6453      	str	r3, [r2, #68]	; 0x44
 8004a5a:	4b08      	ldr	r3, [pc, #32]	; (8004a7c <HAL_MspInit+0x4c>)
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a62:	603b      	str	r3, [r7, #0]
 8004a64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004a66:	2200      	movs	r2, #0
 8004a68:	210f      	movs	r1, #15
 8004a6a:	f06f 0001 	mvn.w	r0, #1
 8004a6e:	f001 faf3 	bl	8006058 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a72:	bf00      	nop
 8004a74:	3708      	adds	r7, #8
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40023800 	.word	0x40023800

08004a80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08c      	sub	sp, #48	; 0x30
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a88:	f107 031c 	add.w	r3, r7, #28
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	605a      	str	r2, [r3, #4]
 8004a92:	609a      	str	r2, [r3, #8]
 8004a94:	60da      	str	r2, [r3, #12]
 8004a96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a2a      	ldr	r2, [pc, #168]	; (8004b48 <HAL_ADC_MspInit+0xc8>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d124      	bne.n	8004aec <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004aa2:	4b2a      	ldr	r3, [pc, #168]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa6:	4a29      	ldr	r2, [pc, #164]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aac:	6453      	str	r3, [r2, #68]	; 0x44
 8004aae:	4b27      	ldr	r3, [pc, #156]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab6:	61bb      	str	r3, [r7, #24]
 8004ab8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aba:	4b24      	ldr	r3, [pc, #144]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abe:	4a23      	ldr	r2, [pc, #140]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004ac0:	f043 0301 	orr.w	r3, r3, #1
 8004ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ac6:	4b21      	ldr	r3, [pc, #132]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aca:	f003 0301 	and.w	r3, r3, #1
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ada:	2300      	movs	r3, #0
 8004adc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ade:	f107 031c 	add.w	r3, r7, #28
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	481a      	ldr	r0, [pc, #104]	; (8004b50 <HAL_ADC_MspInit+0xd0>)
 8004ae6:	f002 f81b 	bl	8006b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004aea:	e029      	b.n	8004b40 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a18      	ldr	r2, [pc, #96]	; (8004b54 <HAL_ADC_MspInit+0xd4>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d124      	bne.n	8004b40 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004af6:	4b15      	ldr	r3, [pc, #84]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afa:	4a14      	ldr	r2, [pc, #80]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004afc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b00:	6453      	str	r3, [r2, #68]	; 0x44
 8004b02:	4b12      	ldr	r3, [pc, #72]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b0a:	613b      	str	r3, [r7, #16]
 8004b0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004b0e:	4b0f      	ldr	r3, [pc, #60]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b12:	4a0e      	ldr	r2, [pc, #56]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004b14:	f043 0320 	orr.w	r3, r3, #32
 8004b18:	6313      	str	r3, [r2, #48]	; 0x30
 8004b1a:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <HAL_ADC_MspInit+0xcc>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	f003 0320 	and.w	r3, r3, #32
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
 8004b26:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004b34:	f107 031c 	add.w	r3, r7, #28
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4807      	ldr	r0, [pc, #28]	; (8004b58 <HAL_ADC_MspInit+0xd8>)
 8004b3c:	f001 fff0 	bl	8006b20 <HAL_GPIO_Init>
}
 8004b40:	bf00      	nop
 8004b42:	3730      	adds	r7, #48	; 0x30
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40012000 	.word	0x40012000
 8004b4c:	40023800 	.word	0x40023800
 8004b50:	40020000 	.word	0x40020000
 8004b54:	40012200 	.word	0x40012200
 8004b58:	40021400 	.word	0x40021400

08004b5c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08a      	sub	sp, #40	; 0x28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b64:	f107 0314 	add.w	r3, r7, #20
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]
 8004b6c:	605a      	str	r2, [r3, #4]
 8004b6e:	609a      	str	r2, [r3, #8]
 8004b70:	60da      	str	r2, [r3, #12]
 8004b72:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a19      	ldr	r2, [pc, #100]	; (8004be0 <HAL_DAC_MspInit+0x84>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d12b      	bne.n	8004bd6 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004b7e:	4b19      	ldr	r3, [pc, #100]	; (8004be4 <HAL_DAC_MspInit+0x88>)
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	4a18      	ldr	r2, [pc, #96]	; (8004be4 <HAL_DAC_MspInit+0x88>)
 8004b84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b88:	6413      	str	r3, [r2, #64]	; 0x40
 8004b8a:	4b16      	ldr	r3, [pc, #88]	; (8004be4 <HAL_DAC_MspInit+0x88>)
 8004b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b92:	613b      	str	r3, [r7, #16]
 8004b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b96:	4b13      	ldr	r3, [pc, #76]	; (8004be4 <HAL_DAC_MspInit+0x88>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	4a12      	ldr	r2, [pc, #72]	; (8004be4 <HAL_DAC_MspInit+0x88>)
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ba2:	4b10      	ldr	r3, [pc, #64]	; (8004be4 <HAL_DAC_MspInit+0x88>)
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	60fb      	str	r3, [r7, #12]
 8004bac:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004bae:	2310      	movs	r3, #16
 8004bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bba:	f107 0314 	add.w	r3, r7, #20
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4809      	ldr	r0, [pc, #36]	; (8004be8 <HAL_DAC_MspInit+0x8c>)
 8004bc2:	f001 ffad 	bl	8006b20 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2100      	movs	r1, #0
 8004bca:	2036      	movs	r0, #54	; 0x36
 8004bcc:	f001 fa44 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004bd0:	2036      	movs	r0, #54	; 0x36
 8004bd2:	f001 fa5d 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004bd6:	bf00      	nop
 8004bd8:	3728      	adds	r7, #40	; 0x28
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	40007400 	.word	0x40007400
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40020000 	.word	0x40020000

08004bec <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a0a      	ldr	r2, [pc, #40]	; (8004c24 <HAL_DMA2D_MspInit+0x38>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d10b      	bne.n	8004c16 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8004bfe:	4b0a      	ldr	r3, [pc, #40]	; (8004c28 <HAL_DMA2D_MspInit+0x3c>)
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	4a09      	ldr	r2, [pc, #36]	; (8004c28 <HAL_DMA2D_MspInit+0x3c>)
 8004c04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c08:	6313      	str	r3, [r2, #48]	; 0x30
 8004c0a:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <HAL_DMA2D_MspInit+0x3c>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8004c16:	bf00      	nop
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	4002b000 	.word	0x4002b000
 8004c28:	40023800 	.word	0x40023800

08004c2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b08c      	sub	sp, #48	; 0x30
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c34:	f107 031c 	add.w	r3, r7, #28
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	605a      	str	r2, [r3, #4]
 8004c3e:	609a      	str	r2, [r3, #8]
 8004c40:	60da      	str	r2, [r3, #12]
 8004c42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a2f      	ldr	r2, [pc, #188]	; (8004d08 <HAL_I2C_MspInit+0xdc>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d129      	bne.n	8004ca2 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c4e:	4b2f      	ldr	r3, [pc, #188]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	4a2e      	ldr	r2, [pc, #184]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004c54:	f043 0302 	orr.w	r3, r3, #2
 8004c58:	6313      	str	r3, [r2, #48]	; 0x30
 8004c5a:	4b2c      	ldr	r3, [pc, #176]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	61bb      	str	r3, [r7, #24]
 8004c64:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8004c66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c6c:	2312      	movs	r3, #18
 8004c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c70:	2301      	movs	r3, #1
 8004c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c74:	2300      	movs	r3, #0
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c78:	2304      	movs	r3, #4
 8004c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c7c:	f107 031c 	add.w	r3, r7, #28
 8004c80:	4619      	mov	r1, r3
 8004c82:	4823      	ldr	r0, [pc, #140]	; (8004d10 <HAL_I2C_MspInit+0xe4>)
 8004c84:	f001 ff4c 	bl	8006b20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c88:	4b20      	ldr	r3, [pc, #128]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8c:	4a1f      	ldr	r2, [pc, #124]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004c8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c92:	6413      	str	r3, [r2, #64]	; 0x40
 8004c94:	4b1d      	ldr	r3, [pc, #116]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c9c:	617b      	str	r3, [r7, #20]
 8004c9e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004ca0:	e02d      	b.n	8004cfe <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1b      	ldr	r2, [pc, #108]	; (8004d14 <HAL_I2C_MspInit+0xe8>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d128      	bne.n	8004cfe <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004cac:	4b17      	ldr	r3, [pc, #92]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb0:	4a16      	ldr	r2, [pc, #88]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb6:	6313      	str	r3, [r2, #48]	; 0x30
 8004cb8:	4b14      	ldr	r3, [pc, #80]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc0:	613b      	str	r3, [r7, #16]
 8004cc2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004cc4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004cca:	2312      	movs	r3, #18
 8004ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004cda:	f107 031c 	add.w	r3, r7, #28
 8004cde:	4619      	mov	r1, r3
 8004ce0:	480d      	ldr	r0, [pc, #52]	; (8004d18 <HAL_I2C_MspInit+0xec>)
 8004ce2:	f001 ff1d 	bl	8006b20 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004ce6:	4b09      	ldr	r3, [pc, #36]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	4a08      	ldr	r2, [pc, #32]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004cec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cf2:	4b06      	ldr	r3, [pc, #24]	; (8004d0c <HAL_I2C_MspInit+0xe0>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
}
 8004cfe:	bf00      	nop
 8004d00:	3730      	adds	r7, #48	; 0x30
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40005400 	.word	0x40005400
 8004d0c:	40023800 	.word	0x40023800
 8004d10:	40020400 	.word	0x40020400
 8004d14:	40005c00 	.word	0x40005c00
 8004d18:	40021c00 	.word	0x40021c00

08004d1c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a15      	ldr	r2, [pc, #84]	; (8004d80 <HAL_I2C_MspDeInit+0x64>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d110      	bne.n	8004d50 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004d2e:	4b15      	ldr	r3, [pc, #84]	; (8004d84 <HAL_I2C_MspDeInit+0x68>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d32:	4a14      	ldr	r2, [pc, #80]	; (8004d84 <HAL_I2C_MspDeInit+0x68>)
 8004d34:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d38:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8004d3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d3e:	4812      	ldr	r0, [pc, #72]	; (8004d88 <HAL_I2C_MspDeInit+0x6c>)
 8004d40:	f002 f89a 	bl	8006e78 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8004d44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d48:	480f      	ldr	r0, [pc, #60]	; (8004d88 <HAL_I2C_MspDeInit+0x6c>)
 8004d4a:	f002 f895 	bl	8006e78 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8004d4e:	e013      	b.n	8004d78 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a0d      	ldr	r2, [pc, #52]	; (8004d8c <HAL_I2C_MspDeInit+0x70>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d10e      	bne.n	8004d78 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004d5a:	4b0a      	ldr	r3, [pc, #40]	; (8004d84 <HAL_I2C_MspDeInit+0x68>)
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	4a09      	ldr	r2, [pc, #36]	; (8004d84 <HAL_I2C_MspDeInit+0x68>)
 8004d60:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d64:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8004d66:	2180      	movs	r1, #128	; 0x80
 8004d68:	4809      	ldr	r0, [pc, #36]	; (8004d90 <HAL_I2C_MspDeInit+0x74>)
 8004d6a:	f002 f885 	bl	8006e78 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8004d6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d72:	4807      	ldr	r0, [pc, #28]	; (8004d90 <HAL_I2C_MspDeInit+0x74>)
 8004d74:	f002 f880 	bl	8006e78 <HAL_GPIO_DeInit>
}
 8004d78:	bf00      	nop
 8004d7a:	3708      	adds	r7, #8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40005400 	.word	0x40005400
 8004d84:	40023800 	.word	0x40023800
 8004d88:	40020400 	.word	0x40020400
 8004d8c:	40005c00 	.word	0x40005c00
 8004d90:	40021c00 	.word	0x40021c00

08004d94 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b08e      	sub	sp, #56	; 0x38
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004da0:	2200      	movs	r2, #0
 8004da2:	601a      	str	r2, [r3, #0]
 8004da4:	605a      	str	r2, [r3, #4]
 8004da6:	609a      	str	r2, [r3, #8]
 8004da8:	60da      	str	r2, [r3, #12]
 8004daa:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a55      	ldr	r2, [pc, #340]	; (8004f08 <HAL_LTDC_MspInit+0x174>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	f040 80a3 	bne.w	8004efe <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004db8:	4b54      	ldr	r3, [pc, #336]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbc:	4a53      	ldr	r2, [pc, #332]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dbe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004dc2:	6453      	str	r3, [r2, #68]	; 0x44
 8004dc4:	4b51      	ldr	r3, [pc, #324]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dcc:	623b      	str	r3, [r7, #32]
 8004dce:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004dd0:	4b4e      	ldr	r3, [pc, #312]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd4:	4a4d      	ldr	r2, [pc, #308]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dd6:	f043 0310 	orr.w	r3, r3, #16
 8004dda:	6313      	str	r3, [r2, #48]	; 0x30
 8004ddc:	4b4b      	ldr	r3, [pc, #300]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004de8:	4b48      	ldr	r3, [pc, #288]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dec:	4a47      	ldr	r2, [pc, #284]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004dee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004df2:	6313      	str	r3, [r2, #48]	; 0x30
 8004df4:	4b45      	ldr	r3, [pc, #276]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dfc:	61bb      	str	r3, [r7, #24]
 8004dfe:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8004e00:	4b42      	ldr	r3, [pc, #264]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e04:	4a41      	ldr	r2, [pc, #260]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e0a:	6313      	str	r3, [r2, #48]	; 0x30
 8004e0c:	4b3f      	ldr	r3, [pc, #252]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004e18:	4b3c      	ldr	r3, [pc, #240]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	4a3b      	ldr	r2, [pc, #236]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e22:	6313      	str	r3, [r2, #48]	; 0x30
 8004e24:	4b39      	ldr	r3, [pc, #228]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004e30:	4b36      	ldr	r3, [pc, #216]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e34:	4a35      	ldr	r2, [pc, #212]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e3a:	6313      	str	r3, [r2, #48]	; 0x30
 8004e3c:	4b33      	ldr	r3, [pc, #204]	; (8004f0c <HAL_LTDC_MspInit+0x178>)
 8004e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e44:	60fb      	str	r3, [r7, #12]
 8004e46:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004e48:	2310      	movs	r3, #16
 8004e4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e4c:	2302      	movs	r3, #2
 8004e4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e50:	2300      	movs	r3, #0
 8004e52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e54:	2300      	movs	r3, #0
 8004e56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004e58:	230e      	movs	r3, #14
 8004e5a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e60:	4619      	mov	r1, r3
 8004e62:	482b      	ldr	r0, [pc, #172]	; (8004f10 <HAL_LTDC_MspInit+0x17c>)
 8004e64:	f001 fe5c 	bl	8006b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8004e68:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e6e:	2302      	movs	r3, #2
 8004e70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e72:	2300      	movs	r3, #0
 8004e74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e76:	2300      	movs	r3, #0
 8004e78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004e7a:	230e      	movs	r3, #14
 8004e7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8004e7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e82:	4619      	mov	r1, r3
 8004e84:	4823      	ldr	r0, [pc, #140]	; (8004f14 <HAL_LTDC_MspInit+0x180>)
 8004e86:	f001 fe4b 	bl	8006b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004e8a:	23f7      	movs	r3, #247	; 0xf7
 8004e8c:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e8e:	2302      	movs	r3, #2
 8004e90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e92:	2300      	movs	r3, #0
 8004e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e96:	2300      	movs	r3, #0
 8004e98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004e9a:	230e      	movs	r3, #14
 8004e9c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8004e9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	481c      	ldr	r0, [pc, #112]	; (8004f18 <HAL_LTDC_MspInit+0x184>)
 8004ea6:	f001 fe3b 	bl	8006b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004eaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004eae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004ebc:	2309      	movs	r3, #9
 8004ebe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4815      	ldr	r0, [pc, #84]	; (8004f1c <HAL_LTDC_MspInit+0x188>)
 8004ec8:	f001 fe2a 	bl	8006b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004ecc:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8004ed0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eda:	2300      	movs	r3, #0
 8004edc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004ede:	230e      	movs	r3, #14
 8004ee0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004ee2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	480d      	ldr	r0, [pc, #52]	; (8004f20 <HAL_LTDC_MspInit+0x18c>)
 8004eea:	f001 fe19 	bl	8006b20 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8004eee:	2200      	movs	r2, #0
 8004ef0:	2105      	movs	r1, #5
 8004ef2:	2058      	movs	r0, #88	; 0x58
 8004ef4:	f001 f8b0 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004ef8:	2058      	movs	r0, #88	; 0x58
 8004efa:	f001 f8c9 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8004efe:	bf00      	nop
 8004f00:	3738      	adds	r7, #56	; 0x38
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	40016800 	.word	0x40016800
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	40021000 	.word	0x40021000
 8004f14:	40022400 	.word	0x40022400
 8004f18:	40022800 	.word	0x40022800
 8004f1c:	40021800 	.word	0x40021800
 8004f20:	40022000 	.word	0x40022000

08004f24 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a07      	ldr	r2, [pc, #28]	; (8004f50 <HAL_RTC_MspInit+0x2c>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d105      	bne.n	8004f42 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004f36:	4b07      	ldr	r3, [pc, #28]	; (8004f54 <HAL_RTC_MspInit+0x30>)
 8004f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3a:	4a06      	ldr	r2, [pc, #24]	; (8004f54 <HAL_RTC_MspInit+0x30>)
 8004f3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f40:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	40002800 	.word	0x40002800
 8004f54:	40023800 	.word	0x40023800

08004f58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08a      	sub	sp, #40	; 0x28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f60:	f107 0314 	add.w	r3, r7, #20
 8004f64:	2200      	movs	r2, #0
 8004f66:	601a      	str	r2, [r3, #0]
 8004f68:	605a      	str	r2, [r3, #4]
 8004f6a:	609a      	str	r2, [r3, #8]
 8004f6c:	60da      	str	r2, [r3, #12]
 8004f6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a2d      	ldr	r2, [pc, #180]	; (800502c <HAL_SPI_MspInit+0xd4>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d154      	bne.n	8005024 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f7a:	4b2d      	ldr	r3, [pc, #180]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7e:	4a2c      	ldr	r2, [pc, #176]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f84:	6413      	str	r3, [r2, #64]	; 0x40
 8004f86:	4b2a      	ldr	r3, [pc, #168]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004f92:	4b27      	ldr	r3, [pc, #156]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f96:	4a26      	ldr	r2, [pc, #152]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f9e:	4b24      	ldr	r3, [pc, #144]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004faa:	4b21      	ldr	r3, [pc, #132]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fae:	4a20      	ldr	r2, [pc, #128]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004fb0:	f043 0302 	orr.w	r3, r3, #2
 8004fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8004fb6:	4b1e      	ldr	r3, [pc, #120]	; (8005030 <HAL_SPI_MspInit+0xd8>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	60bb      	str	r3, [r7, #8]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004fd2:	2305      	movs	r3, #5
 8004fd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004fd6:	f107 0314 	add.w	r3, r7, #20
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4815      	ldr	r0, [pc, #84]	; (8005034 <HAL_SPI_MspInit+0xdc>)
 8004fde:	f001 fd9f 	bl	8006b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ff2:	2305      	movs	r3, #5
 8004ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004ff6:	f107 0314 	add.w	r3, r7, #20
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	480d      	ldr	r0, [pc, #52]	; (8005034 <HAL_SPI_MspInit+0xdc>)
 8004ffe:	f001 fd8f 	bl	8006b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005002:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005008:	2302      	movs	r3, #2
 800500a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500c:	2300      	movs	r3, #0
 800500e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005010:	2303      	movs	r3, #3
 8005012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005014:	2305      	movs	r3, #5
 8005016:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005018:	f107 0314 	add.w	r3, r7, #20
 800501c:	4619      	mov	r1, r3
 800501e:	4806      	ldr	r0, [pc, #24]	; (8005038 <HAL_SPI_MspInit+0xe0>)
 8005020:	f001 fd7e 	bl	8006b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005024:	bf00      	nop
 8005026:	3728      	adds	r7, #40	; 0x28
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40003800 	.word	0x40003800
 8005030:	40023800 	.word	0x40023800
 8005034:	40022000 	.word	0x40022000
 8005038:	40020400 	.word	0x40020400

0800503c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800503c:	b480      	push	{r7}
 800503e:	b089      	sub	sp, #36	; 0x24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a2e      	ldr	r2, [pc, #184]	; (8005104 <HAL_TIM_Base_MspInit+0xc8>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d10c      	bne.n	8005068 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800504e:	4b2e      	ldr	r3, [pc, #184]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 8005050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005052:	4a2d      	ldr	r2, [pc, #180]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 8005054:	f043 0301 	orr.w	r3, r3, #1
 8005058:	6453      	str	r3, [r2, #68]	; 0x44
 800505a:	4b2b      	ldr	r3, [pc, #172]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 800505c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005066:	e046      	b.n	80050f6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005070:	d10c      	bne.n	800508c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005072:	4b25      	ldr	r3, [pc, #148]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	4a24      	ldr	r2, [pc, #144]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	6413      	str	r3, [r2, #64]	; 0x40
 800507e:	4b22      	ldr	r3, [pc, #136]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 8005080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	61bb      	str	r3, [r7, #24]
 8005088:	69bb      	ldr	r3, [r7, #24]
}
 800508a:	e034      	b.n	80050f6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a1e      	ldr	r2, [pc, #120]	; (800510c <HAL_TIM_Base_MspInit+0xd0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d10c      	bne.n	80050b0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005096:	4b1c      	ldr	r3, [pc, #112]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 8005098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509a:	4a1b      	ldr	r2, [pc, #108]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 800509c:	f043 0302 	orr.w	r3, r3, #2
 80050a0:	6413      	str	r3, [r2, #64]	; 0x40
 80050a2:	4b19      	ldr	r3, [pc, #100]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	617b      	str	r3, [r7, #20]
 80050ac:	697b      	ldr	r3, [r7, #20]
}
 80050ae:	e022      	b.n	80050f6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a16      	ldr	r2, [pc, #88]	; (8005110 <HAL_TIM_Base_MspInit+0xd4>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d10c      	bne.n	80050d4 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80050ba:	4b13      	ldr	r3, [pc, #76]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	4a12      	ldr	r2, [pc, #72]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050c0:	f043 0308 	orr.w	r3, r3, #8
 80050c4:	6413      	str	r3, [r2, #64]	; 0x40
 80050c6:	4b10      	ldr	r3, [pc, #64]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	613b      	str	r3, [r7, #16]
 80050d0:	693b      	ldr	r3, [r7, #16]
}
 80050d2:	e010      	b.n	80050f6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a0e      	ldr	r2, [pc, #56]	; (8005114 <HAL_TIM_Base_MspInit+0xd8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10b      	bne.n	80050f6 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80050de:	4b0a      	ldr	r3, [pc, #40]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e2:	4a09      	ldr	r2, [pc, #36]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050e4:	f043 0302 	orr.w	r3, r3, #2
 80050e8:	6453      	str	r3, [r2, #68]	; 0x44
 80050ea:	4b07      	ldr	r3, [pc, #28]	; (8005108 <HAL_TIM_Base_MspInit+0xcc>)
 80050ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	68fb      	ldr	r3, [r7, #12]
}
 80050f6:	bf00      	nop
 80050f8:	3724      	adds	r7, #36	; 0x24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40010000 	.word	0x40010000
 8005108:	40023800 	.word	0x40023800
 800510c:	40000400 	.word	0x40000400
 8005110:	40000c00 	.word	0x40000c00
 8005114:	40010400 	.word	0x40010400

08005118 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b088      	sub	sp, #32
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005120:	f107 030c 	add.w	r3, r7, #12
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	605a      	str	r2, [r3, #4]
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	60da      	str	r2, [r3, #12]
 800512e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a11      	ldr	r2, [pc, #68]	; (800517c <HAL_TIM_MspPostInit+0x64>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d11b      	bne.n	8005172 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800513a:	4b11      	ldr	r3, [pc, #68]	; (8005180 <HAL_TIM_MspPostInit+0x68>)
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	4a10      	ldr	r2, [pc, #64]	; (8005180 <HAL_TIM_MspPostInit+0x68>)
 8005140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005144:	6313      	str	r3, [r2, #48]	; 0x30
 8005146:	4b0e      	ldr	r3, [pc, #56]	; (8005180 <HAL_TIM_MspPostInit+0x68>)
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800514e:	60bb      	str	r3, [r7, #8]
 8005150:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PI2     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005152:	2304      	movs	r3, #4
 8005154:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005156:	2302      	movs	r3, #2
 8005158:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515a:	2300      	movs	r3, #0
 800515c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800515e:	2300      	movs	r3, #0
 8005160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005162:	2303      	movs	r3, #3
 8005164:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005166:	f107 030c 	add.w	r3, r7, #12
 800516a:	4619      	mov	r1, r3
 800516c:	4805      	ldr	r0, [pc, #20]	; (8005184 <HAL_TIM_MspPostInit+0x6c>)
 800516e:	f001 fcd7 	bl	8006b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005172:	bf00      	nop
 8005174:	3720      	adds	r7, #32
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40010400 	.word	0x40010400
 8005180:	40023800 	.word	0x40023800
 8005184:	40022000 	.word	0x40022000

08005188 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08e      	sub	sp, #56	; 0x38
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005190:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]
 8005198:	605a      	str	r2, [r3, #4]
 800519a:	609a      	str	r2, [r3, #8]
 800519c:	60da      	str	r2, [r3, #12]
 800519e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a5b      	ldr	r2, [pc, #364]	; (8005314 <HAL_UART_MspInit+0x18c>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d130      	bne.n	800520c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80051aa:	4b5b      	ldr	r3, [pc, #364]	; (8005318 <HAL_UART_MspInit+0x190>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	4a5a      	ldr	r2, [pc, #360]	; (8005318 <HAL_UART_MspInit+0x190>)
 80051b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051b4:	6413      	str	r3, [r2, #64]	; 0x40
 80051b6:	4b58      	ldr	r3, [pc, #352]	; (8005318 <HAL_UART_MspInit+0x190>)
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80051be:	623b      	str	r3, [r7, #32]
 80051c0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80051c2:	4b55      	ldr	r3, [pc, #340]	; (8005318 <HAL_UART_MspInit+0x190>)
 80051c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c6:	4a54      	ldr	r2, [pc, #336]	; (8005318 <HAL_UART_MspInit+0x190>)
 80051c8:	f043 0320 	orr.w	r3, r3, #32
 80051cc:	6313      	str	r3, [r2, #48]	; 0x30
 80051ce:	4b52      	ldr	r3, [pc, #328]	; (8005318 <HAL_UART_MspInit+0x190>)
 80051d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d2:	f003 0320 	and.w	r3, r3, #32
 80051d6:	61fb      	str	r3, [r7, #28]
 80051d8:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80051da:	23c0      	movs	r3, #192	; 0xc0
 80051dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051de:	2302      	movs	r3, #2
 80051e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e2:	2300      	movs	r3, #0
 80051e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051e6:	2303      	movs	r3, #3
 80051e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80051ea:	2308      	movs	r3, #8
 80051ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80051ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051f2:	4619      	mov	r1, r3
 80051f4:	4849      	ldr	r0, [pc, #292]	; (800531c <HAL_UART_MspInit+0x194>)
 80051f6:	f001 fc93 	bl	8006b20 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 80051fa:	2200      	movs	r2, #0
 80051fc:	2105      	movs	r1, #5
 80051fe:	2052      	movs	r0, #82	; 0x52
 8005200:	f000 ff2a 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8005204:	2052      	movs	r0, #82	; 0x52
 8005206:	f000 ff43 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800520a:	e07f      	b.n	800530c <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART1)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a43      	ldr	r2, [pc, #268]	; (8005320 <HAL_UART_MspInit+0x198>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d14d      	bne.n	80052b2 <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005216:	4b40      	ldr	r3, [pc, #256]	; (8005318 <HAL_UART_MspInit+0x190>)
 8005218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521a:	4a3f      	ldr	r2, [pc, #252]	; (8005318 <HAL_UART_MspInit+0x190>)
 800521c:	f043 0310 	orr.w	r3, r3, #16
 8005220:	6453      	str	r3, [r2, #68]	; 0x44
 8005222:	4b3d      	ldr	r3, [pc, #244]	; (8005318 <HAL_UART_MspInit+0x190>)
 8005224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005226:	f003 0310 	and.w	r3, r3, #16
 800522a:	61bb      	str	r3, [r7, #24]
 800522c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800522e:	4b3a      	ldr	r3, [pc, #232]	; (8005318 <HAL_UART_MspInit+0x190>)
 8005230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005232:	4a39      	ldr	r2, [pc, #228]	; (8005318 <HAL_UART_MspInit+0x190>)
 8005234:	f043 0302 	orr.w	r3, r3, #2
 8005238:	6313      	str	r3, [r2, #48]	; 0x30
 800523a:	4b37      	ldr	r3, [pc, #220]	; (8005318 <HAL_UART_MspInit+0x190>)
 800523c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005246:	4b34      	ldr	r3, [pc, #208]	; (8005318 <HAL_UART_MspInit+0x190>)
 8005248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524a:	4a33      	ldr	r2, [pc, #204]	; (8005318 <HAL_UART_MspInit+0x190>)
 800524c:	f043 0301 	orr.w	r3, r3, #1
 8005250:	6313      	str	r3, [r2, #48]	; 0x30
 8005252:	4b31      	ldr	r3, [pc, #196]	; (8005318 <HAL_UART_MspInit+0x190>)
 8005254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800525e:	2380      	movs	r3, #128	; 0x80
 8005260:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005262:	2302      	movs	r3, #2
 8005264:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005266:	2300      	movs	r3, #0
 8005268:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800526a:	2300      	movs	r3, #0
 800526c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800526e:	2307      	movs	r3, #7
 8005270:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8005272:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005276:	4619      	mov	r1, r3
 8005278:	482a      	ldr	r0, [pc, #168]	; (8005324 <HAL_UART_MspInit+0x19c>)
 800527a:	f001 fc51 	bl	8006b20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800527e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005282:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005284:	2302      	movs	r3, #2
 8005286:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005288:	2300      	movs	r3, #0
 800528a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800528c:	2300      	movs	r3, #0
 800528e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005290:	2307      	movs	r3, #7
 8005292:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8005294:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005298:	4619      	mov	r1, r3
 800529a:	4823      	ldr	r0, [pc, #140]	; (8005328 <HAL_UART_MspInit+0x1a0>)
 800529c:	f001 fc40 	bl	8006b20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 80052a0:	2200      	movs	r2, #0
 80052a2:	2107      	movs	r1, #7
 80052a4:	2025      	movs	r0, #37	; 0x25
 80052a6:	f000 fed7 	bl	8006058 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80052aa:	2025      	movs	r0, #37	; 0x25
 80052ac:	f000 fef0 	bl	8006090 <HAL_NVIC_EnableIRQ>
}
 80052b0:	e02c      	b.n	800530c <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART6)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a1d      	ldr	r2, [pc, #116]	; (800532c <HAL_UART_MspInit+0x1a4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d127      	bne.n	800530c <HAL_UART_MspInit+0x184>
    __HAL_RCC_USART6_CLK_ENABLE();
 80052bc:	4b16      	ldr	r3, [pc, #88]	; (8005318 <HAL_UART_MspInit+0x190>)
 80052be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c0:	4a15      	ldr	r2, [pc, #84]	; (8005318 <HAL_UART_MspInit+0x190>)
 80052c2:	f043 0320 	orr.w	r3, r3, #32
 80052c6:	6453      	str	r3, [r2, #68]	; 0x44
 80052c8:	4b13      	ldr	r3, [pc, #76]	; (8005318 <HAL_UART_MspInit+0x190>)
 80052ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052cc:	f003 0320 	and.w	r3, r3, #32
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052d4:	4b10      	ldr	r3, [pc, #64]	; (8005318 <HAL_UART_MspInit+0x190>)
 80052d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d8:	4a0f      	ldr	r2, [pc, #60]	; (8005318 <HAL_UART_MspInit+0x190>)
 80052da:	f043 0304 	orr.w	r3, r3, #4
 80052de:	6313      	str	r3, [r2, #48]	; 0x30
 80052e0:	4b0d      	ldr	r3, [pc, #52]	; (8005318 <HAL_UART_MspInit+0x190>)
 80052e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	60bb      	str	r3, [r7, #8]
 80052ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80052ec:	23c0      	movs	r3, #192	; 0xc0
 80052ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052f0:	2302      	movs	r3, #2
 80052f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052f4:	2300      	movs	r3, #0
 80052f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052f8:	2303      	movs	r3, #3
 80052fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80052fc:	2308      	movs	r3, #8
 80052fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005304:	4619      	mov	r1, r3
 8005306:	480a      	ldr	r0, [pc, #40]	; (8005330 <HAL_UART_MspInit+0x1a8>)
 8005308:	f001 fc0a 	bl	8006b20 <HAL_GPIO_Init>
}
 800530c:	bf00      	nop
 800530e:	3738      	adds	r7, #56	; 0x38
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	40007800 	.word	0x40007800
 8005318:	40023800 	.word	0x40023800
 800531c:	40021400 	.word	0x40021400
 8005320:	40011000 	.word	0x40011000
 8005324:	40020400 	.word	0x40020400
 8005328:	40020000 	.word	0x40020000
 800532c:	40011400 	.word	0x40011400
 8005330:	40020800 	.word	0x40020800

08005334 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800533a:	1d3b      	adds	r3, r7, #4
 800533c:	2200      	movs	r2, #0
 800533e:	601a      	str	r2, [r3, #0]
 8005340:	605a      	str	r2, [r3, #4]
 8005342:	609a      	str	r2, [r3, #8]
 8005344:	60da      	str	r2, [r3, #12]
 8005346:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8005348:	4b3a      	ldr	r3, [pc, #232]	; (8005434 <HAL_FMC_MspInit+0x100>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d16d      	bne.n	800542c <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8005350:	4b38      	ldr	r3, [pc, #224]	; (8005434 <HAL_FMC_MspInit+0x100>)
 8005352:	2201      	movs	r2, #1
 8005354:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005356:	4b38      	ldr	r3, [pc, #224]	; (8005438 <HAL_FMC_MspInit+0x104>)
 8005358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800535a:	4a37      	ldr	r2, [pc, #220]	; (8005438 <HAL_FMC_MspInit+0x104>)
 800535c:	f043 0301 	orr.w	r3, r3, #1
 8005360:	6393      	str	r3, [r2, #56]	; 0x38
 8005362:	4b35      	ldr	r3, [pc, #212]	; (8005438 <HAL_FMC_MspInit+0x104>)
 8005364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	603b      	str	r3, [r7, #0]
 800536c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 800536e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8005372:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005374:	2302      	movs	r3, #2
 8005376:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005378:	2300      	movs	r3, #0
 800537a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800537c:	2303      	movs	r3, #3
 800537e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005380:	230c      	movs	r3, #12
 8005382:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005384:	1d3b      	adds	r3, r7, #4
 8005386:	4619      	mov	r1, r3
 8005388:	482c      	ldr	r0, [pc, #176]	; (800543c <HAL_FMC_MspInit+0x108>)
 800538a:	f001 fbc9 	bl	8006b20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 800538e:	f248 1333 	movw	r3, #33075	; 0x8133
 8005392:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005394:	2302      	movs	r3, #2
 8005396:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800539c:	2303      	movs	r3, #3
 800539e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80053a0:	230c      	movs	r3, #12
 80053a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80053a4:	1d3b      	adds	r3, r7, #4
 80053a6:	4619      	mov	r1, r3
 80053a8:	4825      	ldr	r0, [pc, #148]	; (8005440 <HAL_FMC_MspInit+0x10c>)
 80053aa:	f001 fbb9 	bl	8006b20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 80053ae:	f24c 7303 	movw	r3, #50947	; 0xc703
 80053b2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b4:	2302      	movs	r3, #2
 80053b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053bc:	2303      	movs	r3, #3
 80053be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80053c0:	230c      	movs	r3, #12
 80053c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053c4:	1d3b      	adds	r3, r7, #4
 80053c6:	4619      	mov	r1, r3
 80053c8:	481e      	ldr	r0, [pc, #120]	; (8005444 <HAL_FMC_MspInit+0x110>)
 80053ca:	f001 fba9 	bl	8006b20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80053ce:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80053d2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d4:	2302      	movs	r3, #2
 80053d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d8:	2300      	movs	r3, #0
 80053da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053dc:	2303      	movs	r3, #3
 80053de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80053e0:	230c      	movs	r3, #12
 80053e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80053e4:	1d3b      	adds	r3, r7, #4
 80053e6:	4619      	mov	r1, r3
 80053e8:	4817      	ldr	r0, [pc, #92]	; (8005448 <HAL_FMC_MspInit+0x114>)
 80053ea:	f001 fb99 	bl	8006b20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 80053ee:	2328      	movs	r3, #40	; 0x28
 80053f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053f2:	2302      	movs	r3, #2
 80053f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053f6:	2300      	movs	r3, #0
 80053f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053fa:	2303      	movs	r3, #3
 80053fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80053fe:	230c      	movs	r3, #12
 8005400:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005402:	1d3b      	adds	r3, r7, #4
 8005404:	4619      	mov	r1, r3
 8005406:	4811      	ldr	r0, [pc, #68]	; (800544c <HAL_FMC_MspInit+0x118>)
 8005408:	f001 fb8a 	bl	8006b20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800540c:	2308      	movs	r3, #8
 800540e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005410:	2302      	movs	r3, #2
 8005412:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005418:	2303      	movs	r3, #3
 800541a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800541c:	230c      	movs	r3, #12
 800541e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005420:	1d3b      	adds	r3, r7, #4
 8005422:	4619      	mov	r1, r3
 8005424:	480a      	ldr	r0, [pc, #40]	; (8005450 <HAL_FMC_MspInit+0x11c>)
 8005426:	f001 fb7b 	bl	8006b20 <HAL_GPIO_Init>
 800542a:	e000      	b.n	800542e <HAL_FMC_MspInit+0xfa>
    return;
 800542c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20000508 	.word	0x20000508
 8005438:	40023800 	.word	0x40023800
 800543c:	40021000 	.word	0x40021000
 8005440:	40021800 	.word	0x40021800
 8005444:	40020c00 	.word	0x40020c00
 8005448:	40021400 	.word	0x40021400
 800544c:	40021c00 	.word	0x40021c00
 8005450:	40020800 	.word	0x40020800

08005454 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800545c:	f7ff ff6a 	bl	8005334 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8005460:	bf00      	nop
 8005462:	3708      	adds	r7, #8
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b08c      	sub	sp, #48	; 0x30
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005470:	2300      	movs	r3, #0
 8005472:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8005478:	2200      	movs	r2, #0
 800547a:	6879      	ldr	r1, [r7, #4]
 800547c:	2036      	movs	r0, #54	; 0x36
 800547e:	f000 fdeb 	bl	8006058 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005482:	2036      	movs	r0, #54	; 0x36
 8005484:	f000 fe04 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005488:	4b1f      	ldr	r3, [pc, #124]	; (8005508 <HAL_InitTick+0xa0>)
 800548a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548c:	4a1e      	ldr	r2, [pc, #120]	; (8005508 <HAL_InitTick+0xa0>)
 800548e:	f043 0310 	orr.w	r3, r3, #16
 8005492:	6413      	str	r3, [r2, #64]	; 0x40
 8005494:	4b1c      	ldr	r3, [pc, #112]	; (8005508 <HAL_InitTick+0xa0>)
 8005496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80054a0:	f107 0210 	add.w	r2, r7, #16
 80054a4:	f107 0314 	add.w	r3, r7, #20
 80054a8:	4611      	mov	r1, r2
 80054aa:	4618      	mov	r0, r3
 80054ac:	f003 fc24 	bl	8008cf8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80054b0:	f003 fbfa 	bl	8008ca8 <HAL_RCC_GetPCLK1Freq>
 80054b4:	4603      	mov	r3, r0
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80054ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054bc:	4a13      	ldr	r2, [pc, #76]	; (800550c <HAL_InitTick+0xa4>)
 80054be:	fba2 2303 	umull	r2, r3, r2, r3
 80054c2:	0c9b      	lsrs	r3, r3, #18
 80054c4:	3b01      	subs	r3, #1
 80054c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80054c8:	4b11      	ldr	r3, [pc, #68]	; (8005510 <HAL_InitTick+0xa8>)
 80054ca:	4a12      	ldr	r2, [pc, #72]	; (8005514 <HAL_InitTick+0xac>)
 80054cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80054ce:	4b10      	ldr	r3, [pc, #64]	; (8005510 <HAL_InitTick+0xa8>)
 80054d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80054d4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80054d6:	4a0e      	ldr	r2, [pc, #56]	; (8005510 <HAL_InitTick+0xa8>)
 80054d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054da:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80054dc:	4b0c      	ldr	r3, [pc, #48]	; (8005510 <HAL_InitTick+0xa8>)
 80054de:	2200      	movs	r2, #0
 80054e0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054e2:	4b0b      	ldr	r3, [pc, #44]	; (8005510 <HAL_InitTick+0xa8>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80054e8:	4809      	ldr	r0, [pc, #36]	; (8005510 <HAL_InitTick+0xa8>)
 80054ea:	f004 fdc4 	bl	800a076 <HAL_TIM_Base_Init>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d104      	bne.n	80054fe <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80054f4:	4806      	ldr	r0, [pc, #24]	; (8005510 <HAL_InitTick+0xa8>)
 80054f6:	f004 fde9 	bl	800a0cc <HAL_TIM_Base_Start_IT>
 80054fa:	4603      	mov	r3, r0
 80054fc:	e000      	b.n	8005500 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
}
 8005500:	4618      	mov	r0, r3
 8005502:	3730      	adds	r7, #48	; 0x30
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	40023800 	.word	0x40023800
 800550c:	431bde83 	.word	0x431bde83
 8005510:	20008e58 	.word	0x20008e58
 8005514:	40001000 	.word	0x40001000

08005518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800551c:	e7fe      	b.n	800551c <NMI_Handler+0x4>

0800551e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800551e:	b480      	push	{r7}
 8005520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005522:	e7fe      	b.n	8005522 <HardFault_Handler+0x4>

08005524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005528:	e7fe      	b.n	8005528 <MemManage_Handler+0x4>

0800552a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800552a:	b480      	push	{r7}
 800552c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800552e:	e7fe      	b.n	800552e <BusFault_Handler+0x4>

08005530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005534:	e7fe      	b.n	8005534 <UsageFault_Handler+0x4>

08005536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005536:	b480      	push	{r7}
 8005538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800553a:	bf00      	nop
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005548:	4802      	ldr	r0, [pc, #8]	; (8005554 <USART1_IRQHandler+0x10>)
 800554a:	f006 f823 	bl	800b594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  /* USER CODE END USART1_IRQn 1 */
}
 800554e:	bf00      	nop
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	20008a50 	.word	0x20008a50

08005558 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 800555c:	4b06      	ldr	r3, [pc, #24]	; (8005578 <TIM6_DAC_IRQHandler+0x20>)
 800555e:	791b      	ldrb	r3, [r3, #4]
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8005566:	4804      	ldr	r0, [pc, #16]	; (8005578 <TIM6_DAC_IRQHandler+0x20>)
 8005568:	f000 fdc2 	bl	80060f0 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 800556c:	4803      	ldr	r0, [pc, #12]	; (800557c <TIM6_DAC_IRQHandler+0x24>)
 800556e:	f004 fe0c 	bl	800a18a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005572:	bf00      	nop
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	20008ad0 	.word	0x20008ad0
 800557c:	20008e58 	.word	0x20008e58

08005580 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8005584:	4802      	ldr	r0, [pc, #8]	; (8005590 <UART7_IRQHandler+0x10>)
 8005586:	f006 f805 	bl	800b594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */
  /* USER CODE END UART7_IRQn 1 */
}
 800558a:	bf00      	nop
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	2000871c 	.word	0x2000871c

08005594 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8005598:	4802      	ldr	r0, [pc, #8]	; (80055a4 <LTDC_IRQHandler+0x10>)
 800559a:	f002 fc2b 	bl	8007df4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800559e:	bf00      	nop
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	200088a8 	.word	0x200088a8

080055a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80055b0:	4a14      	ldr	r2, [pc, #80]	; (8005604 <_sbrk+0x5c>)
 80055b2:	4b15      	ldr	r3, [pc, #84]	; (8005608 <_sbrk+0x60>)
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80055bc:	4b13      	ldr	r3, [pc, #76]	; (800560c <_sbrk+0x64>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d102      	bne.n	80055ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80055c4:	4b11      	ldr	r3, [pc, #68]	; (800560c <_sbrk+0x64>)
 80055c6:	4a12      	ldr	r2, [pc, #72]	; (8005610 <_sbrk+0x68>)
 80055c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80055ca:	4b10      	ldr	r3, [pc, #64]	; (800560c <_sbrk+0x64>)
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4413      	add	r3, r2
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d207      	bcs.n	80055e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80055d8:	f009 fa9a 	bl	800eb10 <__errno>
 80055dc:	4603      	mov	r3, r0
 80055de:	220c      	movs	r2, #12
 80055e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80055e2:	f04f 33ff 	mov.w	r3, #4294967295
 80055e6:	e009      	b.n	80055fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80055e8:	4b08      	ldr	r3, [pc, #32]	; (800560c <_sbrk+0x64>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80055ee:	4b07      	ldr	r3, [pc, #28]	; (800560c <_sbrk+0x64>)
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4413      	add	r3, r2
 80055f6:	4a05      	ldr	r2, [pc, #20]	; (800560c <_sbrk+0x64>)
 80055f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80055fa:	68fb      	ldr	r3, [r7, #12]
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	20050000 	.word	0x20050000
 8005608:	00000400 	.word	0x00000400
 800560c:	2000050c 	.word	0x2000050c
 8005610:	20008eb0 	.word	0x20008eb0

08005614 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005618:	4b08      	ldr	r3, [pc, #32]	; (800563c <SystemInit+0x28>)
 800561a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561e:	4a07      	ldr	r2, [pc, #28]	; (800563c <SystemInit+0x28>)
 8005620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005628:	4b04      	ldr	r3, [pc, #16]	; (800563c <SystemInit+0x28>)
 800562a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800562e:	609a      	str	r2, [r3, #8]
#endif
}
 8005630:	bf00      	nop
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	e000ed00 	.word	0xe000ed00

08005640 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005640:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005678 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005644:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005646:	e003      	b.n	8005650 <LoopCopyDataInit>

08005648 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005648:	4b0c      	ldr	r3, [pc, #48]	; (800567c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800564a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800564c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800564e:	3104      	adds	r1, #4

08005650 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005650:	480b      	ldr	r0, [pc, #44]	; (8005680 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005652:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005654:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005656:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005658:	d3f6      	bcc.n	8005648 <CopyDataInit>
  ldr  r2, =_sbss
 800565a:	4a0b      	ldr	r2, [pc, #44]	; (8005688 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800565c:	e002      	b.n	8005664 <LoopFillZerobss>

0800565e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800565e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005660:	f842 3b04 	str.w	r3, [r2], #4

08005664 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005664:	4b09      	ldr	r3, [pc, #36]	; (800568c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005666:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005668:	d3f9      	bcc.n	800565e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800566a:	f7ff ffd3 	bl	8005614 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800566e:	f009 fa55 	bl	800eb1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005672:	f7fb fd9f 	bl	80011b4 <main>
  bx  lr    
 8005676:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005678:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 800567c:	080114c4 	.word	0x080114c4
  ldr  r0, =_sdata
 8005680:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005684:	200000c8 	.word	0x200000c8
  ldr  r2, =_sbss
 8005688:	200000c8 	.word	0x200000c8
  ldr  r3, = _ebss
 800568c:	20008eac 	.word	0x20008eac

08005690 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005690:	e7fe      	b.n	8005690 <ADC_IRQHandler>

08005692 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005696:	2003      	movs	r0, #3
 8005698:	f000 fcd3 	bl	8006042 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800569c:	2000      	movs	r0, #0
 800569e:	f7ff fee3 	bl	8005468 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80056a2:	f7ff f9c5 	bl	8004a30 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	bd80      	pop	{r7, pc}

080056ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056ac:	b480      	push	{r7}
 80056ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056b0:	4b06      	ldr	r3, [pc, #24]	; (80056cc <HAL_IncTick+0x20>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	4b06      	ldr	r3, [pc, #24]	; (80056d0 <HAL_IncTick+0x24>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4413      	add	r3, r2
 80056bc:	4a04      	ldr	r2, [pc, #16]	; (80056d0 <HAL_IncTick+0x24>)
 80056be:	6013      	str	r3, [r2, #0]
}
 80056c0:	bf00      	nop
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	2000005c 	.word	0x2000005c
 80056d0:	20008e98 	.word	0x20008e98

080056d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
  return uwTick;
 80056d8:	4b03      	ldr	r3, [pc, #12]	; (80056e8 <HAL_GetTick+0x14>)
 80056da:	681b      	ldr	r3, [r3, #0]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	20008e98 	.word	0x20008e98

080056ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80056f4:	f7ff ffee 	bl	80056d4 <HAL_GetTick>
 80056f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005704:	d005      	beq.n	8005712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005706:	4b0a      	ldr	r3, [pc, #40]	; (8005730 <HAL_Delay+0x44>)
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	461a      	mov	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4413      	add	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005712:	bf00      	nop
 8005714:	f7ff ffde 	bl	80056d4 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	429a      	cmp	r2, r3
 8005722:	d8f7      	bhi.n	8005714 <HAL_Delay+0x28>
  {
  }
}
 8005724:	bf00      	nop
 8005726:	bf00      	nop
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	2000005c 	.word	0x2000005c

08005734 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e031      	b.n	80057ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574e:	2b00      	cmp	r3, #0
 8005750:	d109      	bne.n	8005766 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f7ff f994 	bl	8004a80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	f003 0310 	and.w	r3, r3, #16
 800576e:	2b00      	cmp	r3, #0
 8005770:	d116      	bne.n	80057a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005776:	4b10      	ldr	r3, [pc, #64]	; (80057b8 <HAL_ADC_Init+0x84>)
 8005778:	4013      	ands	r3, r2
 800577a:	f043 0202 	orr.w	r2, r3, #2
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fab6 	bl	8005cf4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	f023 0303 	bic.w	r3, r3, #3
 8005796:	f043 0201 	orr.w	r2, r3, #1
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	641a      	str	r2, [r3, #64]	; 0x40
 800579e:	e001      	b.n	80057a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	ffffeefd 	.word	0xffffeefd

080057bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_ADC_Start+0x1a>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e0a0      	b.n	8005918 <HAL_ADC_Start+0x15c>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d018      	beq.n	800581e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689a      	ldr	r2, [r3, #8]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0201 	orr.w	r2, r2, #1
 80057fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80057fc:	4b49      	ldr	r3, [pc, #292]	; (8005924 <HAL_ADC_Start+0x168>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a49      	ldr	r2, [pc, #292]	; (8005928 <HAL_ADC_Start+0x16c>)
 8005802:	fba2 2303 	umull	r2, r3, r2, r3
 8005806:	0c9a      	lsrs	r2, r3, #18
 8005808:	4613      	mov	r3, r2
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	4413      	add	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005810:	e002      	b.n	8005818 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	3b01      	subs	r3, #1
 8005816:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1f9      	bne.n	8005812 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d174      	bne.n	8005916 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005830:	4b3e      	ldr	r3, [pc, #248]	; (800592c <HAL_ADC_Start+0x170>)
 8005832:	4013      	ands	r3, r2
 8005834:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005846:	2b00      	cmp	r3, #0
 8005848:	d007      	beq.n	800585a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005852:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005866:	d106      	bne.n	8005876 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800586c:	f023 0206 	bic.w	r2, r3, #6
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	645a      	str	r2, [r3, #68]	; 0x44
 8005874:	e002      	b.n	800587c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800588c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800588e:	4b28      	ldr	r3, [pc, #160]	; (8005930 <HAL_ADC_Start+0x174>)
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f003 031f 	and.w	r3, r3, #31
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10f      	bne.n	80058ba <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d136      	bne.n	8005916 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80058b6:	609a      	str	r2, [r3, #8]
 80058b8:	e02d      	b.n	8005916 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a1d      	ldr	r2, [pc, #116]	; (8005934 <HAL_ADC_Start+0x178>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d10e      	bne.n	80058e2 <HAL_ADC_Start+0x126>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d107      	bne.n	80058e2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80058e0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80058e2:	4b13      	ldr	r3, [pc, #76]	; (8005930 <HAL_ADC_Start+0x174>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f003 0310 	and.w	r3, r3, #16
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d113      	bne.n	8005916 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a11      	ldr	r2, [pc, #68]	; (8005938 <HAL_ADC_Start+0x17c>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d10e      	bne.n	8005916 <HAL_ADC_Start+0x15a>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d107      	bne.n	8005916 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005914:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	20000054 	.word	0x20000054
 8005928:	431bde83 	.word	0x431bde83
 800592c:	fffff8fe 	.word	0xfffff8fe
 8005930:	40012300 	.word	0x40012300
 8005934:	40012000 	.word	0x40012000
 8005938:	40012200 	.word	0x40012200

0800593c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005958:	d113      	bne.n	8005982 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005968:	d10b      	bne.n	8005982 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	f043 0220 	orr.w	r2, r3, #32
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e05c      	b.n	8005a3c <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005982:	f7ff fea7 	bl	80056d4 <HAL_GetTick>
 8005986:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005988:	e01a      	b.n	80059c0 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005990:	d016      	beq.n	80059c0 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d007      	beq.n	80059a8 <HAL_ADC_PollForConversion+0x6c>
 8005998:	f7ff fe9c 	bl	80056d4 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d20b      	bcs.n	80059c0 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ac:	f043 0204 	orr.w	r2, r3, #4
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e03d      	b.n	8005a3c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d1dd      	bne.n	800598a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f06f 0212 	mvn.w	r2, #18
 80059d6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d123      	bne.n	8005a3a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d11f      	bne.n	8005a3a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a00:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d006      	beq.n	8005a16 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d111      	bne.n	8005a3a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d105      	bne.n	8005a3a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	f043 0201 	orr.w	r2, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr
	...

08005a60 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d101      	bne.n	8005a7c <HAL_ADC_ConfigChannel+0x1c>
 8005a78:	2302      	movs	r3, #2
 8005a7a:	e12a      	b.n	8005cd2 <HAL_ADC_ConfigChannel+0x272>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2b09      	cmp	r3, #9
 8005a8a:	d93a      	bls.n	8005b02 <HAL_ADC_ConfigChannel+0xa2>
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a94:	d035      	beq.n	8005b02 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68d9      	ldr	r1, [r3, #12]
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	005b      	lsls	r3, r3, #1
 8005aa8:	4413      	add	r3, r2
 8005aaa:	3b1e      	subs	r3, #30
 8005aac:	2207      	movs	r2, #7
 8005aae:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab2:	43da      	mvns	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	400a      	ands	r2, r1
 8005aba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a87      	ldr	r2, [pc, #540]	; (8005ce0 <HAL_ADC_ConfigChannel+0x280>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d10a      	bne.n	8005adc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68d9      	ldr	r1, [r3, #12]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	061a      	lsls	r2, r3, #24
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005ada:	e035      	b.n	8005b48 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68d9      	ldr	r1, [r3, #12]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	4618      	mov	r0, r3
 8005aee:	4603      	mov	r3, r0
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	4403      	add	r3, r0
 8005af4:	3b1e      	subs	r3, #30
 8005af6:	409a      	lsls	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b00:	e022      	b.n	8005b48 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6919      	ldr	r1, [r3, #16]
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	461a      	mov	r2, r3
 8005b10:	4613      	mov	r3, r2
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	4413      	add	r3, r2
 8005b16:	2207      	movs	r2, #7
 8005b18:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1c:	43da      	mvns	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	400a      	ands	r2, r1
 8005b24:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	6919      	ldr	r1, [r3, #16]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	4618      	mov	r0, r3
 8005b38:	4603      	mov	r3, r0
 8005b3a:	005b      	lsls	r3, r3, #1
 8005b3c:	4403      	add	r3, r0
 8005b3e:	409a      	lsls	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	2b06      	cmp	r3, #6
 8005b4e:	d824      	bhi.n	8005b9a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	4413      	add	r3, r2
 8005b60:	3b05      	subs	r3, #5
 8005b62:	221f      	movs	r2, #31
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	43da      	mvns	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	400a      	ands	r2, r1
 8005b70:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	4618      	mov	r0, r3
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	685a      	ldr	r2, [r3, #4]
 8005b84:	4613      	mov	r3, r2
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	4413      	add	r3, r2
 8005b8a:	3b05      	subs	r3, #5
 8005b8c:	fa00 f203 	lsl.w	r2, r0, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	635a      	str	r2, [r3, #52]	; 0x34
 8005b98:	e04c      	b.n	8005c34 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2b0c      	cmp	r3, #12
 8005ba0:	d824      	bhi.n	8005bec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	4613      	mov	r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	4413      	add	r3, r2
 8005bb2:	3b23      	subs	r3, #35	; 0x23
 8005bb4:	221f      	movs	r2, #31
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	43da      	mvns	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	400a      	ands	r2, r1
 8005bc2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	3b23      	subs	r3, #35	; 0x23
 8005bde:	fa00 f203 	lsl.w	r2, r0, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	631a      	str	r2, [r3, #48]	; 0x30
 8005bea:	e023      	b.n	8005c34 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	4413      	add	r3, r2
 8005bfc:	3b41      	subs	r3, #65	; 0x41
 8005bfe:	221f      	movs	r2, #31
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	43da      	mvns	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	400a      	ands	r2, r1
 8005c0c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	3b41      	subs	r3, #65	; 0x41
 8005c28:	fa00 f203 	lsl.w	r2, r0, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a2a      	ldr	r2, [pc, #168]	; (8005ce4 <HAL_ADC_ConfigChannel+0x284>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d10a      	bne.n	8005c54 <HAL_ADC_ConfigChannel+0x1f4>
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c46:	d105      	bne.n	8005c54 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005c48:	4b27      	ldr	r3, [pc, #156]	; (8005ce8 <HAL_ADC_ConfigChannel+0x288>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	4a26      	ldr	r2, [pc, #152]	; (8005ce8 <HAL_ADC_ConfigChannel+0x288>)
 8005c4e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005c52:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a22      	ldr	r2, [pc, #136]	; (8005ce4 <HAL_ADC_ConfigChannel+0x284>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d109      	bne.n	8005c72 <HAL_ADC_ConfigChannel+0x212>
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b12      	cmp	r3, #18
 8005c64:	d105      	bne.n	8005c72 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005c66:	4b20      	ldr	r3, [pc, #128]	; (8005ce8 <HAL_ADC_ConfigChannel+0x288>)
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	4a1f      	ldr	r2, [pc, #124]	; (8005ce8 <HAL_ADC_ConfigChannel+0x288>)
 8005c6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005c70:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a1b      	ldr	r2, [pc, #108]	; (8005ce4 <HAL_ADC_ConfigChannel+0x284>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d125      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x268>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <HAL_ADC_ConfigChannel+0x280>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d003      	beq.n	8005c8e <HAL_ADC_ConfigChannel+0x22e>
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b11      	cmp	r3, #17
 8005c8c:	d11c      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005c8e:	4b16      	ldr	r3, [pc, #88]	; (8005ce8 <HAL_ADC_ConfigChannel+0x288>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	4a15      	ldr	r2, [pc, #84]	; (8005ce8 <HAL_ADC_ConfigChannel+0x288>)
 8005c94:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005c98:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a10      	ldr	r2, [pc, #64]	; (8005ce0 <HAL_ADC_ConfigChannel+0x280>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d111      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005ca4:	4b11      	ldr	r3, [pc, #68]	; (8005cec <HAL_ADC_ConfigChannel+0x28c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a11      	ldr	r2, [pc, #68]	; (8005cf0 <HAL_ADC_ConfigChannel+0x290>)
 8005caa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cae:	0c9a      	lsrs	r2, r3, #18
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005cba:	e002      	b.n	8005cc2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1f9      	bne.n	8005cbc <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	10000012 	.word	0x10000012
 8005ce4:	40012000 	.word	0x40012000
 8005ce8:	40012300 	.word	0x40012300
 8005cec:	20000054 	.word	0x20000054
 8005cf0:	431bde83 	.word	0x431bde83

08005cf4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005cfc:	4b78      	ldr	r3, [pc, #480]	; (8005ee0 <ADC_Init+0x1ec>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	4a77      	ldr	r2, [pc, #476]	; (8005ee0 <ADC_Init+0x1ec>)
 8005d02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005d06:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005d08:	4b75      	ldr	r3, [pc, #468]	; (8005ee0 <ADC_Init+0x1ec>)
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	4973      	ldr	r1, [pc, #460]	; (8005ee0 <ADC_Init+0x1ec>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6859      	ldr	r1, [r3, #4]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	021a      	lsls	r2, r3, #8
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	685a      	ldr	r2, [r3, #4]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005d48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	6859      	ldr	r1, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	689a      	ldr	r2, [r3, #8]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6899      	ldr	r1, [r3, #8]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68da      	ldr	r2, [r3, #12]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d82:	4a58      	ldr	r2, [pc, #352]	; (8005ee4 <ADC_Init+0x1f0>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d022      	beq.n	8005dce <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d96:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6899      	ldr	r1, [r3, #8]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005db8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6899      	ldr	r1, [r3, #8]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	609a      	str	r2, [r3, #8]
 8005dcc:	e00f      	b.n	8005dee <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689a      	ldr	r2, [r3, #8]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ddc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005dec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0202 	bic.w	r2, r2, #2
 8005dfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6899      	ldr	r1, [r3, #8]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	005a      	lsls	r2, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d01b      	beq.n	8005e54 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685a      	ldr	r2, [r3, #4]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e2a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005e3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6859      	ldr	r1, [r3, #4]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e46:	3b01      	subs	r3, #1
 8005e48:	035a      	lsls	r2, r3, #13
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	605a      	str	r2, [r3, #4]
 8005e52:	e007      	b.n	8005e64 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685a      	ldr	r2, [r3, #4]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e62:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005e72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	051a      	lsls	r2, r3, #20
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005e98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6899      	ldr	r1, [r3, #8]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ea6:	025a      	lsls	r2, r3, #9
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ebe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6899      	ldr	r1, [r3, #8]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	029a      	lsls	r2, r3, #10
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	609a      	str	r2, [r3, #8]
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr
 8005ee0:	40012300 	.word	0x40012300
 8005ee4:	0f000001 	.word	0x0f000001

08005ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f003 0307 	and.w	r3, r3, #7
 8005ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	; (8005f28 <__NVIC_SetPriorityGrouping+0x40>)
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005f04:	4013      	ands	r3, r2
 8005f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005f10:	4b06      	ldr	r3, [pc, #24]	; (8005f2c <__NVIC_SetPriorityGrouping+0x44>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f16:	4a04      	ldr	r2, [pc, #16]	; (8005f28 <__NVIC_SetPriorityGrouping+0x40>)
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	60d3      	str	r3, [r2, #12]
}
 8005f1c:	bf00      	nop
 8005f1e:	3714      	adds	r7, #20
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	e000ed00 	.word	0xe000ed00
 8005f2c:	05fa0000 	.word	0x05fa0000

08005f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f34:	4b04      	ldr	r3, [pc, #16]	; (8005f48 <__NVIC_GetPriorityGrouping+0x18>)
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	0a1b      	lsrs	r3, r3, #8
 8005f3a:	f003 0307 	and.w	r3, r3, #7
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr
 8005f48:	e000ed00 	.word	0xe000ed00

08005f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	4603      	mov	r3, r0
 8005f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	db0b      	blt.n	8005f76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f5e:	79fb      	ldrb	r3, [r7, #7]
 8005f60:	f003 021f 	and.w	r2, r3, #31
 8005f64:	4907      	ldr	r1, [pc, #28]	; (8005f84 <__NVIC_EnableIRQ+0x38>)
 8005f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f6a:	095b      	lsrs	r3, r3, #5
 8005f6c:	2001      	movs	r0, #1
 8005f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8005f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	e000e100 	.word	0xe000e100

08005f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b083      	sub	sp, #12
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	4603      	mov	r3, r0
 8005f90:	6039      	str	r1, [r7, #0]
 8005f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	db0a      	blt.n	8005fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	490c      	ldr	r1, [pc, #48]	; (8005fd4 <__NVIC_SetPriority+0x4c>)
 8005fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fa6:	0112      	lsls	r2, r2, #4
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	440b      	add	r3, r1
 8005fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005fb0:	e00a      	b.n	8005fc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	b2da      	uxtb	r2, r3
 8005fb6:	4908      	ldr	r1, [pc, #32]	; (8005fd8 <__NVIC_SetPriority+0x50>)
 8005fb8:	79fb      	ldrb	r3, [r7, #7]
 8005fba:	f003 030f 	and.w	r3, r3, #15
 8005fbe:	3b04      	subs	r3, #4
 8005fc0:	0112      	lsls	r2, r2, #4
 8005fc2:	b2d2      	uxtb	r2, r2
 8005fc4:	440b      	add	r3, r1
 8005fc6:	761a      	strb	r2, [r3, #24]
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr
 8005fd4:	e000e100 	.word	0xe000e100
 8005fd8:	e000ed00 	.word	0xe000ed00

08005fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b089      	sub	sp, #36	; 0x24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f003 0307 	and.w	r3, r3, #7
 8005fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	f1c3 0307 	rsb	r3, r3, #7
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	bf28      	it	cs
 8005ffa:	2304      	movcs	r3, #4
 8005ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	3304      	adds	r3, #4
 8006002:	2b06      	cmp	r3, #6
 8006004:	d902      	bls.n	800600c <NVIC_EncodePriority+0x30>
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	3b03      	subs	r3, #3
 800600a:	e000      	b.n	800600e <NVIC_EncodePriority+0x32>
 800600c:	2300      	movs	r3, #0
 800600e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006010:	f04f 32ff 	mov.w	r2, #4294967295
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	fa02 f303 	lsl.w	r3, r2, r3
 800601a:	43da      	mvns	r2, r3
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	401a      	ands	r2, r3
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006024:	f04f 31ff 	mov.w	r1, #4294967295
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	fa01 f303 	lsl.w	r3, r1, r3
 800602e:	43d9      	mvns	r1, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006034:	4313      	orrs	r3, r2
         );
}
 8006036:	4618      	mov	r0, r3
 8006038:	3724      	adds	r7, #36	; 0x24
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b082      	sub	sp, #8
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7ff ff4c 	bl	8005ee8 <__NVIC_SetPriorityGrouping>
}
 8006050:	bf00      	nop
 8006052:	3708      	adds	r7, #8
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
 8006064:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006066:	2300      	movs	r3, #0
 8006068:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800606a:	f7ff ff61 	bl	8005f30 <__NVIC_GetPriorityGrouping>
 800606e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	68b9      	ldr	r1, [r7, #8]
 8006074:	6978      	ldr	r0, [r7, #20]
 8006076:	f7ff ffb1 	bl	8005fdc <NVIC_EncodePriority>
 800607a:	4602      	mov	r2, r0
 800607c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006080:	4611      	mov	r1, r2
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff ff80 	bl	8005f88 <__NVIC_SetPriority>
}
 8006088:	bf00      	nop
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	4603      	mov	r3, r0
 8006098:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800609a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800609e:	4618      	mov	r0, r3
 80060a0:	f7ff ff54 	bl	8005f4c <__NVIC_EnableIRQ>
}
 80060a4:	bf00      	nop
 80060a6:	3708      	adds	r7, #8
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e014      	b.n	80060e8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	791b      	ldrb	r3, [r3, #4]
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d105      	bne.n	80060d4 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f7fe fd44 	bl	8004b5c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2202      	movs	r2, #2
 80060d8:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3708      	adds	r7, #8
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006102:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006106:	d118      	bne.n	800613a <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2204      	movs	r2, #4
 800610c:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f043 0201 	orr.w	r2, r3, #1
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006122:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006132:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f825 	bl	8006184 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006140:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006148:	d118      	bne.n	800617c <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2204      	movs	r2, #4
 800614e:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	f043 0202 	orr.w	r2, r3, #2
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006164:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006174:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f85b 	bl	8006232 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 800617c:	bf00      	nop
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80061a4:	2300      	movs	r3, #0
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	2300      	movs	r3, #0
 80061aa:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	795b      	ldrb	r3, [r3, #5]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d101      	bne.n	80061b8 <HAL_DAC_ConfigChannel+0x20>
 80061b4:	2302      	movs	r3, #2
 80061b6:	e036      	b.n	8006226 <HAL_DAC_ConfigChannel+0x8e>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2201      	movs	r2, #1
 80061bc:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2202      	movs	r2, #2
 80061c2:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80061cc:	f640 72fe 	movw	r2, #4094	; 0xffe
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	fa02 f303 	lsl.w	r3, r2, r3
 80061d6:	43db      	mvns	r3, r3
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	4013      	ands	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6819      	ldr	r1, [r3, #0]
 8006206:	22c0      	movs	r2, #192	; 0xc0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	fa02 f303 	lsl.w	r3, r2, r3
 800620e:	43da      	mvns	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	400a      	ands	r2, r1
 8006216:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2201      	movs	r2, #1
 800621c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800623a:	bf00      	nop
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006250:	2300      	movs	r3, #0
 8006252:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006254:	f7ff fa3e 	bl	80056d4 <HAL_GetTick>
 8006258:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d101      	bne.n	8006264 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e099      	b.n	8006398 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0201 	bic.w	r2, r2, #1
 8006282:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006284:	e00f      	b.n	80062a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006286:	f7ff fa25 	bl	80056d4 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	2b05      	cmp	r3, #5
 8006292:	d908      	bls.n	80062a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2220      	movs	r2, #32
 8006298:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2203      	movs	r2, #3
 800629e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	e078      	b.n	8006398 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1e8      	bne.n	8006286 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	4b38      	ldr	r3, [pc, #224]	; (80063a0 <HAL_DMA_Init+0x158>)
 80062c0:	4013      	ands	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fc:	2b04      	cmp	r3, #4
 80062fe:	d107      	bne.n	8006310 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006308:	4313      	orrs	r3, r2
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f023 0307 	bic.w	r3, r3, #7
 8006326:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	4313      	orrs	r3, r2
 8006330:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	2b04      	cmp	r3, #4
 8006338:	d117      	bne.n	800636a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	4313      	orrs	r3, r2
 8006342:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00e      	beq.n	800636a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 f8df 	bl	8006510 <DMA_CheckFifoParam>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d008      	beq.n	800636a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2240      	movs	r2, #64	; 0x40
 800635c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006366:	2301      	movs	r3, #1
 8006368:	e016      	b.n	8006398 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 f896 	bl	80064a4 <DMA_CalcBaseAndBitshift>
 8006378:	4603      	mov	r3, r0
 800637a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006380:	223f      	movs	r2, #63	; 0x3f
 8006382:	409a      	lsls	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	f010803f 	.word	0xf010803f

080063a4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e050      	b.n	8006458 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d101      	bne.n	80063c6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80063c2:	2302      	movs	r3, #2
 80063c4:	e048      	b.n	8006458 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 0201 	bic.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2200      	movs	r2, #0
 80063dc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2200      	movs	r2, #0
 80063e4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2200      	movs	r2, #0
 80063ec:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2200      	movs	r2, #0
 80063f4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2200      	movs	r2, #0
 80063fc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2221      	movs	r2, #33	; 0x21
 8006404:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f84c 	bl	80064a4 <DMA_CalcBaseAndBitshift>
 800640c:	4603      	mov	r3, r0
 800640e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006414:	223f      	movs	r2, #63	; 0x3f
 8006416:	409a      	lsls	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b02      	cmp	r3, #2
 8006472:	d004      	beq.n	800647e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2280      	movs	r2, #128	; 0x80
 8006478:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e00c      	b.n	8006498 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2205      	movs	r2, #5
 8006482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 0201 	bic.w	r2, r2, #1
 8006494:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	3b10      	subs	r3, #16
 80064b4:	4a13      	ldr	r2, [pc, #76]	; (8006504 <DMA_CalcBaseAndBitshift+0x60>)
 80064b6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ba:	091b      	lsrs	r3, r3, #4
 80064bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80064be:	4a12      	ldr	r2, [pc, #72]	; (8006508 <DMA_CalcBaseAndBitshift+0x64>)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	461a      	mov	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2b03      	cmp	r3, #3
 80064d0:	d908      	bls.n	80064e4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	461a      	mov	r2, r3
 80064d8:	4b0c      	ldr	r3, [pc, #48]	; (800650c <DMA_CalcBaseAndBitshift+0x68>)
 80064da:	4013      	ands	r3, r2
 80064dc:	1d1a      	adds	r2, r3, #4
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	659a      	str	r2, [r3, #88]	; 0x58
 80064e2:	e006      	b.n	80064f2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	461a      	mov	r2, r3
 80064ea:	4b08      	ldr	r3, [pc, #32]	; (800650c <DMA_CalcBaseAndBitshift+0x68>)
 80064ec:	4013      	ands	r3, r2
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	aaaaaaab 	.word	0xaaaaaaab
 8006508:	08011478 	.word	0x08011478
 800650c:	fffffc00 	.word	0xfffffc00

08006510 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006510:	b480      	push	{r7}
 8006512:	b085      	sub	sp, #20
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d11f      	bne.n	800656a <DMA_CheckFifoParam+0x5a>
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	2b03      	cmp	r3, #3
 800652e:	d856      	bhi.n	80065de <DMA_CheckFifoParam+0xce>
 8006530:	a201      	add	r2, pc, #4	; (adr r2, 8006538 <DMA_CheckFifoParam+0x28>)
 8006532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006536:	bf00      	nop
 8006538:	08006549 	.word	0x08006549
 800653c:	0800655b 	.word	0x0800655b
 8006540:	08006549 	.word	0x08006549
 8006544:	080065df 	.word	0x080065df
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800654c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d046      	beq.n	80065e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006558:	e043      	b.n	80065e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800655e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006562:	d140      	bne.n	80065e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006568:	e03d      	b.n	80065e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006572:	d121      	bne.n	80065b8 <DMA_CheckFifoParam+0xa8>
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	2b03      	cmp	r3, #3
 8006578:	d837      	bhi.n	80065ea <DMA_CheckFifoParam+0xda>
 800657a:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <DMA_CheckFifoParam+0x70>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	08006591 	.word	0x08006591
 8006584:	08006597 	.word	0x08006597
 8006588:	08006591 	.word	0x08006591
 800658c:	080065a9 	.word	0x080065a9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	73fb      	strb	r3, [r7, #15]
      break;
 8006594:	e030      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d025      	beq.n	80065ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065a6:	e022      	b.n	80065ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065b0:	d11f      	bne.n	80065f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80065b6:	e01c      	b.n	80065f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	d903      	bls.n	80065c6 <DMA_CheckFifoParam+0xb6>
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	2b03      	cmp	r3, #3
 80065c2:	d003      	beq.n	80065cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80065c4:	e018      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	73fb      	strb	r3, [r7, #15]
      break;
 80065ca:	e015      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00e      	beq.n	80065f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	73fb      	strb	r3, [r7, #15]
      break;
 80065dc:	e00b      	b.n	80065f6 <DMA_CheckFifoParam+0xe6>
      break;
 80065de:	bf00      	nop
 80065e0:	e00a      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      break;
 80065e2:	bf00      	nop
 80065e4:	e008      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      break;
 80065e6:	bf00      	nop
 80065e8:	e006      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      break;
 80065ea:	bf00      	nop
 80065ec:	e004      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      break;
 80065ee:	bf00      	nop
 80065f0:	e002      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80065f2:	bf00      	nop
 80065f4:	e000      	b.n	80065f8 <DMA_CheckFifoParam+0xe8>
      break;
 80065f6:	bf00      	nop
    }
  } 
  
  return status; 
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop

08006608 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e039      	b.n	800668e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7fe fadc 	bl	8004bec <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685a      	ldr	r2, [r3, #4]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006658:	f023 0107 	bic.w	r1, r3, #7
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800666e:	4b0a      	ldr	r3, [pc, #40]	; (8006698 <HAL_DMA2D_Init+0x90>)
 8006670:	4013      	ands	r3, r2
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	68d1      	ldr	r1, [r2, #12]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6812      	ldr	r2, [r2, #0]
 800667a:	430b      	orrs	r3, r1
 800667c:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800668c:	2300      	movs	r3, #0
}
 800668e:	4618      	mov	r0, r3
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	ffffc000 	.word	0xffffc000

0800669c <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af02      	add	r7, sp, #8
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]
 80066a8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d101      	bne.n	80066b8 <HAL_DMA2D_Start+0x1c>
 80066b4:	2302      	movs	r3, #2
 80066b6:	e018      	b.n	80066ea <HAL_DMA2D_Start+0x4e>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	68b9      	ldr	r1, [r7, #8]
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f000 f988 	bl	80069e8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f042 0201 	orr.w	r2, r2, #1
 80066e6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b086      	sub	sp, #24
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80066fc:	2300      	movs	r3, #0
 80066fe:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d056      	beq.n	80067bc <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 800670e:	f7fe ffe1 	bl	80056d4 <HAL_GetTick>
 8006712:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006714:	e04b      	b.n	80067ae <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8006724:	2b00      	cmp	r3, #0
 8006726:	d023      	beq.n	8006770 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f003 0320 	and.w	r3, r3, #32
 800672e:	2b00      	cmp	r3, #0
 8006730:	d005      	beq.n	800673e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006736:	f043 0202 	orr.w	r2, r3, #2
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f003 0301 	and.w	r3, r3, #1
 8006744:	2b00      	cmp	r3, #0
 8006746:	d005      	beq.n	8006754 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674c:	f043 0201 	orr.w	r2, r3, #1
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2221      	movs	r2, #33	; 0x21
 800675a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2204      	movs	r2, #4
 8006760:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e0a5      	b.n	80068bc <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006776:	d01a      	beq.n	80067ae <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8006778:	f7fe ffac 	bl	80056d4 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	429a      	cmp	r2, r3
 8006786:	d302      	bcc.n	800678e <HAL_DMA2D_PollForTransfer+0x9c>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10f      	bne.n	80067ae <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006792:	f043 0220 	orr.w	r2, r3, #32
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2203      	movs	r2, #3
 800679e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e086      	b.n	80068bc <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f003 0302 	and.w	r3, r3, #2
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d0ac      	beq.n	8006716 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	69db      	ldr	r3, [r3, #28]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ce:	f003 0320 	and.w	r3, r3, #32
 80067d2:	693a      	ldr	r2, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d061      	beq.n	80068a2 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80067de:	f7fe ff79 	bl	80056d4 <HAL_GetTick>
 80067e2:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80067e4:	e056      	b.n	8006894 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d02e      	beq.n	8006856 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f003 0308 	and.w	r3, r3, #8
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d005      	beq.n	800680e <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006806:	f043 0204 	orr.w	r2, r3, #4
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f003 0320 	and.w	r3, r3, #32
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800681c:	f043 0202 	orr.w	r2, r3, #2
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	d005      	beq.n	800683a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006832:	f043 0201 	orr.w	r2, r3, #1
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2229      	movs	r2, #41	; 0x29
 8006840:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2204      	movs	r2, #4
 8006846:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e032      	b.n	80068bc <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685c:	d01a      	beq.n	8006894 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800685e:	f7fe ff39 	bl	80056d4 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	429a      	cmp	r2, r3
 800686c:	d302      	bcc.n	8006874 <HAL_DMA2D_PollForTransfer+0x182>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10f      	bne.n	8006894 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006878:	f043 0220 	orr.w	r2, r3, #32
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2203      	movs	r2, #3
 8006884:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	e013      	b.n	80068bc <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f003 0310 	and.w	r3, r3, #16
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0a1      	beq.n	80067e6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2212      	movs	r2, #18
 80068a8:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d101      	bne.n	80068e4 <HAL_DMA2D_ConfigLayer+0x20>
 80068e0:	2302      	movs	r3, #2
 80068e2:	e079      	b.n	80069d8 <HAL_DMA2D_ConfigLayer+0x114>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2202      	movs	r2, #2
 80068f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	011b      	lsls	r3, r3, #4
 80068f8:	3318      	adds	r3, #24
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	4413      	add	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	685a      	ldr	r2, [r3, #4]
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	041b      	lsls	r3, r3, #16
 800690a:	4313      	orrs	r3, r2
 800690c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800690e:	4b35      	ldr	r3, [pc, #212]	; (80069e4 <HAL_DMA2D_ConfigLayer+0x120>)
 8006910:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b0a      	cmp	r3, #10
 8006918:	d003      	beq.n	8006922 <HAL_DMA2D_ConfigLayer+0x5e>
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	2b09      	cmp	r3, #9
 8006920:	d107      	bne.n	8006932 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	4313      	orrs	r3, r2
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	e005      	b.n	800693e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	061b      	lsls	r3, r3, #24
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	4313      	orrs	r3, r2
 800693c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d120      	bne.n	8006986 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	43db      	mvns	r3, r3
 800694e:	ea02 0103 	and.w	r1, r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	430a      	orrs	r2, r1
 800695a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	6812      	ldr	r2, [r2, #0]
 8006964:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	2b0a      	cmp	r3, #10
 800696c:	d003      	beq.n	8006976 <HAL_DMA2D_ConfigLayer+0xb2>
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	2b09      	cmp	r3, #9
 8006974:	d127      	bne.n	80069c6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006982:	629a      	str	r2, [r3, #40]	; 0x28
 8006984:	e01f      	b.n	80069c6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	69da      	ldr	r2, [r3, #28]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	43db      	mvns	r3, r3
 8006990:	ea02 0103 	and.w	r1, r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	430a      	orrs	r2, r1
 800699c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	6812      	ldr	r2, [r2, #0]
 80069a6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	2b0a      	cmp	r3, #10
 80069ae:	d003      	beq.n	80069b8 <HAL_DMA2D_ConfigLayer+0xf4>
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	2b09      	cmp	r3, #9
 80069b6:	d106      	bne.n	80069c6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	68da      	ldr	r2, [r3, #12]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80069c4:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	371c      	adds	r7, #28
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	ff03000f 	.word	0xff03000f

080069e8 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b08b      	sub	sp, #44	; 0x2c
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
 80069f4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069fc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	041a      	lsls	r2, r3, #16
 8006a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a06:	431a      	orrs	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006a20:	d174      	bne.n	8006b0c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006a28:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a30:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006a38:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d108      	bne.n	8006a5a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8006a48:	69ba      	ldr	r2, [r7, #24]
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	6a3b      	ldr	r3, [r7, #32]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	627b      	str	r3, [r7, #36]	; 0x24
 8006a58:	e053      	b.n	8006b02 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d106      	bne.n	8006a70 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8006a62:	69ba      	ldr	r2, [r7, #24]
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a6e:	e048      	b.n	8006b02 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d111      	bne.n	8006a9c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	0cdb      	lsrs	r3, r3, #19
 8006a7c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	0a9b      	lsrs	r3, r3, #10
 8006a82:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	08db      	lsrs	r3, r3, #3
 8006a88:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	02db      	lsls	r3, r3, #11
 8006a92:	4313      	orrs	r3, r2
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	627b      	str	r3, [r7, #36]	; 0x24
 8006a9a:	e032      	b.n	8006b02 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b03      	cmp	r3, #3
 8006aa2:	d117      	bne.n	8006ad4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	0fdb      	lsrs	r3, r3, #31
 8006aa8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	0cdb      	lsrs	r3, r3, #19
 8006aae:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	0adb      	lsrs	r3, r3, #11
 8006ab4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	08db      	lsrs	r3, r3, #3
 8006aba:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	015a      	lsls	r2, r3, #5
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	029b      	lsls	r3, r3, #10
 8006ac4:	431a      	orrs	r2, r3
 8006ac6:	6a3b      	ldr	r3, [r7, #32]
 8006ac8:	03db      	lsls	r3, r3, #15
 8006aca:	4313      	orrs	r3, r2
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ad2:	e016      	b.n	8006b02 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006ad4:	6a3b      	ldr	r3, [r7, #32]
 8006ad6:	0f1b      	lsrs	r3, r3, #28
 8006ad8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	0d1b      	lsrs	r3, r3, #20
 8006ade:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	0b1b      	lsrs	r3, r3, #12
 8006ae4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	091b      	lsrs	r3, r3, #4
 8006aea:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	011a      	lsls	r2, r3, #4
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	431a      	orrs	r2, r3
 8006af6:	6a3b      	ldr	r3, [r7, #32]
 8006af8:	031b      	lsls	r3, r3, #12
 8006afa:	4313      	orrs	r3, r2
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b08:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8006b0a:	e003      	b.n	8006b14 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	60da      	str	r2, [r3, #12]
}
 8006b14:	bf00      	nop
 8006b16:	372c      	adds	r7, #44	; 0x2c
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b089      	sub	sp, #36	; 0x24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006b32:	2300      	movs	r3, #0
 8006b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006b36:	2300      	movs	r3, #0
 8006b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	61fb      	str	r3, [r7, #28]
 8006b3e:	e175      	b.n	8006e2c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006b40:	2201      	movs	r2, #1
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	fa02 f303 	lsl.w	r3, r2, r3
 8006b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	697a      	ldr	r2, [r7, #20]
 8006b50:	4013      	ands	r3, r2
 8006b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	f040 8164 	bne.w	8006e26 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d00b      	beq.n	8006b7e <HAL_GPIO_Init+0x5e>
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d007      	beq.n	8006b7e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006b72:	2b11      	cmp	r3, #17
 8006b74:	d003      	beq.n	8006b7e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2b12      	cmp	r3, #18
 8006b7c:	d130      	bne.n	8006be0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	005b      	lsls	r3, r3, #1
 8006b88:	2203      	movs	r2, #3
 8006b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b8e:	43db      	mvns	r3, r3
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	4013      	ands	r3, r2
 8006b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	68da      	ldr	r2, [r3, #12]
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	005b      	lsls	r3, r3, #1
 8006b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba2:	69ba      	ldr	r2, [r7, #24]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	69ba      	ldr	r2, [r7, #24]
 8006bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	69ba      	ldr	r2, [r7, #24]
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	091b      	lsrs	r3, r3, #4
 8006bca:	f003 0201 	and.w	r2, r3, #1
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd4:	69ba      	ldr	r2, [r7, #24]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	2203      	movs	r2, #3
 8006bec:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf0:	43db      	mvns	r3, r3
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	005b      	lsls	r3, r3, #1
 8006c00:	fa02 f303 	lsl.w	r3, r2, r3
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	69ba      	ldr	r2, [r7, #24]
 8006c0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d003      	beq.n	8006c20 <HAL_GPIO_Init+0x100>
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	2b12      	cmp	r3, #18
 8006c1e:	d123      	bne.n	8006c68 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	08da      	lsrs	r2, r3, #3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	3208      	adds	r2, #8
 8006c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	f003 0307 	and.w	r3, r3, #7
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	220f      	movs	r2, #15
 8006c38:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3c:	43db      	mvns	r3, r3
 8006c3e:	69ba      	ldr	r2, [r7, #24]
 8006c40:	4013      	ands	r3, r2
 8006c42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	691a      	ldr	r2, [r3, #16]
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	fa02 f303 	lsl.w	r3, r2, r3
 8006c54:	69ba      	ldr	r2, [r7, #24]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	08da      	lsrs	r2, r3, #3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	3208      	adds	r2, #8
 8006c62:	69b9      	ldr	r1, [r7, #24]
 8006c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	005b      	lsls	r3, r3, #1
 8006c72:	2203      	movs	r2, #3
 8006c74:	fa02 f303 	lsl.w	r3, r2, r3
 8006c78:	43db      	mvns	r3, r3
 8006c7a:	69ba      	ldr	r2, [r7, #24]
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	f003 0203 	and.w	r2, r3, #3
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	005b      	lsls	r3, r3, #1
 8006c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c90:	69ba      	ldr	r2, [r7, #24]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	69ba      	ldr	r2, [r7, #24]
 8006c9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 80be 	beq.w	8006e26 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006caa:	4b66      	ldr	r3, [pc, #408]	; (8006e44 <HAL_GPIO_Init+0x324>)
 8006cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cae:	4a65      	ldr	r2, [pc, #404]	; (8006e44 <HAL_GPIO_Init+0x324>)
 8006cb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8006cb6:	4b63      	ldr	r3, [pc, #396]	; (8006e44 <HAL_GPIO_Init+0x324>)
 8006cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006cbe:	60fb      	str	r3, [r7, #12]
 8006cc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006cc2:	4a61      	ldr	r2, [pc, #388]	; (8006e48 <HAL_GPIO_Init+0x328>)
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	089b      	lsrs	r3, r3, #2
 8006cc8:	3302      	adds	r3, #2
 8006cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	f003 0303 	and.w	r3, r3, #3
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	220f      	movs	r2, #15
 8006cda:	fa02 f303 	lsl.w	r3, r2, r3
 8006cde:	43db      	mvns	r3, r3
 8006ce0:	69ba      	ldr	r2, [r7, #24]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a58      	ldr	r2, [pc, #352]	; (8006e4c <HAL_GPIO_Init+0x32c>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d037      	beq.n	8006d5e <HAL_GPIO_Init+0x23e>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a57      	ldr	r2, [pc, #348]	; (8006e50 <HAL_GPIO_Init+0x330>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d031      	beq.n	8006d5a <HAL_GPIO_Init+0x23a>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a56      	ldr	r2, [pc, #344]	; (8006e54 <HAL_GPIO_Init+0x334>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d02b      	beq.n	8006d56 <HAL_GPIO_Init+0x236>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a55      	ldr	r2, [pc, #340]	; (8006e58 <HAL_GPIO_Init+0x338>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d025      	beq.n	8006d52 <HAL_GPIO_Init+0x232>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a54      	ldr	r2, [pc, #336]	; (8006e5c <HAL_GPIO_Init+0x33c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d01f      	beq.n	8006d4e <HAL_GPIO_Init+0x22e>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a53      	ldr	r2, [pc, #332]	; (8006e60 <HAL_GPIO_Init+0x340>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d019      	beq.n	8006d4a <HAL_GPIO_Init+0x22a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a52      	ldr	r2, [pc, #328]	; (8006e64 <HAL_GPIO_Init+0x344>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d013      	beq.n	8006d46 <HAL_GPIO_Init+0x226>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a51      	ldr	r2, [pc, #324]	; (8006e68 <HAL_GPIO_Init+0x348>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d00d      	beq.n	8006d42 <HAL_GPIO_Init+0x222>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a50      	ldr	r2, [pc, #320]	; (8006e6c <HAL_GPIO_Init+0x34c>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d007      	beq.n	8006d3e <HAL_GPIO_Init+0x21e>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a4f      	ldr	r2, [pc, #316]	; (8006e70 <HAL_GPIO_Init+0x350>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d101      	bne.n	8006d3a <HAL_GPIO_Init+0x21a>
 8006d36:	2309      	movs	r3, #9
 8006d38:	e012      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d3a:	230a      	movs	r3, #10
 8006d3c:	e010      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d3e:	2308      	movs	r3, #8
 8006d40:	e00e      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d42:	2307      	movs	r3, #7
 8006d44:	e00c      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d46:	2306      	movs	r3, #6
 8006d48:	e00a      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d4a:	2305      	movs	r3, #5
 8006d4c:	e008      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d4e:	2304      	movs	r3, #4
 8006d50:	e006      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d52:	2303      	movs	r3, #3
 8006d54:	e004      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d56:	2302      	movs	r3, #2
 8006d58:	e002      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e000      	b.n	8006d60 <HAL_GPIO_Init+0x240>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	69fa      	ldr	r2, [r7, #28]
 8006d62:	f002 0203 	and.w	r2, r2, #3
 8006d66:	0092      	lsls	r2, r2, #2
 8006d68:	4093      	lsls	r3, r2
 8006d6a:	69ba      	ldr	r2, [r7, #24]
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006d70:	4935      	ldr	r1, [pc, #212]	; (8006e48 <HAL_GPIO_Init+0x328>)
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	089b      	lsrs	r3, r3, #2
 8006d76:	3302      	adds	r3, #2
 8006d78:	69ba      	ldr	r2, [r7, #24]
 8006d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006d7e:	4b3d      	ldr	r3, [pc, #244]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	43db      	mvns	r3, r3
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d003      	beq.n	8006da2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006da2:	4a34      	ldr	r2, [pc, #208]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006da8:	4b32      	ldr	r3, [pc, #200]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	43db      	mvns	r3, r3
 8006db2:	69ba      	ldr	r2, [r7, #24]
 8006db4:	4013      	ands	r3, r2
 8006db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d003      	beq.n	8006dcc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006dcc:	4a29      	ldr	r2, [pc, #164]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006dd2:	4b28      	ldr	r3, [pc, #160]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	43db      	mvns	r3, r3
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	4013      	ands	r3, r2
 8006de0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006dee:	69ba      	ldr	r2, [r7, #24]
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006df6:	4a1f      	ldr	r2, [pc, #124]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006dfc:	4b1d      	ldr	r3, [pc, #116]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	43db      	mvns	r3, r3
 8006e06:	69ba      	ldr	r2, [r7, #24]
 8006e08:	4013      	ands	r3, r2
 8006e0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d003      	beq.n	8006e20 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006e18:	69ba      	ldr	r2, [r7, #24]
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006e20:	4a14      	ldr	r2, [pc, #80]	; (8006e74 <HAL_GPIO_Init+0x354>)
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	3301      	adds	r3, #1
 8006e2a:	61fb      	str	r3, [r7, #28]
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	2b0f      	cmp	r3, #15
 8006e30:	f67f ae86 	bls.w	8006b40 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	3724      	adds	r7, #36	; 0x24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	40023800 	.word	0x40023800
 8006e48:	40013800 	.word	0x40013800
 8006e4c:	40020000 	.word	0x40020000
 8006e50:	40020400 	.word	0x40020400
 8006e54:	40020800 	.word	0x40020800
 8006e58:	40020c00 	.word	0x40020c00
 8006e5c:	40021000 	.word	0x40021000
 8006e60:	40021400 	.word	0x40021400
 8006e64:	40021800 	.word	0x40021800
 8006e68:	40021c00 	.word	0x40021c00
 8006e6c:	40022000 	.word	0x40022000
 8006e70:	40022400 	.word	0x40022400
 8006e74:	40013c00 	.word	0x40013c00

08006e78 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b087      	sub	sp, #28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8006e82:	2300      	movs	r3, #0
 8006e84:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8006e86:	2300      	movs	r3, #0
 8006e88:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006e8e:	2300      	movs	r3, #0
 8006e90:	617b      	str	r3, [r7, #20]
 8006e92:	e0d9      	b.n	8007048 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006e94:	2201      	movs	r2, #1
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006e9e:	683a      	ldr	r2, [r7, #0]
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	f040 80c9 	bne.w	8007042 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006eb0:	4a6b      	ldr	r2, [pc, #428]	; (8007060 <HAL_GPIO_DeInit+0x1e8>)
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	089b      	lsrs	r3, r3, #2
 8006eb6:	3302      	adds	r3, #2
 8006eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ebc:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f003 0303 	and.w	r3, r3, #3
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	220f      	movs	r2, #15
 8006ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	4013      	ands	r3, r2
 8006ed0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a63      	ldr	r2, [pc, #396]	; (8007064 <HAL_GPIO_DeInit+0x1ec>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d037      	beq.n	8006f4a <HAL_GPIO_DeInit+0xd2>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a62      	ldr	r2, [pc, #392]	; (8007068 <HAL_GPIO_DeInit+0x1f0>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d031      	beq.n	8006f46 <HAL_GPIO_DeInit+0xce>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a61      	ldr	r2, [pc, #388]	; (800706c <HAL_GPIO_DeInit+0x1f4>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d02b      	beq.n	8006f42 <HAL_GPIO_DeInit+0xca>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	4a60      	ldr	r2, [pc, #384]	; (8007070 <HAL_GPIO_DeInit+0x1f8>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d025      	beq.n	8006f3e <HAL_GPIO_DeInit+0xc6>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a5f      	ldr	r2, [pc, #380]	; (8007074 <HAL_GPIO_DeInit+0x1fc>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d01f      	beq.n	8006f3a <HAL_GPIO_DeInit+0xc2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a5e      	ldr	r2, [pc, #376]	; (8007078 <HAL_GPIO_DeInit+0x200>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d019      	beq.n	8006f36 <HAL_GPIO_DeInit+0xbe>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a5d      	ldr	r2, [pc, #372]	; (800707c <HAL_GPIO_DeInit+0x204>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d013      	beq.n	8006f32 <HAL_GPIO_DeInit+0xba>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a5c      	ldr	r2, [pc, #368]	; (8007080 <HAL_GPIO_DeInit+0x208>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d00d      	beq.n	8006f2e <HAL_GPIO_DeInit+0xb6>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a5b      	ldr	r2, [pc, #364]	; (8007084 <HAL_GPIO_DeInit+0x20c>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d007      	beq.n	8006f2a <HAL_GPIO_DeInit+0xb2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a5a      	ldr	r2, [pc, #360]	; (8007088 <HAL_GPIO_DeInit+0x210>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d101      	bne.n	8006f26 <HAL_GPIO_DeInit+0xae>
 8006f22:	2309      	movs	r3, #9
 8006f24:	e012      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f26:	230a      	movs	r3, #10
 8006f28:	e010      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f2a:	2308      	movs	r3, #8
 8006f2c:	e00e      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f2e:	2307      	movs	r3, #7
 8006f30:	e00c      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f32:	2306      	movs	r3, #6
 8006f34:	e00a      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f36:	2305      	movs	r3, #5
 8006f38:	e008      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f3a:	2304      	movs	r3, #4
 8006f3c:	e006      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f3e:	2303      	movs	r3, #3
 8006f40:	e004      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f42:	2302      	movs	r3, #2
 8006f44:	e002      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f46:	2301      	movs	r3, #1
 8006f48:	e000      	b.n	8006f4c <HAL_GPIO_DeInit+0xd4>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	f002 0203 	and.w	r2, r2, #3
 8006f52:	0092      	lsls	r2, r2, #2
 8006f54:	4093      	lsls	r3, r2
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d132      	bne.n	8006fc2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006f5c:	4b4b      	ldr	r3, [pc, #300]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	43db      	mvns	r3, r3
 8006f64:	4949      	ldr	r1, [pc, #292]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f66:	4013      	ands	r3, r2
 8006f68:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006f6a:	4b48      	ldr	r3, [pc, #288]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f6c:	685a      	ldr	r2, [r3, #4]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	43db      	mvns	r3, r3
 8006f72:	4946      	ldr	r1, [pc, #280]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f74:	4013      	ands	r3, r2
 8006f76:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006f78:	4b44      	ldr	r3, [pc, #272]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f7a:	689a      	ldr	r2, [r3, #8]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	43db      	mvns	r3, r3
 8006f80:	4942      	ldr	r1, [pc, #264]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f82:	4013      	ands	r3, r2
 8006f84:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006f86:	4b41      	ldr	r3, [pc, #260]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f88:	68da      	ldr	r2, [r3, #12]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	43db      	mvns	r3, r3
 8006f8e:	493f      	ldr	r1, [pc, #252]	; (800708c <HAL_GPIO_DeInit+0x214>)
 8006f90:	4013      	ands	r3, r2
 8006f92:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	220f      	movs	r2, #15
 8006f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006fa4:	4a2e      	ldr	r2, [pc, #184]	; (8007060 <HAL_GPIO_DeInit+0x1e8>)
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	089b      	lsrs	r3, r3, #2
 8006faa:	3302      	adds	r3, #2
 8006fac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	43da      	mvns	r2, r3
 8006fb4:	482a      	ldr	r0, [pc, #168]	; (8007060 <HAL_GPIO_DeInit+0x1e8>)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	089b      	lsrs	r3, r3, #2
 8006fba:	400a      	ands	r2, r1
 8006fbc:	3302      	adds	r3, #2
 8006fbe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	2103      	movs	r1, #3
 8006fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd0:	43db      	mvns	r3, r3
 8006fd2:	401a      	ands	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	08da      	lsrs	r2, r3, #3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	3208      	adds	r2, #8
 8006fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f003 0307 	and.w	r3, r3, #7
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	220f      	movs	r2, #15
 8006fee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff2:	43db      	mvns	r3, r3
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	08d2      	lsrs	r2, r2, #3
 8006ff8:	4019      	ands	r1, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	3208      	adds	r2, #8
 8006ffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68da      	ldr	r2, [r3, #12]
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	005b      	lsls	r3, r3, #1
 800700a:	2103      	movs	r1, #3
 800700c:	fa01 f303 	lsl.w	r3, r1, r3
 8007010:	43db      	mvns	r3, r3
 8007012:	401a      	ands	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685a      	ldr	r2, [r3, #4]
 800701c:	2101      	movs	r1, #1
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	fa01 f303 	lsl.w	r3, r1, r3
 8007024:	43db      	mvns	r3, r3
 8007026:	401a      	ands	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	005b      	lsls	r3, r3, #1
 8007034:	2103      	movs	r1, #3
 8007036:	fa01 f303 	lsl.w	r3, r1, r3
 800703a:	43db      	mvns	r3, r3
 800703c:	401a      	ands	r2, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	3301      	adds	r3, #1
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	2b0f      	cmp	r3, #15
 800704c:	f67f af22 	bls.w	8006e94 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007050:	bf00      	nop
 8007052:	bf00      	nop
 8007054:	371c      	adds	r7, #28
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	40013800 	.word	0x40013800
 8007064:	40020000 	.word	0x40020000
 8007068:	40020400 	.word	0x40020400
 800706c:	40020800 	.word	0x40020800
 8007070:	40020c00 	.word	0x40020c00
 8007074:	40021000 	.word	0x40021000
 8007078:	40021400 	.word	0x40021400
 800707c:	40021800 	.word	0x40021800
 8007080:	40021c00 	.word	0x40021c00
 8007084:	40022000 	.word	0x40022000
 8007088:	40022400 	.word	0x40022400
 800708c:	40013c00 	.word	0x40013c00

08007090 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	460b      	mov	r3, r1
 800709a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	691a      	ldr	r2, [r3, #16]
 80070a0:	887b      	ldrh	r3, [r7, #2]
 80070a2:	4013      	ands	r3, r2
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80070a8:	2301      	movs	r3, #1
 80070aa:	73fb      	strb	r3, [r7, #15]
 80070ac:	e001      	b.n	80070b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80070ae:	2300      	movs	r3, #0
 80070b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80070b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3714      	adds	r7, #20
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	807b      	strh	r3, [r7, #2]
 80070cc:	4613      	mov	r3, r2
 80070ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80070d0:	787b      	ldrb	r3, [r7, #1]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d003      	beq.n	80070de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80070d6:	887a      	ldrh	r2, [r7, #2]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80070dc:	e003      	b.n	80070e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80070de:	887b      	ldrh	r3, [r7, #2]
 80070e0:	041a      	lsls	r2, r3, #16
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	619a      	str	r2, [r3, #24]
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
	...

080070f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e07f      	b.n	8007206 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d106      	bne.n	8007120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f7fd fd86 	bl	8004c2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2224      	movs	r2, #36	; 0x24
 8007124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0201 	bic.w	r2, r2, #1
 8007136:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007144:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	689a      	ldr	r2, [r3, #8]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007154:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d107      	bne.n	800716e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	689a      	ldr	r2, [r3, #8]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800716a:	609a      	str	r2, [r3, #8]
 800716c:	e006      	b.n	800717c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689a      	ldr	r2, [r3, #8]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800717a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	2b02      	cmp	r3, #2
 8007182:	d104      	bne.n	800718e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800718c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	6859      	ldr	r1, [r3, #4]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	4b1d      	ldr	r3, [pc, #116]	; (8007210 <HAL_I2C_Init+0x11c>)
 800719a:	430b      	orrs	r3, r1
 800719c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68da      	ldr	r2, [r3, #12]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80071ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	691a      	ldr	r2, [r3, #16]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	ea42 0103 	orr.w	r1, r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	021a      	lsls	r2, r3, #8
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	430a      	orrs	r2, r1
 80071c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	69d9      	ldr	r1, [r3, #28]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a1a      	ldr	r2, [r3, #32]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f042 0201 	orr.w	r2, r2, #1
 80071e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2220      	movs	r2, #32
 80071f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3708      	adds	r7, #8
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	02008000 	.word	0x02008000

08007214 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d101      	bne.n	8007226 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e021      	b.n	800726a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2224      	movs	r2, #36	; 0x24
 800722a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 0201 	bic.w	r2, r2, #1
 800723c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fd fd6c 	bl	8004d1c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007268:	2300      	movs	r3, #0
}
 800726a:	4618      	mov	r0, r3
 800726c:	3708      	adds	r7, #8
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
	...

08007274 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b088      	sub	sp, #32
 8007278:	af02      	add	r7, sp, #8
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	4608      	mov	r0, r1
 800727e:	4611      	mov	r1, r2
 8007280:	461a      	mov	r2, r3
 8007282:	4603      	mov	r3, r0
 8007284:	817b      	strh	r3, [r7, #10]
 8007286:	460b      	mov	r3, r1
 8007288:	813b      	strh	r3, [r7, #8]
 800728a:	4613      	mov	r3, r2
 800728c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b20      	cmp	r3, #32
 8007298:	f040 80f9 	bne.w	800748e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <HAL_I2C_Mem_Write+0x34>
 80072a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d105      	bne.n	80072b4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e0ed      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d101      	bne.n	80072c2 <HAL_I2C_Mem_Write+0x4e>
 80072be:	2302      	movs	r3, #2
 80072c0:	e0e6      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80072ca:	f7fe fa03 	bl	80056d4 <HAL_GetTick>
 80072ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	2319      	movs	r3, #25
 80072d6:	2201      	movs	r2, #1
 80072d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80072dc:	68f8      	ldr	r0, [r7, #12]
 80072de:	f000 fad1 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d001      	beq.n	80072ec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e0d1      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2221      	movs	r2, #33	; 0x21
 80072f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2240      	movs	r2, #64	; 0x40
 80072f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2200      	movs	r2, #0
 8007300:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6a3a      	ldr	r2, [r7, #32]
 8007306:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800730c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2200      	movs	r2, #0
 8007312:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007314:	88f8      	ldrh	r0, [r7, #6]
 8007316:	893a      	ldrh	r2, [r7, #8]
 8007318:	8979      	ldrh	r1, [r7, #10]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	9301      	str	r3, [sp, #4]
 800731e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	4603      	mov	r3, r0
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f000 f9e1 	bl	80076ec <I2C_RequestMemoryWrite>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d005      	beq.n	800733c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	e0a9      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007340:	b29b      	uxth	r3, r3
 8007342:	2bff      	cmp	r3, #255	; 0xff
 8007344:	d90e      	bls.n	8007364 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	22ff      	movs	r2, #255	; 0xff
 800734a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007350:	b2da      	uxtb	r2, r3
 8007352:	8979      	ldrh	r1, [r7, #10]
 8007354:	2300      	movs	r3, #0
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 fbb3 	bl	8007ac8 <I2C_TransferConfig>
 8007362:	e00f      	b.n	8007384 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007368:	b29a      	uxth	r2, r3
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007372:	b2da      	uxtb	r2, r3
 8007374:	8979      	ldrh	r1, [r7, #10]
 8007376:	2300      	movs	r3, #0
 8007378:	9300      	str	r3, [sp, #0]
 800737a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800737e:	68f8      	ldr	r0, [r7, #12]
 8007380:	f000 fba2 	bl	8007ac8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007384:	697a      	ldr	r2, [r7, #20]
 8007386:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f000 fabb 	bl	8007904 <I2C_WaitOnTXISFlagUntilTimeout>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e07b      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	781a      	ldrb	r2, [r3, #0]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	3b01      	subs	r3, #1
 80073b6:	b29a      	uxth	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073c0:	3b01      	subs	r3, #1
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d034      	beq.n	800743c <HAL_I2C_Mem_Write+0x1c8>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d130      	bne.n	800743c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	9300      	str	r3, [sp, #0]
 80073de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e0:	2200      	movs	r2, #0
 80073e2:	2180      	movs	r1, #128	; 0x80
 80073e4:	68f8      	ldr	r0, [r7, #12]
 80073e6:	f000 fa4d 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d001      	beq.n	80073f4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e04d      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	2bff      	cmp	r3, #255	; 0xff
 80073fc:	d90e      	bls.n	800741c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	22ff      	movs	r2, #255	; 0xff
 8007402:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007408:	b2da      	uxtb	r2, r3
 800740a:	8979      	ldrh	r1, [r7, #10]
 800740c:	2300      	movs	r3, #0
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 fb57 	bl	8007ac8 <I2C_TransferConfig>
 800741a:	e00f      	b.n	800743c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007420:	b29a      	uxth	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800742a:	b2da      	uxtb	r2, r3
 800742c:	8979      	ldrh	r1, [r7, #10]
 800742e:	2300      	movs	r3, #0
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f000 fb46 	bl	8007ac8 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007440:	b29b      	uxth	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d19e      	bne.n	8007384 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f000 fa9a 	bl	8007984 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e01a      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2220      	movs	r2, #32
 8007460:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6859      	ldr	r1, [r3, #4]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	4b0a      	ldr	r3, [pc, #40]	; (8007498 <HAL_I2C_Mem_Write+0x224>)
 800746e:	400b      	ands	r3, r1
 8007470:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2220      	movs	r2, #32
 8007476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800748a:	2300      	movs	r3, #0
 800748c:	e000      	b.n	8007490 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800748e:	2302      	movs	r3, #2
  }
}
 8007490:	4618      	mov	r0, r3
 8007492:	3718      	adds	r7, #24
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}
 8007498:	fe00e800 	.word	0xfe00e800

0800749c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b088      	sub	sp, #32
 80074a0:	af02      	add	r7, sp, #8
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	4608      	mov	r0, r1
 80074a6:	4611      	mov	r1, r2
 80074a8:	461a      	mov	r2, r3
 80074aa:	4603      	mov	r3, r0
 80074ac:	817b      	strh	r3, [r7, #10]
 80074ae:	460b      	mov	r3, r1
 80074b0:	813b      	strh	r3, [r7, #8]
 80074b2:	4613      	mov	r3, r2
 80074b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b20      	cmp	r3, #32
 80074c0:	f040 80fd 	bne.w	80076be <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c4:	6a3b      	ldr	r3, [r7, #32]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <HAL_I2C_Mem_Read+0x34>
 80074ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d105      	bne.n	80074dc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e0f1      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d101      	bne.n	80074ea <HAL_I2C_Mem_Read+0x4e>
 80074e6:	2302      	movs	r3, #2
 80074e8:	e0ea      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2201      	movs	r2, #1
 80074ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074f2:	f7fe f8ef 	bl	80056d4 <HAL_GetTick>
 80074f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	2319      	movs	r3, #25
 80074fe:	2201      	movs	r2, #1
 8007500:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f9bd 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e0d5      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2222      	movs	r2, #34	; 0x22
 8007518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2240      	movs	r2, #64	; 0x40
 8007520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6a3a      	ldr	r2, [r7, #32]
 800752e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007534:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2200      	movs	r2, #0
 800753a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800753c:	88f8      	ldrh	r0, [r7, #6]
 800753e:	893a      	ldrh	r2, [r7, #8]
 8007540:	8979      	ldrh	r1, [r7, #10]
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	9301      	str	r3, [sp, #4]
 8007546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	4603      	mov	r3, r0
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f000 f921 	bl	8007794 <I2C_RequestMemoryRead>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d005      	beq.n	8007564 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e0ad      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007568:	b29b      	uxth	r3, r3
 800756a:	2bff      	cmp	r3, #255	; 0xff
 800756c:	d90e      	bls.n	800758c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	22ff      	movs	r2, #255	; 0xff
 8007572:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007578:	b2da      	uxtb	r2, r3
 800757a:	8979      	ldrh	r1, [r7, #10]
 800757c:	4b52      	ldr	r3, [pc, #328]	; (80076c8 <HAL_I2C_Mem_Read+0x22c>)
 800757e:	9300      	str	r3, [sp, #0]
 8007580:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 fa9f 	bl	8007ac8 <I2C_TransferConfig>
 800758a:	e00f      	b.n	80075ac <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007590:	b29a      	uxth	r2, r3
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800759a:	b2da      	uxtb	r2, r3
 800759c:	8979      	ldrh	r1, [r7, #10]
 800759e:	4b4a      	ldr	r3, [pc, #296]	; (80076c8 <HAL_I2C_Mem_Read+0x22c>)
 80075a0:	9300      	str	r3, [sp, #0]
 80075a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f000 fa8e 	bl	8007ac8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b2:	2200      	movs	r2, #0
 80075b4:	2104      	movs	r1, #4
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 f964 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d001      	beq.n	80075c6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e07c      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	b2d2      	uxtb	r2, r2
 80075d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d8:	1c5a      	adds	r2, r3, #1
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075e2:	3b01      	subs	r3, #1
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	3b01      	subs	r3, #1
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d034      	beq.n	800766c <HAL_I2C_Mem_Read+0x1d0>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007606:	2b00      	cmp	r3, #0
 8007608:	d130      	bne.n	800766c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007610:	2200      	movs	r2, #0
 8007612:	2180      	movs	r1, #128	; 0x80
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f000 f935 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d001      	beq.n	8007624 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e04d      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007628:	b29b      	uxth	r3, r3
 800762a:	2bff      	cmp	r3, #255	; 0xff
 800762c:	d90e      	bls.n	800764c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	22ff      	movs	r2, #255	; 0xff
 8007632:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007638:	b2da      	uxtb	r2, r3
 800763a:	8979      	ldrh	r1, [r7, #10]
 800763c:	2300      	movs	r3, #0
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007644:	68f8      	ldr	r0, [r7, #12]
 8007646:	f000 fa3f 	bl	8007ac8 <I2C_TransferConfig>
 800764a:	e00f      	b.n	800766c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007650:	b29a      	uxth	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800765a:	b2da      	uxtb	r2, r3
 800765c:	8979      	ldrh	r1, [r7, #10]
 800765e:	2300      	movs	r3, #0
 8007660:	9300      	str	r3, [sp, #0]
 8007662:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f000 fa2e 	bl	8007ac8 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007670:	b29b      	uxth	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d19a      	bne.n	80075ac <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f000 f982 	bl	8007984 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d001      	beq.n	800768a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e01a      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	2220      	movs	r2, #32
 8007690:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	6859      	ldr	r1, [r3, #4]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	4b0b      	ldr	r3, [pc, #44]	; (80076cc <HAL_I2C_Mem_Read+0x230>)
 800769e:	400b      	ands	r3, r1
 80076a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2220      	movs	r2, #32
 80076a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	e000      	b.n	80076c0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80076be:	2302      	movs	r3, #2
  }
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3718      	adds	r7, #24
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	80002400 	.word	0x80002400
 80076cc:	fe00e800 	.word	0xfe00e800

080076d0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076de:	b2db      	uxtb	r3, r3
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af02      	add	r7, sp, #8
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	4608      	mov	r0, r1
 80076f6:	4611      	mov	r1, r2
 80076f8:	461a      	mov	r2, r3
 80076fa:	4603      	mov	r3, r0
 80076fc:	817b      	strh	r3, [r7, #10]
 80076fe:	460b      	mov	r3, r1
 8007700:	813b      	strh	r3, [r7, #8]
 8007702:	4613      	mov	r3, r2
 8007704:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007706:	88fb      	ldrh	r3, [r7, #6]
 8007708:	b2da      	uxtb	r2, r3
 800770a:	8979      	ldrh	r1, [r7, #10]
 800770c:	4b20      	ldr	r3, [pc, #128]	; (8007790 <I2C_RequestMemoryWrite+0xa4>)
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f000 f9d7 	bl	8007ac8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800771a:	69fa      	ldr	r2, [r7, #28]
 800771c:	69b9      	ldr	r1, [r7, #24]
 800771e:	68f8      	ldr	r0, [r7, #12]
 8007720:	f000 f8f0 	bl	8007904 <I2C_WaitOnTXISFlagUntilTimeout>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d001      	beq.n	800772e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e02c      	b.n	8007788 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800772e:	88fb      	ldrh	r3, [r7, #6]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d105      	bne.n	8007740 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007734:	893b      	ldrh	r3, [r7, #8]
 8007736:	b2da      	uxtb	r2, r3
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	629a      	str	r2, [r3, #40]	; 0x28
 800773e:	e015      	b.n	800776c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007740:	893b      	ldrh	r3, [r7, #8]
 8007742:	0a1b      	lsrs	r3, r3, #8
 8007744:	b29b      	uxth	r3, r3
 8007746:	b2da      	uxtb	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800774e:	69fa      	ldr	r2, [r7, #28]
 8007750:	69b9      	ldr	r1, [r7, #24]
 8007752:	68f8      	ldr	r0, [r7, #12]
 8007754:	f000 f8d6 	bl	8007904 <I2C_WaitOnTXISFlagUntilTimeout>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e012      	b.n	8007788 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007762:	893b      	ldrh	r3, [r7, #8]
 8007764:	b2da      	uxtb	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	2200      	movs	r2, #0
 8007774:	2180      	movs	r1, #128	; 0x80
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f000 f884 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e000      	b.n	8007788 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	80002000 	.word	0x80002000

08007794 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b086      	sub	sp, #24
 8007798:	af02      	add	r7, sp, #8
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	4608      	mov	r0, r1
 800779e:	4611      	mov	r1, r2
 80077a0:	461a      	mov	r2, r3
 80077a2:	4603      	mov	r3, r0
 80077a4:	817b      	strh	r3, [r7, #10]
 80077a6:	460b      	mov	r3, r1
 80077a8:	813b      	strh	r3, [r7, #8]
 80077aa:	4613      	mov	r3, r2
 80077ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80077ae:	88fb      	ldrh	r3, [r7, #6]
 80077b0:	b2da      	uxtb	r2, r3
 80077b2:	8979      	ldrh	r1, [r7, #10]
 80077b4:	4b20      	ldr	r3, [pc, #128]	; (8007838 <I2C_RequestMemoryRead+0xa4>)
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	2300      	movs	r3, #0
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f000 f984 	bl	8007ac8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077c0:	69fa      	ldr	r2, [r7, #28]
 80077c2:	69b9      	ldr	r1, [r7, #24]
 80077c4:	68f8      	ldr	r0, [r7, #12]
 80077c6:	f000 f89d 	bl	8007904 <I2C_WaitOnTXISFlagUntilTimeout>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d001      	beq.n	80077d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e02c      	b.n	800782e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80077d4:	88fb      	ldrh	r3, [r7, #6]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d105      	bne.n	80077e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80077da:	893b      	ldrh	r3, [r7, #8]
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	629a      	str	r2, [r3, #40]	; 0x28
 80077e4:	e015      	b.n	8007812 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80077e6:	893b      	ldrh	r3, [r7, #8]
 80077e8:	0a1b      	lsrs	r3, r3, #8
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	b2da      	uxtb	r2, r3
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077f4:	69fa      	ldr	r2, [r7, #28]
 80077f6:	69b9      	ldr	r1, [r7, #24]
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f000 f883 	bl	8007904 <I2C_WaitOnTXISFlagUntilTimeout>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d001      	beq.n	8007808 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e012      	b.n	800782e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007808:	893b      	ldrh	r3, [r7, #8]
 800780a:	b2da      	uxtb	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	2200      	movs	r2, #0
 800781a:	2140      	movs	r1, #64	; 0x40
 800781c:	68f8      	ldr	r0, [r7, #12]
 800781e:	f000 f831 	bl	8007884 <I2C_WaitOnFlagUntilTimeout>
 8007822:	4603      	mov	r3, r0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d001      	beq.n	800782c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e000      	b.n	800782e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800782c:	2300      	movs	r3, #0
}
 800782e:	4618      	mov	r0, r3
 8007830:	3710      	adds	r7, #16
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	80002000 	.word	0x80002000

0800783c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	f003 0302 	and.w	r3, r3, #2
 800784e:	2b02      	cmp	r3, #2
 8007850:	d103      	bne.n	800785a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2200      	movs	r2, #0
 8007858:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	f003 0301 	and.w	r3, r3, #1
 8007864:	2b01      	cmp	r3, #1
 8007866:	d007      	beq.n	8007878 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	699a      	ldr	r2, [r3, #24]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f042 0201 	orr.w	r2, r2, #1
 8007876:	619a      	str	r2, [r3, #24]
  }
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	603b      	str	r3, [r7, #0]
 8007890:	4613      	mov	r3, r2
 8007892:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007894:	e022      	b.n	80078dc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789c:	d01e      	beq.n	80078dc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800789e:	f7fd ff19 	bl	80056d4 <HAL_GetTick>
 80078a2:	4602      	mov	r2, r0
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d302      	bcc.n	80078b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d113      	bne.n	80078dc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078b8:	f043 0220 	orr.w	r2, r3, #32
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e00f      	b.n	80078fc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	699a      	ldr	r2, [r3, #24]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	4013      	ands	r3, r2
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	bf0c      	ite	eq
 80078ec:	2301      	moveq	r3, #1
 80078ee:	2300      	movne	r3, #0
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	461a      	mov	r2, r3
 80078f4:	79fb      	ldrb	r3, [r7, #7]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d0cd      	beq.n	8007896 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007910:	e02c      	b.n	800796c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	68b9      	ldr	r1, [r7, #8]
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f000 f870 	bl	80079fc <I2C_IsAcknowledgeFailed>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e02a      	b.n	800797c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800792c:	d01e      	beq.n	800796c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800792e:	f7fd fed1 	bl	80056d4 <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	68ba      	ldr	r2, [r7, #8]
 800793a:	429a      	cmp	r2, r3
 800793c:	d302      	bcc.n	8007944 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d113      	bne.n	800796c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007948:	f043 0220 	orr.w	r2, r3, #32
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2220      	movs	r2, #32
 8007954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e007      	b.n	800797c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	f003 0302 	and.w	r3, r3, #2
 8007976:	2b02      	cmp	r3, #2
 8007978:	d1cb      	bne.n	8007912 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800797a:	2300      	movs	r3, #0
}
 800797c:	4618      	mov	r0, r3
 800797e:	3710      	adds	r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007990:	e028      	b.n	80079e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	68b9      	ldr	r1, [r7, #8]
 8007996:	68f8      	ldr	r0, [r7, #12]
 8007998:	f000 f830 	bl	80079fc <I2C_IsAcknowledgeFailed>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d001      	beq.n	80079a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e026      	b.n	80079f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079a6:	f7fd fe95 	bl	80056d4 <HAL_GetTick>
 80079aa:	4602      	mov	r2, r0
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	68ba      	ldr	r2, [r7, #8]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d302      	bcc.n	80079bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d113      	bne.n	80079e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079c0:	f043 0220 	orr.w	r2, r3, #32
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2220      	movs	r2, #32
 80079cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e007      	b.n	80079f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	699b      	ldr	r3, [r3, #24]
 80079ea:	f003 0320 	and.w	r3, r3, #32
 80079ee:	2b20      	cmp	r3, #32
 80079f0:	d1cf      	bne.n	8007992 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80079f2:	2300      	movs	r3, #0
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	f003 0310 	and.w	r3, r3, #16
 8007a12:	2b10      	cmp	r3, #16
 8007a14:	d151      	bne.n	8007aba <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a16:	e022      	b.n	8007a5e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a1e:	d01e      	beq.n	8007a5e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a20:	f7fd fe58 	bl	80056d4 <HAL_GetTick>
 8007a24:	4602      	mov	r2, r0
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d302      	bcc.n	8007a36 <I2C_IsAcknowledgeFailed+0x3a>
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d113      	bne.n	8007a5e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a3a:	f043 0220 	orr.w	r2, r3, #32
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2220      	movs	r2, #32
 8007a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e02e      	b.n	8007abc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	f003 0320 	and.w	r3, r3, #32
 8007a68:	2b20      	cmp	r3, #32
 8007a6a:	d1d5      	bne.n	8007a18 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2210      	movs	r2, #16
 8007a72:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a7c:	68f8      	ldr	r0, [r7, #12]
 8007a7e:	f7ff fedd 	bl	800783c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6859      	ldr	r1, [r3, #4]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	4b0d      	ldr	r3, [pc, #52]	; (8007ac4 <I2C_IsAcknowledgeFailed+0xc8>)
 8007a8e:	400b      	ands	r3, r1
 8007a90:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a96:	f043 0204 	orr.w	r2, r3, #4
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e000      	b.n	8007abc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8007aba:	2300      	movs	r3, #0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	fe00e800 	.word	0xfe00e800

08007ac8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	607b      	str	r3, [r7, #4]
 8007ad2:	460b      	mov	r3, r1
 8007ad4:	817b      	strh	r3, [r7, #10]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	685a      	ldr	r2, [r3, #4]
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	0d5b      	lsrs	r3, r3, #21
 8007ae4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007ae8:	4b0d      	ldr	r3, [pc, #52]	; (8007b20 <I2C_TransferConfig+0x58>)
 8007aea:	430b      	orrs	r3, r1
 8007aec:	43db      	mvns	r3, r3
 8007aee:	ea02 0103 	and.w	r1, r2, r3
 8007af2:	897b      	ldrh	r3, [r7, #10]
 8007af4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007af8:	7a7b      	ldrb	r3, [r7, #9]
 8007afa:	041b      	lsls	r3, r3, #16
 8007afc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007b00:	431a      	orrs	r2, r3
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	431a      	orrs	r2, r3
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	431a      	orrs	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007b12:	bf00      	nop
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	03ff63ff 	.word	0x03ff63ff

08007b24 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b20      	cmp	r3, #32
 8007b38:	d138      	bne.n	8007bac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d101      	bne.n	8007b48 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b44:	2302      	movs	r3, #2
 8007b46:	e032      	b.n	8007bae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2224      	movs	r2, #36	; 0x24
 8007b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f022 0201 	bic.w	r2, r2, #1
 8007b66:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007b76:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	6819      	ldr	r1, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	430a      	orrs	r2, r1
 8007b86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f042 0201 	orr.w	r2, r2, #1
 8007b96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	e000      	b.n	8007bae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007bac:	2302      	movs	r3, #2
  }
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b085      	sub	sp, #20
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	2b20      	cmp	r3, #32
 8007bce:	d139      	bne.n	8007c44 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d101      	bne.n	8007bde <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007bda:	2302      	movs	r3, #2
 8007bdc:	e033      	b.n	8007c46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2224      	movs	r2, #36	; 0x24
 8007bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f022 0201 	bic.w	r2, r2, #1
 8007bfc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007c0c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	021b      	lsls	r3, r3, #8
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f042 0201 	orr.w	r2, r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2220      	movs	r2, #32
 8007c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	e000      	b.n	8007c46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c44:	2302      	movs	r3, #2
  }
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
	...

08007c54 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d101      	bne.n	8007c66 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e0bf      	b.n	8007de6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d106      	bne.n	8007c80 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f7fd f88a 	bl	8004d94 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2202      	movs	r2, #2
 8007c84:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	699a      	ldr	r2, [r3, #24]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007c96:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6999      	ldr	r1, [r3, #24]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685a      	ldr	r2, [r3, #4]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007cac:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6899      	ldr	r1, [r3, #8]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	4b4a      	ldr	r3, [pc, #296]	; (8007df0 <HAL_LTDC_Init+0x19c>)
 8007cc8:	400b      	ands	r3, r1
 8007cca:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	695b      	ldr	r3, [r3, #20]
 8007cd0:	041b      	lsls	r3, r3, #16
 8007cd2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6899      	ldr	r1, [r3, #8]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	699a      	ldr	r2, [r3, #24]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68d9      	ldr	r1, [r3, #12]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	4b3e      	ldr	r3, [pc, #248]	; (8007df0 <HAL_LTDC_Init+0x19c>)
 8007cf6:	400b      	ands	r3, r1
 8007cf8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	041b      	lsls	r3, r3, #16
 8007d00:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68d9      	ldr	r1, [r3, #12]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6a1a      	ldr	r2, [r3, #32]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	431a      	orrs	r2, r3
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	430a      	orrs	r2, r1
 8007d16:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	6919      	ldr	r1, [r3, #16]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	4b33      	ldr	r3, [pc, #204]	; (8007df0 <HAL_LTDC_Init+0x19c>)
 8007d24:	400b      	ands	r3, r1
 8007d26:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d2c:	041b      	lsls	r3, r3, #16
 8007d2e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	6919      	ldr	r1, [r3, #16]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6959      	ldr	r1, [r3, #20]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	4b27      	ldr	r3, [pc, #156]	; (8007df0 <HAL_LTDC_Init+0x19c>)
 8007d52:	400b      	ands	r3, r1
 8007d54:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5a:	041b      	lsls	r3, r3, #16
 8007d5c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	6959      	ldr	r1, [r3, #20]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	431a      	orrs	r2, r3
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	430a      	orrs	r2, r1
 8007d72:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d7a:	021b      	lsls	r3, r3, #8
 8007d7c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007d84:	041b      	lsls	r3, r3, #16
 8007d86:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007d96:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	430a      	orrs	r2, r1
 8007db2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f042 0206 	orr.w	r2, r2, #6
 8007dc2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	699a      	ldr	r2, [r3, #24]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f042 0201 	orr.w	r2, r2, #1
 8007dd2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007de4:	2300      	movs	r3, #0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	f000f800 	.word	0xf000f800

08007df4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e02:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e0a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f003 0304 	and.w	r3, r3, #4
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d023      	beq.n	8007e5e <HAL_LTDC_IRQHandler+0x6a>
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	f003 0304 	and.w	r3, r3, #4
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d01e      	beq.n	8007e5e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f022 0204 	bic.w	r2, r2, #4
 8007e2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2204      	movs	r2, #4
 8007e36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e3e:	f043 0201 	orr.w	r2, r3, #1
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2204      	movs	r2, #4
 8007e4c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f000 f86f 	bl	8007f3c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f003 0302 	and.w	r3, r3, #2
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d023      	beq.n	8007eb0 <HAL_LTDC_IRQHandler+0xbc>
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d01e      	beq.n	8007eb0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f022 0202 	bic.w	r2, r2, #2
 8007e80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2202      	movs	r2, #2
 8007e88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e90:	f043 0202 	orr.w	r2, r3, #2
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2204      	movs	r2, #4
 8007e9e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 f846 	bl	8007f3c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d01b      	beq.n	8007ef2 <HAL_LTDC_IRQHandler+0xfe>
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	f003 0301 	and.w	r3, r3, #1
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d016      	beq.n	8007ef2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0201 	bic.w	r2, r2, #1
 8007ed2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 f82f 	bl	8007f50 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f003 0308 	and.w	r3, r3, #8
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d01b      	beq.n	8007f34 <HAL_LTDC_IRQHandler+0x140>
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	f003 0308 	and.w	r3, r3, #8
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d016      	beq.n	8007f34 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 0208 	bic.w	r2, r2, #8
 8007f14:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2208      	movs	r2, #8
 8007f1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f818 	bl	8007f64 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007f34:	bf00      	nop
 8007f36:	3710      	adds	r7, #16
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007f78:	b5b0      	push	{r4, r5, r7, lr}
 8007f7a:	b084      	sub	sp, #16
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	60b9      	str	r1, [r7, #8]
 8007f82:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d101      	bne.n	8007f92 <HAL_LTDC_ConfigLayer+0x1a>
 8007f8e:	2302      	movs	r3, #2
 8007f90:	e02c      	b.n	8007fec <HAL_LTDC_ConfigLayer+0x74>
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2202      	movs	r2, #2
 8007f9e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007fa2:	68fa      	ldr	r2, [r7, #12]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2134      	movs	r1, #52	; 0x34
 8007fa8:	fb01 f303 	mul.w	r3, r1, r3
 8007fac:	4413      	add	r3, r2
 8007fae:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	4614      	mov	r4, r2
 8007fb6:	461d      	mov	r5, r3
 8007fb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	68b9      	ldr	r1, [r7, #8]
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f000 f81f 	bl	8008010 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bdb0      	pop	{r4, r5, r7, pc}

08007ff4 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8008002:	b2db      	uxtb	r3, r3
}
 8008004:	4618      	mov	r0, r3
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008010:	b480      	push	{r7}
 8008012:	b089      	sub	sp, #36	; 0x24
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	685a      	ldr	r2, [r3, #4]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	0c1b      	lsrs	r3, r3, #16
 8008028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800802c:	4413      	add	r3, r2
 800802e:	041b      	lsls	r3, r3, #16
 8008030:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	461a      	mov	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	01db      	lsls	r3, r3, #7
 800803c:	4413      	add	r3, r2
 800803e:	3384      	adds	r3, #132	; 0x84
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	68fa      	ldr	r2, [r7, #12]
 8008044:	6812      	ldr	r2, [r2, #0]
 8008046:	4611      	mov	r1, r2
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	01d2      	lsls	r2, r2, #7
 800804c:	440a      	add	r2, r1
 800804e:	3284      	adds	r2, #132	; 0x84
 8008050:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008054:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	681a      	ldr	r2, [r3, #0]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	0c1b      	lsrs	r3, r3, #16
 8008062:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008066:	4413      	add	r3, r2
 8008068:	1c5a      	adds	r2, r3, #1
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4619      	mov	r1, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	01db      	lsls	r3, r3, #7
 8008074:	440b      	add	r3, r1
 8008076:	3384      	adds	r3, #132	; 0x84
 8008078:	4619      	mov	r1, r3
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	4313      	orrs	r3, r2
 800807e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	68da      	ldr	r2, [r3, #12]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800808e:	4413      	add	r3, r2
 8008090:	041b      	lsls	r3, r3, #16
 8008092:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	461a      	mov	r2, r3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	01db      	lsls	r3, r3, #7
 800809e:	4413      	add	r3, r2
 80080a0:	3384      	adds	r3, #132	; 0x84
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	6812      	ldr	r2, [r2, #0]
 80080a8:	4611      	mov	r1, r2
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	01d2      	lsls	r2, r2, #7
 80080ae:	440a      	add	r2, r1
 80080b0:	3284      	adds	r2, #132	; 0x84
 80080b2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80080b6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	689a      	ldr	r2, [r3, #8]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080c6:	4413      	add	r3, r2
 80080c8:	1c5a      	adds	r2, r3, #1
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4619      	mov	r1, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	01db      	lsls	r3, r3, #7
 80080d4:	440b      	add	r3, r1
 80080d6:	3384      	adds	r3, #132	; 0x84
 80080d8:	4619      	mov	r1, r3
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	4313      	orrs	r3, r2
 80080de:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	461a      	mov	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	01db      	lsls	r3, r3, #7
 80080ea:	4413      	add	r3, r2
 80080ec:	3384      	adds	r3, #132	; 0x84
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	6812      	ldr	r2, [r2, #0]
 80080f4:	4611      	mov	r1, r2
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	01d2      	lsls	r2, r2, #7
 80080fa:	440a      	add	r2, r1
 80080fc:	3284      	adds	r2, #132	; 0x84
 80080fe:	f023 0307 	bic.w	r3, r3, #7
 8008102:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	461a      	mov	r2, r3
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	01db      	lsls	r3, r3, #7
 800810e:	4413      	add	r3, r2
 8008110:	3384      	adds	r3, #132	; 0x84
 8008112:	461a      	mov	r2, r3
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008120:	021b      	lsls	r3, r3, #8
 8008122:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800812a:	041b      	lsls	r3, r3, #16
 800812c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	061b      	lsls	r3, r3, #24
 8008134:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	01db      	lsls	r3, r3, #7
 8008140:	4413      	add	r3, r2
 8008142:	3384      	adds	r3, #132	; 0x84
 8008144:	699b      	ldr	r3, [r3, #24]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	461a      	mov	r2, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	01db      	lsls	r3, r3, #7
 8008150:	4413      	add	r3, r2
 8008152:	3384      	adds	r3, #132	; 0x84
 8008154:	461a      	mov	r2, r3
 8008156:	2300      	movs	r3, #0
 8008158:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008160:	461a      	mov	r2, r3
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	431a      	orrs	r2, r3
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	431a      	orrs	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4619      	mov	r1, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	01db      	lsls	r3, r3, #7
 8008174:	440b      	add	r3, r1
 8008176:	3384      	adds	r3, #132	; 0x84
 8008178:	4619      	mov	r1, r3
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	4313      	orrs	r3, r2
 800817e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	461a      	mov	r2, r3
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	01db      	lsls	r3, r3, #7
 800818a:	4413      	add	r3, r2
 800818c:	3384      	adds	r3, #132	; 0x84
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	6812      	ldr	r2, [r2, #0]
 8008194:	4611      	mov	r1, r2
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	01d2      	lsls	r2, r2, #7
 800819a:	440a      	add	r2, r1
 800819c:	3284      	adds	r2, #132	; 0x84
 800819e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80081a2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	461a      	mov	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	01db      	lsls	r3, r3, #7
 80081ae:	4413      	add	r3, r2
 80081b0:	3384      	adds	r3, #132	; 0x84
 80081b2:	461a      	mov	r2, r3
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	695b      	ldr	r3, [r3, #20]
 80081b8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	461a      	mov	r2, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	01db      	lsls	r3, r3, #7
 80081c4:	4413      	add	r3, r2
 80081c6:	3384      	adds	r3, #132	; 0x84
 80081c8:	69da      	ldr	r2, [r3, #28]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4619      	mov	r1, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	01db      	lsls	r3, r3, #7
 80081d4:	440b      	add	r3, r1
 80081d6:	3384      	adds	r3, #132	; 0x84
 80081d8:	4619      	mov	r1, r3
 80081da:	4b58      	ldr	r3, [pc, #352]	; (800833c <LTDC_SetConfig+0x32c>)
 80081dc:	4013      	ands	r3, r2
 80081de:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	69da      	ldr	r2, [r3, #28]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	6a1b      	ldr	r3, [r3, #32]
 80081e8:	68f9      	ldr	r1, [r7, #12]
 80081ea:	6809      	ldr	r1, [r1, #0]
 80081ec:	4608      	mov	r0, r1
 80081ee:	6879      	ldr	r1, [r7, #4]
 80081f0:	01c9      	lsls	r1, r1, #7
 80081f2:	4401      	add	r1, r0
 80081f4:	3184      	adds	r1, #132	; 0x84
 80081f6:	4313      	orrs	r3, r2
 80081f8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	461a      	mov	r2, r3
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	01db      	lsls	r3, r3, #7
 8008204:	4413      	add	r3, r2
 8008206:	3384      	adds	r3, #132	; 0x84
 8008208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	461a      	mov	r2, r3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	01db      	lsls	r3, r3, #7
 8008214:	4413      	add	r3, r2
 8008216:	3384      	adds	r3, #132	; 0x84
 8008218:	461a      	mov	r2, r3
 800821a:	2300      	movs	r3, #0
 800821c:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	461a      	mov	r2, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	01db      	lsls	r3, r3, #7
 8008228:	4413      	add	r3, r2
 800822a:	3384      	adds	r3, #132	; 0x84
 800822c:	461a      	mov	r2, r3
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008232:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d102      	bne.n	8008242 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800823c:	2304      	movs	r3, #4
 800823e:	61fb      	str	r3, [r7, #28]
 8008240:	e01b      	b.n	800827a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	691b      	ldr	r3, [r3, #16]
 8008246:	2b01      	cmp	r3, #1
 8008248:	d102      	bne.n	8008250 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800824a:	2303      	movs	r3, #3
 800824c:	61fb      	str	r3, [r7, #28]
 800824e:	e014      	b.n	800827a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	2b04      	cmp	r3, #4
 8008256:	d00b      	beq.n	8008270 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800825c:	2b02      	cmp	r3, #2
 800825e:	d007      	beq.n	8008270 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008264:	2b03      	cmp	r3, #3
 8008266:	d003      	beq.n	8008270 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800826c:	2b07      	cmp	r3, #7
 800826e:	d102      	bne.n	8008276 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8008270:	2302      	movs	r3, #2
 8008272:	61fb      	str	r3, [r7, #28]
 8008274:	e001      	b.n	800827a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8008276:	2301      	movs	r3, #1
 8008278:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	461a      	mov	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	01db      	lsls	r3, r3, #7
 8008284:	4413      	add	r3, r2
 8008286:	3384      	adds	r3, #132	; 0x84
 8008288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	6812      	ldr	r2, [r2, #0]
 800828e:	4611      	mov	r1, r2
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	01d2      	lsls	r2, r2, #7
 8008294:	440a      	add	r2, r1
 8008296:	3284      	adds	r2, #132	; 0x84
 8008298:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800829c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a2:	69fa      	ldr	r2, [r7, #28]
 80082a4:	fb02 f303 	mul.w	r3, r2, r3
 80082a8:	041a      	lsls	r2, r3, #16
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	6859      	ldr	r1, [r3, #4]
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	1acb      	subs	r3, r1, r3
 80082b4:	69f9      	ldr	r1, [r7, #28]
 80082b6:	fb01 f303 	mul.w	r3, r1, r3
 80082ba:	3303      	adds	r3, #3
 80082bc:	68f9      	ldr	r1, [r7, #12]
 80082be:	6809      	ldr	r1, [r1, #0]
 80082c0:	4608      	mov	r0, r1
 80082c2:	6879      	ldr	r1, [r7, #4]
 80082c4:	01c9      	lsls	r1, r1, #7
 80082c6:	4401      	add	r1, r0
 80082c8:	3184      	adds	r1, #132	; 0x84
 80082ca:	4313      	orrs	r3, r2
 80082cc:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	461a      	mov	r2, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	01db      	lsls	r3, r3, #7
 80082d8:	4413      	add	r3, r2
 80082da:	3384      	adds	r3, #132	; 0x84
 80082dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4619      	mov	r1, r3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	01db      	lsls	r3, r3, #7
 80082e8:	440b      	add	r3, r1
 80082ea:	3384      	adds	r3, #132	; 0x84
 80082ec:	4619      	mov	r1, r3
 80082ee:	4b14      	ldr	r3, [pc, #80]	; (8008340 <LTDC_SetConfig+0x330>)
 80082f0:	4013      	ands	r3, r2
 80082f2:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	461a      	mov	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	01db      	lsls	r3, r3, #7
 80082fe:	4413      	add	r3, r2
 8008300:	3384      	adds	r3, #132	; 0x84
 8008302:	461a      	mov	r2, r3
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008308:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	461a      	mov	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	01db      	lsls	r3, r3, #7
 8008314:	4413      	add	r3, r2
 8008316:	3384      	adds	r3, #132	; 0x84
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	6812      	ldr	r2, [r2, #0]
 800831e:	4611      	mov	r1, r2
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	01d2      	lsls	r2, r2, #7
 8008324:	440a      	add	r2, r1
 8008326:	3284      	adds	r2, #132	; 0x84
 8008328:	f043 0301 	orr.w	r3, r3, #1
 800832c:	6013      	str	r3, [r2, #0]
}
 800832e:	bf00      	nop
 8008330:	3724      	adds	r7, #36	; 0x24
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	fffff8f8 	.word	0xfffff8f8
 8008340:	fffff800 	.word	0xfffff800

08008344 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008344:	b480      	push	{r7}
 8008346:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008348:	4b05      	ldr	r3, [pc, #20]	; (8008360 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a04      	ldr	r2, [pc, #16]	; (8008360 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800834e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008352:	6013      	str	r3, [r2, #0]
}
 8008354:	bf00      	nop
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	40007000 	.word	0x40007000

08008364 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800836a:	2300      	movs	r3, #0
 800836c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800836e:	4b23      	ldr	r3, [pc, #140]	; (80083fc <HAL_PWREx_EnableOverDrive+0x98>)
 8008370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008372:	4a22      	ldr	r2, [pc, #136]	; (80083fc <HAL_PWREx_EnableOverDrive+0x98>)
 8008374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008378:	6413      	str	r3, [r2, #64]	; 0x40
 800837a:	4b20      	ldr	r3, [pc, #128]	; (80083fc <HAL_PWREx_EnableOverDrive+0x98>)
 800837c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008382:	603b      	str	r3, [r7, #0]
 8008384:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008386:	4b1e      	ldr	r3, [pc, #120]	; (8008400 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a1d      	ldr	r2, [pc, #116]	; (8008400 <HAL_PWREx_EnableOverDrive+0x9c>)
 800838c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008390:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008392:	f7fd f99f 	bl	80056d4 <HAL_GetTick>
 8008396:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008398:	e009      	b.n	80083ae <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800839a:	f7fd f99b 	bl	80056d4 <HAL_GetTick>
 800839e:	4602      	mov	r2, r0
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083a8:	d901      	bls.n	80083ae <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e022      	b.n	80083f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80083ae:	4b14      	ldr	r3, [pc, #80]	; (8008400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083ba:	d1ee      	bne.n	800839a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80083bc:	4b10      	ldr	r3, [pc, #64]	; (8008400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a0f      	ldr	r2, [pc, #60]	; (8008400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80083c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80083c8:	f7fd f984 	bl	80056d4 <HAL_GetTick>
 80083cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80083ce:	e009      	b.n	80083e4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80083d0:	f7fd f980 	bl	80056d4 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083de:	d901      	bls.n	80083e4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e007      	b.n	80083f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80083e4:	4b06      	ldr	r3, [pc, #24]	; (8008400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80083f0:	d1ee      	bne.n	80083d0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3708      	adds	r7, #8
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	40023800 	.word	0x40023800
 8008400:	40007000 	.word	0x40007000

08008404 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b086      	sub	sp, #24
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800840c:	2300      	movs	r3, #0
 800840e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d101      	bne.n	800841a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e291      	b.n	800893e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 0301 	and.w	r3, r3, #1
 8008422:	2b00      	cmp	r3, #0
 8008424:	f000 8087 	beq.w	8008536 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008428:	4b96      	ldr	r3, [pc, #600]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	f003 030c 	and.w	r3, r3, #12
 8008430:	2b04      	cmp	r3, #4
 8008432:	d00c      	beq.n	800844e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008434:	4b93      	ldr	r3, [pc, #588]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f003 030c 	and.w	r3, r3, #12
 800843c:	2b08      	cmp	r3, #8
 800843e:	d112      	bne.n	8008466 <HAL_RCC_OscConfig+0x62>
 8008440:	4b90      	ldr	r3, [pc, #576]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008448:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800844c:	d10b      	bne.n	8008466 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800844e:	4b8d      	ldr	r3, [pc, #564]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008456:	2b00      	cmp	r3, #0
 8008458:	d06c      	beq.n	8008534 <HAL_RCC_OscConfig+0x130>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d168      	bne.n	8008534 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e26b      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800846e:	d106      	bne.n	800847e <HAL_RCC_OscConfig+0x7a>
 8008470:	4b84      	ldr	r3, [pc, #528]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a83      	ldr	r2, [pc, #524]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008476:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800847a:	6013      	str	r3, [r2, #0]
 800847c:	e02e      	b.n	80084dc <HAL_RCC_OscConfig+0xd8>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d10c      	bne.n	80084a0 <HAL_RCC_OscConfig+0x9c>
 8008486:	4b7f      	ldr	r3, [pc, #508]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a7e      	ldr	r2, [pc, #504]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800848c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008490:	6013      	str	r3, [r2, #0]
 8008492:	4b7c      	ldr	r3, [pc, #496]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a7b      	ldr	r2, [pc, #492]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008498:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800849c:	6013      	str	r3, [r2, #0]
 800849e:	e01d      	b.n	80084dc <HAL_RCC_OscConfig+0xd8>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80084a8:	d10c      	bne.n	80084c4 <HAL_RCC_OscConfig+0xc0>
 80084aa:	4b76      	ldr	r3, [pc, #472]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a75      	ldr	r2, [pc, #468]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084b4:	6013      	str	r3, [r2, #0]
 80084b6:	4b73      	ldr	r3, [pc, #460]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a72      	ldr	r2, [pc, #456]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084c0:	6013      	str	r3, [r2, #0]
 80084c2:	e00b      	b.n	80084dc <HAL_RCC_OscConfig+0xd8>
 80084c4:	4b6f      	ldr	r3, [pc, #444]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a6e      	ldr	r2, [pc, #440]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	4b6c      	ldr	r3, [pc, #432]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a6b      	ldr	r2, [pc, #428]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80084d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d013      	beq.n	800850c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084e4:	f7fd f8f6 	bl	80056d4 <HAL_GetTick>
 80084e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084ea:	e008      	b.n	80084fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084ec:	f7fd f8f2 	bl	80056d4 <HAL_GetTick>
 80084f0:	4602      	mov	r2, r0
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	2b64      	cmp	r3, #100	; 0x64
 80084f8:	d901      	bls.n	80084fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e21f      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084fe:	4b61      	ldr	r3, [pc, #388]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d0f0      	beq.n	80084ec <HAL_RCC_OscConfig+0xe8>
 800850a:	e014      	b.n	8008536 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800850c:	f7fd f8e2 	bl	80056d4 <HAL_GetTick>
 8008510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008512:	e008      	b.n	8008526 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008514:	f7fd f8de 	bl	80056d4 <HAL_GetTick>
 8008518:	4602      	mov	r2, r0
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	2b64      	cmp	r3, #100	; 0x64
 8008520:	d901      	bls.n	8008526 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008522:	2303      	movs	r3, #3
 8008524:	e20b      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008526:	4b57      	ldr	r3, [pc, #348]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1f0      	bne.n	8008514 <HAL_RCC_OscConfig+0x110>
 8008532:	e000      	b.n	8008536 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 0302 	and.w	r3, r3, #2
 800853e:	2b00      	cmp	r3, #0
 8008540:	d069      	beq.n	8008616 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008542:	4b50      	ldr	r3, [pc, #320]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f003 030c 	and.w	r3, r3, #12
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00b      	beq.n	8008566 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800854e:	4b4d      	ldr	r3, [pc, #308]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f003 030c 	and.w	r3, r3, #12
 8008556:	2b08      	cmp	r3, #8
 8008558:	d11c      	bne.n	8008594 <HAL_RCC_OscConfig+0x190>
 800855a:	4b4a      	ldr	r3, [pc, #296]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008562:	2b00      	cmp	r3, #0
 8008564:	d116      	bne.n	8008594 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008566:	4b47      	ldr	r3, [pc, #284]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0302 	and.w	r3, r3, #2
 800856e:	2b00      	cmp	r3, #0
 8008570:	d005      	beq.n	800857e <HAL_RCC_OscConfig+0x17a>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	2b01      	cmp	r3, #1
 8008578:	d001      	beq.n	800857e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e1df      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800857e:	4b41      	ldr	r3, [pc, #260]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	493d      	ldr	r1, [pc, #244]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800858e:	4313      	orrs	r3, r2
 8008590:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008592:	e040      	b.n	8008616 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d023      	beq.n	80085e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800859c:	4b39      	ldr	r3, [pc, #228]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a38      	ldr	r2, [pc, #224]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80085a2:	f043 0301 	orr.w	r3, r3, #1
 80085a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a8:	f7fd f894 	bl	80056d4 <HAL_GetTick>
 80085ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085ae:	e008      	b.n	80085c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085b0:	f7fd f890 	bl	80056d4 <HAL_GetTick>
 80085b4:	4602      	mov	r2, r0
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	2b02      	cmp	r3, #2
 80085bc:	d901      	bls.n	80085c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80085be:	2303      	movs	r3, #3
 80085c0:	e1bd      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085c2:	4b30      	ldr	r3, [pc, #192]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f003 0302 	and.w	r3, r3, #2
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d0f0      	beq.n	80085b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ce:	4b2d      	ldr	r3, [pc, #180]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	00db      	lsls	r3, r3, #3
 80085dc:	4929      	ldr	r1, [pc, #164]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80085de:	4313      	orrs	r3, r2
 80085e0:	600b      	str	r3, [r1, #0]
 80085e2:	e018      	b.n	8008616 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085e4:	4b27      	ldr	r3, [pc, #156]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a26      	ldr	r2, [pc, #152]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 80085ea:	f023 0301 	bic.w	r3, r3, #1
 80085ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f0:	f7fd f870 	bl	80056d4 <HAL_GetTick>
 80085f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085f6:	e008      	b.n	800860a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085f8:	f7fd f86c 	bl	80056d4 <HAL_GetTick>
 80085fc:	4602      	mov	r2, r0
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	2b02      	cmp	r3, #2
 8008604:	d901      	bls.n	800860a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e199      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800860a:	4b1e      	ldr	r3, [pc, #120]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0302 	and.w	r3, r3, #2
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1f0      	bne.n	80085f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 0308 	and.w	r3, r3, #8
 800861e:	2b00      	cmp	r3, #0
 8008620:	d038      	beq.n	8008694 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	695b      	ldr	r3, [r3, #20]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d019      	beq.n	800865e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800862a:	4b16      	ldr	r3, [pc, #88]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 800862c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800862e:	4a15      	ldr	r2, [pc, #84]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008630:	f043 0301 	orr.w	r3, r3, #1
 8008634:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008636:	f7fd f84d 	bl	80056d4 <HAL_GetTick>
 800863a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800863c:	e008      	b.n	8008650 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800863e:	f7fd f849 	bl	80056d4 <HAL_GetTick>
 8008642:	4602      	mov	r2, r0
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	2b02      	cmp	r3, #2
 800864a:	d901      	bls.n	8008650 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	e176      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008650:	4b0c      	ldr	r3, [pc, #48]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008654:	f003 0302 	and.w	r3, r3, #2
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0f0      	beq.n	800863e <HAL_RCC_OscConfig+0x23a>
 800865c:	e01a      	b.n	8008694 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800865e:	4b09      	ldr	r3, [pc, #36]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008662:	4a08      	ldr	r2, [pc, #32]	; (8008684 <HAL_RCC_OscConfig+0x280>)
 8008664:	f023 0301 	bic.w	r3, r3, #1
 8008668:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800866a:	f7fd f833 	bl	80056d4 <HAL_GetTick>
 800866e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008670:	e00a      	b.n	8008688 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008672:	f7fd f82f 	bl	80056d4 <HAL_GetTick>
 8008676:	4602      	mov	r2, r0
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	2b02      	cmp	r3, #2
 800867e:	d903      	bls.n	8008688 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008680:	2303      	movs	r3, #3
 8008682:	e15c      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
 8008684:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008688:	4b91      	ldr	r3, [pc, #580]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800868a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800868c:	f003 0302 	and.w	r3, r3, #2
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1ee      	bne.n	8008672 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f003 0304 	and.w	r3, r3, #4
 800869c:	2b00      	cmp	r3, #0
 800869e:	f000 80a4 	beq.w	80087ea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086a2:	4b8b      	ldr	r3, [pc, #556]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80086a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d10d      	bne.n	80086ca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80086ae:	4b88      	ldr	r3, [pc, #544]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80086b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b2:	4a87      	ldr	r2, [pc, #540]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80086b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086b8:	6413      	str	r3, [r2, #64]	; 0x40
 80086ba:	4b85      	ldr	r3, [pc, #532]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80086bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086c2:	60bb      	str	r3, [r7, #8]
 80086c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086c6:	2301      	movs	r3, #1
 80086c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086ca:	4b82      	ldr	r3, [pc, #520]	; (80088d4 <HAL_RCC_OscConfig+0x4d0>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d118      	bne.n	8008708 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80086d6:	4b7f      	ldr	r3, [pc, #508]	; (80088d4 <HAL_RCC_OscConfig+0x4d0>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a7e      	ldr	r2, [pc, #504]	; (80088d4 <HAL_RCC_OscConfig+0x4d0>)
 80086dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086e2:	f7fc fff7 	bl	80056d4 <HAL_GetTick>
 80086e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086e8:	e008      	b.n	80086fc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086ea:	f7fc fff3 	bl	80056d4 <HAL_GetTick>
 80086ee:	4602      	mov	r2, r0
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	2b64      	cmp	r3, #100	; 0x64
 80086f6:	d901      	bls.n	80086fc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80086f8:	2303      	movs	r3, #3
 80086fa:	e120      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086fc:	4b75      	ldr	r3, [pc, #468]	; (80088d4 <HAL_RCC_OscConfig+0x4d0>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008704:	2b00      	cmp	r3, #0
 8008706:	d0f0      	beq.n	80086ea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d106      	bne.n	800871e <HAL_RCC_OscConfig+0x31a>
 8008710:	4b6f      	ldr	r3, [pc, #444]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008714:	4a6e      	ldr	r2, [pc, #440]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008716:	f043 0301 	orr.w	r3, r3, #1
 800871a:	6713      	str	r3, [r2, #112]	; 0x70
 800871c:	e02d      	b.n	800877a <HAL_RCC_OscConfig+0x376>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d10c      	bne.n	8008740 <HAL_RCC_OscConfig+0x33c>
 8008726:	4b6a      	ldr	r3, [pc, #424]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800872a:	4a69      	ldr	r2, [pc, #420]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800872c:	f023 0301 	bic.w	r3, r3, #1
 8008730:	6713      	str	r3, [r2, #112]	; 0x70
 8008732:	4b67      	ldr	r3, [pc, #412]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008736:	4a66      	ldr	r2, [pc, #408]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008738:	f023 0304 	bic.w	r3, r3, #4
 800873c:	6713      	str	r3, [r2, #112]	; 0x70
 800873e:	e01c      	b.n	800877a <HAL_RCC_OscConfig+0x376>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	2b05      	cmp	r3, #5
 8008746:	d10c      	bne.n	8008762 <HAL_RCC_OscConfig+0x35e>
 8008748:	4b61      	ldr	r3, [pc, #388]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800874a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800874c:	4a60      	ldr	r2, [pc, #384]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800874e:	f043 0304 	orr.w	r3, r3, #4
 8008752:	6713      	str	r3, [r2, #112]	; 0x70
 8008754:	4b5e      	ldr	r3, [pc, #376]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008758:	4a5d      	ldr	r2, [pc, #372]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800875a:	f043 0301 	orr.w	r3, r3, #1
 800875e:	6713      	str	r3, [r2, #112]	; 0x70
 8008760:	e00b      	b.n	800877a <HAL_RCC_OscConfig+0x376>
 8008762:	4b5b      	ldr	r3, [pc, #364]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008766:	4a5a      	ldr	r2, [pc, #360]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008768:	f023 0301 	bic.w	r3, r3, #1
 800876c:	6713      	str	r3, [r2, #112]	; 0x70
 800876e:	4b58      	ldr	r3, [pc, #352]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008772:	4a57      	ldr	r2, [pc, #348]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008774:	f023 0304 	bic.w	r3, r3, #4
 8008778:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d015      	beq.n	80087ae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008782:	f7fc ffa7 	bl	80056d4 <HAL_GetTick>
 8008786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008788:	e00a      	b.n	80087a0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800878a:	f7fc ffa3 	bl	80056d4 <HAL_GetTick>
 800878e:	4602      	mov	r2, r0
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	1ad3      	subs	r3, r2, r3
 8008794:	f241 3288 	movw	r2, #5000	; 0x1388
 8008798:	4293      	cmp	r3, r2
 800879a:	d901      	bls.n	80087a0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800879c:	2303      	movs	r3, #3
 800879e:	e0ce      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087a0:	4b4b      	ldr	r3, [pc, #300]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80087a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087a4:	f003 0302 	and.w	r3, r3, #2
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d0ee      	beq.n	800878a <HAL_RCC_OscConfig+0x386>
 80087ac:	e014      	b.n	80087d8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087ae:	f7fc ff91 	bl	80056d4 <HAL_GetTick>
 80087b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087b4:	e00a      	b.n	80087cc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087b6:	f7fc ff8d 	bl	80056d4 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d901      	bls.n	80087cc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80087c8:	2303      	movs	r3, #3
 80087ca:	e0b8      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087cc:	4b40      	ldr	r3, [pc, #256]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80087ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087d0:	f003 0302 	and.w	r3, r3, #2
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d1ee      	bne.n	80087b6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80087d8:	7dfb      	ldrb	r3, [r7, #23]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d105      	bne.n	80087ea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087de:	4b3c      	ldr	r3, [pc, #240]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80087e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e2:	4a3b      	ldr	r2, [pc, #236]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80087e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	699b      	ldr	r3, [r3, #24]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 80a4 	beq.w	800893c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087f4:	4b36      	ldr	r3, [pc, #216]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	f003 030c 	and.w	r3, r3, #12
 80087fc:	2b08      	cmp	r3, #8
 80087fe:	d06b      	beq.n	80088d8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	699b      	ldr	r3, [r3, #24]
 8008804:	2b02      	cmp	r3, #2
 8008806:	d149      	bne.n	800889c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008808:	4b31      	ldr	r3, [pc, #196]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a30      	ldr	r2, [pc, #192]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800880e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008814:	f7fc ff5e 	bl	80056d4 <HAL_GetTick>
 8008818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800881a:	e008      	b.n	800882e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800881c:	f7fc ff5a 	bl	80056d4 <HAL_GetTick>
 8008820:	4602      	mov	r2, r0
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	2b02      	cmp	r3, #2
 8008828:	d901      	bls.n	800882e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800882a:	2303      	movs	r3, #3
 800882c:	e087      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800882e:	4b28      	ldr	r3, [pc, #160]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1f0      	bne.n	800881c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69da      	ldr	r2, [r3, #28]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	431a      	orrs	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008848:	019b      	lsls	r3, r3, #6
 800884a:	431a      	orrs	r2, r3
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008850:	085b      	lsrs	r3, r3, #1
 8008852:	3b01      	subs	r3, #1
 8008854:	041b      	lsls	r3, r3, #16
 8008856:	431a      	orrs	r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800885c:	061b      	lsls	r3, r3, #24
 800885e:	4313      	orrs	r3, r2
 8008860:	4a1b      	ldr	r2, [pc, #108]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008862:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008866:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008868:	4b19      	ldr	r3, [pc, #100]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a18      	ldr	r2, [pc, #96]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800886e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008872:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008874:	f7fc ff2e 	bl	80056d4 <HAL_GetTick>
 8008878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800887a:	e008      	b.n	800888e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800887c:	f7fc ff2a 	bl	80056d4 <HAL_GetTick>
 8008880:	4602      	mov	r2, r0
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	1ad3      	subs	r3, r2, r3
 8008886:	2b02      	cmp	r3, #2
 8008888:	d901      	bls.n	800888e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800888a:	2303      	movs	r3, #3
 800888c:	e057      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800888e:	4b10      	ldr	r3, [pc, #64]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008896:	2b00      	cmp	r3, #0
 8008898:	d0f0      	beq.n	800887c <HAL_RCC_OscConfig+0x478>
 800889a:	e04f      	b.n	800893c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800889c:	4b0c      	ldr	r3, [pc, #48]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a0b      	ldr	r2, [pc, #44]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80088a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088a8:	f7fc ff14 	bl	80056d4 <HAL_GetTick>
 80088ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088ae:	e008      	b.n	80088c2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088b0:	f7fc ff10 	bl	80056d4 <HAL_GetTick>
 80088b4:	4602      	mov	r2, r0
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	d901      	bls.n	80088c2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80088be:	2303      	movs	r3, #3
 80088c0:	e03d      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088c2:	4b03      	ldr	r3, [pc, #12]	; (80088d0 <HAL_RCC_OscConfig+0x4cc>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d1f0      	bne.n	80088b0 <HAL_RCC_OscConfig+0x4ac>
 80088ce:	e035      	b.n	800893c <HAL_RCC_OscConfig+0x538>
 80088d0:	40023800 	.word	0x40023800
 80088d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80088d8:	4b1b      	ldr	r3, [pc, #108]	; (8008948 <HAL_RCC_OscConfig+0x544>)
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d028      	beq.n	8008938 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d121      	bne.n	8008938 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088fe:	429a      	cmp	r2, r3
 8008900:	d11a      	bne.n	8008938 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008908:	4013      	ands	r3, r2
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800890e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008910:	4293      	cmp	r3, r2
 8008912:	d111      	bne.n	8008938 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891e:	085b      	lsrs	r3, r3, #1
 8008920:	3b01      	subs	r3, #1
 8008922:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008924:	429a      	cmp	r2, r3
 8008926:	d107      	bne.n	8008938 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008932:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008934:	429a      	cmp	r2, r3
 8008936:	d001      	beq.n	800893c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e000      	b.n	800893e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3718      	adds	r7, #24
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	40023800 	.word	0x40023800

0800894c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008956:	2300      	movs	r3, #0
 8008958:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d101      	bne.n	8008964 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e0d0      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008964:	4b6a      	ldr	r3, [pc, #424]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 030f 	and.w	r3, r3, #15
 800896c:	683a      	ldr	r2, [r7, #0]
 800896e:	429a      	cmp	r2, r3
 8008970:	d910      	bls.n	8008994 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008972:	4b67      	ldr	r3, [pc, #412]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f023 020f 	bic.w	r2, r3, #15
 800897a:	4965      	ldr	r1, [pc, #404]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	4313      	orrs	r3, r2
 8008980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008982:	4b63      	ldr	r3, [pc, #396]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 030f 	and.w	r3, r3, #15
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	429a      	cmp	r2, r3
 800898e:	d001      	beq.n	8008994 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e0b8      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 0302 	and.w	r3, r3, #2
 800899c:	2b00      	cmp	r3, #0
 800899e:	d020      	beq.n	80089e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f003 0304 	and.w	r3, r3, #4
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d005      	beq.n	80089b8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80089ac:	4b59      	ldr	r3, [pc, #356]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	4a58      	ldr	r2, [pc, #352]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80089b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f003 0308 	and.w	r3, r3, #8
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d005      	beq.n	80089d0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80089c4:	4b53      	ldr	r3, [pc, #332]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	4a52      	ldr	r2, [pc, #328]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80089ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089d0:	4b50      	ldr	r3, [pc, #320]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	494d      	ldr	r1, [pc, #308]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089de:	4313      	orrs	r3, r2
 80089e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f003 0301 	and.w	r3, r3, #1
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d040      	beq.n	8008a70 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	d107      	bne.n	8008a06 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089f6:	4b47      	ldr	r3, [pc, #284]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d115      	bne.n	8008a2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e07f      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d107      	bne.n	8008a1e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a0e:	4b41      	ldr	r3, [pc, #260]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d109      	bne.n	8008a2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e073      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a1e:	4b3d      	ldr	r3, [pc, #244]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f003 0302 	and.w	r3, r3, #2
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d101      	bne.n	8008a2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e06b      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a2e:	4b39      	ldr	r3, [pc, #228]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	f023 0203 	bic.w	r2, r3, #3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	4936      	ldr	r1, [pc, #216]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a40:	f7fc fe48 	bl	80056d4 <HAL_GetTick>
 8008a44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a46:	e00a      	b.n	8008a5e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a48:	f7fc fe44 	bl	80056d4 <HAL_GetTick>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d901      	bls.n	8008a5e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008a5a:	2303      	movs	r3, #3
 8008a5c:	e053      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a5e:	4b2d      	ldr	r3, [pc, #180]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	f003 020c 	and.w	r2, r3, #12
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d1eb      	bne.n	8008a48 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a70:	4b27      	ldr	r3, [pc, #156]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 030f 	and.w	r3, r3, #15
 8008a78:	683a      	ldr	r2, [r7, #0]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d210      	bcs.n	8008aa0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a7e:	4b24      	ldr	r3, [pc, #144]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f023 020f 	bic.w	r2, r3, #15
 8008a86:	4922      	ldr	r1, [pc, #136]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a8e:	4b20      	ldr	r3, [pc, #128]	; (8008b10 <HAL_RCC_ClockConfig+0x1c4>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 030f 	and.w	r3, r3, #15
 8008a96:	683a      	ldr	r2, [r7, #0]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d001      	beq.n	8008aa0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	e032      	b.n	8008b06 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f003 0304 	and.w	r3, r3, #4
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d008      	beq.n	8008abe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008aac:	4b19      	ldr	r3, [pc, #100]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	4916      	ldr	r1, [pc, #88]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008aba:	4313      	orrs	r3, r2
 8008abc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0308 	and.w	r3, r3, #8
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d009      	beq.n	8008ade <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008aca:	4b12      	ldr	r3, [pc, #72]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	00db      	lsls	r3, r3, #3
 8008ad8:	490e      	ldr	r1, [pc, #56]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008ada:	4313      	orrs	r3, r2
 8008adc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008ade:	f000 f821 	bl	8008b24 <HAL_RCC_GetSysClockFreq>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	4b0b      	ldr	r3, [pc, #44]	; (8008b14 <HAL_RCC_ClockConfig+0x1c8>)
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	091b      	lsrs	r3, r3, #4
 8008aea:	f003 030f 	and.w	r3, r3, #15
 8008aee:	490a      	ldr	r1, [pc, #40]	; (8008b18 <HAL_RCC_ClockConfig+0x1cc>)
 8008af0:	5ccb      	ldrb	r3, [r1, r3]
 8008af2:	fa22 f303 	lsr.w	r3, r2, r3
 8008af6:	4a09      	ldr	r2, [pc, #36]	; (8008b1c <HAL_RCC_ClockConfig+0x1d0>)
 8008af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008afa:	4b09      	ldr	r3, [pc, #36]	; (8008b20 <HAL_RCC_ClockConfig+0x1d4>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7fc fcb2 	bl	8005468 <HAL_InitTick>

  return HAL_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
 8008b0e:	bf00      	nop
 8008b10:	40023c00 	.word	0x40023c00
 8008b14:	40023800 	.word	0x40023800
 8008b18:	08011460 	.word	0x08011460
 8008b1c:	20000054 	.word	0x20000054
 8008b20:	20000058 	.word	0x20000058

08008b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b24:	b5b0      	push	{r4, r5, r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008b2a:	2100      	movs	r1, #0
 8008b2c:	6079      	str	r1, [r7, #4]
 8008b2e:	2100      	movs	r1, #0
 8008b30:	60f9      	str	r1, [r7, #12]
 8008b32:	2100      	movs	r1, #0
 8008b34:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8008b36:	2100      	movs	r1, #0
 8008b38:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b3a:	4952      	ldr	r1, [pc, #328]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b3c:	6889      	ldr	r1, [r1, #8]
 8008b3e:	f001 010c 	and.w	r1, r1, #12
 8008b42:	2908      	cmp	r1, #8
 8008b44:	d00d      	beq.n	8008b62 <HAL_RCC_GetSysClockFreq+0x3e>
 8008b46:	2908      	cmp	r1, #8
 8008b48:	f200 8094 	bhi.w	8008c74 <HAL_RCC_GetSysClockFreq+0x150>
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	d002      	beq.n	8008b56 <HAL_RCC_GetSysClockFreq+0x32>
 8008b50:	2904      	cmp	r1, #4
 8008b52:	d003      	beq.n	8008b5c <HAL_RCC_GetSysClockFreq+0x38>
 8008b54:	e08e      	b.n	8008c74 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b56:	4b4c      	ldr	r3, [pc, #304]	; (8008c88 <HAL_RCC_GetSysClockFreq+0x164>)
 8008b58:	60bb      	str	r3, [r7, #8]
      break;
 8008b5a:	e08e      	b.n	8008c7a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b5c:	4b4b      	ldr	r3, [pc, #300]	; (8008c8c <HAL_RCC_GetSysClockFreq+0x168>)
 8008b5e:	60bb      	str	r3, [r7, #8]
      break;
 8008b60:	e08b      	b.n	8008c7a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b62:	4948      	ldr	r1, [pc, #288]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b64:	6849      	ldr	r1, [r1, #4]
 8008b66:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8008b6a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008b6c:	4945      	ldr	r1, [pc, #276]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b6e:	6849      	ldr	r1, [r1, #4]
 8008b70:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8008b74:	2900      	cmp	r1, #0
 8008b76:	d024      	beq.n	8008bc2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b78:	4942      	ldr	r1, [pc, #264]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b7a:	6849      	ldr	r1, [r1, #4]
 8008b7c:	0989      	lsrs	r1, r1, #6
 8008b7e:	4608      	mov	r0, r1
 8008b80:	f04f 0100 	mov.w	r1, #0
 8008b84:	f240 14ff 	movw	r4, #511	; 0x1ff
 8008b88:	f04f 0500 	mov.w	r5, #0
 8008b8c:	ea00 0204 	and.w	r2, r0, r4
 8008b90:	ea01 0305 	and.w	r3, r1, r5
 8008b94:	493d      	ldr	r1, [pc, #244]	; (8008c8c <HAL_RCC_GetSysClockFreq+0x168>)
 8008b96:	fb01 f003 	mul.w	r0, r1, r3
 8008b9a:	2100      	movs	r1, #0
 8008b9c:	fb01 f102 	mul.w	r1, r1, r2
 8008ba0:	1844      	adds	r4, r0, r1
 8008ba2:	493a      	ldr	r1, [pc, #232]	; (8008c8c <HAL_RCC_GetSysClockFreq+0x168>)
 8008ba4:	fba2 0101 	umull	r0, r1, r2, r1
 8008ba8:	1863      	adds	r3, r4, r1
 8008baa:	4619      	mov	r1, r3
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	461a      	mov	r2, r3
 8008bb0:	f04f 0300 	mov.w	r3, #0
 8008bb4:	f7f7 ff72 	bl	8000a9c <__aeabi_uldivmod>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	60fb      	str	r3, [r7, #12]
 8008bc0:	e04a      	b.n	8008c58 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bc2:	4b30      	ldr	r3, [pc, #192]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x160>)
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	099b      	lsrs	r3, r3, #6
 8008bc8:	461a      	mov	r2, r3
 8008bca:	f04f 0300 	mov.w	r3, #0
 8008bce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008bd2:	f04f 0100 	mov.w	r1, #0
 8008bd6:	ea02 0400 	and.w	r4, r2, r0
 8008bda:	ea03 0501 	and.w	r5, r3, r1
 8008bde:	4620      	mov	r0, r4
 8008be0:	4629      	mov	r1, r5
 8008be2:	f04f 0200 	mov.w	r2, #0
 8008be6:	f04f 0300 	mov.w	r3, #0
 8008bea:	014b      	lsls	r3, r1, #5
 8008bec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008bf0:	0142      	lsls	r2, r0, #5
 8008bf2:	4610      	mov	r0, r2
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	1b00      	subs	r0, r0, r4
 8008bf8:	eb61 0105 	sbc.w	r1, r1, r5
 8008bfc:	f04f 0200 	mov.w	r2, #0
 8008c00:	f04f 0300 	mov.w	r3, #0
 8008c04:	018b      	lsls	r3, r1, #6
 8008c06:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008c0a:	0182      	lsls	r2, r0, #6
 8008c0c:	1a12      	subs	r2, r2, r0
 8008c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8008c12:	f04f 0000 	mov.w	r0, #0
 8008c16:	f04f 0100 	mov.w	r1, #0
 8008c1a:	00d9      	lsls	r1, r3, #3
 8008c1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c20:	00d0      	lsls	r0, r2, #3
 8008c22:	4602      	mov	r2, r0
 8008c24:	460b      	mov	r3, r1
 8008c26:	1912      	adds	r2, r2, r4
 8008c28:	eb45 0303 	adc.w	r3, r5, r3
 8008c2c:	f04f 0000 	mov.w	r0, #0
 8008c30:	f04f 0100 	mov.w	r1, #0
 8008c34:	0299      	lsls	r1, r3, #10
 8008c36:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008c3a:	0290      	lsls	r0, r2, #10
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	460b      	mov	r3, r1
 8008c40:	4610      	mov	r0, r2
 8008c42:	4619      	mov	r1, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	461a      	mov	r2, r3
 8008c48:	f04f 0300 	mov.w	r3, #0
 8008c4c:	f7f7 ff26 	bl	8000a9c <__aeabi_uldivmod>
 8008c50:	4602      	mov	r2, r0
 8008c52:	460b      	mov	r3, r1
 8008c54:	4613      	mov	r3, r2
 8008c56:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008c58:	4b0a      	ldr	r3, [pc, #40]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x160>)
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	0c1b      	lsrs	r3, r3, #16
 8008c5e:	f003 0303 	and.w	r3, r3, #3
 8008c62:	3301      	adds	r3, #1
 8008c64:	005b      	lsls	r3, r3, #1
 8008c66:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c70:	60bb      	str	r3, [r7, #8]
      break;
 8008c72:	e002      	b.n	8008c7a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c74:	4b04      	ldr	r3, [pc, #16]	; (8008c88 <HAL_RCC_GetSysClockFreq+0x164>)
 8008c76:	60bb      	str	r3, [r7, #8]
      break;
 8008c78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bdb0      	pop	{r4, r5, r7, pc}
 8008c84:	40023800 	.word	0x40023800
 8008c88:	00f42400 	.word	0x00f42400
 8008c8c:	017d7840 	.word	0x017d7840

08008c90 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c90:	b480      	push	{r7}
 8008c92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008c94:	4b03      	ldr	r3, [pc, #12]	; (8008ca4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008c96:	681b      	ldr	r3, [r3, #0]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	20000054 	.word	0x20000054

08008ca8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008cac:	f7ff fff0 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	4b05      	ldr	r3, [pc, #20]	; (8008cc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	0a9b      	lsrs	r3, r3, #10
 8008cb8:	f003 0307 	and.w	r3, r3, #7
 8008cbc:	4903      	ldr	r1, [pc, #12]	; (8008ccc <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cbe:	5ccb      	ldrb	r3, [r1, r3]
 8008cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	40023800 	.word	0x40023800
 8008ccc:	08011470 	.word	0x08011470

08008cd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008cd4:	f7ff ffdc 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	4b05      	ldr	r3, [pc, #20]	; (8008cf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	0b5b      	lsrs	r3, r3, #13
 8008ce0:	f003 0307 	and.w	r3, r3, #7
 8008ce4:	4903      	ldr	r1, [pc, #12]	; (8008cf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ce6:	5ccb      	ldrb	r3, [r1, r3]
 8008ce8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	40023800 	.word	0x40023800
 8008cf4:	08011470 	.word	0x08011470

08008cf8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	220f      	movs	r2, #15
 8008d06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d08:	4b12      	ldr	r3, [pc, #72]	; (8008d54 <HAL_RCC_GetClockConfig+0x5c>)
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	f003 0203 	and.w	r2, r3, #3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d14:	4b0f      	ldr	r3, [pc, #60]	; (8008d54 <HAL_RCC_GetClockConfig+0x5c>)
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008d20:	4b0c      	ldr	r3, [pc, #48]	; (8008d54 <HAL_RCC_GetClockConfig+0x5c>)
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008d2c:	4b09      	ldr	r3, [pc, #36]	; (8008d54 <HAL_RCC_GetClockConfig+0x5c>)
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	08db      	lsrs	r3, r3, #3
 8008d32:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d3a:	4b07      	ldr	r3, [pc, #28]	; (8008d58 <HAL_RCC_GetClockConfig+0x60>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 020f 	and.w	r2, r3, #15
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	601a      	str	r2, [r3, #0]
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	40023800 	.word	0x40023800
 8008d58:	40023c00 	.word	0x40023c00

08008d5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b088      	sub	sp, #32
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008d64:	2300      	movs	r3, #0
 8008d66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008d70:	2300      	movs	r3, #0
 8008d72:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008d74:	2300      	movs	r3, #0
 8008d76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f003 0301 	and.w	r3, r3, #1
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d012      	beq.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008d84:	4b69      	ldr	r3, [pc, #420]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	4a68      	ldr	r2, [pc, #416]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d8a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008d8e:	6093      	str	r3, [r2, #8]
 8008d90:	4b66      	ldr	r3, [pc, #408]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d92:	689a      	ldr	r2, [r3, #8]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d98:	4964      	ldr	r1, [pc, #400]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d101      	bne.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008da6:	2301      	movs	r3, #1
 8008da8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d017      	beq.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008db6:	4b5d      	ldr	r3, [pc, #372]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008dbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dc4:	4959      	ldr	r1, [pc, #356]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008dd4:	d101      	bne.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d101      	bne.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008de2:	2301      	movs	r3, #1
 8008de4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d017      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008df2:	4b4e      	ldr	r3, [pc, #312]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008df8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e00:	494a      	ldr	r1, [pc, #296]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e02:	4313      	orrs	r3, r2
 8008e04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e10:	d101      	bne.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008e12:	2301      	movs	r3, #1
 8008e14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d101      	bne.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d001      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0320 	and.w	r3, r3, #32
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 808b 	beq.w	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008e40:	4b3a      	ldr	r3, [pc, #232]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e44:	4a39      	ldr	r2, [pc, #228]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e4a:	6413      	str	r3, [r2, #64]	; 0x40
 8008e4c:	4b37      	ldr	r3, [pc, #220]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e54:	60bb      	str	r3, [r7, #8]
 8008e56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008e58:	4b35      	ldr	r3, [pc, #212]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a34      	ldr	r2, [pc, #208]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e64:	f7fc fc36 	bl	80056d4 <HAL_GetTick>
 8008e68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008e6a:	e008      	b.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e6c:	f7fc fc32 	bl	80056d4 <HAL_GetTick>
 8008e70:	4602      	mov	r2, r0
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	1ad3      	subs	r3, r2, r3
 8008e76:	2b64      	cmp	r3, #100	; 0x64
 8008e78:	d901      	bls.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008e7a:	2303      	movs	r3, #3
 8008e7c:	e355      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008e7e:	4b2c      	ldr	r3, [pc, #176]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d0f0      	beq.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008e8a:	4b28      	ldr	r3, [pc, #160]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d035      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ea2:	693a      	ldr	r2, [r7, #16]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d02e      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ea8:	4b20      	ldr	r3, [pc, #128]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008eb0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008eb2:	4b1e      	ldr	r3, [pc, #120]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eb6:	4a1d      	ldr	r2, [pc, #116]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ebc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008ebe:	4b1b      	ldr	r3, [pc, #108]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ec2:	4a1a      	ldr	r2, [pc, #104]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ec8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008eca:	4a18      	ldr	r2, [pc, #96]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008ed0:	4b16      	ldr	r3, [pc, #88]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ed4:	f003 0301 	and.w	r3, r3, #1
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d114      	bne.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008edc:	f7fc fbfa 	bl	80056d4 <HAL_GetTick>
 8008ee0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ee2:	e00a      	b.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ee4:	f7fc fbf6 	bl	80056d4 <HAL_GetTick>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d901      	bls.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	e317      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008efa:	4b0c      	ldr	r3, [pc, #48]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008efe:	f003 0302 	and.w	r3, r3, #2
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d0ee      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f12:	d111      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008f14:	4b05      	ldr	r3, [pc, #20]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008f20:	4b04      	ldr	r3, [pc, #16]	; (8008f34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008f22:	400b      	ands	r3, r1
 8008f24:	4901      	ldr	r1, [pc, #4]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f26:	4313      	orrs	r3, r2
 8008f28:	608b      	str	r3, [r1, #8]
 8008f2a:	e00b      	b.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008f2c:	40023800 	.word	0x40023800
 8008f30:	40007000 	.word	0x40007000
 8008f34:	0ffffcff 	.word	0x0ffffcff
 8008f38:	4bb0      	ldr	r3, [pc, #704]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	4aaf      	ldr	r2, [pc, #700]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f3e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008f42:	6093      	str	r3, [r2, #8]
 8008f44:	4bad      	ldr	r3, [pc, #692]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f50:	49aa      	ldr	r1, [pc, #680]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f52:	4313      	orrs	r3, r2
 8008f54:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 0310 	and.w	r3, r3, #16
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d010      	beq.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008f62:	4ba6      	ldr	r3, [pc, #664]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f68:	4aa4      	ldr	r2, [pc, #656]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f6e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008f72:	4ba2      	ldr	r3, [pc, #648]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f74:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7c:	499f      	ldr	r1, [pc, #636]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00a      	beq.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008f90:	4b9a      	ldr	r3, [pc, #616]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f9e:	4997      	ldr	r1, [pc, #604]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00a      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008fb2:	4b92      	ldr	r3, [pc, #584]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fb8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008fc0:	498e      	ldr	r1, [pc, #568]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d00a      	beq.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008fd4:	4b89      	ldr	r3, [pc, #548]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008fe2:	4986      	ldr	r1, [pc, #536]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00a      	beq.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ff6:	4b81      	ldr	r3, [pc, #516]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ffc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009004:	497d      	ldr	r1, [pc, #500]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009006:	4313      	orrs	r3, r2
 8009008:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00a      	beq.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009018:	4b78      	ldr	r3, [pc, #480]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800901a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800901e:	f023 0203 	bic.w	r2, r3, #3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009026:	4975      	ldr	r1, [pc, #468]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009028:	4313      	orrs	r3, r2
 800902a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009036:	2b00      	cmp	r3, #0
 8009038:	d00a      	beq.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800903a:	4b70      	ldr	r3, [pc, #448]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800903c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009040:	f023 020c 	bic.w	r2, r3, #12
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009048:	496c      	ldr	r1, [pc, #432]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800904a:	4313      	orrs	r3, r2
 800904c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00a      	beq.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800905c:	4b67      	ldr	r3, [pc, #412]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800905e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009062:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800906a:	4964      	ldr	r1, [pc, #400]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800906c:	4313      	orrs	r3, r2
 800906e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00a      	beq.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800907e:	4b5f      	ldr	r3, [pc, #380]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009084:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800908c:	495b      	ldr	r1, [pc, #364]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800908e:	4313      	orrs	r3, r2
 8009090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00a      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80090a0:	4b56      	ldr	r3, [pc, #344]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090ae:	4953      	ldr	r1, [pc, #332]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80090b0:	4313      	orrs	r3, r2
 80090b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00a      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80090c2:	4b4e      	ldr	r3, [pc, #312]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80090c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090d0:	494a      	ldr	r1, [pc, #296]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80090d2:	4313      	orrs	r3, r2
 80090d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00a      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80090e4:	4b45      	ldr	r3, [pc, #276]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80090e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090f2:	4942      	ldr	r1, [pc, #264]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80090f4:	4313      	orrs	r3, r2
 80090f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00a      	beq.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009106:	4b3d      	ldr	r3, [pc, #244]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800910c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009114:	4939      	ldr	r1, [pc, #228]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009116:	4313      	orrs	r3, r2
 8009118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00a      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009128:	4b34      	ldr	r3, [pc, #208]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800912a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800912e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009136:	4931      	ldr	r1, [pc, #196]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009138:	4313      	orrs	r3, r2
 800913a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009146:	2b00      	cmp	r3, #0
 8009148:	d011      	beq.n	800916e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800914a:	4b2c      	ldr	r3, [pc, #176]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800914c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009150:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009158:	4928      	ldr	r1, [pc, #160]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800915a:	4313      	orrs	r3, r2
 800915c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009164:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009168:	d101      	bne.n	800916e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800916a:	2301      	movs	r3, #1
 800916c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f003 0308 	and.w	r3, r3, #8
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800917a:	2301      	movs	r3, #1
 800917c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00a      	beq.n	80091a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800918a:	4b1c      	ldr	r3, [pc, #112]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800918c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009190:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009198:	4918      	ldr	r1, [pc, #96]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800919a:	4313      	orrs	r3, r2
 800919c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00b      	beq.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80091ac:	4b13      	ldr	r3, [pc, #76]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80091ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80091bc:	490f      	ldr	r1, [pc, #60]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80091be:	4313      	orrs	r3, r2
 80091c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80091c4:	69fb      	ldr	r3, [r7, #28]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d005      	beq.n	80091d6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091d2:	f040 80d8 	bne.w	8009386 <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80091d6:	4b09      	ldr	r3, [pc, #36]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a08      	ldr	r2, [pc, #32]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80091dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80091e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091e2:	f7fc fa77 	bl	80056d4 <HAL_GetTick>
 80091e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80091e8:	e00a      	b.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80091ea:	f7fc fa73 	bl	80056d4 <HAL_GetTick>
 80091ee:	4602      	mov	r2, r0
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	1ad3      	subs	r3, r2, r3
 80091f4:	2b64      	cmp	r3, #100	; 0x64
 80091f6:	d903      	bls.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80091f8:	2303      	movs	r3, #3
 80091fa:	e196      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80091fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009200:	4b6c      	ldr	r3, [pc, #432]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1ee      	bne.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0301 	and.w	r3, r3, #1
 8009214:	2b00      	cmp	r3, #0
 8009216:	d021      	beq.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x500>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800921c:	2b00      	cmp	r3, #0
 800921e:	d11d      	bne.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009220:	4b64      	ldr	r3, [pc, #400]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009222:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009226:	0c1b      	lsrs	r3, r3, #16
 8009228:	f003 0303 	and.w	r3, r3, #3
 800922c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800922e:	4b61      	ldr	r3, [pc, #388]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009230:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009234:	0e1b      	lsrs	r3, r3, #24
 8009236:	f003 030f 	and.w	r3, r3, #15
 800923a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	019a      	lsls	r2, r3, #6
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	041b      	lsls	r3, r3, #16
 8009246:	431a      	orrs	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	061b      	lsls	r3, r3, #24
 800924c:	431a      	orrs	r2, r3
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	071b      	lsls	r3, r3, #28
 8009254:	4957      	ldr	r1, [pc, #348]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009256:	4313      	orrs	r3, r2
 8009258:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009264:	2b00      	cmp	r3, #0
 8009266:	d004      	beq.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x516>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009270:	d00a      	beq.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800927a:	2b00      	cmp	r3, #0
 800927c:	d02e      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009286:	d129      	bne.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009288:	4b4a      	ldr	r3, [pc, #296]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800928a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800928e:	0c1b      	lsrs	r3, r3, #16
 8009290:	f003 0303 	and.w	r3, r3, #3
 8009294:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009296:	4b47      	ldr	r3, [pc, #284]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800929c:	0f1b      	lsrs	r3, r3, #28
 800929e:	f003 0307 	and.w	r3, r3, #7
 80092a2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	019a      	lsls	r2, r3, #6
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	041b      	lsls	r3, r3, #16
 80092ae:	431a      	orrs	r2, r3
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	061b      	lsls	r3, r3, #24
 80092b6:	431a      	orrs	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	071b      	lsls	r3, r3, #28
 80092bc:	493d      	ldr	r1, [pc, #244]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80092be:	4313      	orrs	r3, r2
 80092c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80092c4:	4b3b      	ldr	r3, [pc, #236]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80092c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80092ca:	f023 021f 	bic.w	r2, r3, #31
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d2:	3b01      	subs	r3, #1
 80092d4:	4937      	ldr	r1, [pc, #220]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80092d6:	4313      	orrs	r3, r2
 80092d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d01d      	beq.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80092e8:	4b32      	ldr	r3, [pc, #200]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80092ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092ee:	0e1b      	lsrs	r3, r3, #24
 80092f0:	f003 030f 	and.w	r3, r3, #15
 80092f4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80092f6:	4b2f      	ldr	r3, [pc, #188]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80092f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092fc:	0f1b      	lsrs	r3, r3, #28
 80092fe:	f003 0307 	and.w	r3, r3, #7
 8009302:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	019a      	lsls	r2, r3, #6
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	041b      	lsls	r3, r3, #16
 8009310:	431a      	orrs	r2, r3
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	061b      	lsls	r3, r3, #24
 8009316:	431a      	orrs	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	071b      	lsls	r3, r3, #28
 800931c:	4925      	ldr	r1, [pc, #148]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800931e:	4313      	orrs	r3, r2
 8009320:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800932c:	2b00      	cmp	r3, #0
 800932e:	d011      	beq.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	019a      	lsls	r2, r3, #6
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	041b      	lsls	r3, r3, #16
 800933c:	431a      	orrs	r2, r3
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	061b      	lsls	r3, r3, #24
 8009344:	431a      	orrs	r2, r3
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	071b      	lsls	r3, r3, #28
 800934c:	4919      	ldr	r1, [pc, #100]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800934e:	4313      	orrs	r3, r2
 8009350:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009354:	4b17      	ldr	r3, [pc, #92]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a16      	ldr	r2, [pc, #88]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800935a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800935e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009360:	f7fc f9b8 	bl	80056d4 <HAL_GetTick>
 8009364:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009366:	e008      	b.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009368:	f7fc f9b4 	bl	80056d4 <HAL_GetTick>
 800936c:	4602      	mov	r2, r0
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	2b64      	cmp	r3, #100	; 0x64
 8009374:	d901      	bls.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009376:	2303      	movs	r3, #3
 8009378:	e0d7      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800937a:	4b0e      	ldr	r3, [pc, #56]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d0f0      	beq.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	2b01      	cmp	r3, #1
 800938a:	f040 80cd 	bne.w	8009528 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800938e:	4b09      	ldr	r3, [pc, #36]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a08      	ldr	r2, [pc, #32]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009398:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800939a:	f7fc f99b 	bl	80056d4 <HAL_GetTick>
 800939e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093a0:	e00a      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80093a2:	f7fc f997 	bl	80056d4 <HAL_GetTick>
 80093a6:	4602      	mov	r2, r0
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	1ad3      	subs	r3, r2, r3
 80093ac:	2b64      	cmp	r3, #100	; 0x64
 80093ae:	d903      	bls.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80093b0:	2303      	movs	r3, #3
 80093b2:	e0ba      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80093b4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093b8:	4b5e      	ldr	r3, [pc, #376]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80093c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093c4:	d0ed      	beq.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d003      	beq.n	80093da <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d009      	beq.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d02e      	beq.n	8009444 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d12a      	bne.n	8009444 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80093ee:	4b51      	ldr	r3, [pc, #324]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80093f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093f4:	0c1b      	lsrs	r3, r3, #16
 80093f6:	f003 0303 	and.w	r3, r3, #3
 80093fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80093fc:	4b4d      	ldr	r3, [pc, #308]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80093fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009402:	0f1b      	lsrs	r3, r3, #28
 8009404:	f003 0307 	and.w	r3, r3, #7
 8009408:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	695b      	ldr	r3, [r3, #20]
 800940e:	019a      	lsls	r2, r3, #6
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	041b      	lsls	r3, r3, #16
 8009414:	431a      	orrs	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	061b      	lsls	r3, r3, #24
 800941c:	431a      	orrs	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	071b      	lsls	r3, r3, #28
 8009422:	4944      	ldr	r1, [pc, #272]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009424:	4313      	orrs	r3, r2
 8009426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800942a:	4b42      	ldr	r3, [pc, #264]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800942c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009430:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009438:	3b01      	subs	r3, #1
 800943a:	021b      	lsls	r3, r3, #8
 800943c:	493d      	ldr	r1, [pc, #244]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800943e:	4313      	orrs	r3, r2
 8009440:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d022      	beq.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009454:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009458:	d11d      	bne.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800945a:	4b36      	ldr	r3, [pc, #216]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800945c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009460:	0e1b      	lsrs	r3, r3, #24
 8009462:	f003 030f 	and.w	r3, r3, #15
 8009466:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009468:	4b32      	ldr	r3, [pc, #200]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800946a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800946e:	0f1b      	lsrs	r3, r3, #28
 8009470:	f003 0307 	and.w	r3, r3, #7
 8009474:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	019a      	lsls	r2, r3, #6
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a1b      	ldr	r3, [r3, #32]
 8009480:	041b      	lsls	r3, r3, #16
 8009482:	431a      	orrs	r2, r3
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	061b      	lsls	r3, r3, #24
 8009488:	431a      	orrs	r2, r3
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	071b      	lsls	r3, r3, #28
 800948e:	4929      	ldr	r1, [pc, #164]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009490:	4313      	orrs	r3, r2
 8009492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0308 	and.w	r3, r3, #8
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d028      	beq.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80094a2:	4b24      	ldr	r3, [pc, #144]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094a8:	0e1b      	lsrs	r3, r3, #24
 80094aa:	f003 030f 	and.w	r3, r3, #15
 80094ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80094b0:	4b20      	ldr	r3, [pc, #128]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094b6:	0c1b      	lsrs	r3, r3, #16
 80094b8:	f003 0303 	and.w	r3, r3, #3
 80094bc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	019a      	lsls	r2, r3, #6
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	041b      	lsls	r3, r3, #16
 80094c8:	431a      	orrs	r2, r3
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	061b      	lsls	r3, r3, #24
 80094ce:	431a      	orrs	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	69db      	ldr	r3, [r3, #28]
 80094d4:	071b      	lsls	r3, r3, #28
 80094d6:	4917      	ldr	r1, [pc, #92]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094d8:	4313      	orrs	r3, r2
 80094da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80094de:	4b15      	ldr	r3, [pc, #84]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ec:	4911      	ldr	r1, [pc, #68]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094ee:	4313      	orrs	r3, r2
 80094f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80094f4:	4b0f      	ldr	r3, [pc, #60]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a0e      	ldr	r2, [pc, #56]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80094fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009500:	f7fc f8e8 	bl	80056d4 <HAL_GetTick>
 8009504:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009506:	e008      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009508:	f7fc f8e4 	bl	80056d4 <HAL_GetTick>
 800950c:	4602      	mov	r2, r0
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	1ad3      	subs	r3, r2, r3
 8009512:	2b64      	cmp	r3, #100	; 0x64
 8009514:	d901      	bls.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009516:	2303      	movs	r3, #3
 8009518:	e007      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800951a:	4b06      	ldr	r3, [pc, #24]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009522:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009526:	d1ef      	bne.n	8009508 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3720      	adds	r7, #32
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	40023800 	.word	0x40023800

08009538 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009546:	2301      	movs	r3, #1
 8009548:	e06b      	b.n	8009622 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	7f5b      	ldrb	r3, [r3, #29]
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d105      	bne.n	8009560 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7fb fce2 	bl	8004f24 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2202      	movs	r2, #2
 8009564:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	22ca      	movs	r2, #202	; 0xca
 800956c:	625a      	str	r2, [r3, #36]	; 0x24
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2253      	movs	r2, #83	; 0x53
 8009574:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fbae 	bl	8009cd8 <RTC_EnterInitMode>
 800957c:	4603      	mov	r3, r0
 800957e:	2b00      	cmp	r3, #0
 8009580:	d008      	beq.n	8009594 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	22ff      	movs	r2, #255	; 0xff
 8009588:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2204      	movs	r2, #4
 800958e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	e046      	b.n	8009622 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6899      	ldr	r1, [r3, #8]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	4b23      	ldr	r3, [pc, #140]	; (800962c <HAL_RTC_Init+0xf4>)
 80095a0:	400b      	ands	r3, r1
 80095a2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6899      	ldr	r1, [r3, #8]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	431a      	orrs	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	431a      	orrs	r2, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	430a      	orrs	r2, r1
 80095c0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	68d2      	ldr	r2, [r2, #12]
 80095ca:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6919      	ldr	r1, [r3, #16]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	041a      	lsls	r2, r3, #16
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	430a      	orrs	r2, r1
 80095de:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68da      	ldr	r2, [r3, #12]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80095ee:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 0208 	bic.w	r2, r2, #8
 80095fe:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	699a      	ldr	r2, [r3, #24]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	430a      	orrs	r2, r1
 8009610:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	22ff      	movs	r2, #255	; 0xff
 8009618:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2201      	movs	r2, #1
 800961e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8009620:	2300      	movs	r3, #0
  }
}
 8009622:	4618      	mov	r0, r3
 8009624:	3708      	adds	r7, #8
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	ff8fffbf 	.word	0xff8fffbf

08009630 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009630:	b590      	push	{r4, r7, lr}
 8009632:	b087      	sub	sp, #28
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800963c:	2300      	movs	r3, #0
 800963e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	7f1b      	ldrb	r3, [r3, #28]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d101      	bne.n	800964c <HAL_RTC_SetTime+0x1c>
 8009648:	2302      	movs	r3, #2
 800964a:	e0a8      	b.n	800979e <HAL_RTC_SetTime+0x16e>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2201      	movs	r2, #1
 8009650:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2202      	movs	r2, #2
 8009656:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d126      	bne.n	80096ac <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009668:	2b00      	cmp	r3, #0
 800966a:	d102      	bne.n	8009672 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	2200      	movs	r2, #0
 8009670:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	4618      	mov	r0, r3
 8009678:	f000 fb5a 	bl	8009d30 <RTC_ByteToBcd2>
 800967c:	4603      	mov	r3, r0
 800967e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	785b      	ldrb	r3, [r3, #1]
 8009684:	4618      	mov	r0, r3
 8009686:	f000 fb53 	bl	8009d30 <RTC_ByteToBcd2>
 800968a:	4603      	mov	r3, r0
 800968c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800968e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	789b      	ldrb	r3, [r3, #2]
 8009694:	4618      	mov	r0, r3
 8009696:	f000 fb4b 	bl	8009d30 <RTC_ByteToBcd2>
 800969a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800969c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	7b1b      	ldrb	r3, [r3, #12]
 80096a4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80096a6:	4313      	orrs	r3, r2
 80096a8:	617b      	str	r3, [r7, #20]
 80096aa:	e018      	b.n	80096de <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d102      	bne.n	80096c0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2200      	movs	r2, #0
 80096be:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	785b      	ldrb	r3, [r3, #1]
 80096ca:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80096cc:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80096ce:	68ba      	ldr	r2, [r7, #8]
 80096d0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 80096d2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	7b1b      	ldrb	r3, [r3, #12]
 80096d8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80096da:	4313      	orrs	r3, r2
 80096dc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	22ca      	movs	r2, #202	; 0xca
 80096e4:	625a      	str	r2, [r3, #36]	; 0x24
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	2253      	movs	r2, #83	; 0x53
 80096ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f000 faf2 	bl	8009cd8 <RTC_EnterInitMode>
 80096f4:	4603      	mov	r3, r0
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00b      	beq.n	8009712 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	22ff      	movs	r2, #255	; 0xff
 8009700:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2204      	movs	r2, #4
 8009706:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2200      	movs	r2, #0
 800970c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	e045      	b.n	800979e <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	6979      	ldr	r1, [r7, #20]
 8009718:	4b23      	ldr	r3, [pc, #140]	; (80097a8 <HAL_RTC_SetTime+0x178>)
 800971a:	400b      	ands	r3, r1
 800971c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	689a      	ldr	r2, [r3, #8]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800972c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	6899      	ldr	r1, [r3, #8]
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	691a      	ldr	r2, [r3, #16]
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	695b      	ldr	r3, [r3, #20]
 800973c:	431a      	orrs	r2, r3
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	430a      	orrs	r2, r1
 8009744:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	68da      	ldr	r2, [r3, #12]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009754:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	f003 0320 	and.w	r3, r3, #32
 8009760:	2b00      	cmp	r3, #0
 8009762:	d111      	bne.n	8009788 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009764:	68f8      	ldr	r0, [r7, #12]
 8009766:	f000 fa8f 	bl	8009c88 <HAL_RTC_WaitForSynchro>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d00b      	beq.n	8009788 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	22ff      	movs	r2, #255	; 0xff
 8009776:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2204      	movs	r2, #4
 800977c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2200      	movs	r2, #0
 8009782:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e00a      	b.n	800979e <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	22ff      	movs	r2, #255	; 0xff
 800978e:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2201      	movs	r2, #1
 8009794:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800979c:	2300      	movs	r3, #0
  }
}
 800979e:	4618      	mov	r0, r3
 80097a0:	371c      	adds	r7, #28
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd90      	pop	{r4, r7, pc}
 80097a6:	bf00      	nop
 80097a8:	007f7f7f 	.word	0x007f7f7f

080097ac <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b086      	sub	sp, #24
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80097b8:	2300      	movs	r3, #0
 80097ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	4b22      	ldr	r3, [pc, #136]	; (8009864 <HAL_RTC_GetTime+0xb8>)
 80097dc:	4013      	ands	r3, r2
 80097de:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	0c1b      	lsrs	r3, r3, #16
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80097ea:	b2da      	uxtb	r2, r3
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	0a1b      	lsrs	r3, r3, #8
 80097f4:	b2db      	uxtb	r3, r3
 80097f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097fa:	b2da      	uxtb	r2, r3
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	b2db      	uxtb	r3, r3
 8009804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009808:	b2da      	uxtb	r2, r3
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	0c1b      	lsrs	r3, r3, #16
 8009812:	b2db      	uxtb	r3, r3
 8009814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009818:	b2da      	uxtb	r2, r3
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d11a      	bne.n	800985a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	4618      	mov	r0, r3
 800982a:	f000 fa9f 	bl	8009d6c <RTC_Bcd2ToByte>
 800982e:	4603      	mov	r3, r0
 8009830:	461a      	mov	r2, r3
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	785b      	ldrb	r3, [r3, #1]
 800983a:	4618      	mov	r0, r3
 800983c:	f000 fa96 	bl	8009d6c <RTC_Bcd2ToByte>
 8009840:	4603      	mov	r3, r0
 8009842:	461a      	mov	r2, r3
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	789b      	ldrb	r3, [r3, #2]
 800984c:	4618      	mov	r0, r3
 800984e:	f000 fa8d 	bl	8009d6c <RTC_Bcd2ToByte>
 8009852:	4603      	mov	r3, r0
 8009854:	461a      	mov	r2, r3
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800985a:	2300      	movs	r3, #0
}
 800985c:	4618      	mov	r0, r3
 800985e:	3718      	adds	r7, #24
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}
 8009864:	007f7f7f 	.word	0x007f7f7f

08009868 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009868:	b590      	push	{r4, r7, lr}
 800986a:	b087      	sub	sp, #28
 800986c:	af00      	add	r7, sp, #0
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8009874:	2300      	movs	r3, #0
 8009876:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	7f1b      	ldrb	r3, [r3, #28]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d101      	bne.n	8009884 <HAL_RTC_SetDate+0x1c>
 8009880:	2302      	movs	r3, #2
 8009882:	e092      	b.n	80099aa <HAL_RTC_SetDate+0x142>
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2201      	movs	r2, #1
 8009888:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2202      	movs	r2, #2
 800988e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10e      	bne.n	80098b4 <HAL_RTC_SetDate+0x4c>
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	785b      	ldrb	r3, [r3, #1]
 800989a:	f003 0310 	and.w	r3, r3, #16
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d008      	beq.n	80098b4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	785b      	ldrb	r3, [r3, #1]
 80098a6:	f023 0310 	bic.w	r3, r3, #16
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	330a      	adds	r3, #10
 80098ae:	b2da      	uxtb	r2, r3
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d11c      	bne.n	80098f4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	78db      	ldrb	r3, [r3, #3]
 80098be:	4618      	mov	r0, r3
 80098c0:	f000 fa36 	bl	8009d30 <RTC_ByteToBcd2>
 80098c4:	4603      	mov	r3, r0
 80098c6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	785b      	ldrb	r3, [r3, #1]
 80098cc:	4618      	mov	r0, r3
 80098ce:	f000 fa2f 	bl	8009d30 <RTC_ByteToBcd2>
 80098d2:	4603      	mov	r3, r0
 80098d4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80098d6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	789b      	ldrb	r3, [r3, #2]
 80098dc:	4618      	mov	r0, r3
 80098de:	f000 fa27 	bl	8009d30 <RTC_ByteToBcd2>
 80098e2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80098e4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80098ee:	4313      	orrs	r3, r2
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	e00e      	b.n	8009912 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	78db      	ldrb	r3, [r3, #3]
 80098f8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	785b      	ldrb	r3, [r3, #1]
 80098fe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009900:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009902:	68ba      	ldr	r2, [r7, #8]
 8009904:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8009906:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800990e:	4313      	orrs	r3, r2
 8009910:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	22ca      	movs	r2, #202	; 0xca
 8009918:	625a      	str	r2, [r3, #36]	; 0x24
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2253      	movs	r2, #83	; 0x53
 8009920:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009922:	68f8      	ldr	r0, [r7, #12]
 8009924:	f000 f9d8 	bl	8009cd8 <RTC_EnterInitMode>
 8009928:	4603      	mov	r3, r0
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00b      	beq.n	8009946 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	22ff      	movs	r2, #255	; 0xff
 8009934:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2204      	movs	r2, #4
 800993a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2200      	movs	r2, #0
 8009940:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e031      	b.n	80099aa <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	6979      	ldr	r1, [r7, #20]
 800994c:	4b19      	ldr	r3, [pc, #100]	; (80099b4 <HAL_RTC_SetDate+0x14c>)
 800994e:	400b      	ands	r3, r1
 8009950:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	68da      	ldr	r2, [r3, #12]
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009960:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	f003 0320 	and.w	r3, r3, #32
 800996c:	2b00      	cmp	r3, #0
 800996e:	d111      	bne.n	8009994 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f000 f989 	bl	8009c88 <HAL_RTC_WaitForSynchro>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00b      	beq.n	8009994 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	22ff      	movs	r2, #255	; 0xff
 8009982:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2204      	movs	r2, #4
 8009988:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2200      	movs	r2, #0
 800998e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e00a      	b.n	80099aa <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	22ff      	movs	r2, #255	; 0xff
 800999a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2201      	movs	r2, #1
 80099a0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2200      	movs	r2, #0
 80099a6:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80099a8:	2300      	movs	r3, #0
  }
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	371c      	adds	r7, #28
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd90      	pop	{r4, r7, pc}
 80099b2:	bf00      	nop
 80099b4:	00ffff3f 	.word	0x00ffff3f

080099b8 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b086      	sub	sp, #24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	60b9      	str	r1, [r7, #8]
 80099c2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80099c4:	2300      	movs	r3, #0
 80099c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	685a      	ldr	r2, [r3, #4]
 80099ce:	4b21      	ldr	r3, [pc, #132]	; (8009a54 <HAL_RTC_GetDate+0x9c>)
 80099d0:	4013      	ands	r3, r2
 80099d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	0c1b      	lsrs	r3, r3, #16
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	0a1b      	lsrs	r3, r3, #8
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	f003 031f 	and.w	r3, r3, #31
 80099e8:	b2da      	uxtb	r2, r3
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80099f6:	b2da      	uxtb	r2, r3
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	0b5b      	lsrs	r3, r3, #13
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	f003 0307 	and.w	r3, r3, #7
 8009a06:	b2da      	uxtb	r2, r3
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d11a      	bne.n	8009a48 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	78db      	ldrb	r3, [r3, #3]
 8009a16:	4618      	mov	r0, r3
 8009a18:	f000 f9a8 	bl	8009d6c <RTC_Bcd2ToByte>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	461a      	mov	r2, r3
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	785b      	ldrb	r3, [r3, #1]
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 f99f 	bl	8009d6c <RTC_Bcd2ToByte>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	461a      	mov	r2, r3
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	789b      	ldrb	r3, [r3, #2]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f000 f996 	bl	8009d6c <RTC_Bcd2ToByte>
 8009a40:	4603      	mov	r3, r0
 8009a42:	461a      	mov	r2, r3
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3718      	adds	r7, #24
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	00ffff3f 	.word	0x00ffff3f

08009a58 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009a58:	b590      	push	{r4, r7, lr}
 8009a5a:	b089      	sub	sp, #36	; 0x24
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8009a64:	2300      	movs	r3, #0
 8009a66:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	61fb      	str	r3, [r7, #28]
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	7f1b      	ldrb	r3, [r3, #28]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d101      	bne.n	8009a7c <HAL_RTC_SetAlarm+0x24>
 8009a78:	2302      	movs	r3, #2
 8009a7a:	e101      	b.n	8009c80 <HAL_RTC_SetAlarm+0x228>
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2202      	movs	r2, #2
 8009a86:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d137      	bne.n	8009afe <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d102      	bne.n	8009aa2 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f000 f942 	bl	8009d30 <RTC_ByteToBcd2>
 8009aac:	4603      	mov	r3, r0
 8009aae:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	785b      	ldrb	r3, [r3, #1]
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f000 f93b 	bl	8009d30 <RTC_ByteToBcd2>
 8009aba:	4603      	mov	r3, r0
 8009abc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009abe:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	789b      	ldrb	r3, [r3, #2]
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f000 f933 	bl	8009d30 <RTC_ByteToBcd2>
 8009aca:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009acc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	7b1b      	ldrb	r3, [r3, #12]
 8009ad4:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009ad6:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f000 f925 	bl	8009d30 <RTC_ByteToBcd2>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009aea:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009af2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009af8:	4313      	orrs	r3, r2
 8009afa:	61fb      	str	r3, [r7, #28]
 8009afc:	e023      	b.n	8009b46 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d102      	bne.n	8009b12 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	785b      	ldrb	r3, [r3, #1]
 8009b1c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009b1e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009b24:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	7b1b      	ldrb	r3, [r3, #12]
 8009b2a:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009b2c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b34:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009b36:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009b3c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009b42:	4313      	orrs	r3, r2
 8009b44:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	685a      	ldr	r2, [r3, #4]
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	69db      	ldr	r3, [r3, #28]
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	22ca      	movs	r2, #202	; 0xca
 8009b58:	625a      	str	r2, [r3, #36]	; 0x24
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2253      	movs	r2, #83	; 0x53
 8009b60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b6a:	d13f      	bne.n	8009bec <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	689a      	ldr	r2, [r3, #8]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b7a:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	689a      	ldr	r2, [r3, #8]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009b8a:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009b8c:	f7fb fda2 	bl	80056d4 <HAL_GetTick>
 8009b90:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009b92:	e013      	b.n	8009bbc <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009b94:	f7fb fd9e 	bl	80056d4 <HAL_GetTick>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	1ad3      	subs	r3, r2, r3
 8009b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ba2:	d90b      	bls.n	8009bbc <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	22ff      	movs	r2, #255	; 0xff
 8009baa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2203      	movs	r2, #3
 8009bb0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	e061      	b.n	8009c80 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	f003 0301 	and.w	r3, r3, #1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d0e4      	beq.n	8009b94 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	69fa      	ldr	r2, [r7, #28]
 8009bd0:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	697a      	ldr	r2, [r7, #20]
 8009bd8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	689a      	ldr	r2, [r3, #8]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009be8:	609a      	str	r2, [r3, #8]
 8009bea:	e03e      	b.n	8009c6a <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	689a      	ldr	r2, [r3, #8]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009bfa:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	689a      	ldr	r2, [r3, #8]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009c0a:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009c0c:	f7fb fd62 	bl	80056d4 <HAL_GetTick>
 8009c10:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009c12:	e013      	b.n	8009c3c <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009c14:	f7fb fd5e 	bl	80056d4 <HAL_GetTick>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	69bb      	ldr	r3, [r7, #24]
 8009c1c:	1ad3      	subs	r3, r2, r3
 8009c1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c22:	d90b      	bls.n	8009c3c <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	22ff      	movs	r2, #255	; 0xff
 8009c2a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2203      	movs	r2, #3
 8009c30:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2200      	movs	r2, #0
 8009c36:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009c38:	2303      	movs	r3, #3
 8009c3a:	e021      	b.n	8009c80 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	f003 0302 	and.w	r3, r3, #2
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d0e4      	beq.n	8009c14 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	69fa      	ldr	r2, [r7, #28]
 8009c50:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	697a      	ldr	r2, [r7, #20]
 8009c58:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	689a      	ldr	r2, [r3, #8]
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c68:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	22ff      	movs	r2, #255	; 0xff
 8009c70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2201      	movs	r2, #1
 8009c76:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009c7e:	2300      	movs	r3, #0
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3724      	adds	r7, #36	; 0x24
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd90      	pop	{r4, r7, pc}

08009c88 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009c90:	2300      	movs	r3, #0
 8009c92:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	68da      	ldr	r2, [r3, #12]
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009ca2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009ca4:	f7fb fd16 	bl	80056d4 <HAL_GetTick>
 8009ca8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009caa:	e009      	b.n	8009cc0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009cac:	f7fb fd12 	bl	80056d4 <HAL_GetTick>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009cba:	d901      	bls.n	8009cc0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009cbc:	2303      	movs	r3, #3
 8009cbe:	e007      	b.n	8009cd0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	f003 0320 	and.w	r3, r3, #32
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d0ee      	beq.n	8009cac <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b084      	sub	sp, #16
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	68db      	ldr	r3, [r3, #12]
 8009cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d119      	bne.n	8009d26 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8009cfa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009cfc:	f7fb fcea 	bl	80056d4 <HAL_GetTick>
 8009d00:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009d02:	e009      	b.n	8009d18 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009d04:	f7fb fce6 	bl	80056d4 <HAL_GetTick>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	1ad3      	subs	r3, r2, r3
 8009d0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d12:	d901      	bls.n	8009d18 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8009d14:	2303      	movs	r3, #3
 8009d16:	e007      	b.n	8009d28 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	68db      	ldr	r3, [r3, #12]
 8009d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d0ee      	beq.n	8009d04 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8009d26:	2300      	movs	r3, #0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3710      	adds	r7, #16
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	4603      	mov	r3, r0
 8009d38:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8009d3e:	e005      	b.n	8009d4c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	3301      	adds	r3, #1
 8009d44:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8009d46:	79fb      	ldrb	r3, [r7, #7]
 8009d48:	3b0a      	subs	r3, #10
 8009d4a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8009d4c:	79fb      	ldrb	r3, [r7, #7]
 8009d4e:	2b09      	cmp	r3, #9
 8009d50:	d8f6      	bhi.n	8009d40 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	011b      	lsls	r3, r3, #4
 8009d58:	b2da      	uxtb	r2, r3
 8009d5a:	79fb      	ldrb	r3, [r7, #7]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	b2db      	uxtb	r3, r3
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b085      	sub	sp, #20
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	4603      	mov	r3, r0
 8009d74:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8009d76:	2300      	movs	r3, #0
 8009d78:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8009d7a:	79fb      	ldrb	r3, [r7, #7]
 8009d7c:	091b      	lsrs	r3, r3, #4
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	461a      	mov	r2, r3
 8009d82:	4613      	mov	r3, r2
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	4413      	add	r3, r2
 8009d88:	005b      	lsls	r3, r3, #1
 8009d8a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009d8c:	79fb      	ldrb	r3, [r7, #7]
 8009d8e:	f003 030f 	and.w	r3, r3, #15
 8009d92:	b2da      	uxtb	r2, r3
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	4413      	add	r3, r2
 8009d9a:	b2db      	uxtb	r3, r3
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3714      	adds	r7, #20
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr

08009da8 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009da8:	b480      	push	{r7}
 8009daa:	b087      	sub	sp, #28
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8009db4:	2300      	movs	r3, #0
 8009db6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	7f1b      	ldrb	r3, [r3, #28]
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d101      	bne.n	8009dc4 <HAL_RTCEx_SetTimeStamp+0x1c>
 8009dc0:	2302      	movs	r3, #2
 8009dc2:	e03e      	b.n	8009e42 <HAL_RTCEx_SetTimeStamp+0x9a>
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2202      	movs	r2, #2
 8009dce:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	689a      	ldr	r2, [r3, #8]
 8009dd6:	4b1e      	ldr	r3, [pc, #120]	; (8009e50 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8009dd8:	4013      	ands	r3, r2
 8009dda:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8009ddc:	697a      	ldr	r2, [r7, #20]
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	22ca      	movs	r2, #202	; 0xca
 8009dea:	625a      	str	r2, [r3, #36]	; 0x24
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	2253      	movs	r2, #83	; 0x53
 8009df2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f022 0206 	bic.w	r2, r2, #6
 8009e02:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	430a      	orrs	r2, r1
 8009e12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	697a      	ldr	r2, [r7, #20]
 8009e1a:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	689a      	ldr	r2, [r3, #8]
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e2a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	22ff      	movs	r2, #255	; 0xff
 8009e32:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2201      	movs	r2, #1
 8009e38:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	371c      	adds	r7, #28
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	fffff7f7 	.word	0xfffff7f7

08009e54 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b082      	sub	sp, #8
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d101      	bne.n	8009e68 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e025      	b.n	8009eb4 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d106      	bne.n	8009e82 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f7fb fae9 	bl	8005454 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2202      	movs	r2, #2
 8009e86:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	3304      	adds	r3, #4
 8009e92:	4619      	mov	r1, r3
 8009e94:	4610      	mov	r0, r2
 8009e96:	f002 fa25 	bl	800c2e4 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6818      	ldr	r0, [r3, #0]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	f002 fa8f 	bl	800c3c8 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8009eb2:	2300      	movs	r3, #0
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3708      	adds	r7, #8
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b084      	sub	sp, #16
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	60b9      	str	r1, [r7, #8]
 8009ec6:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	2b02      	cmp	r3, #2
 8009ed2:	d101      	bne.n	8009ed8 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	e018      	b.n	8009f0a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2202      	movs	r2, #2
 8009edc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	68b9      	ldr	r1, [r7, #8]
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f002 faed 	bl	800c4c8 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	2b02      	cmp	r3, #2
 8009ef4:	d104      	bne.n	8009f00 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2205      	movs	r2, #5
 8009efa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8009efe:	e003      	b.n	8009f08 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8009f08:	2300      	movs	r3, #0
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3710      	adds	r7, #16
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b082      	sub	sp, #8
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
 8009f1a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b02      	cmp	r3, #2
 8009f26:	d101      	bne.n	8009f2c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009f28:	2302      	movs	r3, #2
 8009f2a:	e00e      	b.n	8009f4a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2202      	movs	r2, #2
 8009f30:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	6839      	ldr	r1, [r7, #0]
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f002 fae5 	bl	800c50a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2201      	movs	r2, #1
 8009f44:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8009f48:	2300      	movs	r3, #0
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3708      	adds	r7, #8
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}

08009f52 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009f52:	b580      	push	{r7, lr}
 8009f54:	b084      	sub	sp, #16
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d101      	bne.n	8009f64 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e084      	b.n	800a06e <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2200      	movs	r2, #0
 8009f68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d106      	bne.n	8009f84 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7fa ffea 	bl	8004f58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2202      	movs	r2, #2
 8009f88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f9a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009fa4:	d902      	bls.n	8009fac <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	60fb      	str	r3, [r7, #12]
 8009faa:	e002      	b.n	8009fb2 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009fb0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	68db      	ldr	r3, [r3, #12]
 8009fb6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009fba:	d007      	beq.n	8009fcc <HAL_SPI_Init+0x7a>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009fc4:	d002      	beq.n	8009fcc <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d10b      	bne.n	8009fec <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009fdc:	d903      	bls.n	8009fe6 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2202      	movs	r2, #2
 8009fe2:	631a      	str	r2, [r3, #48]	; 0x30
 8009fe4:	e002      	b.n	8009fec <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	689b      	ldr	r3, [r3, #8]
 8009ff4:	431a      	orrs	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	691b      	ldr	r3, [r3, #16]
 8009ffa:	431a      	orrs	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	695b      	ldr	r3, [r3, #20]
 800a000:	431a      	orrs	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	699b      	ldr	r3, [r3, #24]
 800a006:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a00a:	431a      	orrs	r2, r3
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	69db      	ldr	r3, [r3, #28]
 800a010:	431a      	orrs	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	ea42 0103 	orr.w	r1, r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	430a      	orrs	r2, r1
 800a024:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	699b      	ldr	r3, [r3, #24]
 800a02a:	0c1b      	lsrs	r3, r3, #16
 800a02c:	f003 0204 	and.w	r2, r3, #4
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a034:	431a      	orrs	r2, r3
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a03a:	431a      	orrs	r2, r3
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	68db      	ldr	r3, [r3, #12]
 800a040:	ea42 0103 	orr.w	r1, r2, r3
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	430a      	orrs	r2, r1
 800a04c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	69da      	ldr	r2, [r3, #28]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a05c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2200      	movs	r2, #0
 800a062:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}

0800a076 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a076:	b580      	push	{r7, lr}
 800a078:	b082      	sub	sp, #8
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d101      	bne.n	800a088 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	e01d      	b.n	800a0c4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	2b00      	cmp	r3, #0
 800a092:	d106      	bne.n	800a0a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2200      	movs	r2, #0
 800a098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f7fa ffcd 	bl	800503c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2202      	movs	r2, #2
 800a0a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681a      	ldr	r2, [r3, #0]
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	3304      	adds	r3, #4
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	4610      	mov	r0, r2
 800a0b6:	f000 fbcf 	bl	800a858 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2201      	movs	r2, #1
 800a0be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a0c2:	2300      	movs	r3, #0
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3708      	adds	r7, #8
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b085      	sub	sp, #20
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	68da      	ldr	r2, [r3, #12]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f042 0201 	orr.w	r2, r2, #1
 800a0e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	689a      	ldr	r2, [r3, #8]
 800a0ea:	4b0c      	ldr	r3, [pc, #48]	; (800a11c <HAL_TIM_Base_Start_IT+0x50>)
 800a0ec:	4013      	ands	r3, r2
 800a0ee:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2b06      	cmp	r3, #6
 800a0f4:	d00b      	beq.n	800a10e <HAL_TIM_Base_Start_IT+0x42>
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0fc:	d007      	beq.n	800a10e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f042 0201 	orr.w	r2, r2, #1
 800a10c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a10e:	2300      	movs	r3, #0
}
 800a110:	4618      	mov	r0, r3
 800a112:	3714      	adds	r7, #20
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr
 800a11c:	00010007 	.word	0x00010007

0800a120 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b082      	sub	sp, #8
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d101      	bne.n	800a132 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	e01d      	b.n	800a16e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d106      	bne.n	800a14c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 f815 	bl	800a176 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2202      	movs	r2, #2
 800a150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	3304      	adds	r3, #4
 800a15c:	4619      	mov	r1, r3
 800a15e:	4610      	mov	r0, r2
 800a160:	f000 fb7a 	bl	800a858 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3708      	adds	r7, #8
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a176:	b480      	push	{r7}
 800a178:	b083      	sub	sp, #12
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a17e:	bf00      	nop
 800a180:	370c      	adds	r7, #12
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr

0800a18a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b082      	sub	sp, #8
 800a18e:	af00      	add	r7, sp, #0
 800a190:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	f003 0302 	and.w	r3, r3, #2
 800a19c:	2b02      	cmp	r3, #2
 800a19e:	d122      	bne.n	800a1e6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	68db      	ldr	r3, [r3, #12]
 800a1a6:	f003 0302 	and.w	r3, r3, #2
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d11b      	bne.n	800a1e6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f06f 0202 	mvn.w	r2, #2
 800a1b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	699b      	ldr	r3, [r3, #24]
 800a1c4:	f003 0303 	and.w	r3, r3, #3
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d003      	beq.n	800a1d4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fb25 	bl	800a81c <HAL_TIM_IC_CaptureCallback>
 800a1d2:	e005      	b.n	800a1e0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fb17 	bl	800a808 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 fb28 	bl	800a830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	691b      	ldr	r3, [r3, #16]
 800a1ec:	f003 0304 	and.w	r3, r3, #4
 800a1f0:	2b04      	cmp	r3, #4
 800a1f2:	d122      	bne.n	800a23a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f003 0304 	and.w	r3, r3, #4
 800a1fe:	2b04      	cmp	r3, #4
 800a200:	d11b      	bne.n	800a23a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f06f 0204 	mvn.w	r2, #4
 800a20a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2202      	movs	r2, #2
 800a210:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	699b      	ldr	r3, [r3, #24]
 800a218:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d003      	beq.n	800a228 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 fafb 	bl	800a81c <HAL_TIM_IC_CaptureCallback>
 800a226:	e005      	b.n	800a234 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 faed 	bl	800a808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fafe 	bl	800a830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	691b      	ldr	r3, [r3, #16]
 800a240:	f003 0308 	and.w	r3, r3, #8
 800a244:	2b08      	cmp	r3, #8
 800a246:	d122      	bne.n	800a28e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	68db      	ldr	r3, [r3, #12]
 800a24e:	f003 0308 	and.w	r3, r3, #8
 800a252:	2b08      	cmp	r3, #8
 800a254:	d11b      	bne.n	800a28e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f06f 0208 	mvn.w	r2, #8
 800a25e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2204      	movs	r2, #4
 800a264:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	69db      	ldr	r3, [r3, #28]
 800a26c:	f003 0303 	and.w	r3, r3, #3
 800a270:	2b00      	cmp	r3, #0
 800a272:	d003      	beq.n	800a27c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 fad1 	bl	800a81c <HAL_TIM_IC_CaptureCallback>
 800a27a:	e005      	b.n	800a288 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 fac3 	bl	800a808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 fad4 	bl	800a830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2200      	movs	r2, #0
 800a28c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	691b      	ldr	r3, [r3, #16]
 800a294:	f003 0310 	and.w	r3, r3, #16
 800a298:	2b10      	cmp	r3, #16
 800a29a:	d122      	bne.n	800a2e2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	f003 0310 	and.w	r3, r3, #16
 800a2a6:	2b10      	cmp	r3, #16
 800a2a8:	d11b      	bne.n	800a2e2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f06f 0210 	mvn.w	r2, #16
 800a2b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2208      	movs	r2, #8
 800a2b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	69db      	ldr	r3, [r3, #28]
 800a2c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d003      	beq.n	800a2d0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f000 faa7 	bl	800a81c <HAL_TIM_IC_CaptureCallback>
 800a2ce:	e005      	b.n	800a2dc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f000 fa99 	bl	800a808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 faaa 	bl	800a830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	691b      	ldr	r3, [r3, #16]
 800a2e8:	f003 0301 	and.w	r3, r3, #1
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d10e      	bne.n	800a30e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	f003 0301 	and.w	r3, r3, #1
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	d107      	bne.n	800a30e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f06f 0201 	mvn.w	r2, #1
 800a306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f7f8 fdf7 	bl	8002efc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	691b      	ldr	r3, [r3, #16]
 800a314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a318:	2b80      	cmp	r3, #128	; 0x80
 800a31a:	d10e      	bne.n	800a33a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a326:	2b80      	cmp	r3, #128	; 0x80
 800a328:	d107      	bne.n	800a33a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 ffcd 	bl	800b2d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	691b      	ldr	r3, [r3, #16]
 800a340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a344:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a348:	d10e      	bne.n	800a368 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a354:	2b80      	cmp	r3, #128	; 0x80
 800a356:	d107      	bne.n	800a368 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 ffc0 	bl	800b2e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	691b      	ldr	r3, [r3, #16]
 800a36e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a372:	2b40      	cmp	r3, #64	; 0x40
 800a374:	d10e      	bne.n	800a394 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a380:	2b40      	cmp	r3, #64	; 0x40
 800a382:	d107      	bne.n	800a394 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a38c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 fa58 	bl	800a844 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	691b      	ldr	r3, [r3, #16]
 800a39a:	f003 0320 	and.w	r3, r3, #32
 800a39e:	2b20      	cmp	r3, #32
 800a3a0:	d10e      	bne.n	800a3c0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	68db      	ldr	r3, [r3, #12]
 800a3a8:	f003 0320 	and.w	r3, r3, #32
 800a3ac:	2b20      	cmp	r3, #32
 800a3ae:	d107      	bne.n	800a3c0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f06f 0220 	mvn.w	r2, #32
 800a3b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 ff80 	bl	800b2c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a3c0:	bf00      	nop
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d101      	bne.n	800a3e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a3de:	2302      	movs	r3, #2
 800a3e0:	e105      	b.n	800a5ee <HAL_TIM_PWM_ConfigChannel+0x226>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2202      	movs	r2, #2
 800a3ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2b14      	cmp	r3, #20
 800a3f6:	f200 80f0 	bhi.w	800a5da <HAL_TIM_PWM_ConfigChannel+0x212>
 800a3fa:	a201      	add	r2, pc, #4	; (adr r2, 800a400 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800a3fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a400:	0800a455 	.word	0x0800a455
 800a404:	0800a5db 	.word	0x0800a5db
 800a408:	0800a5db 	.word	0x0800a5db
 800a40c:	0800a5db 	.word	0x0800a5db
 800a410:	0800a495 	.word	0x0800a495
 800a414:	0800a5db 	.word	0x0800a5db
 800a418:	0800a5db 	.word	0x0800a5db
 800a41c:	0800a5db 	.word	0x0800a5db
 800a420:	0800a4d7 	.word	0x0800a4d7
 800a424:	0800a5db 	.word	0x0800a5db
 800a428:	0800a5db 	.word	0x0800a5db
 800a42c:	0800a5db 	.word	0x0800a5db
 800a430:	0800a517 	.word	0x0800a517
 800a434:	0800a5db 	.word	0x0800a5db
 800a438:	0800a5db 	.word	0x0800a5db
 800a43c:	0800a5db 	.word	0x0800a5db
 800a440:	0800a559 	.word	0x0800a559
 800a444:	0800a5db 	.word	0x0800a5db
 800a448:	0800a5db 	.word	0x0800a5db
 800a44c:	0800a5db 	.word	0x0800a5db
 800a450:	0800a599 	.word	0x0800a599
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	68b9      	ldr	r1, [r7, #8]
 800a45a:	4618      	mov	r0, r3
 800a45c:	f000 fa9c 	bl	800a998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	699a      	ldr	r2, [r3, #24]
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f042 0208 	orr.w	r2, r2, #8
 800a46e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	699a      	ldr	r2, [r3, #24]
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f022 0204 	bic.w	r2, r2, #4
 800a47e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6999      	ldr	r1, [r3, #24]
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	691a      	ldr	r2, [r3, #16]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	430a      	orrs	r2, r1
 800a490:	619a      	str	r2, [r3, #24]
      break;
 800a492:	e0a3      	b.n	800a5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	68b9      	ldr	r1, [r7, #8]
 800a49a:	4618      	mov	r0, r3
 800a49c:	f000 faee 	bl	800aa7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	699a      	ldr	r2, [r3, #24]
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a4ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	699a      	ldr	r2, [r3, #24]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a4be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	6999      	ldr	r1, [r3, #24]
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	021a      	lsls	r2, r3, #8
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	430a      	orrs	r2, r1
 800a4d2:	619a      	str	r2, [r3, #24]
      break;
 800a4d4:	e082      	b.n	800a5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	68b9      	ldr	r1, [r7, #8]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 fb45 	bl	800ab6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	69da      	ldr	r2, [r3, #28]
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f042 0208 	orr.w	r2, r2, #8
 800a4f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	69da      	ldr	r2, [r3, #28]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f022 0204 	bic.w	r2, r2, #4
 800a500:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	69d9      	ldr	r1, [r3, #28]
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	691a      	ldr	r2, [r3, #16]
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	430a      	orrs	r2, r1
 800a512:	61da      	str	r2, [r3, #28]
      break;
 800a514:	e062      	b.n	800a5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	68b9      	ldr	r1, [r7, #8]
 800a51c:	4618      	mov	r0, r3
 800a51e:	f000 fb9b 	bl	800ac58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	69da      	ldr	r2, [r3, #28]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	69da      	ldr	r2, [r3, #28]
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	69d9      	ldr	r1, [r3, #28]
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	691b      	ldr	r3, [r3, #16]
 800a54c:	021a      	lsls	r2, r3, #8
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	430a      	orrs	r2, r1
 800a554:	61da      	str	r2, [r3, #28]
      break;
 800a556:	e041      	b.n	800a5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	68b9      	ldr	r1, [r7, #8]
 800a55e:	4618      	mov	r0, r3
 800a560:	f000 fbd2 	bl	800ad08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f042 0208 	orr.w	r2, r2, #8
 800a572:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f022 0204 	bic.w	r2, r2, #4
 800a582:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	691a      	ldr	r2, [r3, #16]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	430a      	orrs	r2, r1
 800a594:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a596:	e021      	b.n	800a5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	68b9      	ldr	r1, [r7, #8]
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f000 fc04 	bl	800adac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a5c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	691b      	ldr	r3, [r3, #16]
 800a5ce:	021a      	lsls	r2, r3, #8
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	430a      	orrs	r2, r1
 800a5d6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a5d8:	e000      	b.n	800a5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800a5da:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop

0800a5f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d101      	bne.n	800a610 <HAL_TIM_ConfigClockSource+0x18>
 800a60c:	2302      	movs	r3, #2
 800a60e:	e0b3      	b.n	800a778 <HAL_TIM_ConfigClockSource+0x180>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2202      	movs	r2, #2
 800a61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	689b      	ldr	r3, [r3, #8]
 800a626:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a628:	68fa      	ldr	r2, [r7, #12]
 800a62a:	4b55      	ldr	r3, [pc, #340]	; (800a780 <HAL_TIM_ConfigClockSource+0x188>)
 800a62c:	4013      	ands	r3, r2
 800a62e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a636:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a648:	d03e      	beq.n	800a6c8 <HAL_TIM_ConfigClockSource+0xd0>
 800a64a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a64e:	f200 8087 	bhi.w	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a656:	f000 8085 	beq.w	800a764 <HAL_TIM_ConfigClockSource+0x16c>
 800a65a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a65e:	d87f      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a660:	2b70      	cmp	r3, #112	; 0x70
 800a662:	d01a      	beq.n	800a69a <HAL_TIM_ConfigClockSource+0xa2>
 800a664:	2b70      	cmp	r3, #112	; 0x70
 800a666:	d87b      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a668:	2b60      	cmp	r3, #96	; 0x60
 800a66a:	d050      	beq.n	800a70e <HAL_TIM_ConfigClockSource+0x116>
 800a66c:	2b60      	cmp	r3, #96	; 0x60
 800a66e:	d877      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a670:	2b50      	cmp	r3, #80	; 0x50
 800a672:	d03c      	beq.n	800a6ee <HAL_TIM_ConfigClockSource+0xf6>
 800a674:	2b50      	cmp	r3, #80	; 0x50
 800a676:	d873      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a678:	2b40      	cmp	r3, #64	; 0x40
 800a67a:	d058      	beq.n	800a72e <HAL_TIM_ConfigClockSource+0x136>
 800a67c:	2b40      	cmp	r3, #64	; 0x40
 800a67e:	d86f      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a680:	2b30      	cmp	r3, #48	; 0x30
 800a682:	d064      	beq.n	800a74e <HAL_TIM_ConfigClockSource+0x156>
 800a684:	2b30      	cmp	r3, #48	; 0x30
 800a686:	d86b      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a688:	2b20      	cmp	r3, #32
 800a68a:	d060      	beq.n	800a74e <HAL_TIM_ConfigClockSource+0x156>
 800a68c:	2b20      	cmp	r3, #32
 800a68e:	d867      	bhi.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
 800a690:	2b00      	cmp	r3, #0
 800a692:	d05c      	beq.n	800a74e <HAL_TIM_ConfigClockSource+0x156>
 800a694:	2b10      	cmp	r3, #16
 800a696:	d05a      	beq.n	800a74e <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a698:	e062      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6818      	ldr	r0, [r3, #0]
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	6899      	ldr	r1, [r3, #8]
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	685a      	ldr	r2, [r3, #4]
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	f000 fcdd 	bl	800b068 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	689b      	ldr	r3, [r3, #8]
 800a6b4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a6bc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	609a      	str	r2, [r3, #8]
      break;
 800a6c6:	e04e      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6818      	ldr	r0, [r3, #0]
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	6899      	ldr	r1, [r3, #8]
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	685a      	ldr	r2, [r3, #4]
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	f000 fcc6 	bl	800b068 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	689a      	ldr	r2, [r3, #8]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6ea:	609a      	str	r2, [r3, #8]
      break;
 800a6ec:	e03b      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6818      	ldr	r0, [r3, #0]
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	6859      	ldr	r1, [r3, #4]
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	f000 fc3a 	bl	800af74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2150      	movs	r1, #80	; 0x50
 800a706:	4618      	mov	r0, r3
 800a708:	f000 fc93 	bl	800b032 <TIM_ITRx_SetConfig>
      break;
 800a70c:	e02b      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6818      	ldr	r0, [r3, #0]
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	6859      	ldr	r1, [r3, #4]
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	461a      	mov	r2, r3
 800a71c:	f000 fc59 	bl	800afd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2160      	movs	r1, #96	; 0x60
 800a726:	4618      	mov	r0, r3
 800a728:	f000 fc83 	bl	800b032 <TIM_ITRx_SetConfig>
      break;
 800a72c:	e01b      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6818      	ldr	r0, [r3, #0]
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	6859      	ldr	r1, [r3, #4]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	68db      	ldr	r3, [r3, #12]
 800a73a:	461a      	mov	r2, r3
 800a73c:	f000 fc1a 	bl	800af74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	2140      	movs	r1, #64	; 0x40
 800a746:	4618      	mov	r0, r3
 800a748:	f000 fc73 	bl	800b032 <TIM_ITRx_SetConfig>
      break;
 800a74c:	e00b      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681a      	ldr	r2, [r3, #0]
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4619      	mov	r1, r3
 800a758:	4610      	mov	r0, r2
 800a75a:	f000 fc6a 	bl	800b032 <TIM_ITRx_SetConfig>
      break;
 800a75e:	e002      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a760:	bf00      	nop
 800a762:	e000      	b.n	800a766 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a764:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2201      	movs	r2, #1
 800a76a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2200      	movs	r2, #0
 800a772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a776:	2300      	movs	r3, #0
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3710      	adds	r7, #16
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	fffeff88 	.word	0xfffeff88

0800a784 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b082      	sub	sp, #8
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a794:	2b01      	cmp	r3, #1
 800a796:	d101      	bne.n	800a79c <HAL_TIM_SlaveConfigSynchro+0x18>
 800a798:	2302      	movs	r3, #2
 800a79a:	e031      	b.n	800a800 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2201      	movs	r2, #1
 800a7a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2202      	movs	r2, #2
 800a7a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a7ac:	6839      	ldr	r1, [r7, #0]
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f000 fb50 	bl	800ae54 <TIM_SlaveTimer_SetConfig>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d009      	beq.n	800a7ce <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2201      	movs	r2, #1
 800a7be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e018      	b.n	800a800 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	68da      	ldr	r2, [r3, #12]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7dc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	68da      	ldr	r2, [r3, #12]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a7ec:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2201      	movs	r2, #1
 800a7f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a7fe:	2300      	movs	r3, #0
}
 800a800:	4618      	mov	r0, r3
 800a802:	3708      	adds	r7, #8
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}

0800a808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a810:	bf00      	nop
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a824:	bf00      	nop
 800a826:	370c      	adds	r7, #12
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr

0800a830 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a838:	bf00      	nop
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a84c:	bf00      	nop
 800a84e:	370c      	adds	r7, #12
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a858:	b480      	push	{r7}
 800a85a:	b085      	sub	sp, #20
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4a40      	ldr	r2, [pc, #256]	; (800a96c <TIM_Base_SetConfig+0x114>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d013      	beq.n	800a898 <TIM_Base_SetConfig+0x40>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a876:	d00f      	beq.n	800a898 <TIM_Base_SetConfig+0x40>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	4a3d      	ldr	r2, [pc, #244]	; (800a970 <TIM_Base_SetConfig+0x118>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d00b      	beq.n	800a898 <TIM_Base_SetConfig+0x40>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	4a3c      	ldr	r2, [pc, #240]	; (800a974 <TIM_Base_SetConfig+0x11c>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d007      	beq.n	800a898 <TIM_Base_SetConfig+0x40>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	4a3b      	ldr	r2, [pc, #236]	; (800a978 <TIM_Base_SetConfig+0x120>)
 800a88c:	4293      	cmp	r3, r2
 800a88e:	d003      	beq.n	800a898 <TIM_Base_SetConfig+0x40>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	4a3a      	ldr	r2, [pc, #232]	; (800a97c <TIM_Base_SetConfig+0x124>)
 800a894:	4293      	cmp	r3, r2
 800a896:	d108      	bne.n	800a8aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a89e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	68fa      	ldr	r2, [r7, #12]
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	4a2f      	ldr	r2, [pc, #188]	; (800a96c <TIM_Base_SetConfig+0x114>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d02b      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8b8:	d027      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	4a2c      	ldr	r2, [pc, #176]	; (800a970 <TIM_Base_SetConfig+0x118>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d023      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	4a2b      	ldr	r2, [pc, #172]	; (800a974 <TIM_Base_SetConfig+0x11c>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d01f      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	4a2a      	ldr	r2, [pc, #168]	; (800a978 <TIM_Base_SetConfig+0x120>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d01b      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	4a29      	ldr	r2, [pc, #164]	; (800a97c <TIM_Base_SetConfig+0x124>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d017      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4a28      	ldr	r2, [pc, #160]	; (800a980 <TIM_Base_SetConfig+0x128>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d013      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	4a27      	ldr	r2, [pc, #156]	; (800a984 <TIM_Base_SetConfig+0x12c>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d00f      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	4a26      	ldr	r2, [pc, #152]	; (800a988 <TIM_Base_SetConfig+0x130>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d00b      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a25      	ldr	r2, [pc, #148]	; (800a98c <TIM_Base_SetConfig+0x134>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d007      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4a24      	ldr	r2, [pc, #144]	; (800a990 <TIM_Base_SetConfig+0x138>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d003      	beq.n	800a90a <TIM_Base_SetConfig+0xb2>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	4a23      	ldr	r2, [pc, #140]	; (800a994 <TIM_Base_SetConfig+0x13c>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d108      	bne.n	800a91c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	68db      	ldr	r3, [r3, #12]
 800a916:	68fa      	ldr	r2, [r7, #12]
 800a918:	4313      	orrs	r3, r2
 800a91a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	695b      	ldr	r3, [r3, #20]
 800a926:	4313      	orrs	r3, r2
 800a928:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	68fa      	ldr	r2, [r7, #12]
 800a92e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	689a      	ldr	r2, [r3, #8]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a0a      	ldr	r2, [pc, #40]	; (800a96c <TIM_Base_SetConfig+0x114>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d003      	beq.n	800a950 <TIM_Base_SetConfig+0xf8>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a0c      	ldr	r2, [pc, #48]	; (800a97c <TIM_Base_SetConfig+0x124>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d103      	bne.n	800a958 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	691a      	ldr	r2, [r3, #16]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2201      	movs	r2, #1
 800a95c:	615a      	str	r2, [r3, #20]
}
 800a95e:	bf00      	nop
 800a960:	3714      	adds	r7, #20
 800a962:	46bd      	mov	sp, r7
 800a964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a968:	4770      	bx	lr
 800a96a:	bf00      	nop
 800a96c:	40010000 	.word	0x40010000
 800a970:	40000400 	.word	0x40000400
 800a974:	40000800 	.word	0x40000800
 800a978:	40000c00 	.word	0x40000c00
 800a97c:	40010400 	.word	0x40010400
 800a980:	40014000 	.word	0x40014000
 800a984:	40014400 	.word	0x40014400
 800a988:	40014800 	.word	0x40014800
 800a98c:	40001800 	.word	0x40001800
 800a990:	40001c00 	.word	0x40001c00
 800a994:	40002000 	.word	0x40002000

0800a998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a998:	b480      	push	{r7}
 800a99a:	b087      	sub	sp, #28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6a1b      	ldr	r3, [r3, #32]
 800a9a6:	f023 0201 	bic.w	r2, r3, #1
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6a1b      	ldr	r3, [r3, #32]
 800a9b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	699b      	ldr	r3, [r3, #24]
 800a9be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a9c0:	68fa      	ldr	r2, [r7, #12]
 800a9c2:	4b2b      	ldr	r3, [pc, #172]	; (800aa70 <TIM_OC1_SetConfig+0xd8>)
 800a9c4:	4013      	ands	r3, r2
 800a9c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f023 0303 	bic.w	r3, r3, #3
 800a9ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	68fa      	ldr	r2, [r7, #12]
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	f023 0302 	bic.w	r3, r3, #2
 800a9e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	689b      	ldr	r3, [r3, #8]
 800a9e6:	697a      	ldr	r2, [r7, #20]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a21      	ldr	r2, [pc, #132]	; (800aa74 <TIM_OC1_SetConfig+0xdc>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d003      	beq.n	800a9fc <TIM_OC1_SetConfig+0x64>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	4a20      	ldr	r2, [pc, #128]	; (800aa78 <TIM_OC1_SetConfig+0xe0>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d10c      	bne.n	800aa16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	f023 0308 	bic.w	r3, r3, #8
 800aa02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	68db      	ldr	r3, [r3, #12]
 800aa08:	697a      	ldr	r2, [r7, #20]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	f023 0304 	bic.w	r3, r3, #4
 800aa14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	4a16      	ldr	r2, [pc, #88]	; (800aa74 <TIM_OC1_SetConfig+0xdc>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d003      	beq.n	800aa26 <TIM_OC1_SetConfig+0x8e>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	4a15      	ldr	r2, [pc, #84]	; (800aa78 <TIM_OC1_SetConfig+0xe0>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d111      	bne.n	800aa4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aa2e:	693b      	ldr	r3, [r7, #16]
 800aa30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aa34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	695b      	ldr	r3, [r3, #20]
 800aa3a:	693a      	ldr	r2, [r7, #16]
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	699b      	ldr	r3, [r3, #24]
 800aa44:	693a      	ldr	r2, [r7, #16]
 800aa46:	4313      	orrs	r3, r2
 800aa48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	693a      	ldr	r2, [r7, #16]
 800aa4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	685a      	ldr	r2, [r3, #4]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	697a      	ldr	r2, [r7, #20]
 800aa62:	621a      	str	r2, [r3, #32]
}
 800aa64:	bf00      	nop
 800aa66:	371c      	adds	r7, #28
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr
 800aa70:	fffeff8f 	.word	0xfffeff8f
 800aa74:	40010000 	.word	0x40010000
 800aa78:	40010400 	.word	0x40010400

0800aa7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b087      	sub	sp, #28
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6a1b      	ldr	r3, [r3, #32]
 800aa8a:	f023 0210 	bic.w	r2, r3, #16
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6a1b      	ldr	r3, [r3, #32]
 800aa96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	699b      	ldr	r3, [r3, #24]
 800aaa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	4b2e      	ldr	r3, [pc, #184]	; (800ab60 <TIM_OC2_SetConfig+0xe4>)
 800aaa8:	4013      	ands	r3, r2
 800aaaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	021b      	lsls	r3, r3, #8
 800aaba:	68fa      	ldr	r2, [r7, #12]
 800aabc:	4313      	orrs	r3, r2
 800aabe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	f023 0320 	bic.w	r3, r3, #32
 800aac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	011b      	lsls	r3, r3, #4
 800aace:	697a      	ldr	r2, [r7, #20]
 800aad0:	4313      	orrs	r3, r2
 800aad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	4a23      	ldr	r2, [pc, #140]	; (800ab64 <TIM_OC2_SetConfig+0xe8>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d003      	beq.n	800aae4 <TIM_OC2_SetConfig+0x68>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	4a22      	ldr	r2, [pc, #136]	; (800ab68 <TIM_OC2_SetConfig+0xec>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d10d      	bne.n	800ab00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aaea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	68db      	ldr	r3, [r3, #12]
 800aaf0:	011b      	lsls	r3, r3, #4
 800aaf2:	697a      	ldr	r2, [r7, #20]
 800aaf4:	4313      	orrs	r3, r2
 800aaf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aafe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	4a18      	ldr	r2, [pc, #96]	; (800ab64 <TIM_OC2_SetConfig+0xe8>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d003      	beq.n	800ab10 <TIM_OC2_SetConfig+0x94>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a17      	ldr	r2, [pc, #92]	; (800ab68 <TIM_OC2_SetConfig+0xec>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d113      	bne.n	800ab38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ab16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ab1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	695b      	ldr	r3, [r3, #20]
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	693a      	ldr	r2, [r7, #16]
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	699b      	ldr	r3, [r3, #24]
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	693a      	ldr	r2, [r7, #16]
 800ab34:	4313      	orrs	r3, r2
 800ab36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	693a      	ldr	r2, [r7, #16]
 800ab3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	68fa      	ldr	r2, [r7, #12]
 800ab42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	685a      	ldr	r2, [r3, #4]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	697a      	ldr	r2, [r7, #20]
 800ab50:	621a      	str	r2, [r3, #32]
}
 800ab52:	bf00      	nop
 800ab54:	371c      	adds	r7, #28
 800ab56:	46bd      	mov	sp, r7
 800ab58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5c:	4770      	bx	lr
 800ab5e:	bf00      	nop
 800ab60:	feff8fff 	.word	0xfeff8fff
 800ab64:	40010000 	.word	0x40010000
 800ab68:	40010400 	.word	0x40010400

0800ab6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a1b      	ldr	r3, [r3, #32]
 800ab7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a1b      	ldr	r3, [r3, #32]
 800ab86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	685b      	ldr	r3, [r3, #4]
 800ab8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	69db      	ldr	r3, [r3, #28]
 800ab92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ab94:	68fa      	ldr	r2, [r7, #12]
 800ab96:	4b2d      	ldr	r3, [pc, #180]	; (800ac4c <TIM_OC3_SetConfig+0xe0>)
 800ab98:	4013      	ands	r3, r2
 800ab9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f023 0303 	bic.w	r3, r3, #3
 800aba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	68fa      	ldr	r2, [r7, #12]
 800abaa:	4313      	orrs	r3, r2
 800abac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800abb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	021b      	lsls	r3, r3, #8
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a22      	ldr	r2, [pc, #136]	; (800ac50 <TIM_OC3_SetConfig+0xe4>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d003      	beq.n	800abd2 <TIM_OC3_SetConfig+0x66>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a21      	ldr	r2, [pc, #132]	; (800ac54 <TIM_OC3_SetConfig+0xe8>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d10d      	bne.n	800abee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800abd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	021b      	lsls	r3, r3, #8
 800abe0:	697a      	ldr	r2, [r7, #20]
 800abe2:	4313      	orrs	r3, r2
 800abe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800abec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4a17      	ldr	r2, [pc, #92]	; (800ac50 <TIM_OC3_SetConfig+0xe4>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d003      	beq.n	800abfe <TIM_OC3_SetConfig+0x92>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	4a16      	ldr	r2, [pc, #88]	; (800ac54 <TIM_OC3_SetConfig+0xe8>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d113      	bne.n	800ac26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ac0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	695b      	ldr	r3, [r3, #20]
 800ac12:	011b      	lsls	r3, r3, #4
 800ac14:	693a      	ldr	r2, [r7, #16]
 800ac16:	4313      	orrs	r3, r2
 800ac18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	699b      	ldr	r3, [r3, #24]
 800ac1e:	011b      	lsls	r3, r3, #4
 800ac20:	693a      	ldr	r2, [r7, #16]
 800ac22:	4313      	orrs	r3, r2
 800ac24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	693a      	ldr	r2, [r7, #16]
 800ac2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	68fa      	ldr	r2, [r7, #12]
 800ac30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	685a      	ldr	r2, [r3, #4]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	697a      	ldr	r2, [r7, #20]
 800ac3e:	621a      	str	r2, [r3, #32]
}
 800ac40:	bf00      	nop
 800ac42:	371c      	adds	r7, #28
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr
 800ac4c:	fffeff8f 	.word	0xfffeff8f
 800ac50:	40010000 	.word	0x40010000
 800ac54:	40010400 	.word	0x40010400

0800ac58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b087      	sub	sp, #28
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a1b      	ldr	r3, [r3, #32]
 800ac66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a1b      	ldr	r3, [r3, #32]
 800ac72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	685b      	ldr	r3, [r3, #4]
 800ac78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	69db      	ldr	r3, [r3, #28]
 800ac7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac80:	68fa      	ldr	r2, [r7, #12]
 800ac82:	4b1e      	ldr	r3, [pc, #120]	; (800acfc <TIM_OC4_SetConfig+0xa4>)
 800ac84:	4013      	ands	r3, r2
 800ac86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	021b      	lsls	r3, r3, #8
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aca2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	689b      	ldr	r3, [r3, #8]
 800aca8:	031b      	lsls	r3, r3, #12
 800acaa:	693a      	ldr	r2, [r7, #16]
 800acac:	4313      	orrs	r3, r2
 800acae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4a13      	ldr	r2, [pc, #76]	; (800ad00 <TIM_OC4_SetConfig+0xa8>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d003      	beq.n	800acc0 <TIM_OC4_SetConfig+0x68>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	4a12      	ldr	r2, [pc, #72]	; (800ad04 <TIM_OC4_SetConfig+0xac>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d109      	bne.n	800acd4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800acc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	695b      	ldr	r3, [r3, #20]
 800accc:	019b      	lsls	r3, r3, #6
 800acce:	697a      	ldr	r2, [r7, #20]
 800acd0:	4313      	orrs	r3, r2
 800acd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	697a      	ldr	r2, [r7, #20]
 800acd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	68fa      	ldr	r2, [r7, #12]
 800acde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	685a      	ldr	r2, [r3, #4]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	693a      	ldr	r2, [r7, #16]
 800acec:	621a      	str	r2, [r3, #32]
}
 800acee:	bf00      	nop
 800acf0:	371c      	adds	r7, #28
 800acf2:	46bd      	mov	sp, r7
 800acf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf8:	4770      	bx	lr
 800acfa:	bf00      	nop
 800acfc:	feff8fff 	.word	0xfeff8fff
 800ad00:	40010000 	.word	0x40010000
 800ad04:	40010400 	.word	0x40010400

0800ad08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b087      	sub	sp, #28
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6a1b      	ldr	r3, [r3, #32]
 800ad16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6a1b      	ldr	r3, [r3, #32]
 800ad22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ad30:	68fa      	ldr	r2, [r7, #12]
 800ad32:	4b1b      	ldr	r3, [pc, #108]	; (800ada0 <TIM_OC5_SetConfig+0x98>)
 800ad34:	4013      	ands	r3, r2
 800ad36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	68fa      	ldr	r2, [r7, #12]
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ad48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	041b      	lsls	r3, r3, #16
 800ad50:	693a      	ldr	r2, [r7, #16]
 800ad52:	4313      	orrs	r3, r2
 800ad54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a12      	ldr	r2, [pc, #72]	; (800ada4 <TIM_OC5_SetConfig+0x9c>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d003      	beq.n	800ad66 <TIM_OC5_SetConfig+0x5e>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4a11      	ldr	r2, [pc, #68]	; (800ada8 <TIM_OC5_SetConfig+0xa0>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d109      	bne.n	800ad7a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	695b      	ldr	r3, [r3, #20]
 800ad72:	021b      	lsls	r3, r3, #8
 800ad74:	697a      	ldr	r2, [r7, #20]
 800ad76:	4313      	orrs	r3, r2
 800ad78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	697a      	ldr	r2, [r7, #20]
 800ad7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	685a      	ldr	r2, [r3, #4]
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	693a      	ldr	r2, [r7, #16]
 800ad92:	621a      	str	r2, [r3, #32]
}
 800ad94:	bf00      	nop
 800ad96:	371c      	adds	r7, #28
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr
 800ada0:	fffeff8f 	.word	0xfffeff8f
 800ada4:	40010000 	.word	0x40010000
 800ada8:	40010400 	.word	0x40010400

0800adac <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800adac:	b480      	push	{r7}
 800adae:	b087      	sub	sp, #28
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	6a1b      	ldr	r3, [r3, #32]
 800adba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6a1b      	ldr	r3, [r3, #32]
 800adc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800add2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	4b1c      	ldr	r3, [pc, #112]	; (800ae48 <TIM_OC6_SetConfig+0x9c>)
 800add8:	4013      	ands	r3, r2
 800adda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	021b      	lsls	r3, r3, #8
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	4313      	orrs	r3, r2
 800ade6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800adee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	689b      	ldr	r3, [r3, #8]
 800adf4:	051b      	lsls	r3, r3, #20
 800adf6:	693a      	ldr	r2, [r7, #16]
 800adf8:	4313      	orrs	r3, r2
 800adfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a13      	ldr	r2, [pc, #76]	; (800ae4c <TIM_OC6_SetConfig+0xa0>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d003      	beq.n	800ae0c <TIM_OC6_SetConfig+0x60>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	4a12      	ldr	r2, [pc, #72]	; (800ae50 <TIM_OC6_SetConfig+0xa4>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d109      	bne.n	800ae20 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ae12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	029b      	lsls	r3, r3, #10
 800ae1a:	697a      	ldr	r2, [r7, #20]
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	697a      	ldr	r2, [r7, #20]
 800ae24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	68fa      	ldr	r2, [r7, #12]
 800ae2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	685a      	ldr	r2, [r3, #4]
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	693a      	ldr	r2, [r7, #16]
 800ae38:	621a      	str	r2, [r3, #32]
}
 800ae3a:	bf00      	nop
 800ae3c:	371c      	adds	r7, #28
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
 800ae46:	bf00      	nop
 800ae48:	feff8fff 	.word	0xfeff8fff
 800ae4c:	40010000 	.word	0x40010000
 800ae50:	40010400 	.word	0x40010400

0800ae54 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b086      	sub	sp, #24
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae6c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	4313      	orrs	r3, r2
 800ae76:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800ae78:	697a      	ldr	r2, [r7, #20]
 800ae7a:	4b3d      	ldr	r3, [pc, #244]	; (800af70 <TIM_SlaveTimer_SetConfig+0x11c>)
 800ae7c:	4013      	ands	r3, r2
 800ae7e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	697a      	ldr	r2, [r7, #20]
 800ae86:	4313      	orrs	r3, r2
 800ae88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	697a      	ldr	r2, [r7, #20]
 800ae90:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	2b70      	cmp	r3, #112	; 0x70
 800ae98:	d01a      	beq.n	800aed0 <TIM_SlaveTimer_SetConfig+0x7c>
 800ae9a:	2b70      	cmp	r3, #112	; 0x70
 800ae9c:	d860      	bhi.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
 800ae9e:	2b60      	cmp	r3, #96	; 0x60
 800aea0:	d054      	beq.n	800af4c <TIM_SlaveTimer_SetConfig+0xf8>
 800aea2:	2b60      	cmp	r3, #96	; 0x60
 800aea4:	d85c      	bhi.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
 800aea6:	2b50      	cmp	r3, #80	; 0x50
 800aea8:	d046      	beq.n	800af38 <TIM_SlaveTimer_SetConfig+0xe4>
 800aeaa:	2b50      	cmp	r3, #80	; 0x50
 800aeac:	d858      	bhi.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
 800aeae:	2b40      	cmp	r3, #64	; 0x40
 800aeb0:	d019      	beq.n	800aee6 <TIM_SlaveTimer_SetConfig+0x92>
 800aeb2:	2b40      	cmp	r3, #64	; 0x40
 800aeb4:	d854      	bhi.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
 800aeb6:	2b30      	cmp	r3, #48	; 0x30
 800aeb8:	d054      	beq.n	800af64 <TIM_SlaveTimer_SetConfig+0x110>
 800aeba:	2b30      	cmp	r3, #48	; 0x30
 800aebc:	d850      	bhi.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
 800aebe:	2b20      	cmp	r3, #32
 800aec0:	d050      	beq.n	800af64 <TIM_SlaveTimer_SetConfig+0x110>
 800aec2:	2b20      	cmp	r3, #32
 800aec4:	d84c      	bhi.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d04c      	beq.n	800af64 <TIM_SlaveTimer_SetConfig+0x110>
 800aeca:	2b10      	cmp	r3, #16
 800aecc:	d04a      	beq.n	800af64 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800aece:	e047      	b.n	800af60 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6818      	ldr	r0, [r3, #0]
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	68d9      	ldr	r1, [r3, #12]
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	689a      	ldr	r2, [r3, #8]
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	691b      	ldr	r3, [r3, #16]
 800aee0:	f000 f8c2 	bl	800b068 <TIM_ETR_SetConfig>
      break;
 800aee4:	e03f      	b.n	800af66 <TIM_SlaveTimer_SetConfig+0x112>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	2b05      	cmp	r3, #5
 800aeec:	d101      	bne.n	800aef2 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800aeee:	2301      	movs	r3, #1
 800aef0:	e03a      	b.n	800af68 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	6a1b      	ldr	r3, [r3, #32]
 800aef8:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	6a1a      	ldr	r2, [r3, #32]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f022 0201 	bic.w	r2, r2, #1
 800af08:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	699b      	ldr	r3, [r3, #24]
 800af10:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800af18:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	691b      	ldr	r3, [r3, #16]
 800af1e:	011b      	lsls	r3, r3, #4
 800af20:	68fa      	ldr	r2, [r7, #12]
 800af22:	4313      	orrs	r3, r2
 800af24:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	68fa      	ldr	r2, [r7, #12]
 800af2c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	693a      	ldr	r2, [r7, #16]
 800af34:	621a      	str	r2, [r3, #32]
      break;
 800af36:	e016      	b.n	800af66 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6818      	ldr	r0, [r3, #0]
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	6899      	ldr	r1, [r3, #8]
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	691b      	ldr	r3, [r3, #16]
 800af44:	461a      	mov	r2, r3
 800af46:	f000 f815 	bl	800af74 <TIM_TI1_ConfigInputStage>
      break;
 800af4a:	e00c      	b.n	800af66 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6818      	ldr	r0, [r3, #0]
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	6899      	ldr	r1, [r3, #8]
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	691b      	ldr	r3, [r3, #16]
 800af58:	461a      	mov	r2, r3
 800af5a:	f000 f83a 	bl	800afd2 <TIM_TI2_ConfigInputStage>
      break;
 800af5e:	e002      	b.n	800af66 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 800af60:	bf00      	nop
 800af62:	e000      	b.n	800af66 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 800af64:	bf00      	nop
  }
  return HAL_OK;
 800af66:	2300      	movs	r3, #0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3718      	adds	r7, #24
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}
 800af70:	fffefff8 	.word	0xfffefff8

0800af74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af74:	b480      	push	{r7}
 800af76:	b087      	sub	sp, #28
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	6a1b      	ldr	r3, [r3, #32]
 800af84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	6a1b      	ldr	r3, [r3, #32]
 800af8a:	f023 0201 	bic.w	r2, r3, #1
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	699b      	ldr	r3, [r3, #24]
 800af96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800af9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	011b      	lsls	r3, r3, #4
 800afa4:	693a      	ldr	r2, [r7, #16]
 800afa6:	4313      	orrs	r3, r2
 800afa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	f023 030a 	bic.w	r3, r3, #10
 800afb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800afb2:	697a      	ldr	r2, [r7, #20]
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	693a      	ldr	r2, [r7, #16]
 800afbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	697a      	ldr	r2, [r7, #20]
 800afc4:	621a      	str	r2, [r3, #32]
}
 800afc6:	bf00      	nop
 800afc8:	371c      	adds	r7, #28
 800afca:	46bd      	mov	sp, r7
 800afcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd0:	4770      	bx	lr

0800afd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800afd2:	b480      	push	{r7}
 800afd4:	b087      	sub	sp, #28
 800afd6:	af00      	add	r7, sp, #0
 800afd8:	60f8      	str	r0, [r7, #12]
 800afda:	60b9      	str	r1, [r7, #8]
 800afdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	6a1b      	ldr	r3, [r3, #32]
 800afe2:	f023 0210 	bic.w	r2, r3, #16
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	699b      	ldr	r3, [r3, #24]
 800afee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6a1b      	ldr	r3, [r3, #32]
 800aff4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800affc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	031b      	lsls	r3, r3, #12
 800b002:	697a      	ldr	r2, [r7, #20]
 800b004:	4313      	orrs	r3, r2
 800b006:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b00e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	011b      	lsls	r3, r3, #4
 800b014:	693a      	ldr	r2, [r7, #16]
 800b016:	4313      	orrs	r3, r2
 800b018:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	697a      	ldr	r2, [r7, #20]
 800b01e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	693a      	ldr	r2, [r7, #16]
 800b024:	621a      	str	r2, [r3, #32]
}
 800b026:	bf00      	nop
 800b028:	371c      	adds	r7, #28
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr

0800b032 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b032:	b480      	push	{r7}
 800b034:	b085      	sub	sp, #20
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
 800b03a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b048:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b04a:	683a      	ldr	r2, [r7, #0]
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	4313      	orrs	r3, r2
 800b050:	f043 0307 	orr.w	r3, r3, #7
 800b054:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	68fa      	ldr	r2, [r7, #12]
 800b05a:	609a      	str	r2, [r3, #8]
}
 800b05c:	bf00      	nop
 800b05e:	3714      	adds	r7, #20
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr

0800b068 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b068:	b480      	push	{r7}
 800b06a:	b087      	sub	sp, #28
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	607a      	str	r2, [r7, #4]
 800b074:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	689b      	ldr	r3, [r3, #8]
 800b07a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b082:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	021a      	lsls	r2, r3, #8
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	431a      	orrs	r2, r3
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	4313      	orrs	r3, r2
 800b090:	697a      	ldr	r2, [r7, #20]
 800b092:	4313      	orrs	r3, r2
 800b094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	697a      	ldr	r2, [r7, #20]
 800b09a:	609a      	str	r2, [r3, #8]
}
 800b09c:	bf00      	nop
 800b09e:	371c      	adds	r7, #28
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a6:	4770      	bx	lr

0800b0a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d101      	bne.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b0bc:	2302      	movs	r3, #2
 800b0be:	e06d      	b.n	800b19c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2202      	movs	r2, #2
 800b0cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	689b      	ldr	r3, [r3, #8]
 800b0de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4a30      	ldr	r2, [pc, #192]	; (800b1a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d004      	beq.n	800b0f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4a2f      	ldr	r2, [pc, #188]	; (800b1ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d108      	bne.n	800b106 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b0fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	68fa      	ldr	r2, [r7, #12]
 800b102:	4313      	orrs	r3, r2
 800b104:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b10c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	68fa      	ldr	r2, [r7, #12]
 800b114:	4313      	orrs	r3, r2
 800b116:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	68fa      	ldr	r2, [r7, #12]
 800b11e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4a20      	ldr	r2, [pc, #128]	; (800b1a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b126:	4293      	cmp	r3, r2
 800b128:	d022      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b132:	d01d      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4a1d      	ldr	r2, [pc, #116]	; (800b1b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d018      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	4a1c      	ldr	r2, [pc, #112]	; (800b1b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d013      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	4a1a      	ldr	r2, [pc, #104]	; (800b1b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d00e      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4a15      	ldr	r2, [pc, #84]	; (800b1ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b158:	4293      	cmp	r3, r2
 800b15a:	d009      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4a16      	ldr	r2, [pc, #88]	; (800b1bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d004      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	4a15      	ldr	r2, [pc, #84]	; (800b1c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	d10c      	bne.n	800b18a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b176:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	4313      	orrs	r3, r2
 800b180:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	68ba      	ldr	r2, [r7, #8]
 800b188:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2201      	movs	r2, #1
 800b18e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b19a:	2300      	movs	r3, #0
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3714      	adds	r7, #20
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	40010000 	.word	0x40010000
 800b1ac:	40010400 	.word	0x40010400
 800b1b0:	40000400 	.word	0x40000400
 800b1b4:	40000800 	.word	0x40000800
 800b1b8:	40000c00 	.word	0x40000c00
 800b1bc:	40014000 	.word	0x40014000
 800b1c0:	40001800 	.word	0x40001800

0800b1c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d101      	bne.n	800b1e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b1dc:	2302      	movs	r3, #2
 800b1de:	e065      	b.n	800b2ac <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2201      	movs	r2, #1
 800b1e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	68db      	ldr	r3, [r3, #12]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	689b      	ldr	r3, [r3, #8]
 800b200:	4313      	orrs	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	4313      	orrs	r3, r2
 800b210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	691b      	ldr	r3, [r3, #16]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	695b      	ldr	r3, [r3, #20]
 800b238:	4313      	orrs	r3, r2
 800b23a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b246:	4313      	orrs	r3, r2
 800b248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	699b      	ldr	r3, [r3, #24]
 800b254:	041b      	lsls	r3, r3, #16
 800b256:	4313      	orrs	r3, r2
 800b258:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4a16      	ldr	r2, [pc, #88]	; (800b2b8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d004      	beq.n	800b26e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	4a14      	ldr	r2, [pc, #80]	; (800b2bc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d115      	bne.n	800b29a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b278:	051b      	lsls	r3, r3, #20
 800b27a:	4313      	orrs	r3, r2
 800b27c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	69db      	ldr	r3, [r3, #28]
 800b288:	4313      	orrs	r3, r2
 800b28a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	6a1b      	ldr	r3, [r3, #32]
 800b296:	4313      	orrs	r3, r2
 800b298:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	68fa      	ldr	r2, [r7, #12]
 800b2a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b2aa:	2300      	movs	r3, #0
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3714      	adds	r7, #20
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr
 800b2b8:	40010000 	.word	0x40010000
 800b2bc:	40010400 	.word	0x40010400

0800b2c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b2c8:	bf00      	nop
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b083      	sub	sp, #12
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b2dc:	bf00      	nop
 800b2de:	370c      	adds	r7, #12
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b2f0:	bf00      	nop
 800b2f2:	370c      	adds	r7, #12
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b082      	sub	sp, #8
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d101      	bne.n	800b30e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b30a:	2301      	movs	r3, #1
 800b30c:	e040      	b.n	800b390 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b312:	2b00      	cmp	r3, #0
 800b314:	d106      	bne.n	800b324 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f7f9 ff32 	bl	8005188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2224      	movs	r2, #36	; 0x24
 800b328:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f022 0201 	bic.w	r2, r2, #1
 800b338:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f000 fa6e 	bl	800b81c <UART_SetConfig>
 800b340:	4603      	mov	r3, r0
 800b342:	2b01      	cmp	r3, #1
 800b344:	d101      	bne.n	800b34a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b346:	2301      	movs	r3, #1
 800b348:	e022      	b.n	800b390 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d002      	beq.n	800b358 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 fd0e 	bl	800bd74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b366:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	689a      	ldr	r2, [r3, #8]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b376:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	681a      	ldr	r2, [r3, #0]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f042 0201 	orr.w	r2, r2, #1
 800b386:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 fd95 	bl	800beb8 <UART_CheckIdleState>
 800b38e:	4603      	mov	r3, r0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3708      	adds	r7, #8
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}

0800b398 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b398:	b480      	push	{r7}
 800b39a:	b085      	sub	sp, #20
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	60f8      	str	r0, [r7, #12]
 800b3a0:	60b9      	str	r1, [r7, #8]
 800b3a2:	4613      	mov	r3, r2
 800b3a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b3aa:	2b20      	cmp	r3, #32
 800b3ac:	d144      	bne.n	800b438 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d002      	beq.n	800b3ba <HAL_UART_Transmit_IT+0x22>
 800b3b4:	88fb      	ldrh	r3, [r7, #6]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d101      	bne.n	800b3be <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	e03d      	b.n	800b43a <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d101      	bne.n	800b3cc <HAL_UART_Transmit_IT+0x34>
 800b3c8:	2302      	movs	r3, #2
 800b3ca:	e036      	b.n	800b43a <HAL_UART_Transmit_IT+0xa2>
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	68ba      	ldr	r2, [r7, #8]
 800b3d8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	88fa      	ldrh	r2, [r7, #6]
 800b3de:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	88fa      	ldrh	r2, [r7, #6]
 800b3e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2221      	movs	r2, #33	; 0x21
 800b3fa:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	689b      	ldr	r3, [r3, #8]
 800b400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b404:	d107      	bne.n	800b416 <HAL_UART_Transmit_IT+0x7e>
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d103      	bne.n	800b416 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	4a0d      	ldr	r2, [pc, #52]	; (800b448 <HAL_UART_Transmit_IT+0xb0>)
 800b412:	665a      	str	r2, [r3, #100]	; 0x64
 800b414:	e002      	b.n	800b41c <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	4a0c      	ldr	r2, [pc, #48]	; (800b44c <HAL_UART_Transmit_IT+0xb4>)
 800b41a:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	681a      	ldr	r2, [r3, #0]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b432:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800b434:	2300      	movs	r3, #0
 800b436:	e000      	b.n	800b43a <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800b438:	2302      	movs	r3, #2
  }
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3714      	adds	r7, #20
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr
 800b446:	bf00      	nop
 800b448:	0800c0eb 	.word	0x0800c0eb
 800b44c:	0800c079 	.word	0x0800c079

0800b450 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
 800b456:	60f8      	str	r0, [r7, #12]
 800b458:	60b9      	str	r1, [r7, #8]
 800b45a:	4613      	mov	r3, r2
 800b45c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b462:	2b20      	cmp	r3, #32
 800b464:	f040 808a 	bne.w	800b57c <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d002      	beq.n	800b474 <HAL_UART_Receive_IT+0x24>
 800b46e:	88fb      	ldrh	r3, [r7, #6]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d101      	bne.n	800b478 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b474:	2301      	movs	r3, #1
 800b476:	e082      	b.n	800b57e <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d101      	bne.n	800b486 <HAL_UART_Receive_IT+0x36>
 800b482:	2302      	movs	r3, #2
 800b484:	e07b      	b.n	800b57e <HAL_UART_Receive_IT+0x12e>
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2201      	movs	r2, #1
 800b48a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	68ba      	ldr	r2, [r7, #8]
 800b492:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	88fa      	ldrh	r2, [r7, #6]
 800b498:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	88fa      	ldrh	r2, [r7, #6]
 800b4a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4b2:	d10e      	bne.n	800b4d2 <HAL_UART_Receive_IT+0x82>
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	691b      	ldr	r3, [r3, #16]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d105      	bne.n	800b4c8 <HAL_UART_Receive_IT+0x78>
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f240 12ff 	movw	r2, #511	; 0x1ff
 800b4c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b4c6:	e02d      	b.n	800b524 <HAL_UART_Receive_IT+0xd4>
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	22ff      	movs	r2, #255	; 0xff
 800b4cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b4d0:	e028      	b.n	800b524 <HAL_UART_Receive_IT+0xd4>
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	689b      	ldr	r3, [r3, #8]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d10d      	bne.n	800b4f6 <HAL_UART_Receive_IT+0xa6>
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	691b      	ldr	r3, [r3, #16]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d104      	bne.n	800b4ec <HAL_UART_Receive_IT+0x9c>
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	22ff      	movs	r2, #255	; 0xff
 800b4e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b4ea:	e01b      	b.n	800b524 <HAL_UART_Receive_IT+0xd4>
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	227f      	movs	r2, #127	; 0x7f
 800b4f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b4f4:	e016      	b.n	800b524 <HAL_UART_Receive_IT+0xd4>
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b4fe:	d10d      	bne.n	800b51c <HAL_UART_Receive_IT+0xcc>
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	691b      	ldr	r3, [r3, #16]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d104      	bne.n	800b512 <HAL_UART_Receive_IT+0xc2>
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	227f      	movs	r2, #127	; 0x7f
 800b50c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b510:	e008      	b.n	800b524 <HAL_UART_Receive_IT+0xd4>
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	223f      	movs	r2, #63	; 0x3f
 800b516:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b51a:	e003      	b.n	800b524 <HAL_UART_Receive_IT+0xd4>
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2200      	movs	r2, #0
 800b520:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2200      	movs	r2, #0
 800b528:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2222      	movs	r2, #34	; 0x22
 800b52e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	689a      	ldr	r2, [r3, #8]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f042 0201 	orr.w	r2, r2, #1
 800b53e:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b548:	d107      	bne.n	800b55a <HAL_UART_Receive_IT+0x10a>
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	691b      	ldr	r3, [r3, #16]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d103      	bne.n	800b55a <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	4a0d      	ldr	r2, [pc, #52]	; (800b58c <HAL_UART_Receive_IT+0x13c>)
 800b556:	661a      	str	r2, [r3, #96]	; 0x60
 800b558:	e002      	b.n	800b560 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	4a0c      	ldr	r2, [pc, #48]	; (800b590 <HAL_UART_Receive_IT+0x140>)
 800b55e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2200      	movs	r2, #0
 800b564:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800b576:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800b578:	2300      	movs	r3, #0
 800b57a:	e000      	b.n	800b57e <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800b57c:	2302      	movs	r3, #2
  }
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3714      	adds	r7, #20
 800b582:	46bd      	mov	sp, r7
 800b584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b588:	4770      	bx	lr
 800b58a:	bf00      	nop
 800b58c:	0800c23f 	.word	0x0800c23f
 800b590:	0800c199 	.word	0x0800c199

0800b594 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b088      	sub	sp, #32
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	69db      	ldr	r3, [r3, #28]
 800b5a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	689b      	ldr	r3, [r3, #8]
 800b5b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b5b4:	69fa      	ldr	r2, [r7, #28]
 800b5b6:	f640 030f 	movw	r3, #2063	; 0x80f
 800b5ba:	4013      	ands	r3, r2
 800b5bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d113      	bne.n	800b5ec <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b5c4:	69fb      	ldr	r3, [r7, #28]
 800b5c6:	f003 0320 	and.w	r3, r3, #32
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d00e      	beq.n	800b5ec <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b5ce:	69bb      	ldr	r3, [r7, #24]
 800b5d0:	f003 0320 	and.w	r3, r3, #32
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d009      	beq.n	800b5ec <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	f000 80ff 	beq.w	800b7e0 <HAL_UART_IRQHandler+0x24c>
      {
        huart->RxISR(huart);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	4798      	blx	r3
      }
      return;
 800b5ea:	e0f9      	b.n	800b7e0 <HAL_UART_IRQHandler+0x24c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	f000 80d5 	beq.w	800b79e <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	f003 0301 	and.w	r3, r3, #1
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d105      	bne.n	800b60a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b604:	2b00      	cmp	r3, #0
 800b606:	f000 80ca 	beq.w	800b79e <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b60a:	69fb      	ldr	r3, [r7, #28]
 800b60c:	f003 0301 	and.w	r3, r3, #1
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00e      	beq.n	800b632 <HAL_UART_IRQHandler+0x9e>
 800b614:	69bb      	ldr	r3, [r7, #24]
 800b616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d009      	beq.n	800b632 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	2201      	movs	r2, #1
 800b624:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b62a:	f043 0201 	orr.w	r2, r3, #1
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b632:	69fb      	ldr	r3, [r7, #28]
 800b634:	f003 0302 	and.w	r3, r3, #2
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d00e      	beq.n	800b65a <HAL_UART_IRQHandler+0xc6>
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	f003 0301 	and.w	r3, r3, #1
 800b642:	2b00      	cmp	r3, #0
 800b644:	d009      	beq.n	800b65a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	2202      	movs	r2, #2
 800b64c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b652:	f043 0204 	orr.w	r2, r3, #4
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b65a:	69fb      	ldr	r3, [r7, #28]
 800b65c:	f003 0304 	and.w	r3, r3, #4
 800b660:	2b00      	cmp	r3, #0
 800b662:	d00e      	beq.n	800b682 <HAL_UART_IRQHandler+0xee>
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	f003 0301 	and.w	r3, r3, #1
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d009      	beq.n	800b682 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2204      	movs	r2, #4
 800b674:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b67a:	f043 0202 	orr.w	r2, r3, #2
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b682:	69fb      	ldr	r3, [r7, #28]
 800b684:	f003 0308 	and.w	r3, r3, #8
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d013      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b68c:	69bb      	ldr	r3, [r7, #24]
 800b68e:	f003 0320 	and.w	r3, r3, #32
 800b692:	2b00      	cmp	r3, #0
 800b694:	d104      	bne.n	800b6a0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d009      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	2208      	movs	r2, #8
 800b6a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6ac:	f043 0208 	orr.w	r2, r3, #8
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b6b4:	69fb      	ldr	r3, [r7, #28]
 800b6b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d00f      	beq.n	800b6de <HAL_UART_IRQHandler+0x14a>
 800b6be:	69bb      	ldr	r3, [r7, #24]
 800b6c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d00a      	beq.n	800b6de <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b6d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6d6:	f043 0220 	orr.w	r2, r3, #32
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d07e      	beq.n	800b7e4 <HAL_UART_IRQHandler+0x250>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800b6e6:	69fb      	ldr	r3, [r7, #28]
 800b6e8:	f003 0320 	and.w	r3, r3, #32
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d00c      	beq.n	800b70a <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b6f0:	69bb      	ldr	r3, [r7, #24]
 800b6f2:	f003 0320 	and.w	r3, r3, #32
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d007      	beq.n	800b70a <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d003      	beq.n	800b70a <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b706:	6878      	ldr	r0, [r7, #4]
 800b708:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b70e:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b71a:	2b40      	cmp	r3, #64	; 0x40
 800b71c:	d004      	beq.n	800b728 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b724:	2b00      	cmp	r3, #0
 800b726:	d031      	beq.n	800b78c <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 fc6f 	bl	800c00c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b738:	2b40      	cmp	r3, #64	; 0x40
 800b73a:	d123      	bne.n	800b784 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	689a      	ldr	r2, [r3, #8]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b74a:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b750:	2b00      	cmp	r3, #0
 800b752:	d013      	beq.n	800b77c <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b758:	4a25      	ldr	r2, [pc, #148]	; (800b7f0 <HAL_UART_IRQHandler+0x25c>)
 800b75a:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b760:	4618      	mov	r0, r3
 800b762:	f7fa fe7d 	bl	8006460 <HAL_DMA_Abort_IT>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d016      	beq.n	800b79a <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b776:	4610      	mov	r0, r2
 800b778:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b77a:	e00e      	b.n	800b79a <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 f843 	bl	800b808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b782:	e00a      	b.n	800b79a <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f000 f83f 	bl	800b808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b78a:	e006      	b.n	800b79a <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	f000 f83b 	bl	800b808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2200      	movs	r2, #0
 800b796:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800b798:	e024      	b.n	800b7e4 <HAL_UART_IRQHandler+0x250>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b79a:	bf00      	nop
    return;
 800b79c:	e022      	b.n	800b7e4 <HAL_UART_IRQHandler+0x250>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d00d      	beq.n	800b7c4 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b7a8:	69bb      	ldr	r3, [r7, #24]
 800b7aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d008      	beq.n	800b7c4 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d016      	beq.n	800b7e8 <HAL_UART_IRQHandler+0x254>
    {
      huart->TxISR(huart);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	4798      	blx	r3
    }
    return;
 800b7c2:	e011      	b.n	800b7e8 <HAL_UART_IRQHandler+0x254>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b7c4:	69fb      	ldr	r3, [r7, #28]
 800b7c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00d      	beq.n	800b7ea <HAL_UART_IRQHandler+0x256>
 800b7ce:	69bb      	ldr	r3, [r7, #24]
 800b7d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d008      	beq.n	800b7ea <HAL_UART_IRQHandler+0x256>
  {
    UART_EndTransmit_IT(huart);
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f000 fcc4 	bl	800c166 <UART_EndTransmit_IT>
    return;
 800b7de:	e004      	b.n	800b7ea <HAL_UART_IRQHandler+0x256>
      return;
 800b7e0:	bf00      	nop
 800b7e2:	e002      	b.n	800b7ea <HAL_UART_IRQHandler+0x256>
    return;
 800b7e4:	bf00      	nop
 800b7e6:	e000      	b.n	800b7ea <HAL_UART_IRQHandler+0x256>
    return;
 800b7e8:	bf00      	nop
  }

}
 800b7ea:	3720      	adds	r7, #32
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	0800c04d 	.word	0x0800c04d

0800b7f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b083      	sub	sp, #12
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b7fc:	bf00      	nop
 800b7fe:	370c      	adds	r7, #12
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr

0800b808 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b808:	b480      	push	{r7}
 800b80a:	b083      	sub	sp, #12
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b810:	bf00      	nop
 800b812:	370c      	adds	r7, #12
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr

0800b81c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b088      	sub	sp, #32
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800b824:	2300      	movs	r3, #0
 800b826:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800b828:	2300      	movs	r3, #0
 800b82a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	689a      	ldr	r2, [r3, #8]
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	691b      	ldr	r3, [r3, #16]
 800b834:	431a      	orrs	r2, r3
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	695b      	ldr	r3, [r3, #20]
 800b83a:	431a      	orrs	r2, r3
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	69db      	ldr	r3, [r3, #28]
 800b840:	4313      	orrs	r3, r2
 800b842:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	4ba7      	ldr	r3, [pc, #668]	; (800bae8 <UART_SetConfig+0x2cc>)
 800b84c:	4013      	ands	r3, r2
 800b84e:	687a      	ldr	r2, [r7, #4]
 800b850:	6812      	ldr	r2, [r2, #0]
 800b852:	6939      	ldr	r1, [r7, #16]
 800b854:	430b      	orrs	r3, r1
 800b856:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	68da      	ldr	r2, [r3, #12]
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	430a      	orrs	r2, r1
 800b86c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	699b      	ldr	r3, [r3, #24]
 800b872:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6a1b      	ldr	r3, [r3, #32]
 800b878:	693a      	ldr	r2, [r7, #16]
 800b87a:	4313      	orrs	r3, r2
 800b87c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	689b      	ldr	r3, [r3, #8]
 800b884:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	693a      	ldr	r2, [r7, #16]
 800b88e:	430a      	orrs	r2, r1
 800b890:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	4a95      	ldr	r2, [pc, #596]	; (800baec <UART_SetConfig+0x2d0>)
 800b898:	4293      	cmp	r3, r2
 800b89a:	d120      	bne.n	800b8de <UART_SetConfig+0xc2>
 800b89c:	4b94      	ldr	r3, [pc, #592]	; (800baf0 <UART_SetConfig+0x2d4>)
 800b89e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8a2:	f003 0303 	and.w	r3, r3, #3
 800b8a6:	2b03      	cmp	r3, #3
 800b8a8:	d816      	bhi.n	800b8d8 <UART_SetConfig+0xbc>
 800b8aa:	a201      	add	r2, pc, #4	; (adr r2, 800b8b0 <UART_SetConfig+0x94>)
 800b8ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8b0:	0800b8c1 	.word	0x0800b8c1
 800b8b4:	0800b8cd 	.word	0x0800b8cd
 800b8b8:	0800b8c7 	.word	0x0800b8c7
 800b8bc:	0800b8d3 	.word	0x0800b8d3
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	77fb      	strb	r3, [r7, #31]
 800b8c4:	e14f      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b8c6:	2302      	movs	r3, #2
 800b8c8:	77fb      	strb	r3, [r7, #31]
 800b8ca:	e14c      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b8cc:	2304      	movs	r3, #4
 800b8ce:	77fb      	strb	r3, [r7, #31]
 800b8d0:	e149      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b8d2:	2308      	movs	r3, #8
 800b8d4:	77fb      	strb	r3, [r7, #31]
 800b8d6:	e146      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b8d8:	2310      	movs	r3, #16
 800b8da:	77fb      	strb	r3, [r7, #31]
 800b8dc:	e143      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a84      	ldr	r2, [pc, #528]	; (800baf4 <UART_SetConfig+0x2d8>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d132      	bne.n	800b94e <UART_SetConfig+0x132>
 800b8e8:	4b81      	ldr	r3, [pc, #516]	; (800baf0 <UART_SetConfig+0x2d4>)
 800b8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8ee:	f003 030c 	and.w	r3, r3, #12
 800b8f2:	2b0c      	cmp	r3, #12
 800b8f4:	d828      	bhi.n	800b948 <UART_SetConfig+0x12c>
 800b8f6:	a201      	add	r2, pc, #4	; (adr r2, 800b8fc <UART_SetConfig+0xe0>)
 800b8f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8fc:	0800b931 	.word	0x0800b931
 800b900:	0800b949 	.word	0x0800b949
 800b904:	0800b949 	.word	0x0800b949
 800b908:	0800b949 	.word	0x0800b949
 800b90c:	0800b93d 	.word	0x0800b93d
 800b910:	0800b949 	.word	0x0800b949
 800b914:	0800b949 	.word	0x0800b949
 800b918:	0800b949 	.word	0x0800b949
 800b91c:	0800b937 	.word	0x0800b937
 800b920:	0800b949 	.word	0x0800b949
 800b924:	0800b949 	.word	0x0800b949
 800b928:	0800b949 	.word	0x0800b949
 800b92c:	0800b943 	.word	0x0800b943
 800b930:	2300      	movs	r3, #0
 800b932:	77fb      	strb	r3, [r7, #31]
 800b934:	e117      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b936:	2302      	movs	r3, #2
 800b938:	77fb      	strb	r3, [r7, #31]
 800b93a:	e114      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b93c:	2304      	movs	r3, #4
 800b93e:	77fb      	strb	r3, [r7, #31]
 800b940:	e111      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b942:	2308      	movs	r3, #8
 800b944:	77fb      	strb	r3, [r7, #31]
 800b946:	e10e      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b948:	2310      	movs	r3, #16
 800b94a:	77fb      	strb	r3, [r7, #31]
 800b94c:	e10b      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4a69      	ldr	r2, [pc, #420]	; (800baf8 <UART_SetConfig+0x2dc>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d120      	bne.n	800b99a <UART_SetConfig+0x17e>
 800b958:	4b65      	ldr	r3, [pc, #404]	; (800baf0 <UART_SetConfig+0x2d4>)
 800b95a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b95e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b962:	2b30      	cmp	r3, #48	; 0x30
 800b964:	d013      	beq.n	800b98e <UART_SetConfig+0x172>
 800b966:	2b30      	cmp	r3, #48	; 0x30
 800b968:	d814      	bhi.n	800b994 <UART_SetConfig+0x178>
 800b96a:	2b20      	cmp	r3, #32
 800b96c:	d009      	beq.n	800b982 <UART_SetConfig+0x166>
 800b96e:	2b20      	cmp	r3, #32
 800b970:	d810      	bhi.n	800b994 <UART_SetConfig+0x178>
 800b972:	2b00      	cmp	r3, #0
 800b974:	d002      	beq.n	800b97c <UART_SetConfig+0x160>
 800b976:	2b10      	cmp	r3, #16
 800b978:	d006      	beq.n	800b988 <UART_SetConfig+0x16c>
 800b97a:	e00b      	b.n	800b994 <UART_SetConfig+0x178>
 800b97c:	2300      	movs	r3, #0
 800b97e:	77fb      	strb	r3, [r7, #31]
 800b980:	e0f1      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b982:	2302      	movs	r3, #2
 800b984:	77fb      	strb	r3, [r7, #31]
 800b986:	e0ee      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b988:	2304      	movs	r3, #4
 800b98a:	77fb      	strb	r3, [r7, #31]
 800b98c:	e0eb      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b98e:	2308      	movs	r3, #8
 800b990:	77fb      	strb	r3, [r7, #31]
 800b992:	e0e8      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b994:	2310      	movs	r3, #16
 800b996:	77fb      	strb	r3, [r7, #31]
 800b998:	e0e5      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a57      	ldr	r2, [pc, #348]	; (800bafc <UART_SetConfig+0x2e0>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d120      	bne.n	800b9e6 <UART_SetConfig+0x1ca>
 800b9a4:	4b52      	ldr	r3, [pc, #328]	; (800baf0 <UART_SetConfig+0x2d4>)
 800b9a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b9ae:	2bc0      	cmp	r3, #192	; 0xc0
 800b9b0:	d013      	beq.n	800b9da <UART_SetConfig+0x1be>
 800b9b2:	2bc0      	cmp	r3, #192	; 0xc0
 800b9b4:	d814      	bhi.n	800b9e0 <UART_SetConfig+0x1c4>
 800b9b6:	2b80      	cmp	r3, #128	; 0x80
 800b9b8:	d009      	beq.n	800b9ce <UART_SetConfig+0x1b2>
 800b9ba:	2b80      	cmp	r3, #128	; 0x80
 800b9bc:	d810      	bhi.n	800b9e0 <UART_SetConfig+0x1c4>
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d002      	beq.n	800b9c8 <UART_SetConfig+0x1ac>
 800b9c2:	2b40      	cmp	r3, #64	; 0x40
 800b9c4:	d006      	beq.n	800b9d4 <UART_SetConfig+0x1b8>
 800b9c6:	e00b      	b.n	800b9e0 <UART_SetConfig+0x1c4>
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	77fb      	strb	r3, [r7, #31]
 800b9cc:	e0cb      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b9ce:	2302      	movs	r3, #2
 800b9d0:	77fb      	strb	r3, [r7, #31]
 800b9d2:	e0c8      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b9d4:	2304      	movs	r3, #4
 800b9d6:	77fb      	strb	r3, [r7, #31]
 800b9d8:	e0c5      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b9da:	2308      	movs	r3, #8
 800b9dc:	77fb      	strb	r3, [r7, #31]
 800b9de:	e0c2      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b9e0:	2310      	movs	r3, #16
 800b9e2:	77fb      	strb	r3, [r7, #31]
 800b9e4:	e0bf      	b.n	800bb66 <UART_SetConfig+0x34a>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a45      	ldr	r2, [pc, #276]	; (800bb00 <UART_SetConfig+0x2e4>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d125      	bne.n	800ba3c <UART_SetConfig+0x220>
 800b9f0:	4b3f      	ldr	r3, [pc, #252]	; (800baf0 <UART_SetConfig+0x2d4>)
 800b9f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b9fe:	d017      	beq.n	800ba30 <UART_SetConfig+0x214>
 800ba00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba04:	d817      	bhi.n	800ba36 <UART_SetConfig+0x21a>
 800ba06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba0a:	d00b      	beq.n	800ba24 <UART_SetConfig+0x208>
 800ba0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba10:	d811      	bhi.n	800ba36 <UART_SetConfig+0x21a>
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d003      	beq.n	800ba1e <UART_SetConfig+0x202>
 800ba16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba1a:	d006      	beq.n	800ba2a <UART_SetConfig+0x20e>
 800ba1c:	e00b      	b.n	800ba36 <UART_SetConfig+0x21a>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	77fb      	strb	r3, [r7, #31]
 800ba22:	e0a0      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba24:	2302      	movs	r3, #2
 800ba26:	77fb      	strb	r3, [r7, #31]
 800ba28:	e09d      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba2a:	2304      	movs	r3, #4
 800ba2c:	77fb      	strb	r3, [r7, #31]
 800ba2e:	e09a      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba30:	2308      	movs	r3, #8
 800ba32:	77fb      	strb	r3, [r7, #31]
 800ba34:	e097      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba36:	2310      	movs	r3, #16
 800ba38:	77fb      	strb	r3, [r7, #31]
 800ba3a:	e094      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4a30      	ldr	r2, [pc, #192]	; (800bb04 <UART_SetConfig+0x2e8>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d125      	bne.n	800ba92 <UART_SetConfig+0x276>
 800ba46:	4b2a      	ldr	r3, [pc, #168]	; (800baf0 <UART_SetConfig+0x2d4>)
 800ba48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ba50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ba54:	d017      	beq.n	800ba86 <UART_SetConfig+0x26a>
 800ba56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ba5a:	d817      	bhi.n	800ba8c <UART_SetConfig+0x270>
 800ba5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba60:	d00b      	beq.n	800ba7a <UART_SetConfig+0x25e>
 800ba62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba66:	d811      	bhi.n	800ba8c <UART_SetConfig+0x270>
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d003      	beq.n	800ba74 <UART_SetConfig+0x258>
 800ba6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba70:	d006      	beq.n	800ba80 <UART_SetConfig+0x264>
 800ba72:	e00b      	b.n	800ba8c <UART_SetConfig+0x270>
 800ba74:	2301      	movs	r3, #1
 800ba76:	77fb      	strb	r3, [r7, #31]
 800ba78:	e075      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba7a:	2302      	movs	r3, #2
 800ba7c:	77fb      	strb	r3, [r7, #31]
 800ba7e:	e072      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba80:	2304      	movs	r3, #4
 800ba82:	77fb      	strb	r3, [r7, #31]
 800ba84:	e06f      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba86:	2308      	movs	r3, #8
 800ba88:	77fb      	strb	r3, [r7, #31]
 800ba8a:	e06c      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba8c:	2310      	movs	r3, #16
 800ba8e:	77fb      	strb	r3, [r7, #31]
 800ba90:	e069      	b.n	800bb66 <UART_SetConfig+0x34a>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a1c      	ldr	r2, [pc, #112]	; (800bb08 <UART_SetConfig+0x2ec>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d137      	bne.n	800bb0c <UART_SetConfig+0x2f0>
 800ba9c:	4b14      	ldr	r3, [pc, #80]	; (800baf0 <UART_SetConfig+0x2d4>)
 800ba9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baa2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800baa6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800baaa:	d017      	beq.n	800badc <UART_SetConfig+0x2c0>
 800baac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bab0:	d817      	bhi.n	800bae2 <UART_SetConfig+0x2c6>
 800bab2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bab6:	d00b      	beq.n	800bad0 <UART_SetConfig+0x2b4>
 800bab8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800babc:	d811      	bhi.n	800bae2 <UART_SetConfig+0x2c6>
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d003      	beq.n	800baca <UART_SetConfig+0x2ae>
 800bac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bac6:	d006      	beq.n	800bad6 <UART_SetConfig+0x2ba>
 800bac8:	e00b      	b.n	800bae2 <UART_SetConfig+0x2c6>
 800baca:	2300      	movs	r3, #0
 800bacc:	77fb      	strb	r3, [r7, #31]
 800bace:	e04a      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bad0:	2302      	movs	r3, #2
 800bad2:	77fb      	strb	r3, [r7, #31]
 800bad4:	e047      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bad6:	2304      	movs	r3, #4
 800bad8:	77fb      	strb	r3, [r7, #31]
 800bada:	e044      	b.n	800bb66 <UART_SetConfig+0x34a>
 800badc:	2308      	movs	r3, #8
 800bade:	77fb      	strb	r3, [r7, #31]
 800bae0:	e041      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bae2:	2310      	movs	r3, #16
 800bae4:	77fb      	strb	r3, [r7, #31]
 800bae6:	e03e      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bae8:	efff69f3 	.word	0xefff69f3
 800baec:	40011000 	.word	0x40011000
 800baf0:	40023800 	.word	0x40023800
 800baf4:	40004400 	.word	0x40004400
 800baf8:	40004800 	.word	0x40004800
 800bafc:	40004c00 	.word	0x40004c00
 800bb00:	40005000 	.word	0x40005000
 800bb04:	40011400 	.word	0x40011400
 800bb08:	40007800 	.word	0x40007800
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4a94      	ldr	r2, [pc, #592]	; (800bd64 <UART_SetConfig+0x548>)
 800bb12:	4293      	cmp	r3, r2
 800bb14:	d125      	bne.n	800bb62 <UART_SetConfig+0x346>
 800bb16:	4b94      	ldr	r3, [pc, #592]	; (800bd68 <UART_SetConfig+0x54c>)
 800bb18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800bb20:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800bb24:	d017      	beq.n	800bb56 <UART_SetConfig+0x33a>
 800bb26:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800bb2a:	d817      	bhi.n	800bb5c <UART_SetConfig+0x340>
 800bb2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb30:	d00b      	beq.n	800bb4a <UART_SetConfig+0x32e>
 800bb32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb36:	d811      	bhi.n	800bb5c <UART_SetConfig+0x340>
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d003      	beq.n	800bb44 <UART_SetConfig+0x328>
 800bb3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bb40:	d006      	beq.n	800bb50 <UART_SetConfig+0x334>
 800bb42:	e00b      	b.n	800bb5c <UART_SetConfig+0x340>
 800bb44:	2300      	movs	r3, #0
 800bb46:	77fb      	strb	r3, [r7, #31]
 800bb48:	e00d      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bb4a:	2302      	movs	r3, #2
 800bb4c:	77fb      	strb	r3, [r7, #31]
 800bb4e:	e00a      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bb50:	2304      	movs	r3, #4
 800bb52:	77fb      	strb	r3, [r7, #31]
 800bb54:	e007      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bb56:	2308      	movs	r3, #8
 800bb58:	77fb      	strb	r3, [r7, #31]
 800bb5a:	e004      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bb5c:	2310      	movs	r3, #16
 800bb5e:	77fb      	strb	r3, [r7, #31]
 800bb60:	e001      	b.n	800bb66 <UART_SetConfig+0x34a>
 800bb62:	2310      	movs	r3, #16
 800bb64:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	69db      	ldr	r3, [r3, #28]
 800bb6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb6e:	d17f      	bne.n	800bc70 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 800bb70:	7ffb      	ldrb	r3, [r7, #31]
 800bb72:	2b08      	cmp	r3, #8
 800bb74:	d85c      	bhi.n	800bc30 <UART_SetConfig+0x414>
 800bb76:	a201      	add	r2, pc, #4	; (adr r2, 800bb7c <UART_SetConfig+0x360>)
 800bb78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb7c:	0800bba1 	.word	0x0800bba1
 800bb80:	0800bbc1 	.word	0x0800bbc1
 800bb84:	0800bbe1 	.word	0x0800bbe1
 800bb88:	0800bc31 	.word	0x0800bc31
 800bb8c:	0800bbf9 	.word	0x0800bbf9
 800bb90:	0800bc31 	.word	0x0800bc31
 800bb94:	0800bc31 	.word	0x0800bc31
 800bb98:	0800bc31 	.word	0x0800bc31
 800bb9c:	0800bc19 	.word	0x0800bc19
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bba0:	f7fd f882 	bl	8008ca8 <HAL_RCC_GetPCLK1Freq>
 800bba4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	005a      	lsls	r2, r3, #1
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	085b      	lsrs	r3, r3, #1
 800bbb0:	441a      	add	r2, r3
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	61bb      	str	r3, [r7, #24]
        break;
 800bbbe:	e03a      	b.n	800bc36 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bbc0:	f7fd f886 	bl	8008cd0 <HAL_RCC_GetPCLK2Freq>
 800bbc4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	005a      	lsls	r2, r3, #1
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	085b      	lsrs	r3, r3, #1
 800bbd0:	441a      	add	r2, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	61bb      	str	r3, [r7, #24]
        break;
 800bbde:	e02a      	b.n	800bc36 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	085a      	lsrs	r2, r3, #1
 800bbe6:	4b61      	ldr	r3, [pc, #388]	; (800bd6c <UART_SetConfig+0x550>)
 800bbe8:	4413      	add	r3, r2
 800bbea:	687a      	ldr	r2, [r7, #4]
 800bbec:	6852      	ldr	r2, [r2, #4]
 800bbee:	fbb3 f3f2 	udiv	r3, r3, r2
 800bbf2:	b29b      	uxth	r3, r3
 800bbf4:	61bb      	str	r3, [r7, #24]
        break;
 800bbf6:	e01e      	b.n	800bc36 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bbf8:	f7fc ff94 	bl	8008b24 <HAL_RCC_GetSysClockFreq>
 800bbfc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	005a      	lsls	r2, r3, #1
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	085b      	lsrs	r3, r3, #1
 800bc08:	441a      	add	r2, r3
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	685b      	ldr	r3, [r3, #4]
 800bc0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	61bb      	str	r3, [r7, #24]
        break;
 800bc16:	e00e      	b.n	800bc36 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	685b      	ldr	r3, [r3, #4]
 800bc1c:	085b      	lsrs	r3, r3, #1
 800bc1e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	61bb      	str	r3, [r7, #24]
        break;
 800bc2e:	e002      	b.n	800bc36 <UART_SetConfig+0x41a>
      default:
        ret = HAL_ERROR;
 800bc30:	2301      	movs	r3, #1
 800bc32:	75fb      	strb	r3, [r7, #23]
        break;
 800bc34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bc36:	69bb      	ldr	r3, [r7, #24]
 800bc38:	2b0f      	cmp	r3, #15
 800bc3a:	d916      	bls.n	800bc6a <UART_SetConfig+0x44e>
 800bc3c:	69bb      	ldr	r3, [r7, #24]
 800bc3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc42:	d212      	bcs.n	800bc6a <UART_SetConfig+0x44e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bc44:	69bb      	ldr	r3, [r7, #24]
 800bc46:	b29b      	uxth	r3, r3
 800bc48:	f023 030f 	bic.w	r3, r3, #15
 800bc4c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bc4e:	69bb      	ldr	r3, [r7, #24]
 800bc50:	085b      	lsrs	r3, r3, #1
 800bc52:	b29b      	uxth	r3, r3
 800bc54:	f003 0307 	and.w	r3, r3, #7
 800bc58:	b29a      	uxth	r2, r3
 800bc5a:	897b      	ldrh	r3, [r7, #10]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	897a      	ldrh	r2, [r7, #10]
 800bc66:	60da      	str	r2, [r3, #12]
 800bc68:	e070      	b.n	800bd4c <UART_SetConfig+0x530>
    }
    else
    {
      ret = HAL_ERROR;
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	75fb      	strb	r3, [r7, #23]
 800bc6e:	e06d      	b.n	800bd4c <UART_SetConfig+0x530>
    }
  }
  else
  {
    switch (clocksource)
 800bc70:	7ffb      	ldrb	r3, [r7, #31]
 800bc72:	2b08      	cmp	r3, #8
 800bc74:	d859      	bhi.n	800bd2a <UART_SetConfig+0x50e>
 800bc76:	a201      	add	r2, pc, #4	; (adr r2, 800bc7c <UART_SetConfig+0x460>)
 800bc78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc7c:	0800bca1 	.word	0x0800bca1
 800bc80:	0800bcbf 	.word	0x0800bcbf
 800bc84:	0800bcdd 	.word	0x0800bcdd
 800bc88:	0800bd2b 	.word	0x0800bd2b
 800bc8c:	0800bcf5 	.word	0x0800bcf5
 800bc90:	0800bd2b 	.word	0x0800bd2b
 800bc94:	0800bd2b 	.word	0x0800bd2b
 800bc98:	0800bd2b 	.word	0x0800bd2b
 800bc9c:	0800bd13 	.word	0x0800bd13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bca0:	f7fd f802 	bl	8008ca8 <HAL_RCC_GetPCLK1Freq>
 800bca4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	685b      	ldr	r3, [r3, #4]
 800bcaa:	085a      	lsrs	r2, r3, #1
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	441a      	add	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	61bb      	str	r3, [r7, #24]
        break;
 800bcbc:	e038      	b.n	800bd30 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bcbe:	f7fd f807 	bl	8008cd0 <HAL_RCC_GetPCLK2Freq>
 800bcc2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	085a      	lsrs	r2, r3, #1
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	441a      	add	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	61bb      	str	r3, [r7, #24]
        break;
 800bcda:	e029      	b.n	800bd30 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	685b      	ldr	r3, [r3, #4]
 800bce0:	085a      	lsrs	r2, r3, #1
 800bce2:	4b23      	ldr	r3, [pc, #140]	; (800bd70 <UART_SetConfig+0x554>)
 800bce4:	4413      	add	r3, r2
 800bce6:	687a      	ldr	r2, [r7, #4]
 800bce8:	6852      	ldr	r2, [r2, #4]
 800bcea:	fbb3 f3f2 	udiv	r3, r3, r2
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	61bb      	str	r3, [r7, #24]
        break;
 800bcf2:	e01d      	b.n	800bd30 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bcf4:	f7fc ff16 	bl	8008b24 <HAL_RCC_GetSysClockFreq>
 800bcf8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	085a      	lsrs	r2, r3, #1
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	441a      	add	r2, r3
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	685b      	ldr	r3, [r3, #4]
 800bd08:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd0c:	b29b      	uxth	r3, r3
 800bd0e:	61bb      	str	r3, [r7, #24]
        break;
 800bd10:	e00e      	b.n	800bd30 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	085b      	lsrs	r3, r3, #1
 800bd18:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	685b      	ldr	r3, [r3, #4]
 800bd20:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	61bb      	str	r3, [r7, #24]
        break;
 800bd28:	e002      	b.n	800bd30 <UART_SetConfig+0x514>
      default:
        ret = HAL_ERROR;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	75fb      	strb	r3, [r7, #23]
        break;
 800bd2e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	2b0f      	cmp	r3, #15
 800bd34:	d908      	bls.n	800bd48 <UART_SetConfig+0x52c>
 800bd36:	69bb      	ldr	r3, [r7, #24]
 800bd38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd3c:	d204      	bcs.n	800bd48 <UART_SetConfig+0x52c>
    {
      huart->Instance->BRR = usartdiv;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	69ba      	ldr	r2, [r7, #24]
 800bd44:	60da      	str	r2, [r3, #12]
 800bd46:	e001      	b.n	800bd4c <UART_SetConfig+0x530>
    }
    else
    {
      ret = HAL_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2200      	movs	r2, #0
 800bd56:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800bd58:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	3720      	adds	r7, #32
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
 800bd62:	bf00      	nop
 800bd64:	40007c00 	.word	0x40007c00
 800bd68:	40023800 	.word	0x40023800
 800bd6c:	01e84800 	.word	0x01e84800
 800bd70:	00f42400 	.word	0x00f42400

0800bd74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd80:	f003 0301 	and.w	r3, r3, #1
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d00a      	beq.n	800bd9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	430a      	orrs	r2, r1
 800bd9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bda2:	f003 0302 	and.w	r3, r3, #2
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d00a      	beq.n	800bdc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	430a      	orrs	r2, r1
 800bdbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdc4:	f003 0304 	and.w	r3, r3, #4
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d00a      	beq.n	800bde2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	685b      	ldr	r3, [r3, #4]
 800bdd2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	430a      	orrs	r2, r1
 800bde0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bde6:	f003 0308 	and.w	r3, r3, #8
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d00a      	beq.n	800be04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	430a      	orrs	r2, r1
 800be02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be08:	f003 0310 	and.w	r3, r3, #16
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00a      	beq.n	800be26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	430a      	orrs	r2, r1
 800be24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be2a:	f003 0320 	and.w	r3, r3, #32
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d00a      	beq.n	800be48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	430a      	orrs	r2, r1
 800be46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be50:	2b00      	cmp	r3, #0
 800be52:	d01a      	beq.n	800be8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	430a      	orrs	r2, r1
 800be68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be72:	d10a      	bne.n	800be8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	685b      	ldr	r3, [r3, #4]
 800be7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	430a      	orrs	r2, r1
 800be88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be92:	2b00      	cmp	r3, #0
 800be94:	d00a      	beq.n	800beac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	430a      	orrs	r2, r1
 800beaa:	605a      	str	r2, [r3, #4]
  }
}
 800beac:	bf00      	nop
 800beae:	370c      	adds	r7, #12
 800beb0:	46bd      	mov	sp, r7
 800beb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb6:	4770      	bx	lr

0800beb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b086      	sub	sp, #24
 800bebc:	af02      	add	r7, sp, #8
 800bebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2200      	movs	r2, #0
 800bec4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800bec6:	f7f9 fc05 	bl	80056d4 <HAL_GetTick>
 800beca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f003 0308 	and.w	r3, r3, #8
 800bed6:	2b08      	cmp	r3, #8
 800bed8:	d10e      	bne.n	800bef8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800beda:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bede:	9300      	str	r3, [sp, #0]
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	2200      	movs	r2, #0
 800bee4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 f814 	bl	800bf16 <UART_WaitOnFlagUntilTimeout>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d001      	beq.n	800bef8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bef4:	2303      	movs	r3, #3
 800bef6:	e00a      	b.n	800bf0e <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2220      	movs	r2, #32
 800befc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2220      	movs	r2, #32
 800bf02:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2200      	movs	r2, #0
 800bf08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800bf0c:	2300      	movs	r3, #0
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3710      	adds	r7, #16
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	60f8      	str	r0, [r7, #12]
 800bf1e:	60b9      	str	r1, [r7, #8]
 800bf20:	603b      	str	r3, [r7, #0]
 800bf22:	4613      	mov	r3, r2
 800bf24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf26:	e05d      	b.n	800bfe4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf28:	69bb      	ldr	r3, [r7, #24]
 800bf2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf2e:	d059      	beq.n	800bfe4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf30:	f7f9 fbd0 	bl	80056d4 <HAL_GetTick>
 800bf34:	4602      	mov	r2, r0
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	69ba      	ldr	r2, [r7, #24]
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	d302      	bcc.n	800bf46 <UART_WaitOnFlagUntilTimeout+0x30>
 800bf40:	69bb      	ldr	r3, [r7, #24]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d11b      	bne.n	800bf7e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	681a      	ldr	r2, [r3, #0]
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bf54:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	689a      	ldr	r2, [r3, #8]
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f022 0201 	bic.w	r2, r2, #1
 800bf64:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	2220      	movs	r2, #32
 800bf6a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2220      	movs	r2, #32
 800bf70:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2200      	movs	r2, #0
 800bf76:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800bf7a:	2303      	movs	r3, #3
 800bf7c:	e042      	b.n	800c004 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f003 0304 	and.w	r3, r3, #4
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d02b      	beq.n	800bfe4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	69db      	ldr	r3, [r3, #28]
 800bf92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf9a:	d123      	bne.n	800bfe4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bfa4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	681a      	ldr	r2, [r3, #0]
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bfb4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	689a      	ldr	r2, [r3, #8]
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f022 0201 	bic.w	r2, r2, #1
 800bfc4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2220      	movs	r2, #32
 800bfca:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2220      	movs	r2, #32
 800bfd0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2220      	movs	r2, #32
 800bfd6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800bfe0:	2303      	movs	r3, #3
 800bfe2:	e00f      	b.n	800c004 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	69da      	ldr	r2, [r3, #28]
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	4013      	ands	r3, r2
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	bf0c      	ite	eq
 800bff4:	2301      	moveq	r3, #1
 800bff6:	2300      	movne	r3, #0
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	461a      	mov	r2, r3
 800bffc:	79fb      	ldrb	r3, [r7, #7]
 800bffe:	429a      	cmp	r2, r3
 800c000:	d092      	beq.n	800bf28 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c002:	2300      	movs	r3, #0
}
 800c004:	4618      	mov	r0, r3
 800c006:	3710      	adds	r7, #16
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c022:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	689a      	ldr	r2, [r3, #8]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f022 0201 	bic.w	r2, r2, #1
 800c032:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2220      	movs	r2, #32
 800c038:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2200      	movs	r2, #0
 800c03e:	661a      	str	r2, [r3, #96]	; 0x60
}
 800c040:	bf00      	nop
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr

0800c04c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b084      	sub	sp, #16
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c058:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2200      	movs	r2, #0
 800c05e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	2200      	movs	r2, #0
 800c066:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c06a:	68f8      	ldr	r0, [r7, #12]
 800c06c:	f7ff fbcc 	bl	800b808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c070:	bf00      	nop
 800c072:	3710      	adds	r7, #16
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c078:	b480      	push	{r7}
 800c07a:	b083      	sub	sp, #12
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c084:	2b21      	cmp	r3, #33	; 0x21
 800c086:	d12a      	bne.n	800c0de <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c08e:	b29b      	uxth	r3, r3
 800c090:	2b00      	cmp	r3, #0
 800c092:	d110      	bne.n	800c0b6 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c0a2:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c0b2:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c0b4:	e013      	b.n	800c0de <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0ba:	781a      	ldrb	r2, [r3, #0]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0c6:	1c5a      	adds	r2, r3, #1
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	3b01      	subs	r3, #1
 800c0d6:	b29a      	uxth	r2, r3
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c0de:	bf00      	nop
 800c0e0:	370c      	adds	r7, #12
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e8:	4770      	bx	lr

0800c0ea <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c0ea:	b480      	push	{r7}
 800c0ec:	b085      	sub	sp, #20
 800c0ee:	af00      	add	r7, sp, #0
 800c0f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0f6:	2b21      	cmp	r3, #33	; 0x21
 800c0f8:	d12f      	bne.n	800c15a <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c100:	b29b      	uxth	r3, r3
 800c102:	2b00      	cmp	r3, #0
 800c104:	d110      	bne.n	800c128 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	681a      	ldr	r2, [r3, #0]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c114:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	681a      	ldr	r2, [r3, #0]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c124:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c126:	e018      	b.n	800c15a <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c12c:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	881b      	ldrh	r3, [r3, #0]
 800c132:	461a      	mov	r2, r3
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c13c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c142:	1c9a      	adds	r2, r3, #2
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c14e:	b29b      	uxth	r3, r3
 800c150:	3b01      	subs	r3, #1
 800c152:	b29a      	uxth	r2, r3
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c15a:	bf00      	nop
 800c15c:	3714      	adds	r7, #20
 800c15e:	46bd      	mov	sp, r7
 800c160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c164:	4770      	bx	lr

0800c166 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c166:	b580      	push	{r7, lr}
 800c168:	b082      	sub	sp, #8
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c17c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2220      	movs	r2, #32
 800c182:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2200      	movs	r2, #0
 800c188:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f7ff fb32 	bl	800b7f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c190:	bf00      	nop
 800c192:	3708      	adds	r7, #8
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}

0800c198 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b084      	sub	sp, #16
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c1a6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c1ac:	2b22      	cmp	r3, #34	; 0x22
 800c1ae:	d13a      	bne.n	800c226 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1b6:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c1b8:	89bb      	ldrh	r3, [r7, #12]
 800c1ba:	b2d9      	uxtb	r1, r3
 800c1bc:	89fb      	ldrh	r3, [r7, #14]
 800c1be:	b2da      	uxtb	r2, r3
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1c4:	400a      	ands	r2, r1
 800c1c6:	b2d2      	uxtb	r2, r2
 800c1c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1ce:	1c5a      	adds	r2, r3, #1
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c1da:	b29b      	uxth	r3, r3
 800c1dc:	3b01      	subs	r3, #1
 800c1de:	b29a      	uxth	r2, r3
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d121      	bne.n	800c236 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	681a      	ldr	r2, [r3, #0]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c200:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	689a      	ldr	r2, [r3, #8]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f022 0201 	bic.w	r2, r2, #1
 800c210:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2220      	movs	r2, #32
 800c216:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2200      	movs	r2, #0
 800c21c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f7f6 f96c 	bl	80024fc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c224:	e007      	b.n	800c236 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	699a      	ldr	r2, [r3, #24]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f042 0208 	orr.w	r2, r2, #8
 800c234:	619a      	str	r2, [r3, #24]
}
 800c236:	bf00      	nop
 800c238:	3710      	adds	r7, #16
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}

0800c23e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b084      	sub	sp, #16
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c24c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c252:	2b22      	cmp	r3, #34	; 0x22
 800c254:	d13a      	bne.n	800c2cc <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c25c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c262:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800c264:	89ba      	ldrh	r2, [r7, #12]
 800c266:	89fb      	ldrh	r3, [r7, #14]
 800c268:	4013      	ands	r3, r2
 800c26a:	b29a      	uxth	r2, r3
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c274:	1c9a      	adds	r2, r3, #2
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c280:	b29b      	uxth	r3, r3
 800c282:	3b01      	subs	r3, #1
 800c284:	b29a      	uxth	r2, r3
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c292:	b29b      	uxth	r3, r3
 800c294:	2b00      	cmp	r3, #0
 800c296:	d121      	bne.n	800c2dc <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	681a      	ldr	r2, [r3, #0]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c2a6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	689a      	ldr	r2, [r3, #8]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f022 0201 	bic.w	r2, r2, #1
 800c2b6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2220      	movs	r2, #32
 800c2bc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f7f6 f919 	bl	80024fc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c2ca:	e007      	b.n	800c2dc <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	699a      	ldr	r2, [r3, #24]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f042 0208 	orr.w	r2, r2, #8
 800c2da:	619a      	str	r2, [r3, #24]
}
 800c2dc:	bf00      	nop
 800c2de:	3710      	adds	r7, #16
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}

0800c2e4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b085      	sub	sp, #20
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
 800c2ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	2b01      	cmp	r3, #1
 800c2fc:	d027      	beq.n	800c34e <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c304:	68fa      	ldr	r2, [r7, #12]
 800c306:	4b2f      	ldr	r3, [pc, #188]	; (800c3c4 <FMC_SDRAM_Init+0xe0>)
 800c308:	4013      	ands	r3, r2
 800c30a:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c314:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800c31a:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800c320:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800c326:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800c32c:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800c332:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800c338:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800c33e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c340:	68fa      	ldr	r2, [r7, #12]
 800c342:	4313      	orrs	r3, r2
 800c344:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	601a      	str	r2, [r3, #0]
 800c34c:	e032      	b.n	800c3b4 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c35a:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c364:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800c36a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c36c:	68fa      	ldr	r2, [r7, #12]
 800c36e:	4313      	orrs	r3, r2
 800c370:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	685b      	ldr	r3, [r3, #4]
 800c376:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	4b12      	ldr	r3, [pc, #72]	; (800c3c4 <FMC_SDRAM_Init+0xe0>)
 800c37c:	4013      	ands	r3, r2
 800c37e:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c388:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800c38e:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800c394:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800c39a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800c3a0:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c3a2:	68ba      	ldr	r2, [r7, #8]
 800c3a4:	4313      	orrs	r3, r2
 800c3a6:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	68fa      	ldr	r2, [r7, #12]
 800c3ac:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	68ba      	ldr	r2, [r7, #8]
 800c3b2:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800c3b4:	2300      	movs	r3, #0
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3714      	adds	r7, #20
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	ffff8000 	.word	0xffff8000

0800c3c8 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b087      	sub	sp, #28
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	60f8      	str	r0, [r7, #12]
 800c3d0:	60b9      	str	r1, [r7, #8]
 800c3d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 800c3d8:	2300      	movs	r3, #0
 800c3da:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2b01      	cmp	r3, #1
 800c3e0:	d02e      	beq.n	800c440 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	689b      	ldr	r3, [r3, #8]
 800c3e6:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c3e8:	697b      	ldr	r3, [r7, #20]
 800c3ea:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c3ee:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c3fe:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	689b      	ldr	r3, [r3, #8]
 800c404:	3b01      	subs	r3, #1
 800c406:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800c408:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	68db      	ldr	r3, [r3, #12]
 800c40e:	3b01      	subs	r3, #1
 800c410:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800c412:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	691b      	ldr	r3, [r3, #16]
 800c418:	3b01      	subs	r3, #1
 800c41a:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800c41c:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	695b      	ldr	r3, [r3, #20]
 800c422:	3b01      	subs	r3, #1
 800c424:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800c426:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	699b      	ldr	r3, [r3, #24]
 800c42c:	3b01      	subs	r3, #1
 800c42e:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c430:	4313      	orrs	r3, r2
 800c432:	697a      	ldr	r2, [r7, #20]
 800c434:	4313      	orrs	r3, r2
 800c436:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	697a      	ldr	r2, [r7, #20]
 800c43c:	609a      	str	r2, [r3, #8]
 800c43e:	e039      	b.n	800c4b4 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800c446:	697a      	ldr	r2, [r7, #20]
 800c448:	4b1e      	ldr	r3, [pc, #120]	; (800c4c4 <FMC_SDRAM_Timing_Init+0xfc>)
 800c44a:	4013      	ands	r3, r2
 800c44c:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	68db      	ldr	r3, [r3, #12]
 800c452:	3b01      	subs	r3, #1
 800c454:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	695b      	ldr	r3, [r3, #20]
 800c45a:	3b01      	subs	r3, #1
 800c45c:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800c45e:	4313      	orrs	r3, r2
 800c460:	697a      	ldr	r2, [r7, #20]
 800c462:	4313      	orrs	r3, r2
 800c464:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	68db      	ldr	r3, [r3, #12]
 800c46a:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c46c:	693b      	ldr	r3, [r7, #16]
 800c46e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c472:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	3b01      	subs	r3, #1
 800c480:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c482:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	689b      	ldr	r3, [r3, #8]
 800c488:	3b01      	subs	r3, #1
 800c48a:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800c48c:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	691b      	ldr	r3, [r3, #16]
 800c492:	3b01      	subs	r3, #1
 800c494:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800c496:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800c498:	68bb      	ldr	r3, [r7, #8]
 800c49a:	699b      	ldr	r3, [r3, #24]
 800c49c:	3b01      	subs	r3, #1
 800c49e:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c4a0:	4313      	orrs	r3, r2
 800c4a2:	693a      	ldr	r2, [r7, #16]
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	697a      	ldr	r2, [r7, #20]
 800c4ac:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	693a      	ldr	r2, [r7, #16]
 800c4b2:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800c4b4:	2300      	movs	r3, #0
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	371c      	adds	r7, #28
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c0:	4770      	bx	lr
 800c4c2:	bf00      	nop
 800c4c4:	ff0f0fff 	.word	0xff0f0fff

0800c4c8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b087      	sub	sp, #28
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	60f8      	str	r0, [r7, #12]
 800c4d0:	60b9      	str	r1, [r7, #8]
 800c4d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c4e0:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	689b      	ldr	r3, [r3, #8]
 800c4e6:	3b01      	subs	r3, #1
 800c4e8:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800c4ea:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	68db      	ldr	r3, [r3, #12]
 800c4f0:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800c4f6:	697a      	ldr	r2, [r7, #20]
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800c4fc:	2300      	movs	r3, #0
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	371c      	adds	r7, #28
 800c502:	46bd      	mov	sp, r7
 800c504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c508:	4770      	bx	lr

0800c50a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800c50a:	b480      	push	{r7}
 800c50c:	b083      	sub	sp, #12
 800c50e:	af00      	add	r7, sp, #0
 800c510:	6078      	str	r0, [r7, #4]
 800c512:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	695a      	ldr	r2, [r3, #20]
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	005b      	lsls	r3, r3, #1
 800c51c:	431a      	orrs	r2, r3
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800c522:	2300      	movs	r3, #0
}
 800c524:	4618      	mov	r0, r3
 800c526:	370c      	adds	r7, #12
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr

0800c530 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c530:	b480      	push	{r7}
 800c532:	b085      	sub	sp, #20
 800c534:	af00      	add	r7, sp, #0
 800c536:	4603      	mov	r3, r0
 800c538:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c53a:	2300      	movs	r3, #0
 800c53c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c53e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c542:	2b84      	cmp	r3, #132	; 0x84
 800c544:	d005      	beq.n	800c552 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c546:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	4413      	add	r3, r2
 800c54e:	3303      	adds	r3, #3
 800c550:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c552:	68fb      	ldr	r3, [r7, #12]
}
 800c554:	4618      	mov	r0, r3
 800c556:	3714      	adds	r7, #20
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr

0800c560 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c564:	f001 f86e 	bl	800d644 <vTaskStartScheduler>
  
  return osOK;
 800c568:	2300      	movs	r3, #0
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	bd80      	pop	{r7, pc}

0800c56e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c56e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c570:	b089      	sub	sp, #36	; 0x24
 800c572:	af04      	add	r7, sp, #16
 800c574:	6078      	str	r0, [r7, #4]
 800c576:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	695b      	ldr	r3, [r3, #20]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d020      	beq.n	800c5c2 <osThreadCreate+0x54>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	699b      	ldr	r3, [r3, #24]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d01c      	beq.n	800c5c2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	685c      	ldr	r4, [r3, #4]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681d      	ldr	r5, [r3, #0]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	691e      	ldr	r6, [r3, #16]
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c59a:	4618      	mov	r0, r3
 800c59c:	f7ff ffc8 	bl	800c530 <makeFreeRtosPriority>
 800c5a0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	695b      	ldr	r3, [r3, #20]
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c5aa:	9202      	str	r2, [sp, #8]
 800c5ac:	9301      	str	r3, [sp, #4]
 800c5ae:	9100      	str	r1, [sp, #0]
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	4632      	mov	r2, r6
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f000 fde4 	bl	800d184 <xTaskCreateStatic>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	60fb      	str	r3, [r7, #12]
 800c5c0:	e01c      	b.n	800c5fc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	685c      	ldr	r4, [r3, #4]
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c5ce:	b29e      	uxth	r6, r3
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f7ff ffaa 	bl	800c530 <makeFreeRtosPriority>
 800c5dc:	4602      	mov	r2, r0
 800c5de:	f107 030c 	add.w	r3, r7, #12
 800c5e2:	9301      	str	r3, [sp, #4]
 800c5e4:	9200      	str	r2, [sp, #0]
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	4632      	mov	r2, r6
 800c5ea:	4629      	mov	r1, r5
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	f000 fe2c 	bl	800d24a <xTaskCreate>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	2b01      	cmp	r3, #1
 800c5f6:	d001      	beq.n	800c5fc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	e000      	b.n	800c5fe <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	3714      	adds	r7, #20
 800c602:	46bd      	mov	sp, r7
 800c604:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c606 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c606:	b580      	push	{r7, lr}
 800c608:	b084      	sub	sp, #16
 800c60a:	af00      	add	r7, sp, #0
 800c60c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d001      	beq.n	800c61c <osDelay+0x16>
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	e000      	b.n	800c61e <osDelay+0x18>
 800c61c:	2301      	movs	r3, #1
 800c61e:	4618      	mov	r0, r3
 800c620:	f000 ffda 	bl	800d5d8 <vTaskDelay>
  
  return osOK;
 800c624:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c626:	4618      	mov	r0, r3
 800c628:	3710      	adds	r7, #16
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b082      	sub	sp, #8
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	685b      	ldr	r3, [r3, #4]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d007      	beq.n	800c64e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	685b      	ldr	r3, [r3, #4]
 800c642:	4619      	mov	r1, r3
 800c644:	2001      	movs	r0, #1
 800c646:	f000 fa66 	bl	800cb16 <xQueueCreateMutexStatic>
 800c64a:	4603      	mov	r3, r0
 800c64c:	e003      	b.n	800c656 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800c64e:	2001      	movs	r0, #1
 800c650:	f000 fa49 	bl	800cae6 <xQueueCreateMutex>
 800c654:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800c656:	4618      	mov	r0, r3
 800c658:	3708      	adds	r7, #8
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}

0800c65e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800c65e:	b590      	push	{r4, r7, lr}
 800c660:	b085      	sub	sp, #20
 800c662:	af02      	add	r7, sp, #8
 800c664:	6078      	str	r0, [r7, #4]
 800c666:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	689b      	ldr	r3, [r3, #8]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d011      	beq.n	800c694 <osMessageCreate+0x36>
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	68db      	ldr	r3, [r3, #12]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d00d      	beq.n	800c694 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6818      	ldr	r0, [r3, #0]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6859      	ldr	r1, [r3, #4]
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	689a      	ldr	r2, [r3, #8]
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	68db      	ldr	r3, [r3, #12]
 800c688:	2400      	movs	r4, #0
 800c68a:	9400      	str	r4, [sp, #0]
 800c68c:	f000 f92e 	bl	800c8ec <xQueueGenericCreateStatic>
 800c690:	4603      	mov	r3, r0
 800c692:	e008      	b.n	800c6a6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6818      	ldr	r0, [r3, #0]
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	685b      	ldr	r3, [r3, #4]
 800c69c:	2200      	movs	r2, #0
 800c69e:	4619      	mov	r1, r3
 800c6a0:	f000 f9a6 	bl	800c9f0 <xQueueGenericCreate>
 800c6a4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	370c      	adds	r7, #12
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd90      	pop	{r4, r7, pc}

0800c6ae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c6ae:	b480      	push	{r7}
 800c6b0:	b083      	sub	sp, #12
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f103 0208 	add.w	r2, r3, #8
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800c6c6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f103 0208 	add.w	r2, r3, #8
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f103 0208 	add.w	r2, r3, #8
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c6e2:	bf00      	nop
 800c6e4:	370c      	adds	r7, #12
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr

0800c6ee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c6ee:	b480      	push	{r7}
 800c6f0:	b083      	sub	sp, #12
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c6fc:	bf00      	nop
 800c6fe:	370c      	adds	r7, #12
 800c700:	46bd      	mov	sp, r7
 800c702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c706:	4770      	bx	lr

0800c708 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c708:	b480      	push	{r7}
 800c70a:	b085      	sub	sp, #20
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	685b      	ldr	r3, [r3, #4]
 800c716:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	689a      	ldr	r2, [r3, #8]
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	689b      	ldr	r3, [r3, #8]
 800c72a:	683a      	ldr	r2, [r7, #0]
 800c72c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	683a      	ldr	r2, [r7, #0]
 800c732:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	687a      	ldr	r2, [r7, #4]
 800c738:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	1c5a      	adds	r2, r3, #1
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	601a      	str	r2, [r3, #0]
}
 800c744:	bf00      	nop
 800c746:	3714      	adds	r7, #20
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr

0800c750 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c750:	b480      	push	{r7}
 800c752:	b085      	sub	sp, #20
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
 800c758:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c766:	d103      	bne.n	800c770 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	691b      	ldr	r3, [r3, #16]
 800c76c:	60fb      	str	r3, [r7, #12]
 800c76e:	e00c      	b.n	800c78a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	3308      	adds	r3, #8
 800c774:	60fb      	str	r3, [r7, #12]
 800c776:	e002      	b.n	800c77e <vListInsert+0x2e>
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	60fb      	str	r3, [r7, #12]
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	685b      	ldr	r3, [r3, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68ba      	ldr	r2, [r7, #8]
 800c786:	429a      	cmp	r2, r3
 800c788:	d2f6      	bcs.n	800c778 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	685a      	ldr	r2, [r3, #4]
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	685b      	ldr	r3, [r3, #4]
 800c796:	683a      	ldr	r2, [r7, #0]
 800c798:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	68fa      	ldr	r2, [r7, #12]
 800c79e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	683a      	ldr	r2, [r7, #0]
 800c7a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	687a      	ldr	r2, [r7, #4]
 800c7aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	1c5a      	adds	r2, r3, #1
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	601a      	str	r2, [r3, #0]
}
 800c7b6:	bf00      	nop
 800c7b8:	3714      	adds	r7, #20
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr

0800c7c2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c7c2:	b480      	push	{r7}
 800c7c4:	b085      	sub	sp, #20
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	691b      	ldr	r3, [r3, #16]
 800c7ce:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	687a      	ldr	r2, [r7, #4]
 800c7d6:	6892      	ldr	r2, [r2, #8]
 800c7d8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	689b      	ldr	r3, [r3, #8]
 800c7de:	687a      	ldr	r2, [r7, #4]
 800c7e0:	6852      	ldr	r2, [r2, #4]
 800c7e2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	685b      	ldr	r3, [r3, #4]
 800c7e8:	687a      	ldr	r2, [r7, #4]
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d103      	bne.n	800c7f6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	689a      	ldr	r2, [r3, #8]
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	1e5a      	subs	r2, r3, #1
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
}
 800c80a:	4618      	mov	r0, r3
 800c80c:	3714      	adds	r7, #20
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr
	...

0800c818 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
 800c820:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10c      	bne.n	800c846 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c830:	b672      	cpsid	i
 800c832:	f383 8811 	msr	BASEPRI, r3
 800c836:	f3bf 8f6f 	isb	sy
 800c83a:	f3bf 8f4f 	dsb	sy
 800c83e:	b662      	cpsie	i
 800c840:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c842:	bf00      	nop
 800c844:	e7fe      	b.n	800c844 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800c846:	f001 fe91 	bl	800e56c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681a      	ldr	r2, [r3, #0]
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c852:	68f9      	ldr	r1, [r7, #12]
 800c854:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c856:	fb01 f303 	mul.w	r3, r1, r3
 800c85a:	441a      	add	r2, r3
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2200      	movs	r2, #0
 800c864:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681a      	ldr	r2, [r3, #0]
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681a      	ldr	r2, [r3, #0]
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c876:	3b01      	subs	r3, #1
 800c878:	68f9      	ldr	r1, [r7, #12]
 800c87a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c87c:	fb01 f303 	mul.w	r3, r1, r3
 800c880:	441a      	add	r2, r3
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	22ff      	movs	r2, #255	; 0xff
 800c88a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	22ff      	movs	r2, #255	; 0xff
 800c892:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d114      	bne.n	800c8c6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	691b      	ldr	r3, [r3, #16]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d01a      	beq.n	800c8da <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	3310      	adds	r3, #16
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	f001 f94d 	bl	800db48 <xTaskRemoveFromEventList>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d012      	beq.n	800c8da <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c8b4:	4b0c      	ldr	r3, [pc, #48]	; (800c8e8 <xQueueGenericReset+0xd0>)
 800c8b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8ba:	601a      	str	r2, [r3, #0]
 800c8bc:	f3bf 8f4f 	dsb	sy
 800c8c0:	f3bf 8f6f 	isb	sy
 800c8c4:	e009      	b.n	800c8da <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	3310      	adds	r3, #16
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f7ff feef 	bl	800c6ae <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	3324      	adds	r3, #36	; 0x24
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	f7ff feea 	bl	800c6ae <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c8da:	f001 fe7b 	bl	800e5d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c8de:	2301      	movs	r3, #1
}
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	3710      	adds	r7, #16
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}
 800c8e8:	e000ed04 	.word	0xe000ed04

0800c8ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b08e      	sub	sp, #56	; 0x38
 800c8f0:	af02      	add	r7, sp, #8
 800c8f2:	60f8      	str	r0, [r7, #12]
 800c8f4:	60b9      	str	r1, [r7, #8]
 800c8f6:	607a      	str	r2, [r7, #4]
 800c8f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d10c      	bne.n	800c91a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800c900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c904:	b672      	cpsid	i
 800c906:	f383 8811 	msr	BASEPRI, r3
 800c90a:	f3bf 8f6f 	isb	sy
 800c90e:	f3bf 8f4f 	dsb	sy
 800c912:	b662      	cpsie	i
 800c914:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c916:	bf00      	nop
 800c918:	e7fe      	b.n	800c918 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d10c      	bne.n	800c93a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800c920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c924:	b672      	cpsid	i
 800c926:	f383 8811 	msr	BASEPRI, r3
 800c92a:	f3bf 8f6f 	isb	sy
 800c92e:	f3bf 8f4f 	dsb	sy
 800c932:	b662      	cpsie	i
 800c934:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c936:	bf00      	nop
 800c938:	e7fe      	b.n	800c938 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d002      	beq.n	800c946 <xQueueGenericCreateStatic+0x5a>
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d001      	beq.n	800c94a <xQueueGenericCreateStatic+0x5e>
 800c946:	2301      	movs	r3, #1
 800c948:	e000      	b.n	800c94c <xQueueGenericCreateStatic+0x60>
 800c94a:	2300      	movs	r3, #0
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d10c      	bne.n	800c96a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800c950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c954:	b672      	cpsid	i
 800c956:	f383 8811 	msr	BASEPRI, r3
 800c95a:	f3bf 8f6f 	isb	sy
 800c95e:	f3bf 8f4f 	dsb	sy
 800c962:	b662      	cpsie	i
 800c964:	623b      	str	r3, [r7, #32]
}
 800c966:	bf00      	nop
 800c968:	e7fe      	b.n	800c968 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d102      	bne.n	800c976 <xQueueGenericCreateStatic+0x8a>
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d101      	bne.n	800c97a <xQueueGenericCreateStatic+0x8e>
 800c976:	2301      	movs	r3, #1
 800c978:	e000      	b.n	800c97c <xQueueGenericCreateStatic+0x90>
 800c97a:	2300      	movs	r3, #0
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d10c      	bne.n	800c99a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800c980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c984:	b672      	cpsid	i
 800c986:	f383 8811 	msr	BASEPRI, r3
 800c98a:	f3bf 8f6f 	isb	sy
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	b662      	cpsie	i
 800c994:	61fb      	str	r3, [r7, #28]
}
 800c996:	bf00      	nop
 800c998:	e7fe      	b.n	800c998 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c99a:	2348      	movs	r3, #72	; 0x48
 800c99c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c99e:	697b      	ldr	r3, [r7, #20]
 800c9a0:	2b48      	cmp	r3, #72	; 0x48
 800c9a2:	d00c      	beq.n	800c9be <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800c9a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a8:	b672      	cpsid	i
 800c9aa:	f383 8811 	msr	BASEPRI, r3
 800c9ae:	f3bf 8f6f 	isb	sy
 800c9b2:	f3bf 8f4f 	dsb	sy
 800c9b6:	b662      	cpsie	i
 800c9b8:	61bb      	str	r3, [r7, #24]
}
 800c9ba:	bf00      	nop
 800c9bc:	e7fe      	b.n	800c9bc <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c9be:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c9c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d00d      	beq.n	800c9e6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9cc:	2201      	movs	r2, #1
 800c9ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c9d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c9d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9d8:	9300      	str	r3, [sp, #0]
 800c9da:	4613      	mov	r3, r2
 800c9dc:	687a      	ldr	r2, [r7, #4]
 800c9de:	68b9      	ldr	r1, [r7, #8]
 800c9e0:	68f8      	ldr	r0, [r7, #12]
 800c9e2:	f000 f847 	bl	800ca74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c9e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3730      	adds	r7, #48	; 0x30
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b08a      	sub	sp, #40	; 0x28
 800c9f4:	af02      	add	r7, sp, #8
 800c9f6:	60f8      	str	r0, [r7, #12]
 800c9f8:	60b9      	str	r1, [r7, #8]
 800c9fa:	4613      	mov	r3, r2
 800c9fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d10c      	bne.n	800ca1e <xQueueGenericCreate+0x2e>
	__asm volatile
 800ca04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca08:	b672      	cpsid	i
 800ca0a:	f383 8811 	msr	BASEPRI, r3
 800ca0e:	f3bf 8f6f 	isb	sy
 800ca12:	f3bf 8f4f 	dsb	sy
 800ca16:	b662      	cpsie	i
 800ca18:	613b      	str	r3, [r7, #16]
}
 800ca1a:	bf00      	nop
 800ca1c:	e7fe      	b.n	800ca1c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d102      	bne.n	800ca2a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ca24:	2300      	movs	r3, #0
 800ca26:	61fb      	str	r3, [r7, #28]
 800ca28:	e004      	b.n	800ca34 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	68ba      	ldr	r2, [r7, #8]
 800ca2e:	fb02 f303 	mul.w	r3, r2, r3
 800ca32:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ca34:	69fb      	ldr	r3, [r7, #28]
 800ca36:	3348      	adds	r3, #72	; 0x48
 800ca38:	4618      	mov	r0, r3
 800ca3a:	f001 fe7f 	bl	800e73c <pvPortMalloc>
 800ca3e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ca40:	69bb      	ldr	r3, [r7, #24]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d011      	beq.n	800ca6a <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	3348      	adds	r3, #72	; 0x48
 800ca4e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ca50:	69bb      	ldr	r3, [r7, #24]
 800ca52:	2200      	movs	r2, #0
 800ca54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ca58:	79fa      	ldrb	r2, [r7, #7]
 800ca5a:	69bb      	ldr	r3, [r7, #24]
 800ca5c:	9300      	str	r3, [sp, #0]
 800ca5e:	4613      	mov	r3, r2
 800ca60:	697a      	ldr	r2, [r7, #20]
 800ca62:	68b9      	ldr	r1, [r7, #8]
 800ca64:	68f8      	ldr	r0, [r7, #12]
 800ca66:	f000 f805 	bl	800ca74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ca6a:	69bb      	ldr	r3, [r7, #24]
	}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3720      	adds	r7, #32
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}

0800ca74 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	60f8      	str	r0, [r7, #12]
 800ca7c:	60b9      	str	r1, [r7, #8]
 800ca7e:	607a      	str	r2, [r7, #4]
 800ca80:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d103      	bne.n	800ca90 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ca88:	69bb      	ldr	r3, [r7, #24]
 800ca8a:	69ba      	ldr	r2, [r7, #24]
 800ca8c:	601a      	str	r2, [r3, #0]
 800ca8e:	e002      	b.n	800ca96 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ca90:	69bb      	ldr	r3, [r7, #24]
 800ca92:	687a      	ldr	r2, [r7, #4]
 800ca94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	68fa      	ldr	r2, [r7, #12]
 800ca9a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ca9c:	69bb      	ldr	r3, [r7, #24]
 800ca9e:	68ba      	ldr	r2, [r7, #8]
 800caa0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800caa2:	2101      	movs	r1, #1
 800caa4:	69b8      	ldr	r0, [r7, #24]
 800caa6:	f7ff feb7 	bl	800c818 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800caaa:	bf00      	nop
 800caac:	3710      	adds	r7, #16
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}

0800cab2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800cab2:	b580      	push	{r7, lr}
 800cab4:	b082      	sub	sp, #8
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d00e      	beq.n	800cade <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2200      	movs	r2, #0
 800cac4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2200      	movs	r2, #0
 800caca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2200      	movs	r2, #0
 800cad0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800cad2:	2300      	movs	r3, #0
 800cad4:	2200      	movs	r2, #0
 800cad6:	2100      	movs	r1, #0
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f000 f837 	bl	800cb4c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800cade:	bf00      	nop
 800cae0:	3708      	adds	r7, #8
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}

0800cae6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800cae6:	b580      	push	{r7, lr}
 800cae8:	b086      	sub	sp, #24
 800caea:	af00      	add	r7, sp, #0
 800caec:	4603      	mov	r3, r0
 800caee:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800caf0:	2301      	movs	r3, #1
 800caf2:	617b      	str	r3, [r7, #20]
 800caf4:	2300      	movs	r3, #0
 800caf6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800caf8:	79fb      	ldrb	r3, [r7, #7]
 800cafa:	461a      	mov	r2, r3
 800cafc:	6939      	ldr	r1, [r7, #16]
 800cafe:	6978      	ldr	r0, [r7, #20]
 800cb00:	f7ff ff76 	bl	800c9f0 <xQueueGenericCreate>
 800cb04:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cb06:	68f8      	ldr	r0, [r7, #12]
 800cb08:	f7ff ffd3 	bl	800cab2 <prvInitialiseMutex>

		return xNewQueue;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
	}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3718      	adds	r7, #24
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}

0800cb16 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800cb16:	b580      	push	{r7, lr}
 800cb18:	b088      	sub	sp, #32
 800cb1a:	af02      	add	r7, sp, #8
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	6039      	str	r1, [r7, #0]
 800cb20:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800cb22:	2301      	movs	r3, #1
 800cb24:	617b      	str	r3, [r7, #20]
 800cb26:	2300      	movs	r3, #0
 800cb28:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800cb2a:	79fb      	ldrb	r3, [r7, #7]
 800cb2c:	9300      	str	r3, [sp, #0]
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	2200      	movs	r2, #0
 800cb32:	6939      	ldr	r1, [r7, #16]
 800cb34:	6978      	ldr	r0, [r7, #20]
 800cb36:	f7ff fed9 	bl	800c8ec <xQueueGenericCreateStatic>
 800cb3a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cb3c:	68f8      	ldr	r0, [r7, #12]
 800cb3e:	f7ff ffb8 	bl	800cab2 <prvInitialiseMutex>

		return xNewQueue;
 800cb42:	68fb      	ldr	r3, [r7, #12]
	}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3718      	adds	r7, #24
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b08e      	sub	sp, #56	; 0x38
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	60f8      	str	r0, [r7, #12]
 800cb54:	60b9      	str	r1, [r7, #8]
 800cb56:	607a      	str	r2, [r7, #4]
 800cb58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cb62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d10c      	bne.n	800cb82 <xQueueGenericSend+0x36>
	__asm volatile
 800cb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb6c:	b672      	cpsid	i
 800cb6e:	f383 8811 	msr	BASEPRI, r3
 800cb72:	f3bf 8f6f 	isb	sy
 800cb76:	f3bf 8f4f 	dsb	sy
 800cb7a:	b662      	cpsie	i
 800cb7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cb7e:	bf00      	nop
 800cb80:	e7fe      	b.n	800cb80 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d103      	bne.n	800cb90 <xQueueGenericSend+0x44>
 800cb88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d101      	bne.n	800cb94 <xQueueGenericSend+0x48>
 800cb90:	2301      	movs	r3, #1
 800cb92:	e000      	b.n	800cb96 <xQueueGenericSend+0x4a>
 800cb94:	2300      	movs	r3, #0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d10c      	bne.n	800cbb4 <xQueueGenericSend+0x68>
	__asm volatile
 800cb9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb9e:	b672      	cpsid	i
 800cba0:	f383 8811 	msr	BASEPRI, r3
 800cba4:	f3bf 8f6f 	isb	sy
 800cba8:	f3bf 8f4f 	dsb	sy
 800cbac:	b662      	cpsie	i
 800cbae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cbb0:	bf00      	nop
 800cbb2:	e7fe      	b.n	800cbb2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	2b02      	cmp	r3, #2
 800cbb8:	d103      	bne.n	800cbc2 <xQueueGenericSend+0x76>
 800cbba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d101      	bne.n	800cbc6 <xQueueGenericSend+0x7a>
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	e000      	b.n	800cbc8 <xQueueGenericSend+0x7c>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d10c      	bne.n	800cbe6 <xQueueGenericSend+0x9a>
	__asm volatile
 800cbcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbd0:	b672      	cpsid	i
 800cbd2:	f383 8811 	msr	BASEPRI, r3
 800cbd6:	f3bf 8f6f 	isb	sy
 800cbda:	f3bf 8f4f 	dsb	sy
 800cbde:	b662      	cpsie	i
 800cbe0:	623b      	str	r3, [r7, #32]
}
 800cbe2:	bf00      	nop
 800cbe4:	e7fe      	b.n	800cbe4 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cbe6:	f001 f975 	bl	800ded4 <xTaskGetSchedulerState>
 800cbea:	4603      	mov	r3, r0
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d102      	bne.n	800cbf6 <xQueueGenericSend+0xaa>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d101      	bne.n	800cbfa <xQueueGenericSend+0xae>
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	e000      	b.n	800cbfc <xQueueGenericSend+0xb0>
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d10c      	bne.n	800cc1a <xQueueGenericSend+0xce>
	__asm volatile
 800cc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc04:	b672      	cpsid	i
 800cc06:	f383 8811 	msr	BASEPRI, r3
 800cc0a:	f3bf 8f6f 	isb	sy
 800cc0e:	f3bf 8f4f 	dsb	sy
 800cc12:	b662      	cpsie	i
 800cc14:	61fb      	str	r3, [r7, #28]
}
 800cc16:	bf00      	nop
 800cc18:	e7fe      	b.n	800cc18 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc1a:	f001 fca7 	bl	800e56c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d302      	bcc.n	800cc30 <xQueueGenericSend+0xe4>
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	2b02      	cmp	r3, #2
 800cc2e:	d129      	bne.n	800cc84 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cc30:	683a      	ldr	r2, [r7, #0]
 800cc32:	68b9      	ldr	r1, [r7, #8]
 800cc34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cc36:	f000 f9bb 	bl	800cfb0 <prvCopyDataToQueue>
 800cc3a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d010      	beq.n	800cc66 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc46:	3324      	adds	r3, #36	; 0x24
 800cc48:	4618      	mov	r0, r3
 800cc4a:	f000 ff7d 	bl	800db48 <xTaskRemoveFromEventList>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d013      	beq.n	800cc7c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cc54:	4b3f      	ldr	r3, [pc, #252]	; (800cd54 <xQueueGenericSend+0x208>)
 800cc56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc5a:	601a      	str	r2, [r3, #0]
 800cc5c:	f3bf 8f4f 	dsb	sy
 800cc60:	f3bf 8f6f 	isb	sy
 800cc64:	e00a      	b.n	800cc7c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cc66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d007      	beq.n	800cc7c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cc6c:	4b39      	ldr	r3, [pc, #228]	; (800cd54 <xQueueGenericSend+0x208>)
 800cc6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc72:	601a      	str	r2, [r3, #0]
 800cc74:	f3bf 8f4f 	dsb	sy
 800cc78:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cc7c:	f001 fcaa 	bl	800e5d4 <vPortExitCritical>
				return pdPASS;
 800cc80:	2301      	movs	r3, #1
 800cc82:	e063      	b.n	800cd4c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d103      	bne.n	800cc92 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cc8a:	f001 fca3 	bl	800e5d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	e05c      	b.n	800cd4c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cc92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d106      	bne.n	800cca6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cc98:	f107 0314 	add.w	r3, r7, #20
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f000 ffb7 	bl	800dc10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cca2:	2301      	movs	r3, #1
 800cca4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cca6:	f001 fc95 	bl	800e5d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ccaa:	f000 fd2f 	bl	800d70c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ccae:	f001 fc5d 	bl	800e56c <vPortEnterCritical>
 800ccb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ccb8:	b25b      	sxtb	r3, r3
 800ccba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccbe:	d103      	bne.n	800ccc8 <xQueueGenericSend+0x17c>
 800ccc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ccc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ccce:	b25b      	sxtb	r3, r3
 800ccd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccd4:	d103      	bne.n	800ccde <xQueueGenericSend+0x192>
 800ccd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ccde:	f001 fc79 	bl	800e5d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cce2:	1d3a      	adds	r2, r7, #4
 800cce4:	f107 0314 	add.w	r3, r7, #20
 800cce8:	4611      	mov	r1, r2
 800ccea:	4618      	mov	r0, r3
 800ccec:	f000 ffa6 	bl	800dc3c <xTaskCheckForTimeOut>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d124      	bne.n	800cd40 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ccf6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ccf8:	f000 fa2c 	bl	800d154 <prvIsQueueFull>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d018      	beq.n	800cd34 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cd02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd04:	3310      	adds	r3, #16
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	4611      	mov	r1, r2
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f000 fef6 	bl	800dafc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cd10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd12:	f000 f9b7 	bl	800d084 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cd16:	f000 fd07 	bl	800d728 <xTaskResumeAll>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	f47f af7c 	bne.w	800cc1a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800cd22:	4b0c      	ldr	r3, [pc, #48]	; (800cd54 <xQueueGenericSend+0x208>)
 800cd24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd28:	601a      	str	r2, [r3, #0]
 800cd2a:	f3bf 8f4f 	dsb	sy
 800cd2e:	f3bf 8f6f 	isb	sy
 800cd32:	e772      	b.n	800cc1a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cd34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd36:	f000 f9a5 	bl	800d084 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cd3a:	f000 fcf5 	bl	800d728 <xTaskResumeAll>
 800cd3e:	e76c      	b.n	800cc1a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cd40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd42:	f000 f99f 	bl	800d084 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cd46:	f000 fcef 	bl	800d728 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cd4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3738      	adds	r7, #56	; 0x38
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}
 800cd54:	e000ed04 	.word	0xe000ed04

0800cd58 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b08e      	sub	sp, #56	; 0x38
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800cd62:	2300      	movs	r3, #0
 800cd64:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cd6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d10c      	bne.n	800cd8e <xQueueSemaphoreTake+0x36>
	__asm volatile
 800cd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd78:	b672      	cpsid	i
 800cd7a:	f383 8811 	msr	BASEPRI, r3
 800cd7e:	f3bf 8f6f 	isb	sy
 800cd82:	f3bf 8f4f 	dsb	sy
 800cd86:	b662      	cpsie	i
 800cd88:	623b      	str	r3, [r7, #32]
}
 800cd8a:	bf00      	nop
 800cd8c:	e7fe      	b.n	800cd8c <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cd8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d00c      	beq.n	800cdb0 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800cd96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9a:	b672      	cpsid	i
 800cd9c:	f383 8811 	msr	BASEPRI, r3
 800cda0:	f3bf 8f6f 	isb	sy
 800cda4:	f3bf 8f4f 	dsb	sy
 800cda8:	b662      	cpsie	i
 800cdaa:	61fb      	str	r3, [r7, #28]
}
 800cdac:	bf00      	nop
 800cdae:	e7fe      	b.n	800cdae <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cdb0:	f001 f890 	bl	800ded4 <xTaskGetSchedulerState>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d102      	bne.n	800cdc0 <xQueueSemaphoreTake+0x68>
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d101      	bne.n	800cdc4 <xQueueSemaphoreTake+0x6c>
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	e000      	b.n	800cdc6 <xQueueSemaphoreTake+0x6e>
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d10c      	bne.n	800cde4 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800cdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdce:	b672      	cpsid	i
 800cdd0:	f383 8811 	msr	BASEPRI, r3
 800cdd4:	f3bf 8f6f 	isb	sy
 800cdd8:	f3bf 8f4f 	dsb	sy
 800cddc:	b662      	cpsie	i
 800cdde:	61bb      	str	r3, [r7, #24]
}
 800cde0:	bf00      	nop
 800cde2:	e7fe      	b.n	800cde2 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cde4:	f001 fbc2 	bl	800e56c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800cde8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdec:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cdee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d024      	beq.n	800ce3e <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cdf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdf6:	1e5a      	subs	r2, r3, #1
 800cdf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdfa:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cdfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d104      	bne.n	800ce0e <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ce04:	f001 fa2c 	bl	800e260 <pvTaskIncrementMutexHeldCount>
 800ce08:	4602      	mov	r2, r0
 800ce0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce0c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ce0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce10:	691b      	ldr	r3, [r3, #16]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d00f      	beq.n	800ce36 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ce16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce18:	3310      	adds	r3, #16
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f000 fe94 	bl	800db48 <xTaskRemoveFromEventList>
 800ce20:	4603      	mov	r3, r0
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d007      	beq.n	800ce36 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ce26:	4b55      	ldr	r3, [pc, #340]	; (800cf7c <xQueueSemaphoreTake+0x224>)
 800ce28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce2c:	601a      	str	r2, [r3, #0]
 800ce2e:	f3bf 8f4f 	dsb	sy
 800ce32:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ce36:	f001 fbcd 	bl	800e5d4 <vPortExitCritical>
				return pdPASS;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	e099      	b.n	800cf72 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d113      	bne.n	800ce6c <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ce44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00c      	beq.n	800ce64 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800ce4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4e:	b672      	cpsid	i
 800ce50:	f383 8811 	msr	BASEPRI, r3
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	f3bf 8f4f 	dsb	sy
 800ce5c:	b662      	cpsie	i
 800ce5e:	617b      	str	r3, [r7, #20]
}
 800ce60:	bf00      	nop
 800ce62:	e7fe      	b.n	800ce62 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ce64:	f001 fbb6 	bl	800e5d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	e082      	b.n	800cf72 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ce6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d106      	bne.n	800ce80 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ce72:	f107 030c 	add.w	r3, r7, #12
 800ce76:	4618      	mov	r0, r3
 800ce78:	f000 feca 	bl	800dc10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ce80:	f001 fba8 	bl	800e5d4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ce84:	f000 fc42 	bl	800d70c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ce88:	f001 fb70 	bl	800e56c <vPortEnterCritical>
 800ce8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ce92:	b25b      	sxtb	r3, r3
 800ce94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce98:	d103      	bne.n	800cea2 <xQueueSemaphoreTake+0x14a>
 800ce9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cea4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cea8:	b25b      	sxtb	r3, r3
 800ceaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceae:	d103      	bne.n	800ceb8 <xQueueSemaphoreTake+0x160>
 800ceb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ceb8:	f001 fb8c 	bl	800e5d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cebc:	463a      	mov	r2, r7
 800cebe:	f107 030c 	add.w	r3, r7, #12
 800cec2:	4611      	mov	r1, r2
 800cec4:	4618      	mov	r0, r3
 800cec6:	f000 feb9 	bl	800dc3c <xTaskCheckForTimeOut>
 800ceca:	4603      	mov	r3, r0
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d132      	bne.n	800cf36 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ced0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ced2:	f000 f929 	bl	800d128 <prvIsQueueEmpty>
 800ced6:	4603      	mov	r3, r0
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d026      	beq.n	800cf2a <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cedc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d109      	bne.n	800cef8 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800cee4:	f001 fb42 	bl	800e56c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	4618      	mov	r0, r3
 800ceee:	f001 f80f 	bl	800df10 <xTaskPriorityInherit>
 800cef2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800cef4:	f001 fb6e 	bl	800e5d4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cefa:	3324      	adds	r3, #36	; 0x24
 800cefc:	683a      	ldr	r2, [r7, #0]
 800cefe:	4611      	mov	r1, r2
 800cf00:	4618      	mov	r0, r3
 800cf02:	f000 fdfb 	bl	800dafc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cf06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf08:	f000 f8bc 	bl	800d084 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cf0c:	f000 fc0c 	bl	800d728 <xTaskResumeAll>
 800cf10:	4603      	mov	r3, r0
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f47f af66 	bne.w	800cde4 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800cf18:	4b18      	ldr	r3, [pc, #96]	; (800cf7c <xQueueSemaphoreTake+0x224>)
 800cf1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf1e:	601a      	str	r2, [r3, #0]
 800cf20:	f3bf 8f4f 	dsb	sy
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	e75c      	b.n	800cde4 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800cf2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf2c:	f000 f8aa 	bl	800d084 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cf30:	f000 fbfa 	bl	800d728 <xTaskResumeAll>
 800cf34:	e756      	b.n	800cde4 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800cf36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf38:	f000 f8a4 	bl	800d084 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cf3c:	f000 fbf4 	bl	800d728 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cf40:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf42:	f000 f8f1 	bl	800d128 <prvIsQueueEmpty>
 800cf46:	4603      	mov	r3, r0
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	f43f af4b 	beq.w	800cde4 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800cf4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d00d      	beq.n	800cf70 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800cf54:	f001 fb0a 	bl	800e56c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800cf58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf5a:	f000 f811 	bl	800cf80 <prvGetDisinheritPriorityAfterTimeout>
 800cf5e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800cf60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf62:	689b      	ldr	r3, [r3, #8]
 800cf64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cf66:	4618      	mov	r0, r3
 800cf68:	f001 f8dc 	bl	800e124 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800cf6c:	f001 fb32 	bl	800e5d4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cf70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3738      	adds	r7, #56	; 0x38
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	e000ed04 	.word	0xe000ed04

0800cf80 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cf80:	b480      	push	{r7}
 800cf82:	b085      	sub	sp, #20
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d006      	beq.n	800cf9e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	f1c3 0307 	rsb	r3, r3, #7
 800cf9a:	60fb      	str	r3, [r7, #12]
 800cf9c:	e001      	b.n	800cfa2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
	}
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	3714      	adds	r7, #20
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b086      	sub	sp, #24
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d10d      	bne.n	800cfea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d14d      	bne.n	800d072 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f001 f818 	bl	800e010 <xTaskPriorityDisinherit>
 800cfe0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	609a      	str	r2, [r3, #8]
 800cfe8:	e043      	b.n	800d072 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d119      	bne.n	800d024 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	6858      	ldr	r0, [r3, #4]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cff8:	461a      	mov	r2, r3
 800cffa:	68b9      	ldr	r1, [r7, #8]
 800cffc:	f001 fdb2 	bl	800eb64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	685a      	ldr	r2, [r3, #4]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d008:	441a      	add	r2, r3
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	685a      	ldr	r2, [r3, #4]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	689b      	ldr	r3, [r3, #8]
 800d016:	429a      	cmp	r2, r3
 800d018:	d32b      	bcc.n	800d072 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681a      	ldr	r2, [r3, #0]
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	605a      	str	r2, [r3, #4]
 800d022:	e026      	b.n	800d072 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	68d8      	ldr	r0, [r3, #12]
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d02c:	461a      	mov	r2, r3
 800d02e:	68b9      	ldr	r1, [r7, #8]
 800d030:	f001 fd98 	bl	800eb64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	68da      	ldr	r2, [r3, #12]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d03c:	425b      	negs	r3, r3
 800d03e:	441a      	add	r2, r3
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	68da      	ldr	r2, [r3, #12]
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d207      	bcs.n	800d060 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	689a      	ldr	r2, [r3, #8]
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d058:	425b      	negs	r3, r3
 800d05a:	441a      	add	r2, r3
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2b02      	cmp	r3, #2
 800d064:	d105      	bne.n	800d072 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d002      	beq.n	800d072 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	3b01      	subs	r3, #1
 800d070:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d072:	693b      	ldr	r3, [r7, #16]
 800d074:	1c5a      	adds	r2, r3, #1
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d07a:	697b      	ldr	r3, [r7, #20]
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	3718      	adds	r7, #24
 800d080:	46bd      	mov	sp, r7
 800d082:	bd80      	pop	{r7, pc}

0800d084 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b084      	sub	sp, #16
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d08c:	f001 fa6e 	bl	800e56c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d096:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d098:	e011      	b.n	800d0be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d012      	beq.n	800d0c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	3324      	adds	r3, #36	; 0x24
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f000 fd4e 	bl	800db48 <xTaskRemoveFromEventList>
 800d0ac:	4603      	mov	r3, r0
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d001      	beq.n	800d0b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d0b2:	f000 fe29 	bl	800dd08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d0b6:	7bfb      	ldrb	r3, [r7, #15]
 800d0b8:	3b01      	subs	r3, #1
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d0be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	dce9      	bgt.n	800d09a <prvUnlockQueue+0x16>
 800d0c6:	e000      	b.n	800d0ca <prvUnlockQueue+0x46>
					break;
 800d0c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	22ff      	movs	r2, #255	; 0xff
 800d0ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d0d2:	f001 fa7f 	bl	800e5d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d0d6:	f001 fa49 	bl	800e56c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d0e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d0e2:	e011      	b.n	800d108 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	691b      	ldr	r3, [r3, #16]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d012      	beq.n	800d112 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	3310      	adds	r3, #16
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f000 fd29 	bl	800db48 <xTaskRemoveFromEventList>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d001      	beq.n	800d100 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d0fc:	f000 fe04 	bl	800dd08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d100:	7bbb      	ldrb	r3, [r7, #14]
 800d102:	3b01      	subs	r3, #1
 800d104:	b2db      	uxtb	r3, r3
 800d106:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d108:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	dce9      	bgt.n	800d0e4 <prvUnlockQueue+0x60>
 800d110:	e000      	b.n	800d114 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d112:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	22ff      	movs	r2, #255	; 0xff
 800d118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d11c:	f001 fa5a 	bl	800e5d4 <vPortExitCritical>
}
 800d120:	bf00      	nop
 800d122:	3710      	adds	r7, #16
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b084      	sub	sp, #16
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d130:	f001 fa1c 	bl	800e56c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d102      	bne.n	800d142 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d13c:	2301      	movs	r3, #1
 800d13e:	60fb      	str	r3, [r7, #12]
 800d140:	e001      	b.n	800d146 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d142:	2300      	movs	r3, #0
 800d144:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d146:	f001 fa45 	bl	800e5d4 <vPortExitCritical>

	return xReturn;
 800d14a:	68fb      	ldr	r3, [r7, #12]
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3710      	adds	r7, #16
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b084      	sub	sp, #16
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d15c:	f001 fa06 	bl	800e56c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d168:	429a      	cmp	r2, r3
 800d16a:	d102      	bne.n	800d172 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d16c:	2301      	movs	r3, #1
 800d16e:	60fb      	str	r3, [r7, #12]
 800d170:	e001      	b.n	800d176 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d172:	2300      	movs	r3, #0
 800d174:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d176:	f001 fa2d 	bl	800e5d4 <vPortExitCritical>

	return xReturn;
 800d17a:	68fb      	ldr	r3, [r7, #12]
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	3710      	adds	r7, #16
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}

0800d184 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d184:	b580      	push	{r7, lr}
 800d186:	b08e      	sub	sp, #56	; 0x38
 800d188:	af04      	add	r7, sp, #16
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	607a      	str	r2, [r7, #4]
 800d190:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d194:	2b00      	cmp	r3, #0
 800d196:	d10c      	bne.n	800d1b2 <xTaskCreateStatic+0x2e>
	__asm volatile
 800d198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d19c:	b672      	cpsid	i
 800d19e:	f383 8811 	msr	BASEPRI, r3
 800d1a2:	f3bf 8f6f 	isb	sy
 800d1a6:	f3bf 8f4f 	dsb	sy
 800d1aa:	b662      	cpsie	i
 800d1ac:	623b      	str	r3, [r7, #32]
}
 800d1ae:	bf00      	nop
 800d1b0:	e7fe      	b.n	800d1b0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800d1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d10c      	bne.n	800d1d2 <xTaskCreateStatic+0x4e>
	__asm volatile
 800d1b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1bc:	b672      	cpsid	i
 800d1be:	f383 8811 	msr	BASEPRI, r3
 800d1c2:	f3bf 8f6f 	isb	sy
 800d1c6:	f3bf 8f4f 	dsb	sy
 800d1ca:	b662      	cpsie	i
 800d1cc:	61fb      	str	r3, [r7, #28]
}
 800d1ce:	bf00      	nop
 800d1d0:	e7fe      	b.n	800d1d0 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d1d2:	2358      	movs	r3, #88	; 0x58
 800d1d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	2b58      	cmp	r3, #88	; 0x58
 800d1da:	d00c      	beq.n	800d1f6 <xTaskCreateStatic+0x72>
	__asm volatile
 800d1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1e0:	b672      	cpsid	i
 800d1e2:	f383 8811 	msr	BASEPRI, r3
 800d1e6:	f3bf 8f6f 	isb	sy
 800d1ea:	f3bf 8f4f 	dsb	sy
 800d1ee:	b662      	cpsie	i
 800d1f0:	61bb      	str	r3, [r7, #24]
}
 800d1f2:	bf00      	nop
 800d1f4:	e7fe      	b.n	800d1f4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d1f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d1f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d01e      	beq.n	800d23c <xTaskCreateStatic+0xb8>
 800d1fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d200:	2b00      	cmp	r3, #0
 800d202:	d01b      	beq.n	800d23c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d206:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d20a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d20c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d210:	2202      	movs	r2, #2
 800d212:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d216:	2300      	movs	r3, #0
 800d218:	9303      	str	r3, [sp, #12]
 800d21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d21c:	9302      	str	r3, [sp, #8]
 800d21e:	f107 0314 	add.w	r3, r7, #20
 800d222:	9301      	str	r3, [sp, #4]
 800d224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d226:	9300      	str	r3, [sp, #0]
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	687a      	ldr	r2, [r7, #4]
 800d22c:	68b9      	ldr	r1, [r7, #8]
 800d22e:	68f8      	ldr	r0, [r7, #12]
 800d230:	f000 f850 	bl	800d2d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d234:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d236:	f000 f8e1 	bl	800d3fc <prvAddNewTaskToReadyList>
 800d23a:	e001      	b.n	800d240 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800d23c:	2300      	movs	r3, #0
 800d23e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d240:	697b      	ldr	r3, [r7, #20]
	}
 800d242:	4618      	mov	r0, r3
 800d244:	3728      	adds	r7, #40	; 0x28
 800d246:	46bd      	mov	sp, r7
 800d248:	bd80      	pop	{r7, pc}

0800d24a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d24a:	b580      	push	{r7, lr}
 800d24c:	b08c      	sub	sp, #48	; 0x30
 800d24e:	af04      	add	r7, sp, #16
 800d250:	60f8      	str	r0, [r7, #12]
 800d252:	60b9      	str	r1, [r7, #8]
 800d254:	603b      	str	r3, [r7, #0]
 800d256:	4613      	mov	r3, r2
 800d258:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d25a:	88fb      	ldrh	r3, [r7, #6]
 800d25c:	009b      	lsls	r3, r3, #2
 800d25e:	4618      	mov	r0, r3
 800d260:	f001 fa6c 	bl	800e73c <pvPortMalloc>
 800d264:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00e      	beq.n	800d28a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d26c:	2058      	movs	r0, #88	; 0x58
 800d26e:	f001 fa65 	bl	800e73c <pvPortMalloc>
 800d272:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d003      	beq.n	800d282 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d27a:	69fb      	ldr	r3, [r7, #28]
 800d27c:	697a      	ldr	r2, [r7, #20]
 800d27e:	631a      	str	r2, [r3, #48]	; 0x30
 800d280:	e005      	b.n	800d28e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d282:	6978      	ldr	r0, [r7, #20]
 800d284:	f001 fb2a 	bl	800e8dc <vPortFree>
 800d288:	e001      	b.n	800d28e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d28a:	2300      	movs	r3, #0
 800d28c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d017      	beq.n	800d2c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d294:	69fb      	ldr	r3, [r7, #28]
 800d296:	2200      	movs	r2, #0
 800d298:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d29c:	88fa      	ldrh	r2, [r7, #6]
 800d29e:	2300      	movs	r3, #0
 800d2a0:	9303      	str	r3, [sp, #12]
 800d2a2:	69fb      	ldr	r3, [r7, #28]
 800d2a4:	9302      	str	r3, [sp, #8]
 800d2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2a8:	9301      	str	r3, [sp, #4]
 800d2aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ac:	9300      	str	r3, [sp, #0]
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	68b9      	ldr	r1, [r7, #8]
 800d2b2:	68f8      	ldr	r0, [r7, #12]
 800d2b4:	f000 f80e 	bl	800d2d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d2b8:	69f8      	ldr	r0, [r7, #28]
 800d2ba:	f000 f89f 	bl	800d3fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	61bb      	str	r3, [r7, #24]
 800d2c2:	e002      	b.n	800d2ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d2c4:	f04f 33ff 	mov.w	r3, #4294967295
 800d2c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d2ca:	69bb      	ldr	r3, [r7, #24]
	}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3720      	adds	r7, #32
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b088      	sub	sp, #32
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	60b9      	str	r1, [r7, #8]
 800d2de:	607a      	str	r2, [r7, #4]
 800d2e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	461a      	mov	r2, r3
 800d2ec:	21a5      	movs	r1, #165	; 0xa5
 800d2ee:	f001 fc47 	bl	800eb80 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d2f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d2f6:	6879      	ldr	r1, [r7, #4]
 800d2f8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800d2fc:	440b      	add	r3, r1
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	4413      	add	r3, r2
 800d302:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d304:	69bb      	ldr	r3, [r7, #24]
 800d306:	f023 0307 	bic.w	r3, r3, #7
 800d30a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	f003 0307 	and.w	r3, r3, #7
 800d312:	2b00      	cmp	r3, #0
 800d314:	d00c      	beq.n	800d330 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800d316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d31a:	b672      	cpsid	i
 800d31c:	f383 8811 	msr	BASEPRI, r3
 800d320:	f3bf 8f6f 	isb	sy
 800d324:	f3bf 8f4f 	dsb	sy
 800d328:	b662      	cpsie	i
 800d32a:	617b      	str	r3, [r7, #20]
}
 800d32c:	bf00      	nop
 800d32e:	e7fe      	b.n	800d32e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d01f      	beq.n	800d376 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d336:	2300      	movs	r3, #0
 800d338:	61fb      	str	r3, [r7, #28]
 800d33a:	e012      	b.n	800d362 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d33c:	68ba      	ldr	r2, [r7, #8]
 800d33e:	69fb      	ldr	r3, [r7, #28]
 800d340:	4413      	add	r3, r2
 800d342:	7819      	ldrb	r1, [r3, #0]
 800d344:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d346:	69fb      	ldr	r3, [r7, #28]
 800d348:	4413      	add	r3, r2
 800d34a:	3334      	adds	r3, #52	; 0x34
 800d34c:	460a      	mov	r2, r1
 800d34e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d350:	68ba      	ldr	r2, [r7, #8]
 800d352:	69fb      	ldr	r3, [r7, #28]
 800d354:	4413      	add	r3, r2
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d006      	beq.n	800d36a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d35c:	69fb      	ldr	r3, [r7, #28]
 800d35e:	3301      	adds	r3, #1
 800d360:	61fb      	str	r3, [r7, #28]
 800d362:	69fb      	ldr	r3, [r7, #28]
 800d364:	2b0f      	cmp	r3, #15
 800d366:	d9e9      	bls.n	800d33c <prvInitialiseNewTask+0x68>
 800d368:	e000      	b.n	800d36c <prvInitialiseNewTask+0x98>
			{
				break;
 800d36a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d36e:	2200      	movs	r2, #0
 800d370:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d374:	e003      	b.n	800d37e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d378:	2200      	movs	r2, #0
 800d37a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d380:	2b06      	cmp	r3, #6
 800d382:	d901      	bls.n	800d388 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d384:	2306      	movs	r3, #6
 800d386:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d38a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d38c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d38e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d390:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d392:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d396:	2200      	movs	r2, #0
 800d398:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d39a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d39c:	3304      	adds	r3, #4
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7ff f9a5 	bl	800c6ee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3a6:	3318      	adds	r3, #24
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	f7ff f9a0 	bl	800c6ee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3b6:	f1c3 0207 	rsb	r2, r3, #7
 800d3ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800d3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d3d8:	683a      	ldr	r2, [r7, #0]
 800d3da:	68f9      	ldr	r1, [r7, #12]
 800d3dc:	69b8      	ldr	r0, [r7, #24]
 800d3de:	f000 ffb9 	bl	800e354 <pxPortInitialiseStack>
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3e6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d3e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d002      	beq.n	800d3f4 <prvInitialiseNewTask+0x120>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3f2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3f4:	bf00      	nop
 800d3f6:	3720      	adds	r7, #32
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}

0800d3fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b082      	sub	sp, #8
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d404:	f001 f8b2 	bl	800e56c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d408:	4b2a      	ldr	r3, [pc, #168]	; (800d4b4 <prvAddNewTaskToReadyList+0xb8>)
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	3301      	adds	r3, #1
 800d40e:	4a29      	ldr	r2, [pc, #164]	; (800d4b4 <prvAddNewTaskToReadyList+0xb8>)
 800d410:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d412:	4b29      	ldr	r3, [pc, #164]	; (800d4b8 <prvAddNewTaskToReadyList+0xbc>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d109      	bne.n	800d42e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d41a:	4a27      	ldr	r2, [pc, #156]	; (800d4b8 <prvAddNewTaskToReadyList+0xbc>)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d420:	4b24      	ldr	r3, [pc, #144]	; (800d4b4 <prvAddNewTaskToReadyList+0xb8>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	2b01      	cmp	r3, #1
 800d426:	d110      	bne.n	800d44a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d428:	f000 fc94 	bl	800dd54 <prvInitialiseTaskLists>
 800d42c:	e00d      	b.n	800d44a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d42e:	4b23      	ldr	r3, [pc, #140]	; (800d4bc <prvAddNewTaskToReadyList+0xc0>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d109      	bne.n	800d44a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d436:	4b20      	ldr	r3, [pc, #128]	; (800d4b8 <prvAddNewTaskToReadyList+0xbc>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d440:	429a      	cmp	r2, r3
 800d442:	d802      	bhi.n	800d44a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d444:	4a1c      	ldr	r2, [pc, #112]	; (800d4b8 <prvAddNewTaskToReadyList+0xbc>)
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d44a:	4b1d      	ldr	r3, [pc, #116]	; (800d4c0 <prvAddNewTaskToReadyList+0xc4>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	3301      	adds	r3, #1
 800d450:	4a1b      	ldr	r2, [pc, #108]	; (800d4c0 <prvAddNewTaskToReadyList+0xc4>)
 800d452:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d458:	2201      	movs	r2, #1
 800d45a:	409a      	lsls	r2, r3
 800d45c:	4b19      	ldr	r3, [pc, #100]	; (800d4c4 <prvAddNewTaskToReadyList+0xc8>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	4313      	orrs	r3, r2
 800d462:	4a18      	ldr	r2, [pc, #96]	; (800d4c4 <prvAddNewTaskToReadyList+0xc8>)
 800d464:	6013      	str	r3, [r2, #0]
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d46a:	4613      	mov	r3, r2
 800d46c:	009b      	lsls	r3, r3, #2
 800d46e:	4413      	add	r3, r2
 800d470:	009b      	lsls	r3, r3, #2
 800d472:	4a15      	ldr	r2, [pc, #84]	; (800d4c8 <prvAddNewTaskToReadyList+0xcc>)
 800d474:	441a      	add	r2, r3
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	3304      	adds	r3, #4
 800d47a:	4619      	mov	r1, r3
 800d47c:	4610      	mov	r0, r2
 800d47e:	f7ff f943 	bl	800c708 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d482:	f001 f8a7 	bl	800e5d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d486:	4b0d      	ldr	r3, [pc, #52]	; (800d4bc <prvAddNewTaskToReadyList+0xc0>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d00e      	beq.n	800d4ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d48e:	4b0a      	ldr	r3, [pc, #40]	; (800d4b8 <prvAddNewTaskToReadyList+0xbc>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d498:	429a      	cmp	r2, r3
 800d49a:	d207      	bcs.n	800d4ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d49c:	4b0b      	ldr	r3, [pc, #44]	; (800d4cc <prvAddNewTaskToReadyList+0xd0>)
 800d49e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4a2:	601a      	str	r2, [r3, #0]
 800d4a4:	f3bf 8f4f 	dsb	sy
 800d4a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d4ac:	bf00      	nop
 800d4ae:	3708      	adds	r7, #8
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}
 800d4b4:	20000610 	.word	0x20000610
 800d4b8:	20000510 	.word	0x20000510
 800d4bc:	2000061c 	.word	0x2000061c
 800d4c0:	2000062c 	.word	0x2000062c
 800d4c4:	20000618 	.word	0x20000618
 800d4c8:	20000514 	.word	0x20000514
 800d4cc:	e000ed04 	.word	0xe000ed04

0800d4d0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b08a      	sub	sp, #40	; 0x28
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d10c      	bne.n	800d4fe <vTaskDelayUntil+0x2e>
	__asm volatile
 800d4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e8:	b672      	cpsid	i
 800d4ea:	f383 8811 	msr	BASEPRI, r3
 800d4ee:	f3bf 8f6f 	isb	sy
 800d4f2:	f3bf 8f4f 	dsb	sy
 800d4f6:	b662      	cpsie	i
 800d4f8:	617b      	str	r3, [r7, #20]
}
 800d4fa:	bf00      	nop
 800d4fc:	e7fe      	b.n	800d4fc <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d10c      	bne.n	800d51e <vTaskDelayUntil+0x4e>
	__asm volatile
 800d504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d508:	b672      	cpsid	i
 800d50a:	f383 8811 	msr	BASEPRI, r3
 800d50e:	f3bf 8f6f 	isb	sy
 800d512:	f3bf 8f4f 	dsb	sy
 800d516:	b662      	cpsie	i
 800d518:	613b      	str	r3, [r7, #16]
}
 800d51a:	bf00      	nop
 800d51c:	e7fe      	b.n	800d51c <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800d51e:	4b2b      	ldr	r3, [pc, #172]	; (800d5cc <vTaskDelayUntil+0xfc>)
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d00c      	beq.n	800d540 <vTaskDelayUntil+0x70>
	__asm volatile
 800d526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d52a:	b672      	cpsid	i
 800d52c:	f383 8811 	msr	BASEPRI, r3
 800d530:	f3bf 8f6f 	isb	sy
 800d534:	f3bf 8f4f 	dsb	sy
 800d538:	b662      	cpsie	i
 800d53a:	60fb      	str	r3, [r7, #12]
}
 800d53c:	bf00      	nop
 800d53e:	e7fe      	b.n	800d53e <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800d540:	f000 f8e4 	bl	800d70c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800d544:	4b22      	ldr	r3, [pc, #136]	; (800d5d0 <vTaskDelayUntil+0x100>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	683a      	ldr	r2, [r7, #0]
 800d550:	4413      	add	r3, r2
 800d552:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	6a3a      	ldr	r2, [r7, #32]
 800d55a:	429a      	cmp	r2, r3
 800d55c:	d20b      	bcs.n	800d576 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	69fa      	ldr	r2, [r7, #28]
 800d564:	429a      	cmp	r2, r3
 800d566:	d211      	bcs.n	800d58c <vTaskDelayUntil+0xbc>
 800d568:	69fa      	ldr	r2, [r7, #28]
 800d56a:	6a3b      	ldr	r3, [r7, #32]
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d90d      	bls.n	800d58c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800d570:	2301      	movs	r3, #1
 800d572:	627b      	str	r3, [r7, #36]	; 0x24
 800d574:	e00a      	b.n	800d58c <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	69fa      	ldr	r2, [r7, #28]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d303      	bcc.n	800d588 <vTaskDelayUntil+0xb8>
 800d580:	69fa      	ldr	r2, [r7, #28]
 800d582:	6a3b      	ldr	r3, [r7, #32]
 800d584:	429a      	cmp	r2, r3
 800d586:	d901      	bls.n	800d58c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800d588:	2301      	movs	r3, #1
 800d58a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	69fa      	ldr	r2, [r7, #28]
 800d590:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800d592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d594:	2b00      	cmp	r3, #0
 800d596:	d006      	beq.n	800d5a6 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800d598:	69fa      	ldr	r2, [r7, #28]
 800d59a:	6a3b      	ldr	r3, [r7, #32]
 800d59c:	1ad3      	subs	r3, r2, r3
 800d59e:	2100      	movs	r1, #0
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f000 fe71 	bl	800e288 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800d5a6:	f000 f8bf 	bl	800d728 <xTaskResumeAll>
 800d5aa:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d5ac:	69bb      	ldr	r3, [r7, #24]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d107      	bne.n	800d5c2 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800d5b2:	4b08      	ldr	r3, [pc, #32]	; (800d5d4 <vTaskDelayUntil+0x104>)
 800d5b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5b8:	601a      	str	r2, [r3, #0]
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d5c2:	bf00      	nop
 800d5c4:	3728      	adds	r7, #40	; 0x28
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}
 800d5ca:	bf00      	nop
 800d5cc:	20000638 	.word	0x20000638
 800d5d0:	20000614 	.word	0x20000614
 800d5d4:	e000ed04 	.word	0xe000ed04

0800d5d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b084      	sub	sp, #16
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d019      	beq.n	800d61e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d5ea:	4b14      	ldr	r3, [pc, #80]	; (800d63c <vTaskDelay+0x64>)
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d00c      	beq.n	800d60c <vTaskDelay+0x34>
	__asm volatile
 800d5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5f6:	b672      	cpsid	i
 800d5f8:	f383 8811 	msr	BASEPRI, r3
 800d5fc:	f3bf 8f6f 	isb	sy
 800d600:	f3bf 8f4f 	dsb	sy
 800d604:	b662      	cpsie	i
 800d606:	60bb      	str	r3, [r7, #8]
}
 800d608:	bf00      	nop
 800d60a:	e7fe      	b.n	800d60a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800d60c:	f000 f87e 	bl	800d70c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d610:	2100      	movs	r1, #0
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f000 fe38 	bl	800e288 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d618:	f000 f886 	bl	800d728 <xTaskResumeAll>
 800d61c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d107      	bne.n	800d634 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800d624:	4b06      	ldr	r3, [pc, #24]	; (800d640 <vTaskDelay+0x68>)
 800d626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d62a:	601a      	str	r2, [r3, #0]
 800d62c:	f3bf 8f4f 	dsb	sy
 800d630:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d634:	bf00      	nop
 800d636:	3710      	adds	r7, #16
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	20000638 	.word	0x20000638
 800d640:	e000ed04 	.word	0xe000ed04

0800d644 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b08a      	sub	sp, #40	; 0x28
 800d648:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d64a:	2300      	movs	r3, #0
 800d64c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d64e:	2300      	movs	r3, #0
 800d650:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d652:	463a      	mov	r2, r7
 800d654:	1d39      	adds	r1, r7, #4
 800d656:	f107 0308 	add.w	r3, r7, #8
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7f3 fbb4 	bl	8000dc8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d660:	6839      	ldr	r1, [r7, #0]
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	68ba      	ldr	r2, [r7, #8]
 800d666:	9202      	str	r2, [sp, #8]
 800d668:	9301      	str	r3, [sp, #4]
 800d66a:	2300      	movs	r3, #0
 800d66c:	9300      	str	r3, [sp, #0]
 800d66e:	2300      	movs	r3, #0
 800d670:	460a      	mov	r2, r1
 800d672:	4920      	ldr	r1, [pc, #128]	; (800d6f4 <vTaskStartScheduler+0xb0>)
 800d674:	4820      	ldr	r0, [pc, #128]	; (800d6f8 <vTaskStartScheduler+0xb4>)
 800d676:	f7ff fd85 	bl	800d184 <xTaskCreateStatic>
 800d67a:	4603      	mov	r3, r0
 800d67c:	4a1f      	ldr	r2, [pc, #124]	; (800d6fc <vTaskStartScheduler+0xb8>)
 800d67e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d680:	4b1e      	ldr	r3, [pc, #120]	; (800d6fc <vTaskStartScheduler+0xb8>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d002      	beq.n	800d68e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d688:	2301      	movs	r3, #1
 800d68a:	617b      	str	r3, [r7, #20]
 800d68c:	e001      	b.n	800d692 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d68e:	2300      	movs	r3, #0
 800d690:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d692:	697b      	ldr	r3, [r7, #20]
 800d694:	2b01      	cmp	r3, #1
 800d696:	d118      	bne.n	800d6ca <vTaskStartScheduler+0x86>
	__asm volatile
 800d698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d69c:	b672      	cpsid	i
 800d69e:	f383 8811 	msr	BASEPRI, r3
 800d6a2:	f3bf 8f6f 	isb	sy
 800d6a6:	f3bf 8f4f 	dsb	sy
 800d6aa:	b662      	cpsie	i
 800d6ac:	613b      	str	r3, [r7, #16]
}
 800d6ae:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d6b0:	4b13      	ldr	r3, [pc, #76]	; (800d700 <vTaskStartScheduler+0xbc>)
 800d6b2:	f04f 32ff 	mov.w	r2, #4294967295
 800d6b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d6b8:	4b12      	ldr	r3, [pc, #72]	; (800d704 <vTaskStartScheduler+0xc0>)
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d6be:	4b12      	ldr	r3, [pc, #72]	; (800d708 <vTaskStartScheduler+0xc4>)
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d6c4:	f000 fed4 	bl	800e470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d6c8:	e010      	b.n	800d6ec <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6d0:	d10c      	bne.n	800d6ec <vTaskStartScheduler+0xa8>
	__asm volatile
 800d6d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d6:	b672      	cpsid	i
 800d6d8:	f383 8811 	msr	BASEPRI, r3
 800d6dc:	f3bf 8f6f 	isb	sy
 800d6e0:	f3bf 8f4f 	dsb	sy
 800d6e4:	b662      	cpsie	i
 800d6e6:	60fb      	str	r3, [r7, #12]
}
 800d6e8:	bf00      	nop
 800d6ea:	e7fe      	b.n	800d6ea <vTaskStartScheduler+0xa6>
}
 800d6ec:	bf00      	nop
 800d6ee:	3718      	adds	r7, #24
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	0800f52c 	.word	0x0800f52c
 800d6f8:	0800dd21 	.word	0x0800dd21
 800d6fc:	20000634 	.word	0x20000634
 800d700:	20000630 	.word	0x20000630
 800d704:	2000061c 	.word	0x2000061c
 800d708:	20000614 	.word	0x20000614

0800d70c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d70c:	b480      	push	{r7}
 800d70e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d710:	4b04      	ldr	r3, [pc, #16]	; (800d724 <vTaskSuspendAll+0x18>)
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	3301      	adds	r3, #1
 800d716:	4a03      	ldr	r2, [pc, #12]	; (800d724 <vTaskSuspendAll+0x18>)
 800d718:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d71a:	bf00      	nop
 800d71c:	46bd      	mov	sp, r7
 800d71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d722:	4770      	bx	lr
 800d724:	20000638 	.word	0x20000638

0800d728 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b084      	sub	sp, #16
 800d72c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d72e:	2300      	movs	r3, #0
 800d730:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d732:	2300      	movs	r3, #0
 800d734:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d736:	4b42      	ldr	r3, [pc, #264]	; (800d840 <xTaskResumeAll+0x118>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d10c      	bne.n	800d758 <xTaskResumeAll+0x30>
	__asm volatile
 800d73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d742:	b672      	cpsid	i
 800d744:	f383 8811 	msr	BASEPRI, r3
 800d748:	f3bf 8f6f 	isb	sy
 800d74c:	f3bf 8f4f 	dsb	sy
 800d750:	b662      	cpsie	i
 800d752:	603b      	str	r3, [r7, #0]
}
 800d754:	bf00      	nop
 800d756:	e7fe      	b.n	800d756 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d758:	f000 ff08 	bl	800e56c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d75c:	4b38      	ldr	r3, [pc, #224]	; (800d840 <xTaskResumeAll+0x118>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	3b01      	subs	r3, #1
 800d762:	4a37      	ldr	r2, [pc, #220]	; (800d840 <xTaskResumeAll+0x118>)
 800d764:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d766:	4b36      	ldr	r3, [pc, #216]	; (800d840 <xTaskResumeAll+0x118>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d161      	bne.n	800d832 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d76e:	4b35      	ldr	r3, [pc, #212]	; (800d844 <xTaskResumeAll+0x11c>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d05d      	beq.n	800d832 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d776:	e02e      	b.n	800d7d6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d778:	4b33      	ldr	r3, [pc, #204]	; (800d848 <xTaskResumeAll+0x120>)
 800d77a:	68db      	ldr	r3, [r3, #12]
 800d77c:	68db      	ldr	r3, [r3, #12]
 800d77e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	3318      	adds	r3, #24
 800d784:	4618      	mov	r0, r3
 800d786:	f7ff f81c 	bl	800c7c2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	3304      	adds	r3, #4
 800d78e:	4618      	mov	r0, r3
 800d790:	f7ff f817 	bl	800c7c2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d798:	2201      	movs	r2, #1
 800d79a:	409a      	lsls	r2, r3
 800d79c:	4b2b      	ldr	r3, [pc, #172]	; (800d84c <xTaskResumeAll+0x124>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4313      	orrs	r3, r2
 800d7a2:	4a2a      	ldr	r2, [pc, #168]	; (800d84c <xTaskResumeAll+0x124>)
 800d7a4:	6013      	str	r3, [r2, #0]
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7aa:	4613      	mov	r3, r2
 800d7ac:	009b      	lsls	r3, r3, #2
 800d7ae:	4413      	add	r3, r2
 800d7b0:	009b      	lsls	r3, r3, #2
 800d7b2:	4a27      	ldr	r2, [pc, #156]	; (800d850 <xTaskResumeAll+0x128>)
 800d7b4:	441a      	add	r2, r3
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	3304      	adds	r3, #4
 800d7ba:	4619      	mov	r1, r3
 800d7bc:	4610      	mov	r0, r2
 800d7be:	f7fe ffa3 	bl	800c708 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7c6:	4b23      	ldr	r3, [pc, #140]	; (800d854 <xTaskResumeAll+0x12c>)
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7cc:	429a      	cmp	r2, r3
 800d7ce:	d302      	bcc.n	800d7d6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d7d0:	4b21      	ldr	r3, [pc, #132]	; (800d858 <xTaskResumeAll+0x130>)
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d7d6:	4b1c      	ldr	r3, [pc, #112]	; (800d848 <xTaskResumeAll+0x120>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d1cc      	bne.n	800d778 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d001      	beq.n	800d7e8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d7e4:	f000 fb56 	bl	800de94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d7e8:	4b1c      	ldr	r3, [pc, #112]	; (800d85c <xTaskResumeAll+0x134>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d010      	beq.n	800d816 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d7f4:	f000 f846 	bl	800d884 <xTaskIncrementTick>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d002      	beq.n	800d804 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d7fe:	4b16      	ldr	r3, [pc, #88]	; (800d858 <xTaskResumeAll+0x130>)
 800d800:	2201      	movs	r2, #1
 800d802:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	3b01      	subs	r3, #1
 800d808:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d1f1      	bne.n	800d7f4 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800d810:	4b12      	ldr	r3, [pc, #72]	; (800d85c <xTaskResumeAll+0x134>)
 800d812:	2200      	movs	r2, #0
 800d814:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d816:	4b10      	ldr	r3, [pc, #64]	; (800d858 <xTaskResumeAll+0x130>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d009      	beq.n	800d832 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d81e:	2301      	movs	r3, #1
 800d820:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d822:	4b0f      	ldr	r3, [pc, #60]	; (800d860 <xTaskResumeAll+0x138>)
 800d824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d828:	601a      	str	r2, [r3, #0]
 800d82a:	f3bf 8f4f 	dsb	sy
 800d82e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d832:	f000 fecf 	bl	800e5d4 <vPortExitCritical>

	return xAlreadyYielded;
 800d836:	68bb      	ldr	r3, [r7, #8]
}
 800d838:	4618      	mov	r0, r3
 800d83a:	3710      	adds	r7, #16
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd80      	pop	{r7, pc}
 800d840:	20000638 	.word	0x20000638
 800d844:	20000610 	.word	0x20000610
 800d848:	200005d0 	.word	0x200005d0
 800d84c:	20000618 	.word	0x20000618
 800d850:	20000514 	.word	0x20000514
 800d854:	20000510 	.word	0x20000510
 800d858:	20000624 	.word	0x20000624
 800d85c:	20000620 	.word	0x20000620
 800d860:	e000ed04 	.word	0xe000ed04

0800d864 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d864:	b480      	push	{r7}
 800d866:	b083      	sub	sp, #12
 800d868:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d86a:	4b05      	ldr	r3, [pc, #20]	; (800d880 <xTaskGetTickCount+0x1c>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d870:	687b      	ldr	r3, [r7, #4]
}
 800d872:	4618      	mov	r0, r3
 800d874:	370c      	adds	r7, #12
 800d876:	46bd      	mov	sp, r7
 800d878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87c:	4770      	bx	lr
 800d87e:	bf00      	nop
 800d880:	20000614 	.word	0x20000614

0800d884 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b086      	sub	sp, #24
 800d888:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d88a:	2300      	movs	r3, #0
 800d88c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d88e:	4b4f      	ldr	r3, [pc, #316]	; (800d9cc <xTaskIncrementTick+0x148>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	2b00      	cmp	r3, #0
 800d894:	f040 808a 	bne.w	800d9ac <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d898:	4b4d      	ldr	r3, [pc, #308]	; (800d9d0 <xTaskIncrementTick+0x14c>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	3301      	adds	r3, #1
 800d89e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d8a0:	4a4b      	ldr	r2, [pc, #300]	; (800d9d0 <xTaskIncrementTick+0x14c>)
 800d8a2:	693b      	ldr	r3, [r7, #16]
 800d8a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d8a6:	693b      	ldr	r3, [r7, #16]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d122      	bne.n	800d8f2 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800d8ac:	4b49      	ldr	r3, [pc, #292]	; (800d9d4 <xTaskIncrementTick+0x150>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d00c      	beq.n	800d8d0 <xTaskIncrementTick+0x4c>
	__asm volatile
 800d8b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ba:	b672      	cpsid	i
 800d8bc:	f383 8811 	msr	BASEPRI, r3
 800d8c0:	f3bf 8f6f 	isb	sy
 800d8c4:	f3bf 8f4f 	dsb	sy
 800d8c8:	b662      	cpsie	i
 800d8ca:	603b      	str	r3, [r7, #0]
}
 800d8cc:	bf00      	nop
 800d8ce:	e7fe      	b.n	800d8ce <xTaskIncrementTick+0x4a>
 800d8d0:	4b40      	ldr	r3, [pc, #256]	; (800d9d4 <xTaskIncrementTick+0x150>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	60fb      	str	r3, [r7, #12]
 800d8d6:	4b40      	ldr	r3, [pc, #256]	; (800d9d8 <xTaskIncrementTick+0x154>)
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	4a3e      	ldr	r2, [pc, #248]	; (800d9d4 <xTaskIncrementTick+0x150>)
 800d8dc:	6013      	str	r3, [r2, #0]
 800d8de:	4a3e      	ldr	r2, [pc, #248]	; (800d9d8 <xTaskIncrementTick+0x154>)
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	6013      	str	r3, [r2, #0]
 800d8e4:	4b3d      	ldr	r3, [pc, #244]	; (800d9dc <xTaskIncrementTick+0x158>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	4a3c      	ldr	r2, [pc, #240]	; (800d9dc <xTaskIncrementTick+0x158>)
 800d8ec:	6013      	str	r3, [r2, #0]
 800d8ee:	f000 fad1 	bl	800de94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d8f2:	4b3b      	ldr	r3, [pc, #236]	; (800d9e0 <xTaskIncrementTick+0x15c>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	693a      	ldr	r2, [r7, #16]
 800d8f8:	429a      	cmp	r2, r3
 800d8fa:	d348      	bcc.n	800d98e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d8fc:	4b35      	ldr	r3, [pc, #212]	; (800d9d4 <xTaskIncrementTick+0x150>)
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d104      	bne.n	800d910 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d906:	4b36      	ldr	r3, [pc, #216]	; (800d9e0 <xTaskIncrementTick+0x15c>)
 800d908:	f04f 32ff 	mov.w	r2, #4294967295
 800d90c:	601a      	str	r2, [r3, #0]
					break;
 800d90e:	e03e      	b.n	800d98e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d910:	4b30      	ldr	r3, [pc, #192]	; (800d9d4 <xTaskIncrementTick+0x150>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	68db      	ldr	r3, [r3, #12]
 800d916:	68db      	ldr	r3, [r3, #12]
 800d918:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d920:	693a      	ldr	r2, [r7, #16]
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	429a      	cmp	r2, r3
 800d926:	d203      	bcs.n	800d930 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d928:	4a2d      	ldr	r2, [pc, #180]	; (800d9e0 <xTaskIncrementTick+0x15c>)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d92e:	e02e      	b.n	800d98e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	3304      	adds	r3, #4
 800d934:	4618      	mov	r0, r3
 800d936:	f7fe ff44 	bl	800c7c2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d93a:	68bb      	ldr	r3, [r7, #8]
 800d93c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d004      	beq.n	800d94c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	3318      	adds	r3, #24
 800d946:	4618      	mov	r0, r3
 800d948:	f7fe ff3b 	bl	800c7c2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d950:	2201      	movs	r2, #1
 800d952:	409a      	lsls	r2, r3
 800d954:	4b23      	ldr	r3, [pc, #140]	; (800d9e4 <xTaskIncrementTick+0x160>)
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	4313      	orrs	r3, r2
 800d95a:	4a22      	ldr	r2, [pc, #136]	; (800d9e4 <xTaskIncrementTick+0x160>)
 800d95c:	6013      	str	r3, [r2, #0]
 800d95e:	68bb      	ldr	r3, [r7, #8]
 800d960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d962:	4613      	mov	r3, r2
 800d964:	009b      	lsls	r3, r3, #2
 800d966:	4413      	add	r3, r2
 800d968:	009b      	lsls	r3, r3, #2
 800d96a:	4a1f      	ldr	r2, [pc, #124]	; (800d9e8 <xTaskIncrementTick+0x164>)
 800d96c:	441a      	add	r2, r3
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	3304      	adds	r3, #4
 800d972:	4619      	mov	r1, r3
 800d974:	4610      	mov	r0, r2
 800d976:	f7fe fec7 	bl	800c708 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d97e:	4b1b      	ldr	r3, [pc, #108]	; (800d9ec <xTaskIncrementTick+0x168>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d984:	429a      	cmp	r2, r3
 800d986:	d3b9      	bcc.n	800d8fc <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800d988:	2301      	movs	r3, #1
 800d98a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d98c:	e7b6      	b.n	800d8fc <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d98e:	4b17      	ldr	r3, [pc, #92]	; (800d9ec <xTaskIncrementTick+0x168>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d994:	4914      	ldr	r1, [pc, #80]	; (800d9e8 <xTaskIncrementTick+0x164>)
 800d996:	4613      	mov	r3, r2
 800d998:	009b      	lsls	r3, r3, #2
 800d99a:	4413      	add	r3, r2
 800d99c:	009b      	lsls	r3, r3, #2
 800d99e:	440b      	add	r3, r1
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	2b01      	cmp	r3, #1
 800d9a4:	d907      	bls.n	800d9b6 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	617b      	str	r3, [r7, #20]
 800d9aa:	e004      	b.n	800d9b6 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d9ac:	4b10      	ldr	r3, [pc, #64]	; (800d9f0 <xTaskIncrementTick+0x16c>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	4a0f      	ldr	r2, [pc, #60]	; (800d9f0 <xTaskIncrementTick+0x16c>)
 800d9b4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d9b6:	4b0f      	ldr	r3, [pc, #60]	; (800d9f4 <xTaskIncrementTick+0x170>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d001      	beq.n	800d9c2 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800d9be:	2301      	movs	r3, #1
 800d9c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d9c2:	697b      	ldr	r3, [r7, #20]
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3718      	adds	r7, #24
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bd80      	pop	{r7, pc}
 800d9cc:	20000638 	.word	0x20000638
 800d9d0:	20000614 	.word	0x20000614
 800d9d4:	200005c8 	.word	0x200005c8
 800d9d8:	200005cc 	.word	0x200005cc
 800d9dc:	20000628 	.word	0x20000628
 800d9e0:	20000630 	.word	0x20000630
 800d9e4:	20000618 	.word	0x20000618
 800d9e8:	20000514 	.word	0x20000514
 800d9ec:	20000510 	.word	0x20000510
 800d9f0:	20000620 	.word	0x20000620
 800d9f4:	20000624 	.word	0x20000624

0800d9f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b088      	sub	sp, #32
 800d9fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d9fe:	4b3a      	ldr	r3, [pc, #232]	; (800dae8 <vTaskSwitchContext+0xf0>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d003      	beq.n	800da0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800da06:	4b39      	ldr	r3, [pc, #228]	; (800daec <vTaskSwitchContext+0xf4>)
 800da08:	2201      	movs	r2, #1
 800da0a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800da0c:	e068      	b.n	800dae0 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 800da0e:	4b37      	ldr	r3, [pc, #220]	; (800daec <vTaskSwitchContext+0xf4>)
 800da10:	2200      	movs	r2, #0
 800da12:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800da14:	4b36      	ldr	r3, [pc, #216]	; (800daf0 <vTaskSwitchContext+0xf8>)
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da1a:	61fb      	str	r3, [r7, #28]
 800da1c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800da20:	61bb      	str	r3, [r7, #24]
 800da22:	69fb      	ldr	r3, [r7, #28]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	69ba      	ldr	r2, [r7, #24]
 800da28:	429a      	cmp	r2, r3
 800da2a:	d111      	bne.n	800da50 <vTaskSwitchContext+0x58>
 800da2c:	69fb      	ldr	r3, [r7, #28]
 800da2e:	3304      	adds	r3, #4
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	69ba      	ldr	r2, [r7, #24]
 800da34:	429a      	cmp	r2, r3
 800da36:	d10b      	bne.n	800da50 <vTaskSwitchContext+0x58>
 800da38:	69fb      	ldr	r3, [r7, #28]
 800da3a:	3308      	adds	r3, #8
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	69ba      	ldr	r2, [r7, #24]
 800da40:	429a      	cmp	r2, r3
 800da42:	d105      	bne.n	800da50 <vTaskSwitchContext+0x58>
 800da44:	69fb      	ldr	r3, [r7, #28]
 800da46:	330c      	adds	r3, #12
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	69ba      	ldr	r2, [r7, #24]
 800da4c:	429a      	cmp	r2, r3
 800da4e:	d008      	beq.n	800da62 <vTaskSwitchContext+0x6a>
 800da50:	4b27      	ldr	r3, [pc, #156]	; (800daf0 <vTaskSwitchContext+0xf8>)
 800da52:	681a      	ldr	r2, [r3, #0]
 800da54:	4b26      	ldr	r3, [pc, #152]	; (800daf0 <vTaskSwitchContext+0xf8>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	3334      	adds	r3, #52	; 0x34
 800da5a:	4619      	mov	r1, r3
 800da5c:	4610      	mov	r0, r2
 800da5e:	f7f3 f9a0 	bl	8000da2 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da62:	4b24      	ldr	r3, [pc, #144]	; (800daf4 <vTaskSwitchContext+0xfc>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	fab3 f383 	clz	r3, r3
 800da6e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800da70:	7afb      	ldrb	r3, [r7, #11]
 800da72:	f1c3 031f 	rsb	r3, r3, #31
 800da76:	617b      	str	r3, [r7, #20]
 800da78:	491f      	ldr	r1, [pc, #124]	; (800daf8 <vTaskSwitchContext+0x100>)
 800da7a:	697a      	ldr	r2, [r7, #20]
 800da7c:	4613      	mov	r3, r2
 800da7e:	009b      	lsls	r3, r3, #2
 800da80:	4413      	add	r3, r2
 800da82:	009b      	lsls	r3, r3, #2
 800da84:	440b      	add	r3, r1
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d10c      	bne.n	800daa6 <vTaskSwitchContext+0xae>
	__asm volatile
 800da8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da90:	b672      	cpsid	i
 800da92:	f383 8811 	msr	BASEPRI, r3
 800da96:	f3bf 8f6f 	isb	sy
 800da9a:	f3bf 8f4f 	dsb	sy
 800da9e:	b662      	cpsie	i
 800daa0:	607b      	str	r3, [r7, #4]
}
 800daa2:	bf00      	nop
 800daa4:	e7fe      	b.n	800daa4 <vTaskSwitchContext+0xac>
 800daa6:	697a      	ldr	r2, [r7, #20]
 800daa8:	4613      	mov	r3, r2
 800daaa:	009b      	lsls	r3, r3, #2
 800daac:	4413      	add	r3, r2
 800daae:	009b      	lsls	r3, r3, #2
 800dab0:	4a11      	ldr	r2, [pc, #68]	; (800daf8 <vTaskSwitchContext+0x100>)
 800dab2:	4413      	add	r3, r2
 800dab4:	613b      	str	r3, [r7, #16]
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	685b      	ldr	r3, [r3, #4]
 800daba:	685a      	ldr	r2, [r3, #4]
 800dabc:	693b      	ldr	r3, [r7, #16]
 800dabe:	605a      	str	r2, [r3, #4]
 800dac0:	693b      	ldr	r3, [r7, #16]
 800dac2:	685a      	ldr	r2, [r3, #4]
 800dac4:	693b      	ldr	r3, [r7, #16]
 800dac6:	3308      	adds	r3, #8
 800dac8:	429a      	cmp	r2, r3
 800daca:	d104      	bne.n	800dad6 <vTaskSwitchContext+0xde>
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	685b      	ldr	r3, [r3, #4]
 800dad0:	685a      	ldr	r2, [r3, #4]
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	605a      	str	r2, [r3, #4]
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	685b      	ldr	r3, [r3, #4]
 800dada:	68db      	ldr	r3, [r3, #12]
 800dadc:	4a04      	ldr	r2, [pc, #16]	; (800daf0 <vTaskSwitchContext+0xf8>)
 800dade:	6013      	str	r3, [r2, #0]
}
 800dae0:	bf00      	nop
 800dae2:	3720      	adds	r7, #32
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}
 800dae8:	20000638 	.word	0x20000638
 800daec:	20000624 	.word	0x20000624
 800daf0:	20000510 	.word	0x20000510
 800daf4:	20000618 	.word	0x20000618
 800daf8:	20000514 	.word	0x20000514

0800dafc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b084      	sub	sp, #16
 800db00:	af00      	add	r7, sp, #0
 800db02:	6078      	str	r0, [r7, #4]
 800db04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d10c      	bne.n	800db26 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800db0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db10:	b672      	cpsid	i
 800db12:	f383 8811 	msr	BASEPRI, r3
 800db16:	f3bf 8f6f 	isb	sy
 800db1a:	f3bf 8f4f 	dsb	sy
 800db1e:	b662      	cpsie	i
 800db20:	60fb      	str	r3, [r7, #12]
}
 800db22:	bf00      	nop
 800db24:	e7fe      	b.n	800db24 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800db26:	4b07      	ldr	r3, [pc, #28]	; (800db44 <vTaskPlaceOnEventList+0x48>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	3318      	adds	r3, #24
 800db2c:	4619      	mov	r1, r3
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f7fe fe0e 	bl	800c750 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800db34:	2101      	movs	r1, #1
 800db36:	6838      	ldr	r0, [r7, #0]
 800db38:	f000 fba6 	bl	800e288 <prvAddCurrentTaskToDelayedList>
}
 800db3c:	bf00      	nop
 800db3e:	3710      	adds	r7, #16
 800db40:	46bd      	mov	sp, r7
 800db42:	bd80      	pop	{r7, pc}
 800db44:	20000510 	.word	0x20000510

0800db48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b086      	sub	sp, #24
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	68db      	ldr	r3, [r3, #12]
 800db54:	68db      	ldr	r3, [r3, #12]
 800db56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d10c      	bne.n	800db78 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800db5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db62:	b672      	cpsid	i
 800db64:	f383 8811 	msr	BASEPRI, r3
 800db68:	f3bf 8f6f 	isb	sy
 800db6c:	f3bf 8f4f 	dsb	sy
 800db70:	b662      	cpsie	i
 800db72:	60fb      	str	r3, [r7, #12]
}
 800db74:	bf00      	nop
 800db76:	e7fe      	b.n	800db76 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	3318      	adds	r3, #24
 800db7c:	4618      	mov	r0, r3
 800db7e:	f7fe fe20 	bl	800c7c2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db82:	4b1d      	ldr	r3, [pc, #116]	; (800dbf8 <xTaskRemoveFromEventList+0xb0>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d11c      	bne.n	800dbc4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	3304      	adds	r3, #4
 800db8e:	4618      	mov	r0, r3
 800db90:	f7fe fe17 	bl	800c7c2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800db94:	693b      	ldr	r3, [r7, #16]
 800db96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db98:	2201      	movs	r2, #1
 800db9a:	409a      	lsls	r2, r3
 800db9c:	4b17      	ldr	r3, [pc, #92]	; (800dbfc <xTaskRemoveFromEventList+0xb4>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	4313      	orrs	r3, r2
 800dba2:	4a16      	ldr	r2, [pc, #88]	; (800dbfc <xTaskRemoveFromEventList+0xb4>)
 800dba4:	6013      	str	r3, [r2, #0]
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbaa:	4613      	mov	r3, r2
 800dbac:	009b      	lsls	r3, r3, #2
 800dbae:	4413      	add	r3, r2
 800dbb0:	009b      	lsls	r3, r3, #2
 800dbb2:	4a13      	ldr	r2, [pc, #76]	; (800dc00 <xTaskRemoveFromEventList+0xb8>)
 800dbb4:	441a      	add	r2, r3
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	3304      	adds	r3, #4
 800dbba:	4619      	mov	r1, r3
 800dbbc:	4610      	mov	r0, r2
 800dbbe:	f7fe fda3 	bl	800c708 <vListInsertEnd>
 800dbc2:	e005      	b.n	800dbd0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800dbc4:	693b      	ldr	r3, [r7, #16]
 800dbc6:	3318      	adds	r3, #24
 800dbc8:	4619      	mov	r1, r3
 800dbca:	480e      	ldr	r0, [pc, #56]	; (800dc04 <xTaskRemoveFromEventList+0xbc>)
 800dbcc:	f7fe fd9c 	bl	800c708 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dbd0:	693b      	ldr	r3, [r7, #16]
 800dbd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbd4:	4b0c      	ldr	r3, [pc, #48]	; (800dc08 <xTaskRemoveFromEventList+0xc0>)
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	d905      	bls.n	800dbea <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800dbde:	2301      	movs	r3, #1
 800dbe0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800dbe2:	4b0a      	ldr	r3, [pc, #40]	; (800dc0c <xTaskRemoveFromEventList+0xc4>)
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	601a      	str	r2, [r3, #0]
 800dbe8:	e001      	b.n	800dbee <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800dbea:	2300      	movs	r3, #0
 800dbec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800dbee:	697b      	ldr	r3, [r7, #20]
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3718      	adds	r7, #24
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}
 800dbf8:	20000638 	.word	0x20000638
 800dbfc:	20000618 	.word	0x20000618
 800dc00:	20000514 	.word	0x20000514
 800dc04:	200005d0 	.word	0x200005d0
 800dc08:	20000510 	.word	0x20000510
 800dc0c:	20000624 	.word	0x20000624

0800dc10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800dc10:	b480      	push	{r7}
 800dc12:	b083      	sub	sp, #12
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800dc18:	4b06      	ldr	r3, [pc, #24]	; (800dc34 <vTaskInternalSetTimeOutState+0x24>)
 800dc1a:	681a      	ldr	r2, [r3, #0]
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800dc20:	4b05      	ldr	r3, [pc, #20]	; (800dc38 <vTaskInternalSetTimeOutState+0x28>)
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	605a      	str	r2, [r3, #4]
}
 800dc28:	bf00      	nop
 800dc2a:	370c      	adds	r7, #12
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc32:	4770      	bx	lr
 800dc34:	20000628 	.word	0x20000628
 800dc38:	20000614 	.word	0x20000614

0800dc3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b088      	sub	sp, #32
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
 800dc44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d10c      	bne.n	800dc66 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800dc4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc50:	b672      	cpsid	i
 800dc52:	f383 8811 	msr	BASEPRI, r3
 800dc56:	f3bf 8f6f 	isb	sy
 800dc5a:	f3bf 8f4f 	dsb	sy
 800dc5e:	b662      	cpsie	i
 800dc60:	613b      	str	r3, [r7, #16]
}
 800dc62:	bf00      	nop
 800dc64:	e7fe      	b.n	800dc64 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d10c      	bne.n	800dc86 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800dc6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc70:	b672      	cpsid	i
 800dc72:	f383 8811 	msr	BASEPRI, r3
 800dc76:	f3bf 8f6f 	isb	sy
 800dc7a:	f3bf 8f4f 	dsb	sy
 800dc7e:	b662      	cpsie	i
 800dc80:	60fb      	str	r3, [r7, #12]
}
 800dc82:	bf00      	nop
 800dc84:	e7fe      	b.n	800dc84 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800dc86:	f000 fc71 	bl	800e56c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800dc8a:	4b1d      	ldr	r3, [pc, #116]	; (800dd00 <xTaskCheckForTimeOut+0xc4>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	685b      	ldr	r3, [r3, #4]
 800dc94:	69ba      	ldr	r2, [r7, #24]
 800dc96:	1ad3      	subs	r3, r2, r3
 800dc98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dca2:	d102      	bne.n	800dcaa <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800dca4:	2300      	movs	r3, #0
 800dca6:	61fb      	str	r3, [r7, #28]
 800dca8:	e023      	b.n	800dcf2 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681a      	ldr	r2, [r3, #0]
 800dcae:	4b15      	ldr	r3, [pc, #84]	; (800dd04 <xTaskCheckForTimeOut+0xc8>)
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d007      	beq.n	800dcc6 <xTaskCheckForTimeOut+0x8a>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	685b      	ldr	r3, [r3, #4]
 800dcba:	69ba      	ldr	r2, [r7, #24]
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d302      	bcc.n	800dcc6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	61fb      	str	r3, [r7, #28]
 800dcc4:	e015      	b.n	800dcf2 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	697a      	ldr	r2, [r7, #20]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d20b      	bcs.n	800dce8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	681a      	ldr	r2, [r3, #0]
 800dcd4:	697b      	ldr	r3, [r7, #20]
 800dcd6:	1ad2      	subs	r2, r2, r3
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f7ff ff97 	bl	800dc10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800dce2:	2300      	movs	r3, #0
 800dce4:	61fb      	str	r3, [r7, #28]
 800dce6:	e004      	b.n	800dcf2 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	2200      	movs	r2, #0
 800dcec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800dcee:	2301      	movs	r3, #1
 800dcf0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800dcf2:	f000 fc6f 	bl	800e5d4 <vPortExitCritical>

	return xReturn;
 800dcf6:	69fb      	ldr	r3, [r7, #28]
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	3720      	adds	r7, #32
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}
 800dd00:	20000614 	.word	0x20000614
 800dd04:	20000628 	.word	0x20000628

0800dd08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800dd08:	b480      	push	{r7}
 800dd0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800dd0c:	4b03      	ldr	r3, [pc, #12]	; (800dd1c <vTaskMissedYield+0x14>)
 800dd0e:	2201      	movs	r2, #1
 800dd10:	601a      	str	r2, [r3, #0]
}
 800dd12:	bf00      	nop
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr
 800dd1c:	20000624 	.word	0x20000624

0800dd20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b082      	sub	sp, #8
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dd28:	f000 f854 	bl	800ddd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dd2c:	4b07      	ldr	r3, [pc, #28]	; (800dd4c <prvIdleTask+0x2c>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	2b01      	cmp	r3, #1
 800dd32:	d907      	bls.n	800dd44 <prvIdleTask+0x24>
			{
				taskYIELD();
 800dd34:	4b06      	ldr	r3, [pc, #24]	; (800dd50 <prvIdleTask+0x30>)
 800dd36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd3a:	601a      	str	r2, [r3, #0]
 800dd3c:	f3bf 8f4f 	dsb	sy
 800dd40:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800dd44:	f7f3 f826 	bl	8000d94 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800dd48:	e7ee      	b.n	800dd28 <prvIdleTask+0x8>
 800dd4a:	bf00      	nop
 800dd4c:	20000514 	.word	0x20000514
 800dd50:	e000ed04 	.word	0xe000ed04

0800dd54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b082      	sub	sp, #8
 800dd58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	607b      	str	r3, [r7, #4]
 800dd5e:	e00c      	b.n	800dd7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dd60:	687a      	ldr	r2, [r7, #4]
 800dd62:	4613      	mov	r3, r2
 800dd64:	009b      	lsls	r3, r3, #2
 800dd66:	4413      	add	r3, r2
 800dd68:	009b      	lsls	r3, r3, #2
 800dd6a:	4a12      	ldr	r2, [pc, #72]	; (800ddb4 <prvInitialiseTaskLists+0x60>)
 800dd6c:	4413      	add	r3, r2
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f7fe fc9d 	bl	800c6ae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	3301      	adds	r3, #1
 800dd78:	607b      	str	r3, [r7, #4]
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2b06      	cmp	r3, #6
 800dd7e:	d9ef      	bls.n	800dd60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dd80:	480d      	ldr	r0, [pc, #52]	; (800ddb8 <prvInitialiseTaskLists+0x64>)
 800dd82:	f7fe fc94 	bl	800c6ae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dd86:	480d      	ldr	r0, [pc, #52]	; (800ddbc <prvInitialiseTaskLists+0x68>)
 800dd88:	f7fe fc91 	bl	800c6ae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dd8c:	480c      	ldr	r0, [pc, #48]	; (800ddc0 <prvInitialiseTaskLists+0x6c>)
 800dd8e:	f7fe fc8e 	bl	800c6ae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dd92:	480c      	ldr	r0, [pc, #48]	; (800ddc4 <prvInitialiseTaskLists+0x70>)
 800dd94:	f7fe fc8b 	bl	800c6ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dd98:	480b      	ldr	r0, [pc, #44]	; (800ddc8 <prvInitialiseTaskLists+0x74>)
 800dd9a:	f7fe fc88 	bl	800c6ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dd9e:	4b0b      	ldr	r3, [pc, #44]	; (800ddcc <prvInitialiseTaskLists+0x78>)
 800dda0:	4a05      	ldr	r2, [pc, #20]	; (800ddb8 <prvInitialiseTaskLists+0x64>)
 800dda2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dda4:	4b0a      	ldr	r3, [pc, #40]	; (800ddd0 <prvInitialiseTaskLists+0x7c>)
 800dda6:	4a05      	ldr	r2, [pc, #20]	; (800ddbc <prvInitialiseTaskLists+0x68>)
 800dda8:	601a      	str	r2, [r3, #0]
}
 800ddaa:	bf00      	nop
 800ddac:	3708      	adds	r7, #8
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}
 800ddb2:	bf00      	nop
 800ddb4:	20000514 	.word	0x20000514
 800ddb8:	200005a0 	.word	0x200005a0
 800ddbc:	200005b4 	.word	0x200005b4
 800ddc0:	200005d0 	.word	0x200005d0
 800ddc4:	200005e4 	.word	0x200005e4
 800ddc8:	200005fc 	.word	0x200005fc
 800ddcc:	200005c8 	.word	0x200005c8
 800ddd0:	200005cc 	.word	0x200005cc

0800ddd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b082      	sub	sp, #8
 800ddd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ddda:	e019      	b.n	800de10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800dddc:	f000 fbc6 	bl	800e56c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dde0:	4b10      	ldr	r3, [pc, #64]	; (800de24 <prvCheckTasksWaitingTermination+0x50>)
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	68db      	ldr	r3, [r3, #12]
 800dde6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	3304      	adds	r3, #4
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7fe fce8 	bl	800c7c2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ddf2:	4b0d      	ldr	r3, [pc, #52]	; (800de28 <prvCheckTasksWaitingTermination+0x54>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	4a0b      	ldr	r2, [pc, #44]	; (800de28 <prvCheckTasksWaitingTermination+0x54>)
 800ddfa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ddfc:	4b0b      	ldr	r3, [pc, #44]	; (800de2c <prvCheckTasksWaitingTermination+0x58>)
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	3b01      	subs	r3, #1
 800de02:	4a0a      	ldr	r2, [pc, #40]	; (800de2c <prvCheckTasksWaitingTermination+0x58>)
 800de04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800de06:	f000 fbe5 	bl	800e5d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	f000 f810 	bl	800de30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800de10:	4b06      	ldr	r3, [pc, #24]	; (800de2c <prvCheckTasksWaitingTermination+0x58>)
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d1e1      	bne.n	800dddc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800de18:	bf00      	nop
 800de1a:	bf00      	nop
 800de1c:	3708      	adds	r7, #8
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}
 800de22:	bf00      	nop
 800de24:	200005e4 	.word	0x200005e4
 800de28:	20000610 	.word	0x20000610
 800de2c:	200005f8 	.word	0x200005f8

0800de30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800de30:	b580      	push	{r7, lr}
 800de32:	b084      	sub	sp, #16
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d108      	bne.n	800de54 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de46:	4618      	mov	r0, r3
 800de48:	f000 fd48 	bl	800e8dc <vPortFree>
				vPortFree( pxTCB );
 800de4c:	6878      	ldr	r0, [r7, #4]
 800de4e:	f000 fd45 	bl	800e8dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800de52:	e01a      	b.n	800de8a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800de5a:	2b01      	cmp	r3, #1
 800de5c:	d103      	bne.n	800de66 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800de5e:	6878      	ldr	r0, [r7, #4]
 800de60:	f000 fd3c 	bl	800e8dc <vPortFree>
	}
 800de64:	e011      	b.n	800de8a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800de6c:	2b02      	cmp	r3, #2
 800de6e:	d00c      	beq.n	800de8a <prvDeleteTCB+0x5a>
	__asm volatile
 800de70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de74:	b672      	cpsid	i
 800de76:	f383 8811 	msr	BASEPRI, r3
 800de7a:	f3bf 8f6f 	isb	sy
 800de7e:	f3bf 8f4f 	dsb	sy
 800de82:	b662      	cpsie	i
 800de84:	60fb      	str	r3, [r7, #12]
}
 800de86:	bf00      	nop
 800de88:	e7fe      	b.n	800de88 <prvDeleteTCB+0x58>
	}
 800de8a:	bf00      	nop
 800de8c:	3710      	adds	r7, #16
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}
	...

0800de94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800de94:	b480      	push	{r7}
 800de96:	b083      	sub	sp, #12
 800de98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de9a:	4b0c      	ldr	r3, [pc, #48]	; (800decc <prvResetNextTaskUnblockTime+0x38>)
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d104      	bne.n	800deae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dea4:	4b0a      	ldr	r3, [pc, #40]	; (800ded0 <prvResetNextTaskUnblockTime+0x3c>)
 800dea6:	f04f 32ff 	mov.w	r2, #4294967295
 800deaa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800deac:	e008      	b.n	800dec0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800deae:	4b07      	ldr	r3, [pc, #28]	; (800decc <prvResetNextTaskUnblockTime+0x38>)
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	68db      	ldr	r3, [r3, #12]
 800deb4:	68db      	ldr	r3, [r3, #12]
 800deb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	685b      	ldr	r3, [r3, #4]
 800debc:	4a04      	ldr	r2, [pc, #16]	; (800ded0 <prvResetNextTaskUnblockTime+0x3c>)
 800debe:	6013      	str	r3, [r2, #0]
}
 800dec0:	bf00      	nop
 800dec2:	370c      	adds	r7, #12
 800dec4:	46bd      	mov	sp, r7
 800dec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deca:	4770      	bx	lr
 800decc:	200005c8 	.word	0x200005c8
 800ded0:	20000630 	.word	0x20000630

0800ded4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ded4:	b480      	push	{r7}
 800ded6:	b083      	sub	sp, #12
 800ded8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800deda:	4b0b      	ldr	r3, [pc, #44]	; (800df08 <xTaskGetSchedulerState+0x34>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d102      	bne.n	800dee8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dee2:	2301      	movs	r3, #1
 800dee4:	607b      	str	r3, [r7, #4]
 800dee6:	e008      	b.n	800defa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dee8:	4b08      	ldr	r3, [pc, #32]	; (800df0c <xTaskGetSchedulerState+0x38>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d102      	bne.n	800def6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800def0:	2302      	movs	r3, #2
 800def2:	607b      	str	r3, [r7, #4]
 800def4:	e001      	b.n	800defa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800def6:	2300      	movs	r3, #0
 800def8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800defa:	687b      	ldr	r3, [r7, #4]
	}
 800defc:	4618      	mov	r0, r3
 800defe:	370c      	adds	r7, #12
 800df00:	46bd      	mov	sp, r7
 800df02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df06:	4770      	bx	lr
 800df08:	2000061c 	.word	0x2000061c
 800df0c:	20000638 	.word	0x20000638

0800df10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800df10:	b580      	push	{r7, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800df1c:	2300      	movs	r3, #0
 800df1e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d069      	beq.n	800dffa <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df2a:	4b36      	ldr	r3, [pc, #216]	; (800e004 <xTaskPriorityInherit+0xf4>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df30:	429a      	cmp	r2, r3
 800df32:	d259      	bcs.n	800dfe8 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	699b      	ldr	r3, [r3, #24]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	db06      	blt.n	800df4a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df3c:	4b31      	ldr	r3, [pc, #196]	; (800e004 <xTaskPriorityInherit+0xf4>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df42:	f1c3 0207 	rsb	r2, r3, #7
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800df4a:	68bb      	ldr	r3, [r7, #8]
 800df4c:	6959      	ldr	r1, [r3, #20]
 800df4e:	68bb      	ldr	r3, [r7, #8]
 800df50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df52:	4613      	mov	r3, r2
 800df54:	009b      	lsls	r3, r3, #2
 800df56:	4413      	add	r3, r2
 800df58:	009b      	lsls	r3, r3, #2
 800df5a:	4a2b      	ldr	r2, [pc, #172]	; (800e008 <xTaskPriorityInherit+0xf8>)
 800df5c:	4413      	add	r3, r2
 800df5e:	4299      	cmp	r1, r3
 800df60:	d13a      	bne.n	800dfd8 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800df62:	68bb      	ldr	r3, [r7, #8]
 800df64:	3304      	adds	r3, #4
 800df66:	4618      	mov	r0, r3
 800df68:	f7fe fc2b 	bl	800c7c2 <uxListRemove>
 800df6c:	4603      	mov	r3, r0
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d115      	bne.n	800df9e <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df76:	4924      	ldr	r1, [pc, #144]	; (800e008 <xTaskPriorityInherit+0xf8>)
 800df78:	4613      	mov	r3, r2
 800df7a:	009b      	lsls	r3, r3, #2
 800df7c:	4413      	add	r3, r2
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	440b      	add	r3, r1
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d10a      	bne.n	800df9e <xTaskPriorityInherit+0x8e>
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df8c:	2201      	movs	r2, #1
 800df8e:	fa02 f303 	lsl.w	r3, r2, r3
 800df92:	43da      	mvns	r2, r3
 800df94:	4b1d      	ldr	r3, [pc, #116]	; (800e00c <xTaskPriorityInherit+0xfc>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4013      	ands	r3, r2
 800df9a:	4a1c      	ldr	r2, [pc, #112]	; (800e00c <xTaskPriorityInherit+0xfc>)
 800df9c:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800df9e:	4b19      	ldr	r3, [pc, #100]	; (800e004 <xTaskPriorityInherit+0xf4>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfa4:	68bb      	ldr	r3, [r7, #8]
 800dfa6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800dfa8:	68bb      	ldr	r3, [r7, #8]
 800dfaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfac:	2201      	movs	r2, #1
 800dfae:	409a      	lsls	r2, r3
 800dfb0:	4b16      	ldr	r3, [pc, #88]	; (800e00c <xTaskPriorityInherit+0xfc>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	4313      	orrs	r3, r2
 800dfb6:	4a15      	ldr	r2, [pc, #84]	; (800e00c <xTaskPriorityInherit+0xfc>)
 800dfb8:	6013      	str	r3, [r2, #0]
 800dfba:	68bb      	ldr	r3, [r7, #8]
 800dfbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfbe:	4613      	mov	r3, r2
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	4413      	add	r3, r2
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	4a10      	ldr	r2, [pc, #64]	; (800e008 <xTaskPriorityInherit+0xf8>)
 800dfc8:	441a      	add	r2, r3
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	3304      	adds	r3, #4
 800dfce:	4619      	mov	r1, r3
 800dfd0:	4610      	mov	r0, r2
 800dfd2:	f7fe fb99 	bl	800c708 <vListInsertEnd>
 800dfd6:	e004      	b.n	800dfe2 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dfd8:	4b0a      	ldr	r3, [pc, #40]	; (800e004 <xTaskPriorityInherit+0xf4>)
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dfe2:	2301      	movs	r3, #1
 800dfe4:	60fb      	str	r3, [r7, #12]
 800dfe6:	e008      	b.n	800dffa <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dfec:	4b05      	ldr	r3, [pc, #20]	; (800e004 <xTaskPriorityInherit+0xf4>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d201      	bcs.n	800dffa <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dff6:	2301      	movs	r3, #1
 800dff8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dffa:	68fb      	ldr	r3, [r7, #12]
	}
 800dffc:	4618      	mov	r0, r3
 800dffe:	3710      	adds	r7, #16
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}
 800e004:	20000510 	.word	0x20000510
 800e008:	20000514 	.word	0x20000514
 800e00c:	20000618 	.word	0x20000618

0800e010 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e010:	b580      	push	{r7, lr}
 800e012:	b086      	sub	sp, #24
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e01c:	2300      	movs	r3, #0
 800e01e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d072      	beq.n	800e10c <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e026:	4b3c      	ldr	r3, [pc, #240]	; (800e118 <xTaskPriorityDisinherit+0x108>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	693a      	ldr	r2, [r7, #16]
 800e02c:	429a      	cmp	r2, r3
 800e02e:	d00c      	beq.n	800e04a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800e030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e034:	b672      	cpsid	i
 800e036:	f383 8811 	msr	BASEPRI, r3
 800e03a:	f3bf 8f6f 	isb	sy
 800e03e:	f3bf 8f4f 	dsb	sy
 800e042:	b662      	cpsie	i
 800e044:	60fb      	str	r3, [r7, #12]
}
 800e046:	bf00      	nop
 800e048:	e7fe      	b.n	800e048 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800e04a:	693b      	ldr	r3, [r7, #16]
 800e04c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d10c      	bne.n	800e06c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800e052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e056:	b672      	cpsid	i
 800e058:	f383 8811 	msr	BASEPRI, r3
 800e05c:	f3bf 8f6f 	isb	sy
 800e060:	f3bf 8f4f 	dsb	sy
 800e064:	b662      	cpsie	i
 800e066:	60bb      	str	r3, [r7, #8]
}
 800e068:	bf00      	nop
 800e06a:	e7fe      	b.n	800e06a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800e06c:	693b      	ldr	r3, [r7, #16]
 800e06e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e070:	1e5a      	subs	r2, r3, #1
 800e072:	693b      	ldr	r3, [r7, #16]
 800e074:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e076:	693b      	ldr	r3, [r7, #16]
 800e078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e07a:	693b      	ldr	r3, [r7, #16]
 800e07c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e07e:	429a      	cmp	r2, r3
 800e080:	d044      	beq.n	800e10c <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e082:	693b      	ldr	r3, [r7, #16]
 800e084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e086:	2b00      	cmp	r3, #0
 800e088:	d140      	bne.n	800e10c <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e08a:	693b      	ldr	r3, [r7, #16]
 800e08c:	3304      	adds	r3, #4
 800e08e:	4618      	mov	r0, r3
 800e090:	f7fe fb97 	bl	800c7c2 <uxListRemove>
 800e094:	4603      	mov	r3, r0
 800e096:	2b00      	cmp	r3, #0
 800e098:	d115      	bne.n	800e0c6 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e09a:	693b      	ldr	r3, [r7, #16]
 800e09c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e09e:	491f      	ldr	r1, [pc, #124]	; (800e11c <xTaskPriorityDisinherit+0x10c>)
 800e0a0:	4613      	mov	r3, r2
 800e0a2:	009b      	lsls	r3, r3, #2
 800e0a4:	4413      	add	r3, r2
 800e0a6:	009b      	lsls	r3, r3, #2
 800e0a8:	440b      	add	r3, r1
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d10a      	bne.n	800e0c6 <xTaskPriorityDisinherit+0xb6>
 800e0b0:	693b      	ldr	r3, [r7, #16]
 800e0b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800e0ba:	43da      	mvns	r2, r3
 800e0bc:	4b18      	ldr	r3, [pc, #96]	; (800e120 <xTaskPriorityDisinherit+0x110>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	4013      	ands	r3, r2
 800e0c2:	4a17      	ldr	r2, [pc, #92]	; (800e120 <xTaskPriorityDisinherit+0x110>)
 800e0c4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e0c6:	693b      	ldr	r3, [r7, #16]
 800e0c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e0ca:	693b      	ldr	r3, [r7, #16]
 800e0cc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0ce:	693b      	ldr	r3, [r7, #16]
 800e0d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0d2:	f1c3 0207 	rsb	r2, r3, #7
 800e0d6:	693b      	ldr	r3, [r7, #16]
 800e0d8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e0da:	693b      	ldr	r3, [r7, #16]
 800e0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0de:	2201      	movs	r2, #1
 800e0e0:	409a      	lsls	r2, r3
 800e0e2:	4b0f      	ldr	r3, [pc, #60]	; (800e120 <xTaskPriorityDisinherit+0x110>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	4313      	orrs	r3, r2
 800e0e8:	4a0d      	ldr	r2, [pc, #52]	; (800e120 <xTaskPriorityDisinherit+0x110>)
 800e0ea:	6013      	str	r3, [r2, #0]
 800e0ec:	693b      	ldr	r3, [r7, #16]
 800e0ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0f0:	4613      	mov	r3, r2
 800e0f2:	009b      	lsls	r3, r3, #2
 800e0f4:	4413      	add	r3, r2
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	4a08      	ldr	r2, [pc, #32]	; (800e11c <xTaskPriorityDisinherit+0x10c>)
 800e0fa:	441a      	add	r2, r3
 800e0fc:	693b      	ldr	r3, [r7, #16]
 800e0fe:	3304      	adds	r3, #4
 800e100:	4619      	mov	r1, r3
 800e102:	4610      	mov	r0, r2
 800e104:	f7fe fb00 	bl	800c708 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e108:	2301      	movs	r3, #1
 800e10a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e10c:	697b      	ldr	r3, [r7, #20]
	}
 800e10e:	4618      	mov	r0, r3
 800e110:	3718      	adds	r7, #24
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	20000510 	.word	0x20000510
 800e11c:	20000514 	.word	0x20000514
 800e120:	20000618 	.word	0x20000618

0800e124 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e124:	b580      	push	{r7, lr}
 800e126:	b088      	sub	sp, #32
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
 800e12c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e132:	2301      	movs	r3, #1
 800e134:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	f000 8087 	beq.w	800e24c <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e13e:	69bb      	ldr	r3, [r7, #24]
 800e140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e142:	2b00      	cmp	r3, #0
 800e144:	d10c      	bne.n	800e160 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800e146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e14a:	b672      	cpsid	i
 800e14c:	f383 8811 	msr	BASEPRI, r3
 800e150:	f3bf 8f6f 	isb	sy
 800e154:	f3bf 8f4f 	dsb	sy
 800e158:	b662      	cpsie	i
 800e15a:	60fb      	str	r3, [r7, #12]
}
 800e15c:	bf00      	nop
 800e15e:	e7fe      	b.n	800e15e <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e160:	69bb      	ldr	r3, [r7, #24]
 800e162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e164:	683a      	ldr	r2, [r7, #0]
 800e166:	429a      	cmp	r2, r3
 800e168:	d902      	bls.n	800e170 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	61fb      	str	r3, [r7, #28]
 800e16e:	e002      	b.n	800e176 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e170:	69bb      	ldr	r3, [r7, #24]
 800e172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e174:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e176:	69bb      	ldr	r3, [r7, #24]
 800e178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e17a:	69fa      	ldr	r2, [r7, #28]
 800e17c:	429a      	cmp	r2, r3
 800e17e:	d065      	beq.n	800e24c <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e180:	69bb      	ldr	r3, [r7, #24]
 800e182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e184:	697a      	ldr	r2, [r7, #20]
 800e186:	429a      	cmp	r2, r3
 800e188:	d160      	bne.n	800e24c <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e18a:	4b32      	ldr	r3, [pc, #200]	; (800e254 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	69ba      	ldr	r2, [r7, #24]
 800e190:	429a      	cmp	r2, r3
 800e192:	d10c      	bne.n	800e1ae <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800e194:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e198:	b672      	cpsid	i
 800e19a:	f383 8811 	msr	BASEPRI, r3
 800e19e:	f3bf 8f6f 	isb	sy
 800e1a2:	f3bf 8f4f 	dsb	sy
 800e1a6:	b662      	cpsie	i
 800e1a8:	60bb      	str	r3, [r7, #8]
}
 800e1aa:	bf00      	nop
 800e1ac:	e7fe      	b.n	800e1ac <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e1ae:	69bb      	ldr	r3, [r7, #24]
 800e1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1b2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e1b4:	69bb      	ldr	r3, [r7, #24]
 800e1b6:	69fa      	ldr	r2, [r7, #28]
 800e1b8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e1ba:	69bb      	ldr	r3, [r7, #24]
 800e1bc:	699b      	ldr	r3, [r3, #24]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	db04      	blt.n	800e1cc <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1c2:	69fb      	ldr	r3, [r7, #28]
 800e1c4:	f1c3 0207 	rsb	r2, r3, #7
 800e1c8:	69bb      	ldr	r3, [r7, #24]
 800e1ca:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e1cc:	69bb      	ldr	r3, [r7, #24]
 800e1ce:	6959      	ldr	r1, [r3, #20]
 800e1d0:	693a      	ldr	r2, [r7, #16]
 800e1d2:	4613      	mov	r3, r2
 800e1d4:	009b      	lsls	r3, r3, #2
 800e1d6:	4413      	add	r3, r2
 800e1d8:	009b      	lsls	r3, r3, #2
 800e1da:	4a1f      	ldr	r2, [pc, #124]	; (800e258 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800e1dc:	4413      	add	r3, r2
 800e1de:	4299      	cmp	r1, r3
 800e1e0:	d134      	bne.n	800e24c <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1e2:	69bb      	ldr	r3, [r7, #24]
 800e1e4:	3304      	adds	r3, #4
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f7fe faeb 	bl	800c7c2 <uxListRemove>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d115      	bne.n	800e21e <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e1f2:	69bb      	ldr	r3, [r7, #24]
 800e1f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1f6:	4918      	ldr	r1, [pc, #96]	; (800e258 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800e1f8:	4613      	mov	r3, r2
 800e1fa:	009b      	lsls	r3, r3, #2
 800e1fc:	4413      	add	r3, r2
 800e1fe:	009b      	lsls	r3, r3, #2
 800e200:	440b      	add	r3, r1
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d10a      	bne.n	800e21e <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800e208:	69bb      	ldr	r3, [r7, #24]
 800e20a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e20c:	2201      	movs	r2, #1
 800e20e:	fa02 f303 	lsl.w	r3, r2, r3
 800e212:	43da      	mvns	r2, r3
 800e214:	4b11      	ldr	r3, [pc, #68]	; (800e25c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	4013      	ands	r3, r2
 800e21a:	4a10      	ldr	r2, [pc, #64]	; (800e25c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800e21c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e21e:	69bb      	ldr	r3, [r7, #24]
 800e220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e222:	2201      	movs	r2, #1
 800e224:	409a      	lsls	r2, r3
 800e226:	4b0d      	ldr	r3, [pc, #52]	; (800e25c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	4313      	orrs	r3, r2
 800e22c:	4a0b      	ldr	r2, [pc, #44]	; (800e25c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800e22e:	6013      	str	r3, [r2, #0]
 800e230:	69bb      	ldr	r3, [r7, #24]
 800e232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e234:	4613      	mov	r3, r2
 800e236:	009b      	lsls	r3, r3, #2
 800e238:	4413      	add	r3, r2
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	4a06      	ldr	r2, [pc, #24]	; (800e258 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800e23e:	441a      	add	r2, r3
 800e240:	69bb      	ldr	r3, [r7, #24]
 800e242:	3304      	adds	r3, #4
 800e244:	4619      	mov	r1, r3
 800e246:	4610      	mov	r0, r2
 800e248:	f7fe fa5e 	bl	800c708 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e24c:	bf00      	nop
 800e24e:	3720      	adds	r7, #32
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}
 800e254:	20000510 	.word	0x20000510
 800e258:	20000514 	.word	0x20000514
 800e25c:	20000618 	.word	0x20000618

0800e260 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e260:	b480      	push	{r7}
 800e262:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e264:	4b07      	ldr	r3, [pc, #28]	; (800e284 <pvTaskIncrementMutexHeldCount+0x24>)
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d004      	beq.n	800e276 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e26c:	4b05      	ldr	r3, [pc, #20]	; (800e284 <pvTaskIncrementMutexHeldCount+0x24>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e272:	3201      	adds	r2, #1
 800e274:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800e276:	4b03      	ldr	r3, [pc, #12]	; (800e284 <pvTaskIncrementMutexHeldCount+0x24>)
 800e278:	681b      	ldr	r3, [r3, #0]
	}
 800e27a:	4618      	mov	r0, r3
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr
 800e284:	20000510 	.word	0x20000510

0800e288 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e288:	b580      	push	{r7, lr}
 800e28a:	b084      	sub	sp, #16
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
 800e290:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e292:	4b29      	ldr	r3, [pc, #164]	; (800e338 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e298:	4b28      	ldr	r3, [pc, #160]	; (800e33c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	3304      	adds	r3, #4
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f7fe fa8f 	bl	800c7c2 <uxListRemove>
 800e2a4:	4603      	mov	r3, r0
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d10b      	bne.n	800e2c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e2aa:	4b24      	ldr	r3, [pc, #144]	; (800e33c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2b0:	2201      	movs	r2, #1
 800e2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800e2b6:	43da      	mvns	r2, r3
 800e2b8:	4b21      	ldr	r3, [pc, #132]	; (800e340 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	4013      	ands	r3, r2
 800e2be:	4a20      	ldr	r2, [pc, #128]	; (800e340 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e2c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2c8:	d10a      	bne.n	800e2e0 <prvAddCurrentTaskToDelayedList+0x58>
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d007      	beq.n	800e2e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e2d0:	4b1a      	ldr	r3, [pc, #104]	; (800e33c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	3304      	adds	r3, #4
 800e2d6:	4619      	mov	r1, r3
 800e2d8:	481a      	ldr	r0, [pc, #104]	; (800e344 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e2da:	f7fe fa15 	bl	800c708 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e2de:	e026      	b.n	800e32e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e2e0:	68fa      	ldr	r2, [r7, #12]
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	4413      	add	r3, r2
 800e2e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e2e8:	4b14      	ldr	r3, [pc, #80]	; (800e33c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	68ba      	ldr	r2, [r7, #8]
 800e2ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e2f0:	68ba      	ldr	r2, [r7, #8]
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	429a      	cmp	r2, r3
 800e2f6:	d209      	bcs.n	800e30c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e2f8:	4b13      	ldr	r3, [pc, #76]	; (800e348 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e2fa:	681a      	ldr	r2, [r3, #0]
 800e2fc:	4b0f      	ldr	r3, [pc, #60]	; (800e33c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	3304      	adds	r3, #4
 800e302:	4619      	mov	r1, r3
 800e304:	4610      	mov	r0, r2
 800e306:	f7fe fa23 	bl	800c750 <vListInsert>
}
 800e30a:	e010      	b.n	800e32e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e30c:	4b0f      	ldr	r3, [pc, #60]	; (800e34c <prvAddCurrentTaskToDelayedList+0xc4>)
 800e30e:	681a      	ldr	r2, [r3, #0]
 800e310:	4b0a      	ldr	r3, [pc, #40]	; (800e33c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	3304      	adds	r3, #4
 800e316:	4619      	mov	r1, r3
 800e318:	4610      	mov	r0, r2
 800e31a:	f7fe fa19 	bl	800c750 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e31e:	4b0c      	ldr	r3, [pc, #48]	; (800e350 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	68ba      	ldr	r2, [r7, #8]
 800e324:	429a      	cmp	r2, r3
 800e326:	d202      	bcs.n	800e32e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e328:	4a09      	ldr	r2, [pc, #36]	; (800e350 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	6013      	str	r3, [r2, #0]
}
 800e32e:	bf00      	nop
 800e330:	3710      	adds	r7, #16
 800e332:	46bd      	mov	sp, r7
 800e334:	bd80      	pop	{r7, pc}
 800e336:	bf00      	nop
 800e338:	20000614 	.word	0x20000614
 800e33c:	20000510 	.word	0x20000510
 800e340:	20000618 	.word	0x20000618
 800e344:	200005fc 	.word	0x200005fc
 800e348:	200005cc 	.word	0x200005cc
 800e34c:	200005c8 	.word	0x200005c8
 800e350:	20000630 	.word	0x20000630

0800e354 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e354:	b480      	push	{r7}
 800e356:	b085      	sub	sp, #20
 800e358:	af00      	add	r7, sp, #0
 800e35a:	60f8      	str	r0, [r7, #12]
 800e35c:	60b9      	str	r1, [r7, #8]
 800e35e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	3b04      	subs	r3, #4
 800e364:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e36c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	3b04      	subs	r3, #4
 800e372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e374:	68bb      	ldr	r3, [r7, #8]
 800e376:	f023 0201 	bic.w	r2, r3, #1
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	3b04      	subs	r3, #4
 800e382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e384:	4a0c      	ldr	r2, [pc, #48]	; (800e3b8 <pxPortInitialiseStack+0x64>)
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	3b14      	subs	r3, #20
 800e38e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e390:	687a      	ldr	r2, [r7, #4]
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	3b04      	subs	r3, #4
 800e39a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f06f 0202 	mvn.w	r2, #2
 800e3a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	3b20      	subs	r3, #32
 800e3a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	3714      	adds	r7, #20
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b6:	4770      	bx	lr
 800e3b8:	0800e3bd 	.word	0x0800e3bd

0800e3bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e3bc:	b480      	push	{r7}
 800e3be:	b085      	sub	sp, #20
 800e3c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e3c6:	4b14      	ldr	r3, [pc, #80]	; (800e418 <prvTaskExitError+0x5c>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3ce:	d00c      	beq.n	800e3ea <prvTaskExitError+0x2e>
	__asm volatile
 800e3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3d4:	b672      	cpsid	i
 800e3d6:	f383 8811 	msr	BASEPRI, r3
 800e3da:	f3bf 8f6f 	isb	sy
 800e3de:	f3bf 8f4f 	dsb	sy
 800e3e2:	b662      	cpsie	i
 800e3e4:	60fb      	str	r3, [r7, #12]
}
 800e3e6:	bf00      	nop
 800e3e8:	e7fe      	b.n	800e3e8 <prvTaskExitError+0x2c>
	__asm volatile
 800e3ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3ee:	b672      	cpsid	i
 800e3f0:	f383 8811 	msr	BASEPRI, r3
 800e3f4:	f3bf 8f6f 	isb	sy
 800e3f8:	f3bf 8f4f 	dsb	sy
 800e3fc:	b662      	cpsie	i
 800e3fe:	60bb      	str	r3, [r7, #8]
}
 800e400:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e402:	bf00      	nop
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d0fc      	beq.n	800e404 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e40a:	bf00      	nop
 800e40c:	bf00      	nop
 800e40e:	3714      	adds	r7, #20
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr
 800e418:	20000060 	.word	0x20000060
 800e41c:	00000000 	.word	0x00000000

0800e420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e420:	4b07      	ldr	r3, [pc, #28]	; (800e440 <pxCurrentTCBConst2>)
 800e422:	6819      	ldr	r1, [r3, #0]
 800e424:	6808      	ldr	r0, [r1, #0]
 800e426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e42a:	f380 8809 	msr	PSP, r0
 800e42e:	f3bf 8f6f 	isb	sy
 800e432:	f04f 0000 	mov.w	r0, #0
 800e436:	f380 8811 	msr	BASEPRI, r0
 800e43a:	4770      	bx	lr
 800e43c:	f3af 8000 	nop.w

0800e440 <pxCurrentTCBConst2>:
 800e440:	20000510 	.word	0x20000510
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e444:	bf00      	nop
 800e446:	bf00      	nop

0800e448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e448:	4808      	ldr	r0, [pc, #32]	; (800e46c <prvPortStartFirstTask+0x24>)
 800e44a:	6800      	ldr	r0, [r0, #0]
 800e44c:	6800      	ldr	r0, [r0, #0]
 800e44e:	f380 8808 	msr	MSP, r0
 800e452:	f04f 0000 	mov.w	r0, #0
 800e456:	f380 8814 	msr	CONTROL, r0
 800e45a:	b662      	cpsie	i
 800e45c:	b661      	cpsie	f
 800e45e:	f3bf 8f4f 	dsb	sy
 800e462:	f3bf 8f6f 	isb	sy
 800e466:	df00      	svc	0
 800e468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e46a:	bf00      	nop
 800e46c:	e000ed08 	.word	0xe000ed08

0800e470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b084      	sub	sp, #16
 800e474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e476:	4b37      	ldr	r3, [pc, #220]	; (800e554 <xPortStartScheduler+0xe4>)
 800e478:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	781b      	ldrb	r3, [r3, #0]
 800e47e:	b2db      	uxtb	r3, r3
 800e480:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	22ff      	movs	r2, #255	; 0xff
 800e486:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	b2db      	uxtb	r3, r3
 800e48e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e490:	78fb      	ldrb	r3, [r7, #3]
 800e492:	b2db      	uxtb	r3, r3
 800e494:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e498:	b2da      	uxtb	r2, r3
 800e49a:	4b2f      	ldr	r3, [pc, #188]	; (800e558 <xPortStartScheduler+0xe8>)
 800e49c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e49e:	4b2f      	ldr	r3, [pc, #188]	; (800e55c <xPortStartScheduler+0xec>)
 800e4a0:	2207      	movs	r2, #7
 800e4a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e4a4:	e009      	b.n	800e4ba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800e4a6:	4b2d      	ldr	r3, [pc, #180]	; (800e55c <xPortStartScheduler+0xec>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	3b01      	subs	r3, #1
 800e4ac:	4a2b      	ldr	r2, [pc, #172]	; (800e55c <xPortStartScheduler+0xec>)
 800e4ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e4b0:	78fb      	ldrb	r3, [r7, #3]
 800e4b2:	b2db      	uxtb	r3, r3
 800e4b4:	005b      	lsls	r3, r3, #1
 800e4b6:	b2db      	uxtb	r3, r3
 800e4b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e4ba:	78fb      	ldrb	r3, [r7, #3]
 800e4bc:	b2db      	uxtb	r3, r3
 800e4be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4c2:	2b80      	cmp	r3, #128	; 0x80
 800e4c4:	d0ef      	beq.n	800e4a6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e4c6:	4b25      	ldr	r3, [pc, #148]	; (800e55c <xPortStartScheduler+0xec>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f1c3 0307 	rsb	r3, r3, #7
 800e4ce:	2b04      	cmp	r3, #4
 800e4d0:	d00c      	beq.n	800e4ec <xPortStartScheduler+0x7c>
	__asm volatile
 800e4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4d6:	b672      	cpsid	i
 800e4d8:	f383 8811 	msr	BASEPRI, r3
 800e4dc:	f3bf 8f6f 	isb	sy
 800e4e0:	f3bf 8f4f 	dsb	sy
 800e4e4:	b662      	cpsie	i
 800e4e6:	60bb      	str	r3, [r7, #8]
}
 800e4e8:	bf00      	nop
 800e4ea:	e7fe      	b.n	800e4ea <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e4ec:	4b1b      	ldr	r3, [pc, #108]	; (800e55c <xPortStartScheduler+0xec>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	021b      	lsls	r3, r3, #8
 800e4f2:	4a1a      	ldr	r2, [pc, #104]	; (800e55c <xPortStartScheduler+0xec>)
 800e4f4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e4f6:	4b19      	ldr	r3, [pc, #100]	; (800e55c <xPortStartScheduler+0xec>)
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e4fe:	4a17      	ldr	r2, [pc, #92]	; (800e55c <xPortStartScheduler+0xec>)
 800e500:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	b2da      	uxtb	r2, r3
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e50a:	4b15      	ldr	r3, [pc, #84]	; (800e560 <xPortStartScheduler+0xf0>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	4a14      	ldr	r2, [pc, #80]	; (800e560 <xPortStartScheduler+0xf0>)
 800e510:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e514:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e516:	4b12      	ldr	r3, [pc, #72]	; (800e560 <xPortStartScheduler+0xf0>)
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	4a11      	ldr	r2, [pc, #68]	; (800e560 <xPortStartScheduler+0xf0>)
 800e51c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e520:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e522:	f000 f8dd 	bl	800e6e0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e526:	4b0f      	ldr	r3, [pc, #60]	; (800e564 <xPortStartScheduler+0xf4>)
 800e528:	2200      	movs	r2, #0
 800e52a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e52c:	f000 f8fc 	bl	800e728 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e530:	4b0d      	ldr	r3, [pc, #52]	; (800e568 <xPortStartScheduler+0xf8>)
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	4a0c      	ldr	r2, [pc, #48]	; (800e568 <xPortStartScheduler+0xf8>)
 800e536:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e53a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e53c:	f7ff ff84 	bl	800e448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e540:	f7ff fa5a 	bl	800d9f8 <vTaskSwitchContext>
	prvTaskExitError();
 800e544:	f7ff ff3a 	bl	800e3bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e548:	2300      	movs	r3, #0
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3710      	adds	r7, #16
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}
 800e552:	bf00      	nop
 800e554:	e000e400 	.word	0xe000e400
 800e558:	2000063c 	.word	0x2000063c
 800e55c:	20000640 	.word	0x20000640
 800e560:	e000ed20 	.word	0xe000ed20
 800e564:	20000060 	.word	0x20000060
 800e568:	e000ef34 	.word	0xe000ef34

0800e56c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e56c:	b480      	push	{r7}
 800e56e:	b083      	sub	sp, #12
 800e570:	af00      	add	r7, sp, #0
	__asm volatile
 800e572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e576:	b672      	cpsid	i
 800e578:	f383 8811 	msr	BASEPRI, r3
 800e57c:	f3bf 8f6f 	isb	sy
 800e580:	f3bf 8f4f 	dsb	sy
 800e584:	b662      	cpsie	i
 800e586:	607b      	str	r3, [r7, #4]
}
 800e588:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e58a:	4b10      	ldr	r3, [pc, #64]	; (800e5cc <vPortEnterCritical+0x60>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	3301      	adds	r3, #1
 800e590:	4a0e      	ldr	r2, [pc, #56]	; (800e5cc <vPortEnterCritical+0x60>)
 800e592:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e594:	4b0d      	ldr	r3, [pc, #52]	; (800e5cc <vPortEnterCritical+0x60>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d111      	bne.n	800e5c0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e59c:	4b0c      	ldr	r3, [pc, #48]	; (800e5d0 <vPortEnterCritical+0x64>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	b2db      	uxtb	r3, r3
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d00c      	beq.n	800e5c0 <vPortEnterCritical+0x54>
	__asm volatile
 800e5a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5aa:	b672      	cpsid	i
 800e5ac:	f383 8811 	msr	BASEPRI, r3
 800e5b0:	f3bf 8f6f 	isb	sy
 800e5b4:	f3bf 8f4f 	dsb	sy
 800e5b8:	b662      	cpsie	i
 800e5ba:	603b      	str	r3, [r7, #0]
}
 800e5bc:	bf00      	nop
 800e5be:	e7fe      	b.n	800e5be <vPortEnterCritical+0x52>
	}
}
 800e5c0:	bf00      	nop
 800e5c2:	370c      	adds	r7, #12
 800e5c4:	46bd      	mov	sp, r7
 800e5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ca:	4770      	bx	lr
 800e5cc:	20000060 	.word	0x20000060
 800e5d0:	e000ed04 	.word	0xe000ed04

0800e5d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e5d4:	b480      	push	{r7}
 800e5d6:	b083      	sub	sp, #12
 800e5d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e5da:	4b13      	ldr	r3, [pc, #76]	; (800e628 <vPortExitCritical+0x54>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d10c      	bne.n	800e5fc <vPortExitCritical+0x28>
	__asm volatile
 800e5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e6:	b672      	cpsid	i
 800e5e8:	f383 8811 	msr	BASEPRI, r3
 800e5ec:	f3bf 8f6f 	isb	sy
 800e5f0:	f3bf 8f4f 	dsb	sy
 800e5f4:	b662      	cpsie	i
 800e5f6:	607b      	str	r3, [r7, #4]
}
 800e5f8:	bf00      	nop
 800e5fa:	e7fe      	b.n	800e5fa <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800e5fc:	4b0a      	ldr	r3, [pc, #40]	; (800e628 <vPortExitCritical+0x54>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	3b01      	subs	r3, #1
 800e602:	4a09      	ldr	r2, [pc, #36]	; (800e628 <vPortExitCritical+0x54>)
 800e604:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e606:	4b08      	ldr	r3, [pc, #32]	; (800e628 <vPortExitCritical+0x54>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d105      	bne.n	800e61a <vPortExitCritical+0x46>
 800e60e:	2300      	movs	r3, #0
 800e610:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e618:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e61a:	bf00      	nop
 800e61c:	370c      	adds	r7, #12
 800e61e:	46bd      	mov	sp, r7
 800e620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e624:	4770      	bx	lr
 800e626:	bf00      	nop
 800e628:	20000060 	.word	0x20000060
 800e62c:	00000000 	.word	0x00000000

0800e630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e630:	f3ef 8009 	mrs	r0, PSP
 800e634:	f3bf 8f6f 	isb	sy
 800e638:	4b15      	ldr	r3, [pc, #84]	; (800e690 <pxCurrentTCBConst>)
 800e63a:	681a      	ldr	r2, [r3, #0]
 800e63c:	f01e 0f10 	tst.w	lr, #16
 800e640:	bf08      	it	eq
 800e642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e64a:	6010      	str	r0, [r2, #0]
 800e64c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e650:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e654:	b672      	cpsid	i
 800e656:	f380 8811 	msr	BASEPRI, r0
 800e65a:	f3bf 8f4f 	dsb	sy
 800e65e:	f3bf 8f6f 	isb	sy
 800e662:	b662      	cpsie	i
 800e664:	f7ff f9c8 	bl	800d9f8 <vTaskSwitchContext>
 800e668:	f04f 0000 	mov.w	r0, #0
 800e66c:	f380 8811 	msr	BASEPRI, r0
 800e670:	bc09      	pop	{r0, r3}
 800e672:	6819      	ldr	r1, [r3, #0]
 800e674:	6808      	ldr	r0, [r1, #0]
 800e676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e67a:	f01e 0f10 	tst.w	lr, #16
 800e67e:	bf08      	it	eq
 800e680:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e684:	f380 8809 	msr	PSP, r0
 800e688:	f3bf 8f6f 	isb	sy
 800e68c:	4770      	bx	lr
 800e68e:	bf00      	nop

0800e690 <pxCurrentTCBConst>:
 800e690:	20000510 	.word	0x20000510
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e694:	bf00      	nop
 800e696:	bf00      	nop

0800e698 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b082      	sub	sp, #8
 800e69c:	af00      	add	r7, sp, #0
	__asm volatile
 800e69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6a2:	b672      	cpsid	i
 800e6a4:	f383 8811 	msr	BASEPRI, r3
 800e6a8:	f3bf 8f6f 	isb	sy
 800e6ac:	f3bf 8f4f 	dsb	sy
 800e6b0:	b662      	cpsie	i
 800e6b2:	607b      	str	r3, [r7, #4]
}
 800e6b4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e6b6:	f7ff f8e5 	bl	800d884 <xTaskIncrementTick>
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d003      	beq.n	800e6c8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e6c0:	4b06      	ldr	r3, [pc, #24]	; (800e6dc <SysTick_Handler+0x44>)
 800e6c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6c6:	601a      	str	r2, [r3, #0]
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	f383 8811 	msr	BASEPRI, r3
}
 800e6d2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e6d4:	bf00      	nop
 800e6d6:	3708      	adds	r7, #8
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	bd80      	pop	{r7, pc}
 800e6dc:	e000ed04 	.word	0xe000ed04

0800e6e0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e6e4:	4b0b      	ldr	r3, [pc, #44]	; (800e714 <vPortSetupTimerInterrupt+0x34>)
 800e6e6:	2200      	movs	r2, #0
 800e6e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e6ea:	4b0b      	ldr	r3, [pc, #44]	; (800e718 <vPortSetupTimerInterrupt+0x38>)
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e6f0:	4b0a      	ldr	r3, [pc, #40]	; (800e71c <vPortSetupTimerInterrupt+0x3c>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	4a0a      	ldr	r2, [pc, #40]	; (800e720 <vPortSetupTimerInterrupt+0x40>)
 800e6f6:	fba2 2303 	umull	r2, r3, r2, r3
 800e6fa:	099b      	lsrs	r3, r3, #6
 800e6fc:	4a09      	ldr	r2, [pc, #36]	; (800e724 <vPortSetupTimerInterrupt+0x44>)
 800e6fe:	3b01      	subs	r3, #1
 800e700:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e702:	4b04      	ldr	r3, [pc, #16]	; (800e714 <vPortSetupTimerInterrupt+0x34>)
 800e704:	2207      	movs	r2, #7
 800e706:	601a      	str	r2, [r3, #0]
}
 800e708:	bf00      	nop
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr
 800e712:	bf00      	nop
 800e714:	e000e010 	.word	0xe000e010
 800e718:	e000e018 	.word	0xe000e018
 800e71c:	20000054 	.word	0x20000054
 800e720:	10624dd3 	.word	0x10624dd3
 800e724:	e000e014 	.word	0xe000e014

0800e728 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e728:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e738 <vPortEnableVFP+0x10>
 800e72c:	6801      	ldr	r1, [r0, #0]
 800e72e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e732:	6001      	str	r1, [r0, #0]
 800e734:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e736:	bf00      	nop
 800e738:	e000ed88 	.word	0xe000ed88

0800e73c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b08a      	sub	sp, #40	; 0x28
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e744:	2300      	movs	r3, #0
 800e746:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e748:	f7fe ffe0 	bl	800d70c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e74c:	4b5e      	ldr	r3, [pc, #376]	; (800e8c8 <pvPortMalloc+0x18c>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d101      	bne.n	800e758 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e754:	f000 f920 	bl	800e998 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e758:	4b5c      	ldr	r3, [pc, #368]	; (800e8cc <pvPortMalloc+0x190>)
 800e75a:	681a      	ldr	r2, [r3, #0]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	4013      	ands	r3, r2
 800e760:	2b00      	cmp	r3, #0
 800e762:	f040 8092 	bne.w	800e88a <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d01f      	beq.n	800e7ac <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800e76c:	2208      	movs	r2, #8
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	4413      	add	r3, r2
 800e772:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f003 0307 	and.w	r3, r3, #7
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d016      	beq.n	800e7ac <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f023 0307 	bic.w	r3, r3, #7
 800e784:	3308      	adds	r3, #8
 800e786:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f003 0307 	and.w	r3, r3, #7
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d00c      	beq.n	800e7ac <pvPortMalloc+0x70>
	__asm volatile
 800e792:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e796:	b672      	cpsid	i
 800e798:	f383 8811 	msr	BASEPRI, r3
 800e79c:	f3bf 8f6f 	isb	sy
 800e7a0:	f3bf 8f4f 	dsb	sy
 800e7a4:	b662      	cpsie	i
 800e7a6:	617b      	str	r3, [r7, #20]
}
 800e7a8:	bf00      	nop
 800e7aa:	e7fe      	b.n	800e7aa <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d06b      	beq.n	800e88a <pvPortMalloc+0x14e>
 800e7b2:	4b47      	ldr	r3, [pc, #284]	; (800e8d0 <pvPortMalloc+0x194>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	687a      	ldr	r2, [r7, #4]
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d866      	bhi.n	800e88a <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e7bc:	4b45      	ldr	r3, [pc, #276]	; (800e8d4 <pvPortMalloc+0x198>)
 800e7be:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e7c0:	4b44      	ldr	r3, [pc, #272]	; (800e8d4 <pvPortMalloc+0x198>)
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e7c6:	e004      	b.n	800e7d2 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800e7c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7ca:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e7d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7d4:	685b      	ldr	r3, [r3, #4]
 800e7d6:	687a      	ldr	r2, [r7, #4]
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d903      	bls.n	800e7e4 <pvPortMalloc+0xa8>
 800e7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d1f1      	bne.n	800e7c8 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e7e4:	4b38      	ldr	r3, [pc, #224]	; (800e8c8 <pvPortMalloc+0x18c>)
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d04d      	beq.n	800e88a <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e7ee:	6a3b      	ldr	r3, [r7, #32]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	2208      	movs	r2, #8
 800e7f4:	4413      	add	r3, r2
 800e7f6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7fa:	681a      	ldr	r2, [r3, #0]
 800e7fc:	6a3b      	ldr	r3, [r7, #32]
 800e7fe:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e802:	685a      	ldr	r2, [r3, #4]
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	1ad2      	subs	r2, r2, r3
 800e808:	2308      	movs	r3, #8
 800e80a:	005b      	lsls	r3, r3, #1
 800e80c:	429a      	cmp	r2, r3
 800e80e:	d921      	bls.n	800e854 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	4413      	add	r3, r2
 800e816:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e818:	69bb      	ldr	r3, [r7, #24]
 800e81a:	f003 0307 	and.w	r3, r3, #7
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d00c      	beq.n	800e83c <pvPortMalloc+0x100>
	__asm volatile
 800e822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e826:	b672      	cpsid	i
 800e828:	f383 8811 	msr	BASEPRI, r3
 800e82c:	f3bf 8f6f 	isb	sy
 800e830:	f3bf 8f4f 	dsb	sy
 800e834:	b662      	cpsie	i
 800e836:	613b      	str	r3, [r7, #16]
}
 800e838:	bf00      	nop
 800e83a:	e7fe      	b.n	800e83a <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e83e:	685a      	ldr	r2, [r3, #4]
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	1ad2      	subs	r2, r2, r3
 800e844:	69bb      	ldr	r3, [r7, #24]
 800e846:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e84a:	687a      	ldr	r2, [r7, #4]
 800e84c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e84e:	69b8      	ldr	r0, [r7, #24]
 800e850:	f000 f904 	bl	800ea5c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e854:	4b1e      	ldr	r3, [pc, #120]	; (800e8d0 <pvPortMalloc+0x194>)
 800e856:	681a      	ldr	r2, [r3, #0]
 800e858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e85a:	685b      	ldr	r3, [r3, #4]
 800e85c:	1ad3      	subs	r3, r2, r3
 800e85e:	4a1c      	ldr	r2, [pc, #112]	; (800e8d0 <pvPortMalloc+0x194>)
 800e860:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e862:	4b1b      	ldr	r3, [pc, #108]	; (800e8d0 <pvPortMalloc+0x194>)
 800e864:	681a      	ldr	r2, [r3, #0]
 800e866:	4b1c      	ldr	r3, [pc, #112]	; (800e8d8 <pvPortMalloc+0x19c>)
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d203      	bcs.n	800e876 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e86e:	4b18      	ldr	r3, [pc, #96]	; (800e8d0 <pvPortMalloc+0x194>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	4a19      	ldr	r2, [pc, #100]	; (800e8d8 <pvPortMalloc+0x19c>)
 800e874:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e878:	685a      	ldr	r2, [r3, #4]
 800e87a:	4b14      	ldr	r3, [pc, #80]	; (800e8cc <pvPortMalloc+0x190>)
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	431a      	orrs	r2, r3
 800e880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e882:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e886:	2200      	movs	r2, #0
 800e888:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e88a:	f7fe ff4d 	bl	800d728 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800e88e:	69fb      	ldr	r3, [r7, #28]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d101      	bne.n	800e898 <pvPortMalloc+0x15c>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800e894:	f7f2 fa90 	bl	8000db8 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e898:	69fb      	ldr	r3, [r7, #28]
 800e89a:	f003 0307 	and.w	r3, r3, #7
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d00c      	beq.n	800e8bc <pvPortMalloc+0x180>
	__asm volatile
 800e8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8a6:	b672      	cpsid	i
 800e8a8:	f383 8811 	msr	BASEPRI, r3
 800e8ac:	f3bf 8f6f 	isb	sy
 800e8b0:	f3bf 8f4f 	dsb	sy
 800e8b4:	b662      	cpsie	i
 800e8b6:	60fb      	str	r3, [r7, #12]
}
 800e8b8:	bf00      	nop
 800e8ba:	e7fe      	b.n	800e8ba <pvPortMalloc+0x17e>
	return pvReturn;
 800e8bc:	69fb      	ldr	r3, [r7, #28]
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	3728      	adds	r7, #40	; 0x28
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
 800e8c6:	bf00      	nop
 800e8c8:	2000864c 	.word	0x2000864c
 800e8cc:	20008658 	.word	0x20008658
 800e8d0:	20008650 	.word	0x20008650
 800e8d4:	20008644 	.word	0x20008644
 800e8d8:	20008654 	.word	0x20008654

0800e8dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b086      	sub	sp, #24
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d04c      	beq.n	800e988 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e8ee:	2308      	movs	r3, #8
 800e8f0:	425b      	negs	r3, r3
 800e8f2:	697a      	ldr	r2, [r7, #20]
 800e8f4:	4413      	add	r3, r2
 800e8f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e8fc:	693b      	ldr	r3, [r7, #16]
 800e8fe:	685a      	ldr	r2, [r3, #4]
 800e900:	4b23      	ldr	r3, [pc, #140]	; (800e990 <vPortFree+0xb4>)
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	4013      	ands	r3, r2
 800e906:	2b00      	cmp	r3, #0
 800e908:	d10c      	bne.n	800e924 <vPortFree+0x48>
	__asm volatile
 800e90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90e:	b672      	cpsid	i
 800e910:	f383 8811 	msr	BASEPRI, r3
 800e914:	f3bf 8f6f 	isb	sy
 800e918:	f3bf 8f4f 	dsb	sy
 800e91c:	b662      	cpsie	i
 800e91e:	60fb      	str	r3, [r7, #12]
}
 800e920:	bf00      	nop
 800e922:	e7fe      	b.n	800e922 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e924:	693b      	ldr	r3, [r7, #16]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d00c      	beq.n	800e946 <vPortFree+0x6a>
	__asm volatile
 800e92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e930:	b672      	cpsid	i
 800e932:	f383 8811 	msr	BASEPRI, r3
 800e936:	f3bf 8f6f 	isb	sy
 800e93a:	f3bf 8f4f 	dsb	sy
 800e93e:	b662      	cpsie	i
 800e940:	60bb      	str	r3, [r7, #8]
}
 800e942:	bf00      	nop
 800e944:	e7fe      	b.n	800e944 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	685a      	ldr	r2, [r3, #4]
 800e94a:	4b11      	ldr	r3, [pc, #68]	; (800e990 <vPortFree+0xb4>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	4013      	ands	r3, r2
 800e950:	2b00      	cmp	r3, #0
 800e952:	d019      	beq.n	800e988 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d115      	bne.n	800e988 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e95c:	693b      	ldr	r3, [r7, #16]
 800e95e:	685a      	ldr	r2, [r3, #4]
 800e960:	4b0b      	ldr	r3, [pc, #44]	; (800e990 <vPortFree+0xb4>)
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	43db      	mvns	r3, r3
 800e966:	401a      	ands	r2, r3
 800e968:	693b      	ldr	r3, [r7, #16]
 800e96a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e96c:	f7fe fece 	bl	800d70c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	685a      	ldr	r2, [r3, #4]
 800e974:	4b07      	ldr	r3, [pc, #28]	; (800e994 <vPortFree+0xb8>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	4413      	add	r3, r2
 800e97a:	4a06      	ldr	r2, [pc, #24]	; (800e994 <vPortFree+0xb8>)
 800e97c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e97e:	6938      	ldr	r0, [r7, #16]
 800e980:	f000 f86c 	bl	800ea5c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e984:	f7fe fed0 	bl	800d728 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e988:	bf00      	nop
 800e98a:	3718      	adds	r7, #24
 800e98c:	46bd      	mov	sp, r7
 800e98e:	bd80      	pop	{r7, pc}
 800e990:	20008658 	.word	0x20008658
 800e994:	20008650 	.word	0x20008650

0800e998 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e998:	b480      	push	{r7}
 800e99a:	b085      	sub	sp, #20
 800e99c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e99e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e9a4:	4b27      	ldr	r3, [pc, #156]	; (800ea44 <prvHeapInit+0xac>)
 800e9a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	f003 0307 	and.w	r3, r3, #7
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d00c      	beq.n	800e9cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	3307      	adds	r3, #7
 800e9b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	f023 0307 	bic.w	r3, r3, #7
 800e9be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e9c0:	68ba      	ldr	r2, [r7, #8]
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	1ad3      	subs	r3, r2, r3
 800e9c6:	4a1f      	ldr	r2, [pc, #124]	; (800ea44 <prvHeapInit+0xac>)
 800e9c8:	4413      	add	r3, r2
 800e9ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e9d0:	4a1d      	ldr	r2, [pc, #116]	; (800ea48 <prvHeapInit+0xb0>)
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e9d6:	4b1c      	ldr	r3, [pc, #112]	; (800ea48 <prvHeapInit+0xb0>)
 800e9d8:	2200      	movs	r2, #0
 800e9da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	68ba      	ldr	r2, [r7, #8]
 800e9e0:	4413      	add	r3, r2
 800e9e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e9e4:	2208      	movs	r2, #8
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	1a9b      	subs	r3, r3, r2
 800e9ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	f023 0307 	bic.w	r3, r3, #7
 800e9f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	4a15      	ldr	r2, [pc, #84]	; (800ea4c <prvHeapInit+0xb4>)
 800e9f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e9fa:	4b14      	ldr	r3, [pc, #80]	; (800ea4c <prvHeapInit+0xb4>)
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	2200      	movs	r2, #0
 800ea00:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ea02:	4b12      	ldr	r3, [pc, #72]	; (800ea4c <prvHeapInit+0xb4>)
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	2200      	movs	r2, #0
 800ea08:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	68fa      	ldr	r2, [r7, #12]
 800ea12:	1ad2      	subs	r2, r2, r3
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ea18:	4b0c      	ldr	r3, [pc, #48]	; (800ea4c <prvHeapInit+0xb4>)
 800ea1a:	681a      	ldr	r2, [r3, #0]
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	685b      	ldr	r3, [r3, #4]
 800ea24:	4a0a      	ldr	r2, [pc, #40]	; (800ea50 <prvHeapInit+0xb8>)
 800ea26:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	685b      	ldr	r3, [r3, #4]
 800ea2c:	4a09      	ldr	r2, [pc, #36]	; (800ea54 <prvHeapInit+0xbc>)
 800ea2e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ea30:	4b09      	ldr	r3, [pc, #36]	; (800ea58 <prvHeapInit+0xc0>)
 800ea32:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ea36:	601a      	str	r2, [r3, #0]
}
 800ea38:	bf00      	nop
 800ea3a:	3714      	adds	r7, #20
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea42:	4770      	bx	lr
 800ea44:	20000644 	.word	0x20000644
 800ea48:	20008644 	.word	0x20008644
 800ea4c:	2000864c 	.word	0x2000864c
 800ea50:	20008654 	.word	0x20008654
 800ea54:	20008650 	.word	0x20008650
 800ea58:	20008658 	.word	0x20008658

0800ea5c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b085      	sub	sp, #20
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ea64:	4b28      	ldr	r3, [pc, #160]	; (800eb08 <prvInsertBlockIntoFreeList+0xac>)
 800ea66:	60fb      	str	r3, [r7, #12]
 800ea68:	e002      	b.n	800ea70 <prvInsertBlockIntoFreeList+0x14>
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	60fb      	str	r3, [r7, #12]
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	687a      	ldr	r2, [r7, #4]
 800ea76:	429a      	cmp	r2, r3
 800ea78:	d8f7      	bhi.n	800ea6a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	685b      	ldr	r3, [r3, #4]
 800ea82:	68ba      	ldr	r2, [r7, #8]
 800ea84:	4413      	add	r3, r2
 800ea86:	687a      	ldr	r2, [r7, #4]
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d108      	bne.n	800ea9e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	685a      	ldr	r2, [r3, #4]
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	685b      	ldr	r3, [r3, #4]
 800ea94:	441a      	add	r2, r3
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	685b      	ldr	r3, [r3, #4]
 800eaa6:	68ba      	ldr	r2, [r7, #8]
 800eaa8:	441a      	add	r2, r3
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	429a      	cmp	r2, r3
 800eab0:	d118      	bne.n	800eae4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681a      	ldr	r2, [r3, #0]
 800eab6:	4b15      	ldr	r3, [pc, #84]	; (800eb0c <prvInsertBlockIntoFreeList+0xb0>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	429a      	cmp	r2, r3
 800eabc:	d00d      	beq.n	800eada <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	685a      	ldr	r2, [r3, #4]
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	685b      	ldr	r3, [r3, #4]
 800eac8:	441a      	add	r2, r3
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	681a      	ldr	r2, [r3, #0]
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	601a      	str	r2, [r3, #0]
 800ead8:	e008      	b.n	800eaec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800eada:	4b0c      	ldr	r3, [pc, #48]	; (800eb0c <prvInsertBlockIntoFreeList+0xb0>)
 800eadc:	681a      	ldr	r2, [r3, #0]
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	601a      	str	r2, [r3, #0]
 800eae2:	e003      	b.n	800eaec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800eaec:	68fa      	ldr	r2, [r7, #12]
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	d002      	beq.n	800eafa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	687a      	ldr	r2, [r7, #4]
 800eaf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eafa:	bf00      	nop
 800eafc:	3714      	adds	r7, #20
 800eafe:	46bd      	mov	sp, r7
 800eb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb04:	4770      	bx	lr
 800eb06:	bf00      	nop
 800eb08:	20008644 	.word	0x20008644
 800eb0c:	2000864c 	.word	0x2000864c

0800eb10 <__errno>:
 800eb10:	4b01      	ldr	r3, [pc, #4]	; (800eb18 <__errno+0x8>)
 800eb12:	6818      	ldr	r0, [r3, #0]
 800eb14:	4770      	bx	lr
 800eb16:	bf00      	nop
 800eb18:	20000064 	.word	0x20000064

0800eb1c <__libc_init_array>:
 800eb1c:	b570      	push	{r4, r5, r6, lr}
 800eb1e:	4d0d      	ldr	r5, [pc, #52]	; (800eb54 <__libc_init_array+0x38>)
 800eb20:	4c0d      	ldr	r4, [pc, #52]	; (800eb58 <__libc_init_array+0x3c>)
 800eb22:	1b64      	subs	r4, r4, r5
 800eb24:	10a4      	asrs	r4, r4, #2
 800eb26:	2600      	movs	r6, #0
 800eb28:	42a6      	cmp	r6, r4
 800eb2a:	d109      	bne.n	800eb40 <__libc_init_array+0x24>
 800eb2c:	4d0b      	ldr	r5, [pc, #44]	; (800eb5c <__libc_init_array+0x40>)
 800eb2e:	4c0c      	ldr	r4, [pc, #48]	; (800eb60 <__libc_init_array+0x44>)
 800eb30:	f000 fc4e 	bl	800f3d0 <_init>
 800eb34:	1b64      	subs	r4, r4, r5
 800eb36:	10a4      	asrs	r4, r4, #2
 800eb38:	2600      	movs	r6, #0
 800eb3a:	42a6      	cmp	r6, r4
 800eb3c:	d105      	bne.n	800eb4a <__libc_init_array+0x2e>
 800eb3e:	bd70      	pop	{r4, r5, r6, pc}
 800eb40:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb44:	4798      	blx	r3
 800eb46:	3601      	adds	r6, #1
 800eb48:	e7ee      	b.n	800eb28 <__libc_init_array+0xc>
 800eb4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb4e:	4798      	blx	r3
 800eb50:	3601      	adds	r6, #1
 800eb52:	e7f2      	b.n	800eb3a <__libc_init_array+0x1e>
 800eb54:	080114bc 	.word	0x080114bc
 800eb58:	080114bc 	.word	0x080114bc
 800eb5c:	080114bc 	.word	0x080114bc
 800eb60:	080114c0 	.word	0x080114c0

0800eb64 <memcpy>:
 800eb64:	440a      	add	r2, r1
 800eb66:	4291      	cmp	r1, r2
 800eb68:	f100 33ff 	add.w	r3, r0, #4294967295
 800eb6c:	d100      	bne.n	800eb70 <memcpy+0xc>
 800eb6e:	4770      	bx	lr
 800eb70:	b510      	push	{r4, lr}
 800eb72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb7a:	4291      	cmp	r1, r2
 800eb7c:	d1f9      	bne.n	800eb72 <memcpy+0xe>
 800eb7e:	bd10      	pop	{r4, pc}

0800eb80 <memset>:
 800eb80:	4402      	add	r2, r0
 800eb82:	4603      	mov	r3, r0
 800eb84:	4293      	cmp	r3, r2
 800eb86:	d100      	bne.n	800eb8a <memset+0xa>
 800eb88:	4770      	bx	lr
 800eb8a:	f803 1b01 	strb.w	r1, [r3], #1
 800eb8e:	e7f9      	b.n	800eb84 <memset+0x4>

0800eb90 <siprintf>:
 800eb90:	b40e      	push	{r1, r2, r3}
 800eb92:	b500      	push	{lr}
 800eb94:	b09c      	sub	sp, #112	; 0x70
 800eb96:	ab1d      	add	r3, sp, #116	; 0x74
 800eb98:	9002      	str	r0, [sp, #8]
 800eb9a:	9006      	str	r0, [sp, #24]
 800eb9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eba0:	4809      	ldr	r0, [pc, #36]	; (800ebc8 <siprintf+0x38>)
 800eba2:	9107      	str	r1, [sp, #28]
 800eba4:	9104      	str	r1, [sp, #16]
 800eba6:	4909      	ldr	r1, [pc, #36]	; (800ebcc <siprintf+0x3c>)
 800eba8:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebac:	9105      	str	r1, [sp, #20]
 800ebae:	6800      	ldr	r0, [r0, #0]
 800ebb0:	9301      	str	r3, [sp, #4]
 800ebb2:	a902      	add	r1, sp, #8
 800ebb4:	f000 f868 	bl	800ec88 <_svfiprintf_r>
 800ebb8:	9b02      	ldr	r3, [sp, #8]
 800ebba:	2200      	movs	r2, #0
 800ebbc:	701a      	strb	r2, [r3, #0]
 800ebbe:	b01c      	add	sp, #112	; 0x70
 800ebc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebc4:	b003      	add	sp, #12
 800ebc6:	4770      	bx	lr
 800ebc8:	20000064 	.word	0x20000064
 800ebcc:	ffff0208 	.word	0xffff0208

0800ebd0 <__ssputs_r>:
 800ebd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebd4:	688e      	ldr	r6, [r1, #8]
 800ebd6:	429e      	cmp	r6, r3
 800ebd8:	4682      	mov	sl, r0
 800ebda:	460c      	mov	r4, r1
 800ebdc:	4690      	mov	r8, r2
 800ebde:	461f      	mov	r7, r3
 800ebe0:	d838      	bhi.n	800ec54 <__ssputs_r+0x84>
 800ebe2:	898a      	ldrh	r2, [r1, #12]
 800ebe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ebe8:	d032      	beq.n	800ec50 <__ssputs_r+0x80>
 800ebea:	6825      	ldr	r5, [r4, #0]
 800ebec:	6909      	ldr	r1, [r1, #16]
 800ebee:	eba5 0901 	sub.w	r9, r5, r1
 800ebf2:	6965      	ldr	r5, [r4, #20]
 800ebf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ebf8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ebfc:	3301      	adds	r3, #1
 800ebfe:	444b      	add	r3, r9
 800ec00:	106d      	asrs	r5, r5, #1
 800ec02:	429d      	cmp	r5, r3
 800ec04:	bf38      	it	cc
 800ec06:	461d      	movcc	r5, r3
 800ec08:	0553      	lsls	r3, r2, #21
 800ec0a:	d531      	bpl.n	800ec70 <__ssputs_r+0xa0>
 800ec0c:	4629      	mov	r1, r5
 800ec0e:	f000 fb39 	bl	800f284 <_malloc_r>
 800ec12:	4606      	mov	r6, r0
 800ec14:	b950      	cbnz	r0, 800ec2c <__ssputs_r+0x5c>
 800ec16:	230c      	movs	r3, #12
 800ec18:	f8ca 3000 	str.w	r3, [sl]
 800ec1c:	89a3      	ldrh	r3, [r4, #12]
 800ec1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec22:	81a3      	strh	r3, [r4, #12]
 800ec24:	f04f 30ff 	mov.w	r0, #4294967295
 800ec28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec2c:	6921      	ldr	r1, [r4, #16]
 800ec2e:	464a      	mov	r2, r9
 800ec30:	f7ff ff98 	bl	800eb64 <memcpy>
 800ec34:	89a3      	ldrh	r3, [r4, #12]
 800ec36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ec3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec3e:	81a3      	strh	r3, [r4, #12]
 800ec40:	6126      	str	r6, [r4, #16]
 800ec42:	6165      	str	r5, [r4, #20]
 800ec44:	444e      	add	r6, r9
 800ec46:	eba5 0509 	sub.w	r5, r5, r9
 800ec4a:	6026      	str	r6, [r4, #0]
 800ec4c:	60a5      	str	r5, [r4, #8]
 800ec4e:	463e      	mov	r6, r7
 800ec50:	42be      	cmp	r6, r7
 800ec52:	d900      	bls.n	800ec56 <__ssputs_r+0x86>
 800ec54:	463e      	mov	r6, r7
 800ec56:	4632      	mov	r2, r6
 800ec58:	6820      	ldr	r0, [r4, #0]
 800ec5a:	4641      	mov	r1, r8
 800ec5c:	f000 faa8 	bl	800f1b0 <memmove>
 800ec60:	68a3      	ldr	r3, [r4, #8]
 800ec62:	6822      	ldr	r2, [r4, #0]
 800ec64:	1b9b      	subs	r3, r3, r6
 800ec66:	4432      	add	r2, r6
 800ec68:	60a3      	str	r3, [r4, #8]
 800ec6a:	6022      	str	r2, [r4, #0]
 800ec6c:	2000      	movs	r0, #0
 800ec6e:	e7db      	b.n	800ec28 <__ssputs_r+0x58>
 800ec70:	462a      	mov	r2, r5
 800ec72:	f000 fb61 	bl	800f338 <_realloc_r>
 800ec76:	4606      	mov	r6, r0
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	d1e1      	bne.n	800ec40 <__ssputs_r+0x70>
 800ec7c:	6921      	ldr	r1, [r4, #16]
 800ec7e:	4650      	mov	r0, sl
 800ec80:	f000 fab0 	bl	800f1e4 <_free_r>
 800ec84:	e7c7      	b.n	800ec16 <__ssputs_r+0x46>
	...

0800ec88 <_svfiprintf_r>:
 800ec88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec8c:	4698      	mov	r8, r3
 800ec8e:	898b      	ldrh	r3, [r1, #12]
 800ec90:	061b      	lsls	r3, r3, #24
 800ec92:	b09d      	sub	sp, #116	; 0x74
 800ec94:	4607      	mov	r7, r0
 800ec96:	460d      	mov	r5, r1
 800ec98:	4614      	mov	r4, r2
 800ec9a:	d50e      	bpl.n	800ecba <_svfiprintf_r+0x32>
 800ec9c:	690b      	ldr	r3, [r1, #16]
 800ec9e:	b963      	cbnz	r3, 800ecba <_svfiprintf_r+0x32>
 800eca0:	2140      	movs	r1, #64	; 0x40
 800eca2:	f000 faef 	bl	800f284 <_malloc_r>
 800eca6:	6028      	str	r0, [r5, #0]
 800eca8:	6128      	str	r0, [r5, #16]
 800ecaa:	b920      	cbnz	r0, 800ecb6 <_svfiprintf_r+0x2e>
 800ecac:	230c      	movs	r3, #12
 800ecae:	603b      	str	r3, [r7, #0]
 800ecb0:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb4:	e0d1      	b.n	800ee5a <_svfiprintf_r+0x1d2>
 800ecb6:	2340      	movs	r3, #64	; 0x40
 800ecb8:	616b      	str	r3, [r5, #20]
 800ecba:	2300      	movs	r3, #0
 800ecbc:	9309      	str	r3, [sp, #36]	; 0x24
 800ecbe:	2320      	movs	r3, #32
 800ecc0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ecc4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ecc8:	2330      	movs	r3, #48	; 0x30
 800ecca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ee74 <_svfiprintf_r+0x1ec>
 800ecce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ecd2:	f04f 0901 	mov.w	r9, #1
 800ecd6:	4623      	mov	r3, r4
 800ecd8:	469a      	mov	sl, r3
 800ecda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ecde:	b10a      	cbz	r2, 800ece4 <_svfiprintf_r+0x5c>
 800ece0:	2a25      	cmp	r2, #37	; 0x25
 800ece2:	d1f9      	bne.n	800ecd8 <_svfiprintf_r+0x50>
 800ece4:	ebba 0b04 	subs.w	fp, sl, r4
 800ece8:	d00b      	beq.n	800ed02 <_svfiprintf_r+0x7a>
 800ecea:	465b      	mov	r3, fp
 800ecec:	4622      	mov	r2, r4
 800ecee:	4629      	mov	r1, r5
 800ecf0:	4638      	mov	r0, r7
 800ecf2:	f7ff ff6d 	bl	800ebd0 <__ssputs_r>
 800ecf6:	3001      	adds	r0, #1
 800ecf8:	f000 80aa 	beq.w	800ee50 <_svfiprintf_r+0x1c8>
 800ecfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecfe:	445a      	add	r2, fp
 800ed00:	9209      	str	r2, [sp, #36]	; 0x24
 800ed02:	f89a 3000 	ldrb.w	r3, [sl]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	f000 80a2 	beq.w	800ee50 <_svfiprintf_r+0x1c8>
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed16:	f10a 0a01 	add.w	sl, sl, #1
 800ed1a:	9304      	str	r3, [sp, #16]
 800ed1c:	9307      	str	r3, [sp, #28]
 800ed1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ed22:	931a      	str	r3, [sp, #104]	; 0x68
 800ed24:	4654      	mov	r4, sl
 800ed26:	2205      	movs	r2, #5
 800ed28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed2c:	4851      	ldr	r0, [pc, #324]	; (800ee74 <_svfiprintf_r+0x1ec>)
 800ed2e:	f7f1 fa6f 	bl	8000210 <memchr>
 800ed32:	9a04      	ldr	r2, [sp, #16]
 800ed34:	b9d8      	cbnz	r0, 800ed6e <_svfiprintf_r+0xe6>
 800ed36:	06d0      	lsls	r0, r2, #27
 800ed38:	bf44      	itt	mi
 800ed3a:	2320      	movmi	r3, #32
 800ed3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed40:	0711      	lsls	r1, r2, #28
 800ed42:	bf44      	itt	mi
 800ed44:	232b      	movmi	r3, #43	; 0x2b
 800ed46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed4a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed4e:	2b2a      	cmp	r3, #42	; 0x2a
 800ed50:	d015      	beq.n	800ed7e <_svfiprintf_r+0xf6>
 800ed52:	9a07      	ldr	r2, [sp, #28]
 800ed54:	4654      	mov	r4, sl
 800ed56:	2000      	movs	r0, #0
 800ed58:	f04f 0c0a 	mov.w	ip, #10
 800ed5c:	4621      	mov	r1, r4
 800ed5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed62:	3b30      	subs	r3, #48	; 0x30
 800ed64:	2b09      	cmp	r3, #9
 800ed66:	d94e      	bls.n	800ee06 <_svfiprintf_r+0x17e>
 800ed68:	b1b0      	cbz	r0, 800ed98 <_svfiprintf_r+0x110>
 800ed6a:	9207      	str	r2, [sp, #28]
 800ed6c:	e014      	b.n	800ed98 <_svfiprintf_r+0x110>
 800ed6e:	eba0 0308 	sub.w	r3, r0, r8
 800ed72:	fa09 f303 	lsl.w	r3, r9, r3
 800ed76:	4313      	orrs	r3, r2
 800ed78:	9304      	str	r3, [sp, #16]
 800ed7a:	46a2      	mov	sl, r4
 800ed7c:	e7d2      	b.n	800ed24 <_svfiprintf_r+0x9c>
 800ed7e:	9b03      	ldr	r3, [sp, #12]
 800ed80:	1d19      	adds	r1, r3, #4
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	9103      	str	r1, [sp, #12]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	bfbb      	ittet	lt
 800ed8a:	425b      	neglt	r3, r3
 800ed8c:	f042 0202 	orrlt.w	r2, r2, #2
 800ed90:	9307      	strge	r3, [sp, #28]
 800ed92:	9307      	strlt	r3, [sp, #28]
 800ed94:	bfb8      	it	lt
 800ed96:	9204      	strlt	r2, [sp, #16]
 800ed98:	7823      	ldrb	r3, [r4, #0]
 800ed9a:	2b2e      	cmp	r3, #46	; 0x2e
 800ed9c:	d10c      	bne.n	800edb8 <_svfiprintf_r+0x130>
 800ed9e:	7863      	ldrb	r3, [r4, #1]
 800eda0:	2b2a      	cmp	r3, #42	; 0x2a
 800eda2:	d135      	bne.n	800ee10 <_svfiprintf_r+0x188>
 800eda4:	9b03      	ldr	r3, [sp, #12]
 800eda6:	1d1a      	adds	r2, r3, #4
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	9203      	str	r2, [sp, #12]
 800edac:	2b00      	cmp	r3, #0
 800edae:	bfb8      	it	lt
 800edb0:	f04f 33ff 	movlt.w	r3, #4294967295
 800edb4:	3402      	adds	r4, #2
 800edb6:	9305      	str	r3, [sp, #20]
 800edb8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ee84 <_svfiprintf_r+0x1fc>
 800edbc:	7821      	ldrb	r1, [r4, #0]
 800edbe:	2203      	movs	r2, #3
 800edc0:	4650      	mov	r0, sl
 800edc2:	f7f1 fa25 	bl	8000210 <memchr>
 800edc6:	b140      	cbz	r0, 800edda <_svfiprintf_r+0x152>
 800edc8:	2340      	movs	r3, #64	; 0x40
 800edca:	eba0 000a 	sub.w	r0, r0, sl
 800edce:	fa03 f000 	lsl.w	r0, r3, r0
 800edd2:	9b04      	ldr	r3, [sp, #16]
 800edd4:	4303      	orrs	r3, r0
 800edd6:	3401      	adds	r4, #1
 800edd8:	9304      	str	r3, [sp, #16]
 800edda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edde:	4826      	ldr	r0, [pc, #152]	; (800ee78 <_svfiprintf_r+0x1f0>)
 800ede0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ede4:	2206      	movs	r2, #6
 800ede6:	f7f1 fa13 	bl	8000210 <memchr>
 800edea:	2800      	cmp	r0, #0
 800edec:	d038      	beq.n	800ee60 <_svfiprintf_r+0x1d8>
 800edee:	4b23      	ldr	r3, [pc, #140]	; (800ee7c <_svfiprintf_r+0x1f4>)
 800edf0:	bb1b      	cbnz	r3, 800ee3a <_svfiprintf_r+0x1b2>
 800edf2:	9b03      	ldr	r3, [sp, #12]
 800edf4:	3307      	adds	r3, #7
 800edf6:	f023 0307 	bic.w	r3, r3, #7
 800edfa:	3308      	adds	r3, #8
 800edfc:	9303      	str	r3, [sp, #12]
 800edfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee00:	4433      	add	r3, r6
 800ee02:	9309      	str	r3, [sp, #36]	; 0x24
 800ee04:	e767      	b.n	800ecd6 <_svfiprintf_r+0x4e>
 800ee06:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee0a:	460c      	mov	r4, r1
 800ee0c:	2001      	movs	r0, #1
 800ee0e:	e7a5      	b.n	800ed5c <_svfiprintf_r+0xd4>
 800ee10:	2300      	movs	r3, #0
 800ee12:	3401      	adds	r4, #1
 800ee14:	9305      	str	r3, [sp, #20]
 800ee16:	4619      	mov	r1, r3
 800ee18:	f04f 0c0a 	mov.w	ip, #10
 800ee1c:	4620      	mov	r0, r4
 800ee1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee22:	3a30      	subs	r2, #48	; 0x30
 800ee24:	2a09      	cmp	r2, #9
 800ee26:	d903      	bls.n	800ee30 <_svfiprintf_r+0x1a8>
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d0c5      	beq.n	800edb8 <_svfiprintf_r+0x130>
 800ee2c:	9105      	str	r1, [sp, #20]
 800ee2e:	e7c3      	b.n	800edb8 <_svfiprintf_r+0x130>
 800ee30:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee34:	4604      	mov	r4, r0
 800ee36:	2301      	movs	r3, #1
 800ee38:	e7f0      	b.n	800ee1c <_svfiprintf_r+0x194>
 800ee3a:	ab03      	add	r3, sp, #12
 800ee3c:	9300      	str	r3, [sp, #0]
 800ee3e:	462a      	mov	r2, r5
 800ee40:	4b0f      	ldr	r3, [pc, #60]	; (800ee80 <_svfiprintf_r+0x1f8>)
 800ee42:	a904      	add	r1, sp, #16
 800ee44:	4638      	mov	r0, r7
 800ee46:	f3af 8000 	nop.w
 800ee4a:	1c42      	adds	r2, r0, #1
 800ee4c:	4606      	mov	r6, r0
 800ee4e:	d1d6      	bne.n	800edfe <_svfiprintf_r+0x176>
 800ee50:	89ab      	ldrh	r3, [r5, #12]
 800ee52:	065b      	lsls	r3, r3, #25
 800ee54:	f53f af2c 	bmi.w	800ecb0 <_svfiprintf_r+0x28>
 800ee58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee5a:	b01d      	add	sp, #116	; 0x74
 800ee5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee60:	ab03      	add	r3, sp, #12
 800ee62:	9300      	str	r3, [sp, #0]
 800ee64:	462a      	mov	r2, r5
 800ee66:	4b06      	ldr	r3, [pc, #24]	; (800ee80 <_svfiprintf_r+0x1f8>)
 800ee68:	a904      	add	r1, sp, #16
 800ee6a:	4638      	mov	r0, r7
 800ee6c:	f000 f87a 	bl	800ef64 <_printf_i>
 800ee70:	e7eb      	b.n	800ee4a <_svfiprintf_r+0x1c2>
 800ee72:	bf00      	nop
 800ee74:	08011480 	.word	0x08011480
 800ee78:	0801148a 	.word	0x0801148a
 800ee7c:	00000000 	.word	0x00000000
 800ee80:	0800ebd1 	.word	0x0800ebd1
 800ee84:	08011486 	.word	0x08011486

0800ee88 <_printf_common>:
 800ee88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee8c:	4616      	mov	r6, r2
 800ee8e:	4699      	mov	r9, r3
 800ee90:	688a      	ldr	r2, [r1, #8]
 800ee92:	690b      	ldr	r3, [r1, #16]
 800ee94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	bfb8      	it	lt
 800ee9c:	4613      	movlt	r3, r2
 800ee9e:	6033      	str	r3, [r6, #0]
 800eea0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eea4:	4607      	mov	r7, r0
 800eea6:	460c      	mov	r4, r1
 800eea8:	b10a      	cbz	r2, 800eeae <_printf_common+0x26>
 800eeaa:	3301      	adds	r3, #1
 800eeac:	6033      	str	r3, [r6, #0]
 800eeae:	6823      	ldr	r3, [r4, #0]
 800eeb0:	0699      	lsls	r1, r3, #26
 800eeb2:	bf42      	ittt	mi
 800eeb4:	6833      	ldrmi	r3, [r6, #0]
 800eeb6:	3302      	addmi	r3, #2
 800eeb8:	6033      	strmi	r3, [r6, #0]
 800eeba:	6825      	ldr	r5, [r4, #0]
 800eebc:	f015 0506 	ands.w	r5, r5, #6
 800eec0:	d106      	bne.n	800eed0 <_printf_common+0x48>
 800eec2:	f104 0a19 	add.w	sl, r4, #25
 800eec6:	68e3      	ldr	r3, [r4, #12]
 800eec8:	6832      	ldr	r2, [r6, #0]
 800eeca:	1a9b      	subs	r3, r3, r2
 800eecc:	42ab      	cmp	r3, r5
 800eece:	dc26      	bgt.n	800ef1e <_printf_common+0x96>
 800eed0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eed4:	1e13      	subs	r3, r2, #0
 800eed6:	6822      	ldr	r2, [r4, #0]
 800eed8:	bf18      	it	ne
 800eeda:	2301      	movne	r3, #1
 800eedc:	0692      	lsls	r2, r2, #26
 800eede:	d42b      	bmi.n	800ef38 <_printf_common+0xb0>
 800eee0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eee4:	4649      	mov	r1, r9
 800eee6:	4638      	mov	r0, r7
 800eee8:	47c0      	blx	r8
 800eeea:	3001      	adds	r0, #1
 800eeec:	d01e      	beq.n	800ef2c <_printf_common+0xa4>
 800eeee:	6823      	ldr	r3, [r4, #0]
 800eef0:	68e5      	ldr	r5, [r4, #12]
 800eef2:	6832      	ldr	r2, [r6, #0]
 800eef4:	f003 0306 	and.w	r3, r3, #6
 800eef8:	2b04      	cmp	r3, #4
 800eefa:	bf08      	it	eq
 800eefc:	1aad      	subeq	r5, r5, r2
 800eefe:	68a3      	ldr	r3, [r4, #8]
 800ef00:	6922      	ldr	r2, [r4, #16]
 800ef02:	bf0c      	ite	eq
 800ef04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ef08:	2500      	movne	r5, #0
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	bfc4      	itt	gt
 800ef0e:	1a9b      	subgt	r3, r3, r2
 800ef10:	18ed      	addgt	r5, r5, r3
 800ef12:	2600      	movs	r6, #0
 800ef14:	341a      	adds	r4, #26
 800ef16:	42b5      	cmp	r5, r6
 800ef18:	d11a      	bne.n	800ef50 <_printf_common+0xc8>
 800ef1a:	2000      	movs	r0, #0
 800ef1c:	e008      	b.n	800ef30 <_printf_common+0xa8>
 800ef1e:	2301      	movs	r3, #1
 800ef20:	4652      	mov	r2, sl
 800ef22:	4649      	mov	r1, r9
 800ef24:	4638      	mov	r0, r7
 800ef26:	47c0      	blx	r8
 800ef28:	3001      	adds	r0, #1
 800ef2a:	d103      	bne.n	800ef34 <_printf_common+0xac>
 800ef2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef34:	3501      	adds	r5, #1
 800ef36:	e7c6      	b.n	800eec6 <_printf_common+0x3e>
 800ef38:	18e1      	adds	r1, r4, r3
 800ef3a:	1c5a      	adds	r2, r3, #1
 800ef3c:	2030      	movs	r0, #48	; 0x30
 800ef3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ef42:	4422      	add	r2, r4
 800ef44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ef48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ef4c:	3302      	adds	r3, #2
 800ef4e:	e7c7      	b.n	800eee0 <_printf_common+0x58>
 800ef50:	2301      	movs	r3, #1
 800ef52:	4622      	mov	r2, r4
 800ef54:	4649      	mov	r1, r9
 800ef56:	4638      	mov	r0, r7
 800ef58:	47c0      	blx	r8
 800ef5a:	3001      	adds	r0, #1
 800ef5c:	d0e6      	beq.n	800ef2c <_printf_common+0xa4>
 800ef5e:	3601      	adds	r6, #1
 800ef60:	e7d9      	b.n	800ef16 <_printf_common+0x8e>
	...

0800ef64 <_printf_i>:
 800ef64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef68:	460c      	mov	r4, r1
 800ef6a:	4691      	mov	r9, r2
 800ef6c:	7e27      	ldrb	r7, [r4, #24]
 800ef6e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ef70:	2f78      	cmp	r7, #120	; 0x78
 800ef72:	4680      	mov	r8, r0
 800ef74:	469a      	mov	sl, r3
 800ef76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ef7a:	d807      	bhi.n	800ef8c <_printf_i+0x28>
 800ef7c:	2f62      	cmp	r7, #98	; 0x62
 800ef7e:	d80a      	bhi.n	800ef96 <_printf_i+0x32>
 800ef80:	2f00      	cmp	r7, #0
 800ef82:	f000 80d8 	beq.w	800f136 <_printf_i+0x1d2>
 800ef86:	2f58      	cmp	r7, #88	; 0x58
 800ef88:	f000 80a3 	beq.w	800f0d2 <_printf_i+0x16e>
 800ef8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ef90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ef94:	e03a      	b.n	800f00c <_printf_i+0xa8>
 800ef96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ef9a:	2b15      	cmp	r3, #21
 800ef9c:	d8f6      	bhi.n	800ef8c <_printf_i+0x28>
 800ef9e:	a001      	add	r0, pc, #4	; (adr r0, 800efa4 <_printf_i+0x40>)
 800efa0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800efa4:	0800effd 	.word	0x0800effd
 800efa8:	0800f011 	.word	0x0800f011
 800efac:	0800ef8d 	.word	0x0800ef8d
 800efb0:	0800ef8d 	.word	0x0800ef8d
 800efb4:	0800ef8d 	.word	0x0800ef8d
 800efb8:	0800ef8d 	.word	0x0800ef8d
 800efbc:	0800f011 	.word	0x0800f011
 800efc0:	0800ef8d 	.word	0x0800ef8d
 800efc4:	0800ef8d 	.word	0x0800ef8d
 800efc8:	0800ef8d 	.word	0x0800ef8d
 800efcc:	0800ef8d 	.word	0x0800ef8d
 800efd0:	0800f11d 	.word	0x0800f11d
 800efd4:	0800f041 	.word	0x0800f041
 800efd8:	0800f0ff 	.word	0x0800f0ff
 800efdc:	0800ef8d 	.word	0x0800ef8d
 800efe0:	0800ef8d 	.word	0x0800ef8d
 800efe4:	0800f13f 	.word	0x0800f13f
 800efe8:	0800ef8d 	.word	0x0800ef8d
 800efec:	0800f041 	.word	0x0800f041
 800eff0:	0800ef8d 	.word	0x0800ef8d
 800eff4:	0800ef8d 	.word	0x0800ef8d
 800eff8:	0800f107 	.word	0x0800f107
 800effc:	680b      	ldr	r3, [r1, #0]
 800effe:	1d1a      	adds	r2, r3, #4
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	600a      	str	r2, [r1, #0]
 800f004:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f008:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f00c:	2301      	movs	r3, #1
 800f00e:	e0a3      	b.n	800f158 <_printf_i+0x1f4>
 800f010:	6825      	ldr	r5, [r4, #0]
 800f012:	6808      	ldr	r0, [r1, #0]
 800f014:	062e      	lsls	r6, r5, #24
 800f016:	f100 0304 	add.w	r3, r0, #4
 800f01a:	d50a      	bpl.n	800f032 <_printf_i+0xce>
 800f01c:	6805      	ldr	r5, [r0, #0]
 800f01e:	600b      	str	r3, [r1, #0]
 800f020:	2d00      	cmp	r5, #0
 800f022:	da03      	bge.n	800f02c <_printf_i+0xc8>
 800f024:	232d      	movs	r3, #45	; 0x2d
 800f026:	426d      	negs	r5, r5
 800f028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f02c:	485e      	ldr	r0, [pc, #376]	; (800f1a8 <_printf_i+0x244>)
 800f02e:	230a      	movs	r3, #10
 800f030:	e019      	b.n	800f066 <_printf_i+0x102>
 800f032:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f036:	6805      	ldr	r5, [r0, #0]
 800f038:	600b      	str	r3, [r1, #0]
 800f03a:	bf18      	it	ne
 800f03c:	b22d      	sxthne	r5, r5
 800f03e:	e7ef      	b.n	800f020 <_printf_i+0xbc>
 800f040:	680b      	ldr	r3, [r1, #0]
 800f042:	6825      	ldr	r5, [r4, #0]
 800f044:	1d18      	adds	r0, r3, #4
 800f046:	6008      	str	r0, [r1, #0]
 800f048:	0628      	lsls	r0, r5, #24
 800f04a:	d501      	bpl.n	800f050 <_printf_i+0xec>
 800f04c:	681d      	ldr	r5, [r3, #0]
 800f04e:	e002      	b.n	800f056 <_printf_i+0xf2>
 800f050:	0669      	lsls	r1, r5, #25
 800f052:	d5fb      	bpl.n	800f04c <_printf_i+0xe8>
 800f054:	881d      	ldrh	r5, [r3, #0]
 800f056:	4854      	ldr	r0, [pc, #336]	; (800f1a8 <_printf_i+0x244>)
 800f058:	2f6f      	cmp	r7, #111	; 0x6f
 800f05a:	bf0c      	ite	eq
 800f05c:	2308      	moveq	r3, #8
 800f05e:	230a      	movne	r3, #10
 800f060:	2100      	movs	r1, #0
 800f062:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f066:	6866      	ldr	r6, [r4, #4]
 800f068:	60a6      	str	r6, [r4, #8]
 800f06a:	2e00      	cmp	r6, #0
 800f06c:	bfa2      	ittt	ge
 800f06e:	6821      	ldrge	r1, [r4, #0]
 800f070:	f021 0104 	bicge.w	r1, r1, #4
 800f074:	6021      	strge	r1, [r4, #0]
 800f076:	b90d      	cbnz	r5, 800f07c <_printf_i+0x118>
 800f078:	2e00      	cmp	r6, #0
 800f07a:	d04d      	beq.n	800f118 <_printf_i+0x1b4>
 800f07c:	4616      	mov	r6, r2
 800f07e:	fbb5 f1f3 	udiv	r1, r5, r3
 800f082:	fb03 5711 	mls	r7, r3, r1, r5
 800f086:	5dc7      	ldrb	r7, [r0, r7]
 800f088:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f08c:	462f      	mov	r7, r5
 800f08e:	42bb      	cmp	r3, r7
 800f090:	460d      	mov	r5, r1
 800f092:	d9f4      	bls.n	800f07e <_printf_i+0x11a>
 800f094:	2b08      	cmp	r3, #8
 800f096:	d10b      	bne.n	800f0b0 <_printf_i+0x14c>
 800f098:	6823      	ldr	r3, [r4, #0]
 800f09a:	07df      	lsls	r7, r3, #31
 800f09c:	d508      	bpl.n	800f0b0 <_printf_i+0x14c>
 800f09e:	6923      	ldr	r3, [r4, #16]
 800f0a0:	6861      	ldr	r1, [r4, #4]
 800f0a2:	4299      	cmp	r1, r3
 800f0a4:	bfde      	ittt	le
 800f0a6:	2330      	movle	r3, #48	; 0x30
 800f0a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f0ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f0b0:	1b92      	subs	r2, r2, r6
 800f0b2:	6122      	str	r2, [r4, #16]
 800f0b4:	f8cd a000 	str.w	sl, [sp]
 800f0b8:	464b      	mov	r3, r9
 800f0ba:	aa03      	add	r2, sp, #12
 800f0bc:	4621      	mov	r1, r4
 800f0be:	4640      	mov	r0, r8
 800f0c0:	f7ff fee2 	bl	800ee88 <_printf_common>
 800f0c4:	3001      	adds	r0, #1
 800f0c6:	d14c      	bne.n	800f162 <_printf_i+0x1fe>
 800f0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0cc:	b004      	add	sp, #16
 800f0ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0d2:	4835      	ldr	r0, [pc, #212]	; (800f1a8 <_printf_i+0x244>)
 800f0d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f0d8:	6823      	ldr	r3, [r4, #0]
 800f0da:	680e      	ldr	r6, [r1, #0]
 800f0dc:	061f      	lsls	r7, r3, #24
 800f0de:	f856 5b04 	ldr.w	r5, [r6], #4
 800f0e2:	600e      	str	r6, [r1, #0]
 800f0e4:	d514      	bpl.n	800f110 <_printf_i+0x1ac>
 800f0e6:	07d9      	lsls	r1, r3, #31
 800f0e8:	bf44      	itt	mi
 800f0ea:	f043 0320 	orrmi.w	r3, r3, #32
 800f0ee:	6023      	strmi	r3, [r4, #0]
 800f0f0:	b91d      	cbnz	r5, 800f0fa <_printf_i+0x196>
 800f0f2:	6823      	ldr	r3, [r4, #0]
 800f0f4:	f023 0320 	bic.w	r3, r3, #32
 800f0f8:	6023      	str	r3, [r4, #0]
 800f0fa:	2310      	movs	r3, #16
 800f0fc:	e7b0      	b.n	800f060 <_printf_i+0xfc>
 800f0fe:	6823      	ldr	r3, [r4, #0]
 800f100:	f043 0320 	orr.w	r3, r3, #32
 800f104:	6023      	str	r3, [r4, #0]
 800f106:	2378      	movs	r3, #120	; 0x78
 800f108:	4828      	ldr	r0, [pc, #160]	; (800f1ac <_printf_i+0x248>)
 800f10a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f10e:	e7e3      	b.n	800f0d8 <_printf_i+0x174>
 800f110:	065e      	lsls	r6, r3, #25
 800f112:	bf48      	it	mi
 800f114:	b2ad      	uxthmi	r5, r5
 800f116:	e7e6      	b.n	800f0e6 <_printf_i+0x182>
 800f118:	4616      	mov	r6, r2
 800f11a:	e7bb      	b.n	800f094 <_printf_i+0x130>
 800f11c:	680b      	ldr	r3, [r1, #0]
 800f11e:	6826      	ldr	r6, [r4, #0]
 800f120:	6960      	ldr	r0, [r4, #20]
 800f122:	1d1d      	adds	r5, r3, #4
 800f124:	600d      	str	r5, [r1, #0]
 800f126:	0635      	lsls	r5, r6, #24
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	d501      	bpl.n	800f130 <_printf_i+0x1cc>
 800f12c:	6018      	str	r0, [r3, #0]
 800f12e:	e002      	b.n	800f136 <_printf_i+0x1d2>
 800f130:	0671      	lsls	r1, r6, #25
 800f132:	d5fb      	bpl.n	800f12c <_printf_i+0x1c8>
 800f134:	8018      	strh	r0, [r3, #0]
 800f136:	2300      	movs	r3, #0
 800f138:	6123      	str	r3, [r4, #16]
 800f13a:	4616      	mov	r6, r2
 800f13c:	e7ba      	b.n	800f0b4 <_printf_i+0x150>
 800f13e:	680b      	ldr	r3, [r1, #0]
 800f140:	1d1a      	adds	r2, r3, #4
 800f142:	600a      	str	r2, [r1, #0]
 800f144:	681e      	ldr	r6, [r3, #0]
 800f146:	6862      	ldr	r2, [r4, #4]
 800f148:	2100      	movs	r1, #0
 800f14a:	4630      	mov	r0, r6
 800f14c:	f7f1 f860 	bl	8000210 <memchr>
 800f150:	b108      	cbz	r0, 800f156 <_printf_i+0x1f2>
 800f152:	1b80      	subs	r0, r0, r6
 800f154:	6060      	str	r0, [r4, #4]
 800f156:	6863      	ldr	r3, [r4, #4]
 800f158:	6123      	str	r3, [r4, #16]
 800f15a:	2300      	movs	r3, #0
 800f15c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f160:	e7a8      	b.n	800f0b4 <_printf_i+0x150>
 800f162:	6923      	ldr	r3, [r4, #16]
 800f164:	4632      	mov	r2, r6
 800f166:	4649      	mov	r1, r9
 800f168:	4640      	mov	r0, r8
 800f16a:	47d0      	blx	sl
 800f16c:	3001      	adds	r0, #1
 800f16e:	d0ab      	beq.n	800f0c8 <_printf_i+0x164>
 800f170:	6823      	ldr	r3, [r4, #0]
 800f172:	079b      	lsls	r3, r3, #30
 800f174:	d413      	bmi.n	800f19e <_printf_i+0x23a>
 800f176:	68e0      	ldr	r0, [r4, #12]
 800f178:	9b03      	ldr	r3, [sp, #12]
 800f17a:	4298      	cmp	r0, r3
 800f17c:	bfb8      	it	lt
 800f17e:	4618      	movlt	r0, r3
 800f180:	e7a4      	b.n	800f0cc <_printf_i+0x168>
 800f182:	2301      	movs	r3, #1
 800f184:	4632      	mov	r2, r6
 800f186:	4649      	mov	r1, r9
 800f188:	4640      	mov	r0, r8
 800f18a:	47d0      	blx	sl
 800f18c:	3001      	adds	r0, #1
 800f18e:	d09b      	beq.n	800f0c8 <_printf_i+0x164>
 800f190:	3501      	adds	r5, #1
 800f192:	68e3      	ldr	r3, [r4, #12]
 800f194:	9903      	ldr	r1, [sp, #12]
 800f196:	1a5b      	subs	r3, r3, r1
 800f198:	42ab      	cmp	r3, r5
 800f19a:	dcf2      	bgt.n	800f182 <_printf_i+0x21e>
 800f19c:	e7eb      	b.n	800f176 <_printf_i+0x212>
 800f19e:	2500      	movs	r5, #0
 800f1a0:	f104 0619 	add.w	r6, r4, #25
 800f1a4:	e7f5      	b.n	800f192 <_printf_i+0x22e>
 800f1a6:	bf00      	nop
 800f1a8:	08011491 	.word	0x08011491
 800f1ac:	080114a2 	.word	0x080114a2

0800f1b0 <memmove>:
 800f1b0:	4288      	cmp	r0, r1
 800f1b2:	b510      	push	{r4, lr}
 800f1b4:	eb01 0402 	add.w	r4, r1, r2
 800f1b8:	d902      	bls.n	800f1c0 <memmove+0x10>
 800f1ba:	4284      	cmp	r4, r0
 800f1bc:	4623      	mov	r3, r4
 800f1be:	d807      	bhi.n	800f1d0 <memmove+0x20>
 800f1c0:	1e43      	subs	r3, r0, #1
 800f1c2:	42a1      	cmp	r1, r4
 800f1c4:	d008      	beq.n	800f1d8 <memmove+0x28>
 800f1c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f1ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f1ce:	e7f8      	b.n	800f1c2 <memmove+0x12>
 800f1d0:	4402      	add	r2, r0
 800f1d2:	4601      	mov	r1, r0
 800f1d4:	428a      	cmp	r2, r1
 800f1d6:	d100      	bne.n	800f1da <memmove+0x2a>
 800f1d8:	bd10      	pop	{r4, pc}
 800f1da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f1de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f1e2:	e7f7      	b.n	800f1d4 <memmove+0x24>

0800f1e4 <_free_r>:
 800f1e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f1e6:	2900      	cmp	r1, #0
 800f1e8:	d048      	beq.n	800f27c <_free_r+0x98>
 800f1ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f1ee:	9001      	str	r0, [sp, #4]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	f1a1 0404 	sub.w	r4, r1, #4
 800f1f6:	bfb8      	it	lt
 800f1f8:	18e4      	addlt	r4, r4, r3
 800f1fa:	f000 f8d3 	bl	800f3a4 <__malloc_lock>
 800f1fe:	4a20      	ldr	r2, [pc, #128]	; (800f280 <_free_r+0x9c>)
 800f200:	9801      	ldr	r0, [sp, #4]
 800f202:	6813      	ldr	r3, [r2, #0]
 800f204:	4615      	mov	r5, r2
 800f206:	b933      	cbnz	r3, 800f216 <_free_r+0x32>
 800f208:	6063      	str	r3, [r4, #4]
 800f20a:	6014      	str	r4, [r2, #0]
 800f20c:	b003      	add	sp, #12
 800f20e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f212:	f000 b8cd 	b.w	800f3b0 <__malloc_unlock>
 800f216:	42a3      	cmp	r3, r4
 800f218:	d90b      	bls.n	800f232 <_free_r+0x4e>
 800f21a:	6821      	ldr	r1, [r4, #0]
 800f21c:	1862      	adds	r2, r4, r1
 800f21e:	4293      	cmp	r3, r2
 800f220:	bf04      	itt	eq
 800f222:	681a      	ldreq	r2, [r3, #0]
 800f224:	685b      	ldreq	r3, [r3, #4]
 800f226:	6063      	str	r3, [r4, #4]
 800f228:	bf04      	itt	eq
 800f22a:	1852      	addeq	r2, r2, r1
 800f22c:	6022      	streq	r2, [r4, #0]
 800f22e:	602c      	str	r4, [r5, #0]
 800f230:	e7ec      	b.n	800f20c <_free_r+0x28>
 800f232:	461a      	mov	r2, r3
 800f234:	685b      	ldr	r3, [r3, #4]
 800f236:	b10b      	cbz	r3, 800f23c <_free_r+0x58>
 800f238:	42a3      	cmp	r3, r4
 800f23a:	d9fa      	bls.n	800f232 <_free_r+0x4e>
 800f23c:	6811      	ldr	r1, [r2, #0]
 800f23e:	1855      	adds	r5, r2, r1
 800f240:	42a5      	cmp	r5, r4
 800f242:	d10b      	bne.n	800f25c <_free_r+0x78>
 800f244:	6824      	ldr	r4, [r4, #0]
 800f246:	4421      	add	r1, r4
 800f248:	1854      	adds	r4, r2, r1
 800f24a:	42a3      	cmp	r3, r4
 800f24c:	6011      	str	r1, [r2, #0]
 800f24e:	d1dd      	bne.n	800f20c <_free_r+0x28>
 800f250:	681c      	ldr	r4, [r3, #0]
 800f252:	685b      	ldr	r3, [r3, #4]
 800f254:	6053      	str	r3, [r2, #4]
 800f256:	4421      	add	r1, r4
 800f258:	6011      	str	r1, [r2, #0]
 800f25a:	e7d7      	b.n	800f20c <_free_r+0x28>
 800f25c:	d902      	bls.n	800f264 <_free_r+0x80>
 800f25e:	230c      	movs	r3, #12
 800f260:	6003      	str	r3, [r0, #0]
 800f262:	e7d3      	b.n	800f20c <_free_r+0x28>
 800f264:	6825      	ldr	r5, [r4, #0]
 800f266:	1961      	adds	r1, r4, r5
 800f268:	428b      	cmp	r3, r1
 800f26a:	bf04      	itt	eq
 800f26c:	6819      	ldreq	r1, [r3, #0]
 800f26e:	685b      	ldreq	r3, [r3, #4]
 800f270:	6063      	str	r3, [r4, #4]
 800f272:	bf04      	itt	eq
 800f274:	1949      	addeq	r1, r1, r5
 800f276:	6021      	streq	r1, [r4, #0]
 800f278:	6054      	str	r4, [r2, #4]
 800f27a:	e7c7      	b.n	800f20c <_free_r+0x28>
 800f27c:	b003      	add	sp, #12
 800f27e:	bd30      	pop	{r4, r5, pc}
 800f280:	2000865c 	.word	0x2000865c

0800f284 <_malloc_r>:
 800f284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f286:	1ccd      	adds	r5, r1, #3
 800f288:	f025 0503 	bic.w	r5, r5, #3
 800f28c:	3508      	adds	r5, #8
 800f28e:	2d0c      	cmp	r5, #12
 800f290:	bf38      	it	cc
 800f292:	250c      	movcc	r5, #12
 800f294:	2d00      	cmp	r5, #0
 800f296:	4606      	mov	r6, r0
 800f298:	db01      	blt.n	800f29e <_malloc_r+0x1a>
 800f29a:	42a9      	cmp	r1, r5
 800f29c:	d903      	bls.n	800f2a6 <_malloc_r+0x22>
 800f29e:	230c      	movs	r3, #12
 800f2a0:	6033      	str	r3, [r6, #0]
 800f2a2:	2000      	movs	r0, #0
 800f2a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2a6:	f000 f87d 	bl	800f3a4 <__malloc_lock>
 800f2aa:	4921      	ldr	r1, [pc, #132]	; (800f330 <_malloc_r+0xac>)
 800f2ac:	680a      	ldr	r2, [r1, #0]
 800f2ae:	4614      	mov	r4, r2
 800f2b0:	b99c      	cbnz	r4, 800f2da <_malloc_r+0x56>
 800f2b2:	4f20      	ldr	r7, [pc, #128]	; (800f334 <_malloc_r+0xb0>)
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	b923      	cbnz	r3, 800f2c2 <_malloc_r+0x3e>
 800f2b8:	4621      	mov	r1, r4
 800f2ba:	4630      	mov	r0, r6
 800f2bc:	f000 f862 	bl	800f384 <_sbrk_r>
 800f2c0:	6038      	str	r0, [r7, #0]
 800f2c2:	4629      	mov	r1, r5
 800f2c4:	4630      	mov	r0, r6
 800f2c6:	f000 f85d 	bl	800f384 <_sbrk_r>
 800f2ca:	1c43      	adds	r3, r0, #1
 800f2cc:	d123      	bne.n	800f316 <_malloc_r+0x92>
 800f2ce:	230c      	movs	r3, #12
 800f2d0:	6033      	str	r3, [r6, #0]
 800f2d2:	4630      	mov	r0, r6
 800f2d4:	f000 f86c 	bl	800f3b0 <__malloc_unlock>
 800f2d8:	e7e3      	b.n	800f2a2 <_malloc_r+0x1e>
 800f2da:	6823      	ldr	r3, [r4, #0]
 800f2dc:	1b5b      	subs	r3, r3, r5
 800f2de:	d417      	bmi.n	800f310 <_malloc_r+0x8c>
 800f2e0:	2b0b      	cmp	r3, #11
 800f2e2:	d903      	bls.n	800f2ec <_malloc_r+0x68>
 800f2e4:	6023      	str	r3, [r4, #0]
 800f2e6:	441c      	add	r4, r3
 800f2e8:	6025      	str	r5, [r4, #0]
 800f2ea:	e004      	b.n	800f2f6 <_malloc_r+0x72>
 800f2ec:	6863      	ldr	r3, [r4, #4]
 800f2ee:	42a2      	cmp	r2, r4
 800f2f0:	bf0c      	ite	eq
 800f2f2:	600b      	streq	r3, [r1, #0]
 800f2f4:	6053      	strne	r3, [r2, #4]
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	f000 f85a 	bl	800f3b0 <__malloc_unlock>
 800f2fc:	f104 000b 	add.w	r0, r4, #11
 800f300:	1d23      	adds	r3, r4, #4
 800f302:	f020 0007 	bic.w	r0, r0, #7
 800f306:	1ac2      	subs	r2, r0, r3
 800f308:	d0cc      	beq.n	800f2a4 <_malloc_r+0x20>
 800f30a:	1a1b      	subs	r3, r3, r0
 800f30c:	50a3      	str	r3, [r4, r2]
 800f30e:	e7c9      	b.n	800f2a4 <_malloc_r+0x20>
 800f310:	4622      	mov	r2, r4
 800f312:	6864      	ldr	r4, [r4, #4]
 800f314:	e7cc      	b.n	800f2b0 <_malloc_r+0x2c>
 800f316:	1cc4      	adds	r4, r0, #3
 800f318:	f024 0403 	bic.w	r4, r4, #3
 800f31c:	42a0      	cmp	r0, r4
 800f31e:	d0e3      	beq.n	800f2e8 <_malloc_r+0x64>
 800f320:	1a21      	subs	r1, r4, r0
 800f322:	4630      	mov	r0, r6
 800f324:	f000 f82e 	bl	800f384 <_sbrk_r>
 800f328:	3001      	adds	r0, #1
 800f32a:	d1dd      	bne.n	800f2e8 <_malloc_r+0x64>
 800f32c:	e7cf      	b.n	800f2ce <_malloc_r+0x4a>
 800f32e:	bf00      	nop
 800f330:	2000865c 	.word	0x2000865c
 800f334:	20008660 	.word	0x20008660

0800f338 <_realloc_r>:
 800f338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f33a:	4607      	mov	r7, r0
 800f33c:	4614      	mov	r4, r2
 800f33e:	460e      	mov	r6, r1
 800f340:	b921      	cbnz	r1, 800f34c <_realloc_r+0x14>
 800f342:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f346:	4611      	mov	r1, r2
 800f348:	f7ff bf9c 	b.w	800f284 <_malloc_r>
 800f34c:	b922      	cbnz	r2, 800f358 <_realloc_r+0x20>
 800f34e:	f7ff ff49 	bl	800f1e4 <_free_r>
 800f352:	4625      	mov	r5, r4
 800f354:	4628      	mov	r0, r5
 800f356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f358:	f000 f830 	bl	800f3bc <_malloc_usable_size_r>
 800f35c:	42a0      	cmp	r0, r4
 800f35e:	d20f      	bcs.n	800f380 <_realloc_r+0x48>
 800f360:	4621      	mov	r1, r4
 800f362:	4638      	mov	r0, r7
 800f364:	f7ff ff8e 	bl	800f284 <_malloc_r>
 800f368:	4605      	mov	r5, r0
 800f36a:	2800      	cmp	r0, #0
 800f36c:	d0f2      	beq.n	800f354 <_realloc_r+0x1c>
 800f36e:	4631      	mov	r1, r6
 800f370:	4622      	mov	r2, r4
 800f372:	f7ff fbf7 	bl	800eb64 <memcpy>
 800f376:	4631      	mov	r1, r6
 800f378:	4638      	mov	r0, r7
 800f37a:	f7ff ff33 	bl	800f1e4 <_free_r>
 800f37e:	e7e9      	b.n	800f354 <_realloc_r+0x1c>
 800f380:	4635      	mov	r5, r6
 800f382:	e7e7      	b.n	800f354 <_realloc_r+0x1c>

0800f384 <_sbrk_r>:
 800f384:	b538      	push	{r3, r4, r5, lr}
 800f386:	4d06      	ldr	r5, [pc, #24]	; (800f3a0 <_sbrk_r+0x1c>)
 800f388:	2300      	movs	r3, #0
 800f38a:	4604      	mov	r4, r0
 800f38c:	4608      	mov	r0, r1
 800f38e:	602b      	str	r3, [r5, #0]
 800f390:	f7f6 f90a 	bl	80055a8 <_sbrk>
 800f394:	1c43      	adds	r3, r0, #1
 800f396:	d102      	bne.n	800f39e <_sbrk_r+0x1a>
 800f398:	682b      	ldr	r3, [r5, #0]
 800f39a:	b103      	cbz	r3, 800f39e <_sbrk_r+0x1a>
 800f39c:	6023      	str	r3, [r4, #0]
 800f39e:	bd38      	pop	{r3, r4, r5, pc}
 800f3a0:	20008e9c 	.word	0x20008e9c

0800f3a4 <__malloc_lock>:
 800f3a4:	4801      	ldr	r0, [pc, #4]	; (800f3ac <__malloc_lock+0x8>)
 800f3a6:	f000 b811 	b.w	800f3cc <__retarget_lock_acquire_recursive>
 800f3aa:	bf00      	nop
 800f3ac:	20008ea4 	.word	0x20008ea4

0800f3b0 <__malloc_unlock>:
 800f3b0:	4801      	ldr	r0, [pc, #4]	; (800f3b8 <__malloc_unlock+0x8>)
 800f3b2:	f000 b80c 	b.w	800f3ce <__retarget_lock_release_recursive>
 800f3b6:	bf00      	nop
 800f3b8:	20008ea4 	.word	0x20008ea4

0800f3bc <_malloc_usable_size_r>:
 800f3bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3c0:	1f18      	subs	r0, r3, #4
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	bfbc      	itt	lt
 800f3c6:	580b      	ldrlt	r3, [r1, r0]
 800f3c8:	18c0      	addlt	r0, r0, r3
 800f3ca:	4770      	bx	lr

0800f3cc <__retarget_lock_acquire_recursive>:
 800f3cc:	4770      	bx	lr

0800f3ce <__retarget_lock_release_recursive>:
 800f3ce:	4770      	bx	lr

0800f3d0 <_init>:
 800f3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3d2:	bf00      	nop
 800f3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3d6:	bc08      	pop	{r3}
 800f3d8:	469e      	mov	lr, r3
 800f3da:	4770      	bx	lr

0800f3dc <_fini>:
 800f3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3de:	bf00      	nop
 800f3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3e2:	bc08      	pop	{r3}
 800f3e4:	469e      	mov	lr, r3
 800f3e6:	4770      	bx	lr
