/*************************************************************************/ /*!
@Title          Hardware definition file rgx_bvnc_defs_km.h
@Copyright      Copyright (c) Imagination Technologies Ltd. All Rights Reserved
@License        Dual MIT/GPLv2

The contents of this file are subject to the MIT license as set out below.

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

Alternatively, the contents of this file may be used under the terms of
the GNU General Public License Version 2 ("GPL") in which case the provisions
of GPL are applicable instead of those above.

If you wish to allow use of your version of this file only under the terms of
GPL, and not to allow others to use your version of this file under the terms
of the MIT license, indicate your decision by deleting the provisions above
and replace them with the notice and other provisions required by GPL as set
out in the file called "GPL-COPYING" included in this distribution. If you do
not delete the provisions above, a recipient may use your version of this file
under the terms of either the MIT license or GPL.

This License is also included in this distribution in the file called
"MIT-COPYING".

EXCEPT AS OTHERWISE STATED IN A NEGOTIATED AGREEMENT: (A) THE SOFTWARE IS
PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE AND NONINFRINGEMENT; AND (B) IN NO EVENT SHALL THE AUTHORS OR
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/ /**************************************************************************/

/******************************************************************************
 *                 Auto generated file by rgxbvnc_tablegen.py                 *
 *                  This file should not be edited manually                   *
 *****************************************************************************/

#ifndef RGX_BVNC_DEFS_KM_H
#define RGX_BVNC_DEFS_KM_H

#include "img_types.h"
#include "img_defs.h"

#if defined(RGX_BVNC_DEFS_UM_H)
#error "This file should not be included in conjunction with rgx_bvnc_defs_um.h"
#endif

#define BVNC_FIELD_WIDTH (16U)

#define PVR_ARCH_NAME "volcanic"


/******************************************************************************
 * Mask and bit-position macros for features without values
 *****************************************************************************/

#define RGX_FEATURE_ALBIORIX_TOP_INFRASTRUCTURE_POS                     (0U)
#define RGX_FEATURE_ALBIORIX_TOP_INFRASTRUCTURE_QWORD_BITPOS            (0U)
#define RGX_FEATURE_ALBIORIX_TOP_INFRASTRUCTURE_ARRAY_INDEX             (0U)
#define RGX_FEATURE_ALBIORIX_TOP_INFRASTRUCTURE_BIT_MASK                (IMG_UINT64_C(0x0000000000000001))

#define RGX_FEATURE_AXI_ACE_POS                                         (1U)
#define RGX_FEATURE_AXI_ACE_QWORD_BITPOS                                (1U)
#define RGX_FEATURE_AXI_ACE_ARRAY_INDEX                                 (0U)
#define RGX_FEATURE_AXI_ACE_BIT_MASK                                    (IMG_UINT64_C(0x0000000000000002))

#define RGX_FEATURE_BARREX_TOP_INFRASTRUCTURE_POS                       (2U)
#define RGX_FEATURE_BARREX_TOP_INFRASTRUCTURE_QWORD_BITPOS              (2U)
#define RGX_FEATURE_BARREX_TOP_INFRASTRUCTURE_ARRAY_INDEX               (0U)
#define RGX_FEATURE_BARREX_TOP_INFRASTRUCTURE_BIT_MASK                  (IMG_UINT64_C(0x0000000000000004))

#define RGX_FEATURE_BINDLESS_IMAGE_AND_TEXTURE_STATE_POS                (3U)
#define RGX_FEATURE_BINDLESS_IMAGE_AND_TEXTURE_STATE_QWORD_BITPOS       (3U)
#define RGX_FEATURE_BINDLESS_IMAGE_AND_TEXTURE_STATE_ARRAY_INDEX        (0U)
#define RGX_FEATURE_BINDLESS_IMAGE_AND_TEXTURE_STATE_BIT_MASK           (IMG_UINT64_C(0x0000000000000008))

#define RGX_FEATURE_CATURIX_TOP_INFRASTRUCTURE_POS                      (4U)
#define RGX_FEATURE_CATURIX_TOP_INFRASTRUCTURE_QWORD_BITPOS             (4U)
#define RGX_FEATURE_CATURIX_TOP_INFRASTRUCTURE_ARRAY_INDEX              (0U)
#define RGX_FEATURE_CATURIX_TOP_INFRASTRUCTURE_BIT_MASK                 (IMG_UINT64_C(0x0000000000000010))

#define RGX_FEATURE_CATURIX_XTP_TOP_INFRASTRUCTURE_POS                  (5U)
#define RGX_FEATURE_CATURIX_XTP_TOP_INFRASTRUCTURE_QWORD_BITPOS         (5U)
#define RGX_FEATURE_CATURIX_XTP_TOP_INFRASTRUCTURE_ARRAY_INDEX          (0U)
#define RGX_FEATURE_CATURIX_XTP_TOP_INFRASTRUCTURE_BIT_MASK             (IMG_UINT64_C(0x0000000000000020))

#define RGX_FEATURE_CLUSTER_GROUPING_POS                                (6U)
#define RGX_FEATURE_CLUSTER_GROUPING_QWORD_BITPOS                       (6U)
#define RGX_FEATURE_CLUSTER_GROUPING_ARRAY_INDEX                        (0U)
#define RGX_FEATURE_CLUSTER_GROUPING_BIT_MASK                           (IMG_UINT64_C(0x0000000000000040))

#define RGX_FEATURE_COMPUTE_POS                                         (7U)
#define RGX_FEATURE_COMPUTE_QWORD_BITPOS                                (7U)
#define RGX_FEATURE_COMPUTE_ARRAY_INDEX                                 (0U)
#define RGX_FEATURE_COMPUTE_BIT_MASK                                    (IMG_UINT64_C(0x0000000000000080))

#define RGX_FEATURE_COMPUTE_MORTON_CAPABLE_POS                          (8U)
#define RGX_FEATURE_COMPUTE_MORTON_CAPABLE_QWORD_BITPOS                 (8U)
#define RGX_FEATURE_COMPUTE_MORTON_CAPABLE_ARRAY_INDEX                  (0U)
#define RGX_FEATURE_COMPUTE_MORTON_CAPABLE_BIT_MASK                     (IMG_UINT64_C(0x0000000000000100))

#define RGX_FEATURE_COMPUTE_ONLY_POS                                    (9U)
#define RGX_FEATURE_COMPUTE_ONLY_QWORD_BITPOS                           (9U)
#define RGX_FEATURE_COMPUTE_ONLY_ARRAY_INDEX                            (0U)
#define RGX_FEATURE_COMPUTE_ONLY_BIT_MASK                               (IMG_UINT64_C(0x0000000000000200))

#define RGX_FEATURE_COMPUTE_OVERLAP_POS                                 (10U)
#define RGX_FEATURE_COMPUTE_OVERLAP_QWORD_BITPOS                        (10U)
#define RGX_FEATURE_COMPUTE_OVERLAP_ARRAY_INDEX                         (0U)
#define RGX_FEATURE_COMPUTE_OVERLAP_BIT_MASK                            (IMG_UINT64_C(0x0000000000000400))

#define RGX_FEATURE_COMPUTE_OVERLAP_WITH_BARRIERS_POS                   (11U)
#define RGX_FEATURE_COMPUTE_OVERLAP_WITH_BARRIERS_QWORD_BITPOS          (11U)
#define RGX_FEATURE_COMPUTE_OVERLAP_WITH_BARRIERS_ARRAY_INDEX           (0U)
#define RGX_FEATURE_COMPUTE_OVERLAP_WITH_BARRIERS_BIT_MASK              (IMG_UINT64_C(0x0000000000000800))

#define RGX_FEATURE_COMPUTE_SLC_MMU_AUTO_CACHE_OPS_POS                  (12U)
#define RGX_FEATURE_COMPUTE_SLC_MMU_AUTO_CACHE_OPS_QWORD_BITPOS         (12U)
#define RGX_FEATURE_COMPUTE_SLC_MMU_AUTO_CACHE_OPS_ARRAY_INDEX          (0U)
#define RGX_FEATURE_COMPUTE_SLC_MMU_AUTO_CACHE_OPS_BIT_MASK             (IMG_UINT64_C(0x0000000000001000))

#define RGX_FEATURE_COREID_PER_OS_POS                                   (13U)
#define RGX_FEATURE_COREID_PER_OS_QWORD_BITPOS                          (13U)
#define RGX_FEATURE_COREID_PER_OS_ARRAY_INDEX                           (0U)
#define RGX_FEATURE_COREID_PER_OS_BIT_MASK                              (IMG_UINT64_C(0x0000000000002000))

#define RGX_FEATURE_CR_PARITY_POS                                       (14U)
#define RGX_FEATURE_CR_PARITY_QWORD_BITPOS                              (14U)
#define RGX_FEATURE_CR_PARITY_ARRAY_INDEX                               (0U)
#define RGX_FEATURE_CR_PARITY_BIT_MASK                                  (IMG_UINT64_C(0x0000000000004000))

#define RGX_FEATURE_DIVANOAUTO_TOP_INFRASTRUCTURE_POS                   (15U)
#define RGX_FEATURE_DIVANOAUTO_TOP_INFRASTRUCTURE_QWORD_BITPOS          (15U)
#define RGX_FEATURE_DIVANOAUTO_TOP_INFRASTRUCTURE_ARRAY_INDEX           (0U)
#define RGX_FEATURE_DIVANOAUTO_TOP_INFRASTRUCTURE_BIT_MASK              (IMG_UINT64_C(0x0000000000008000))

#define RGX_FEATURE_DIVANO_TOP_INFRASTRUCTURE_POS                       (16U)
#define RGX_FEATURE_DIVANO_TOP_INFRASTRUCTURE_QWORD_BITPOS              (16U)
#define RGX_FEATURE_DIVANO_TOP_INFRASTRUCTURE_ARRAY_INDEX               (0U)
#define RGX_FEATURE_DIVANO_TOP_INFRASTRUCTURE_BIT_MASK                  (IMG_UINT64_C(0x0000000000010000))

#define RGX_FEATURE_DUST_POWER_ISLAND_S7_POS                            (17U)
#define RGX_FEATURE_DUST_POWER_ISLAND_S7_QWORD_BITPOS                   (17U)
#define RGX_FEATURE_DUST_POWER_ISLAND_S7_ARRAY_INDEX                    (0U)
#define RGX_FEATURE_DUST_POWER_ISLAND_S7_BIT_MASK                       (IMG_UINT64_C(0x0000000000020000))

#define RGX_FEATURE_ECHO_TOP_INFRASTRUCTURE_POS                         (18U)
#define RGX_FEATURE_ECHO_TOP_INFRASTRUCTURE_QWORD_BITPOS                (18U)
#define RGX_FEATURE_ECHO_TOP_INFRASTRUCTURE_ARRAY_INDEX                 (0U)
#define RGX_FEATURE_ECHO_TOP_INFRASTRUCTURE_BIT_MASK                    (IMG_UINT64_C(0x0000000000040000))

#define RGX_FEATURE_FASTRENDER_DM_POS                                   (19U)
#define RGX_FEATURE_FASTRENDER_DM_QWORD_BITPOS                          (19U)
#define RGX_FEATURE_FASTRENDER_DM_ARRAY_INDEX                           (0U)
#define RGX_FEATURE_FASTRENDER_DM_BIT_MASK                              (IMG_UINT64_C(0x0000000000080000))

#define RGX_FEATURE_FRAG_SLC_MMU_AUTO_CACHE_OPS_POS                     (20U)
#define RGX_FEATURE_FRAG_SLC_MMU_AUTO_CACHE_OPS_QWORD_BITPOS            (20U)
#define RGX_FEATURE_FRAG_SLC_MMU_AUTO_CACHE_OPS_ARRAY_INDEX             (0U)
#define RGX_FEATURE_FRAG_SLC_MMU_AUTO_CACHE_OPS_BIT_MASK                (IMG_UINT64_C(0x0000000000100000))

#define RGX_FEATURE_GEOMETRY_BIF_ARBITER_POS                            (21U)
#define RGX_FEATURE_GEOMETRY_BIF_ARBITER_QWORD_BITPOS                   (21U)
#define RGX_FEATURE_GEOMETRY_BIF_ARBITER_ARRAY_INDEX                    (0U)
#define RGX_FEATURE_GEOMETRY_BIF_ARBITER_BIT_MASK                       (IMG_UINT64_C(0x0000000000200000))

#define RGX_FEATURE_GEOM_SLC_MMU_AUTO_CACHE_OPS_POS                     (22U)
#define RGX_FEATURE_GEOM_SLC_MMU_AUTO_CACHE_OPS_QWORD_BITPOS            (22U)
#define RGX_FEATURE_GEOM_SLC_MMU_AUTO_CACHE_OPS_ARRAY_INDEX             (0U)
#define RGX_FEATURE_GEOM_SLC_MMU_AUTO_CACHE_OPS_BIT_MASK                (IMG_UINT64_C(0x0000000000400000))

#define RGX_FEATURE_GPU_MULTICORE_SUPPORT_POS                           (23U)
#define RGX_FEATURE_GPU_MULTICORE_SUPPORT_QWORD_BITPOS                  (23U)
#define RGX_FEATURE_GPU_MULTICORE_SUPPORT_ARRAY_INDEX                   (0U)
#define RGX_FEATURE_GPU_MULTICORE_SUPPORT_BIT_MASK                      (IMG_UINT64_C(0x0000000000800000))

#define RGX_FEATURE_GPU_VIRTUALISATION_POS                              (24U)
#define RGX_FEATURE_GPU_VIRTUALISATION_QWORD_BITPOS                     (24U)
#define RGX_FEATURE_GPU_VIRTUALISATION_ARRAY_INDEX                      (0U)
#define RGX_FEATURE_GPU_VIRTUALISATION_BIT_MASK                         (IMG_UINT64_C(0x0000000001000000))

#define RGX_FEATURE_GS_RTA_SUPPORT_POS                                  (25U)
#define RGX_FEATURE_GS_RTA_SUPPORT_QWORD_BITPOS                         (25U)
#define RGX_FEATURE_GS_RTA_SUPPORT_ARRAY_INDEX                          (0U)
#define RGX_FEATURE_GS_RTA_SUPPORT_BIT_MASK                             (IMG_UINT64_C(0x0000000002000000))

#define RGX_FEATURE_IDLE_CYCLE_STEALING_POS                             (26U)
#define RGX_FEATURE_IDLE_CYCLE_STEALING_QWORD_BITPOS                    (26U)
#define RGX_FEATURE_IDLE_CYCLE_STEALING_ARRAY_INDEX                     (0U)
#define RGX_FEATURE_IDLE_CYCLE_STEALING_BIT_MASK                        (IMG_UINT64_C(0x0000000004000000))

#define RGX_FEATURE_META_DMA_POS                                        (27U)
#define RGX_FEATURE_META_DMA_QWORD_BITPOS                               (27U)
#define RGX_FEATURE_META_DMA_ARRAY_INDEX                                (0U)
#define RGX_FEATURE_META_DMA_BIT_MASK                                   (IMG_UINT64_C(0x0000000008000000))

#define RGX_FEATURE_META_REGISTER_UNPACKED_ACCESSES_POS                 (28U)
#define RGX_FEATURE_META_REGISTER_UNPACKED_ACCESSES_QWORD_BITPOS        (28U)
#define RGX_FEATURE_META_REGISTER_UNPACKED_ACCESSES_ARRAY_INDEX         (0U)
#define RGX_FEATURE_META_REGISTER_UNPACKED_ACCESSES_BIT_MASK            (IMG_UINT64_C(0x0000000010000000))

#define RGX_FEATURE_MH_PARITY_POS                                       (29U)
#define RGX_FEATURE_MH_PARITY_QWORD_BITPOS                              (29U)
#define RGX_FEATURE_MH_PARITY_ARRAY_INDEX                               (0U)
#define RGX_FEATURE_MH_PARITY_BIT_MASK                                  (IMG_UINT64_C(0x0000000020000000))

#define RGX_FEATURE_PBE_CHECKSUM_2D_POS                                 (30U)
#define RGX_FEATURE_PBE_CHECKSUM_2D_QWORD_BITPOS                        (30U)
#define RGX_FEATURE_PBE_CHECKSUM_2D_ARRAY_INDEX                         (0U)
#define RGX_FEATURE_PBE_CHECKSUM_2D_BIT_MASK                            (IMG_UINT64_C(0x0000000040000000))

#define RGX_FEATURE_PBVNC_COREID_REG_POS                                (31U)
#define RGX_FEATURE_PBVNC_COREID_REG_QWORD_BITPOS                       (31U)
#define RGX_FEATURE_PBVNC_COREID_REG_ARRAY_INDEX                        (0U)
#define RGX_FEATURE_PBVNC_COREID_REG_BIT_MASK                           (IMG_UINT64_C(0x0000000080000000))

#define RGX_FEATURE_PDS_INSTRUCTION_CACHE_AUTO_INVALIDATE_POS           (32U)
#define RGX_FEATURE_PDS_INSTRUCTION_CACHE_AUTO_INVALIDATE_QWORD_BITPOS  (32U)
#define RGX_FEATURE_PDS_INSTRUCTION_CACHE_AUTO_INVALIDATE_ARRAY_INDEX   (0U)
#define RGX_FEATURE_PDS_INSTRUCTION_CACHE_AUTO_INVALIDATE_BIT_MASK      (IMG_UINT64_C(0x0000000100000000))

#define RGX_FEATURE_PDS_TEMPSIZE8_POS                                   (33U)
#define RGX_FEATURE_PDS_TEMPSIZE8_QWORD_BITPOS                          (33U)
#define RGX_FEATURE_PDS_TEMPSIZE8_ARRAY_INDEX                           (0U)
#define RGX_FEATURE_PDS_TEMPSIZE8_BIT_MASK                              (IMG_UINT64_C(0x0000000200000000))

#define RGX_FEATURE_PERFBUS_POS                                         (34U)
#define RGX_FEATURE_PERFBUS_QWORD_BITPOS                                (34U)
#define RGX_FEATURE_PERFBUS_ARRAY_INDEX                                 (0U)
#define RGX_FEATURE_PERFBUS_BIT_MASK                                    (IMG_UINT64_C(0x0000000400000000))

#define RGX_FEATURE_PERF_COUNTER_BATCH_POS                              (35U)
#define RGX_FEATURE_PERF_COUNTER_BATCH_QWORD_BITPOS                     (35U)
#define RGX_FEATURE_PERF_COUNTER_BATCH_ARRAY_INDEX                      (0U)
#define RGX_FEATURE_PERF_COUNTER_BATCH_BIT_MASK                         (IMG_UINT64_C(0x0000000800000000))

#define RGX_FEATURE_PIPELINED_DATAMASTERS_FEBE_OVERLAP_POS              (36U)
#define RGX_FEATURE_PIPELINED_DATAMASTERS_FEBE_OVERLAP_QWORD_BITPOS     (36U)
#define RGX_FEATURE_PIPELINED_DATAMASTERS_FEBE_OVERLAP_ARRAY_INDEX      (0U)
#define RGX_FEATURE_PIPELINED_DATAMASTERS_FEBE_OVERLAP_BIT_MASK         (IMG_UINT64_C(0x0000001000000000))

#define RGX_FEATURE_PM_BYTE_ALIGNED_BASE_ADDRESSES_POS                  (37U)
#define RGX_FEATURE_PM_BYTE_ALIGNED_BASE_ADDRESSES_QWORD_BITPOS         (37U)
#define RGX_FEATURE_PM_BYTE_ALIGNED_BASE_ADDRESSES_ARRAY_INDEX          (0U)
#define RGX_FEATURE_PM_BYTE_ALIGNED_BASE_ADDRESSES_BIT_MASK             (IMG_UINT64_C(0x0000002000000000))

#define RGX_FEATURE_RISCV_CATAPULT_POS                                  (38U)
#define RGX_FEATURE_RISCV_CATAPULT_QWORD_BITPOS                         (38U)
#define RGX_FEATURE_RISCV_CATAPULT_ARRAY_INDEX                          (0U)
#define RGX_FEATURE_RISCV_CATAPULT_BIT_MASK                             (IMG_UINT64_C(0x0000004000000000))

#define RGX_FEATURE_RISCV_DUAL_LOCKSTEP_POS                             (39U)
#define RGX_FEATURE_RISCV_DUAL_LOCKSTEP_QWORD_BITPOS                    (39U)
#define RGX_FEATURE_RISCV_DUAL_LOCKSTEP_ARRAY_INDEX                     (0U)
#define RGX_FEATURE_RISCV_DUAL_LOCKSTEP_BIT_MASK                        (IMG_UINT64_C(0x0000008000000000))

#define RGX_FEATURE_RISCV_FW_PROCESSOR_POS                              (40U)
#define RGX_FEATURE_RISCV_FW_PROCESSOR_QWORD_BITPOS                     (40U)
#define RGX_FEATURE_RISCV_FW_PROCESSOR_ARRAY_INDEX                      (0U)
#define RGX_FEATURE_RISCV_FW_PROCESSOR_BIT_MASK                         (IMG_UINT64_C(0x0000010000000000))

#define RGX_FEATURE_RT_RAC_PER_SPU_POS                                  (41U)
#define RGX_FEATURE_RT_RAC_PER_SPU_QWORD_BITPOS                         (41U)
#define RGX_FEATURE_RT_RAC_PER_SPU_ARRAY_INDEX                          (0U)
#define RGX_FEATURE_RT_RAC_PER_SPU_BIT_MASK                             (IMG_UINT64_C(0x0000020000000000))

#define RGX_FEATURE_S7_CACHE_HIERARCHY_POS                              (42U)
#define RGX_FEATURE_S7_CACHE_HIERARCHY_QWORD_BITPOS                     (42U)
#define RGX_FEATURE_S7_CACHE_HIERARCHY_ARRAY_INDEX                      (0U)
#define RGX_FEATURE_S7_CACHE_HIERARCHY_BIT_MASK                         (IMG_UINT64_C(0x0000040000000000))

#define RGX_FEATURE_S7_TOP_INFRASTRUCTURE_POS                           (43U)
#define RGX_FEATURE_S7_TOP_INFRASTRUCTURE_QWORD_BITPOS                  (43U)
#define RGX_FEATURE_S7_TOP_INFRASTRUCTURE_ARRAY_INDEX                   (0U)
#define RGX_FEATURE_S7_TOP_INFRASTRUCTURE_BIT_MASK                      (IMG_UINT64_C(0x0000080000000000))

#define RGX_FEATURE_SAFETY_IRQ_POS                                      (44U)
#define RGX_FEATURE_SAFETY_IRQ_QWORD_BITPOS                             (44U)
#define RGX_FEATURE_SAFETY_IRQ_ARRAY_INDEX                              (0U)
#define RGX_FEATURE_SAFETY_IRQ_BIT_MASK                                 (IMG_UINT64_C(0x0000100000000000))

#define RGX_FEATURE_SAFETY_SELF_TEST_POS                                (45U)
#define RGX_FEATURE_SAFETY_SELF_TEST_QWORD_BITPOS                       (45U)
#define RGX_FEATURE_SAFETY_SELF_TEST_ARRAY_INDEX                        (0U)
#define RGX_FEATURE_SAFETY_SELF_TEST_BIT_MASK                           (IMG_UINT64_C(0x0000200000000000))

#define RGX_FEATURE_SCALABLE_VDM_GPP_POS                                (46U)
#define RGX_FEATURE_SCALABLE_VDM_GPP_QWORD_BITPOS                       (46U)
#define RGX_FEATURE_SCALABLE_VDM_GPP_ARRAY_INDEX                        (0U)
#define RGX_FEATURE_SCALABLE_VDM_GPP_BIT_MASK                           (IMG_UINT64_C(0x0000400000000000))

#define RGX_FEATURE_SIGNAL_SNOOPING_POS                                 (47U)
#define RGX_FEATURE_SIGNAL_SNOOPING_QWORD_BITPOS                        (47U)
#define RGX_FEATURE_SIGNAL_SNOOPING_ARRAY_INDEX                         (0U)
#define RGX_FEATURE_SIGNAL_SNOOPING_BIT_MASK                            (IMG_UINT64_C(0x0000800000000000))

#define RGX_FEATURE_SLC_SIZE_ADJUSTMENT_POS                             (48U)
#define RGX_FEATURE_SLC_SIZE_ADJUSTMENT_QWORD_BITPOS                    (48U)
#define RGX_FEATURE_SLC_SIZE_ADJUSTMENT_ARRAY_INDEX                     (0U)
#define RGX_FEATURE_SLC_SIZE_ADJUSTMENT_BIT_MASK                        (IMG_UINT64_C(0x0001000000000000))

#define RGX_FEATURE_SLC_VIVT_POS                                        (49U)
#define RGX_FEATURE_SLC_VIVT_QWORD_BITPOS                               (49U)
#define RGX_FEATURE_SLC_VIVT_ARRAY_INDEX                                (0U)
#define RGX_FEATURE_SLC_VIVT_BIT_MASK                                   (IMG_UINT64_C(0x0002000000000000))

#define RGX_FEATURE_SOC_TIMER_POS                                       (50U)
#define RGX_FEATURE_SOC_TIMER_QWORD_BITPOS                              (50U)
#define RGX_FEATURE_SOC_TIMER_ARRAY_INDEX                               (0U)
#define RGX_FEATURE_SOC_TIMER_BIT_MASK                                  (IMG_UINT64_C(0x0004000000000000))

#define RGX_FEATURE_SPU_ARCH_CLOCK_GATING_POS                           (51U)
#define RGX_FEATURE_SPU_ARCH_CLOCK_GATING_QWORD_BITPOS                  (51U)
#define RGX_FEATURE_SPU_ARCH_CLOCK_GATING_ARRAY_INDEX                   (0U)
#define RGX_FEATURE_SPU_ARCH_CLOCK_GATING_BIT_MASK                      (IMG_UINT64_C(0x0008000000000000))

#define RGX_FEATURE_SYS_BUS_SECURE_RESET_POS                            (52U)
#define RGX_FEATURE_SYS_BUS_SECURE_RESET_QWORD_BITPOS                   (52U)
#define RGX_FEATURE_SYS_BUS_SECURE_RESET_ARRAY_INDEX                    (0U)
#define RGX_FEATURE_SYS_BUS_SECURE_RESET_BIT_MASK                       (IMG_UINT64_C(0x0010000000000000))

#define RGX_FEATURE_SYS_PARITY_POS                                      (53U)
#define RGX_FEATURE_SYS_PARITY_QWORD_BITPOS                             (53U)
#define RGX_FEATURE_SYS_PARITY_ARRAY_INDEX                              (0U)
#define RGX_FEATURE_SYS_PARITY_BIT_MASK                                 (IMG_UINT64_C(0x0020000000000000))

#define RGX_FEATURE_TDM_PDS_CHECKSUM_POS                                (54U)
#define RGX_FEATURE_TDM_PDS_CHECKSUM_QWORD_BITPOS                       (54U)
#define RGX_FEATURE_TDM_PDS_CHECKSUM_ARRAY_INDEX                        (0U)
#define RGX_FEATURE_TDM_PDS_CHECKSUM_BIT_MASK                           (IMG_UINT64_C(0x0040000000000000))

#define RGX_FEATURE_TDM_SLC_MMU_AUTO_CACHE_OPS_POS                      (55U)
#define RGX_FEATURE_TDM_SLC_MMU_AUTO_CACHE_OPS_QWORD_BITPOS             (55U)
#define RGX_FEATURE_TDM_SLC_MMU_AUTO_CACHE_OPS_ARRAY_INDEX              (0U)
#define RGX_FEATURE_TDM_SLC_MMU_AUTO_CACHE_OPS_BIT_MASK                 (IMG_UINT64_C(0x0080000000000000))

#define RGX_FEATURE_TESSELLATION_POS                                    (56U)
#define RGX_FEATURE_TESSELLATION_QWORD_BITPOS                           (56U)
#define RGX_FEATURE_TESSELLATION_ARRAY_INDEX                            (0U)
#define RGX_FEATURE_TESSELLATION_BIT_MASK                               (IMG_UINT64_C(0x0100000000000000))

#define RGX_FEATURE_TILE_REGION_PROTECTION_POS                          (57U)
#define RGX_FEATURE_TILE_REGION_PROTECTION_QWORD_BITPOS                 (57U)
#define RGX_FEATURE_TILE_REGION_PROTECTION_ARRAY_INDEX                  (0U)
#define RGX_FEATURE_TILE_REGION_PROTECTION_BIT_MASK                     (IMG_UINT64_C(0x0200000000000000))

#define RGX_FEATURE_TPU_CEM_DATAMASTER_GLOBAL_REGISTERS_POS             (58U)
#define RGX_FEATURE_TPU_CEM_DATAMASTER_GLOBAL_REGISTERS_QWORD_BITPOS    (58U)
#define RGX_FEATURE_TPU_CEM_DATAMASTER_GLOBAL_REGISTERS_ARRAY_INDEX     (0U)
#define RGX_FEATURE_TPU_CEM_DATAMASTER_GLOBAL_REGISTERS_BIT_MASK        (IMG_UINT64_C(0x0400000000000000))

#define RGX_FEATURE_TPU_DM_GLOBAL_REGISTERS_POS                         (59U)
#define RGX_FEATURE_TPU_DM_GLOBAL_REGISTERS_QWORD_BITPOS                (59U)
#define RGX_FEATURE_TPU_DM_GLOBAL_REGISTERS_ARRAY_INDEX                 (0U)
#define RGX_FEATURE_TPU_DM_GLOBAL_REGISTERS_BIT_MASK                    (IMG_UINT64_C(0x0800000000000000))

#define RGX_FEATURE_USC_INSTRUCTION_CACHE_AUTO_INVALIDATE_POS           (60U)
#define RGX_FEATURE_USC_INSTRUCTION_CACHE_AUTO_INVALIDATE_QWORD_BITPOS  (60U)
#define RGX_FEATURE_USC_INSTRUCTION_CACHE_AUTO_INVALIDATE_ARRAY_INDEX   (0U)
#define RGX_FEATURE_USC_INSTRUCTION_CACHE_AUTO_INVALIDATE_BIT_MASK      (IMG_UINT64_C(0x1000000000000000))

#define RGX_FEATURE_USC_TIMER_POS                                       (61U)
#define RGX_FEATURE_USC_TIMER_QWORD_BITPOS                              (61U)
#define RGX_FEATURE_USC_TIMER_ARRAY_INDEX                               (0U)
#define RGX_FEATURE_USC_TIMER_BIT_MASK                                  (IMG_UINT64_C(0x2000000000000000))

#define RGX_FEATURE_VDM_DRAWINDIRECT_POS                                (62U)
#define RGX_FEATURE_VDM_DRAWINDIRECT_QWORD_BITPOS                       (62U)
#define RGX_FEATURE_VDM_DRAWINDIRECT_ARRAY_INDEX                        (0U)
#define RGX_FEATURE_VDM_DRAWINDIRECT_BIT_MASK                           (IMG_UINT64_C(0x4000000000000000))

#define RGX_FEATURE_VDM_OBJECT_LEVEL_LLS_POS                            (63U)
#define RGX_FEATURE_VDM_OBJECT_LEVEL_LLS_QWORD_BITPOS                   (63U)
#define RGX_FEATURE_VDM_OBJECT_LEVEL_LLS_ARRAY_INDEX                    (0U)
#define RGX_FEATURE_VDM_OBJECT_LEVEL_LLS_BIT_MASK                       (IMG_UINT64_C(0x8000000000000000))

#define RGX_FEATURE_WATCHDOG_TIMER_POS                                  (64U)
#define RGX_FEATURE_WATCHDOG_TIMER_QWORD_BITPOS                         (0U)
#define RGX_FEATURE_WATCHDOG_TIMER_ARRAY_INDEX                          (1U)
#define RGX_FEATURE_WATCHDOG_TIMER_BIT_MASK                             (IMG_UINT64_C(0x0000000000000001))

#define RGX_FEATURE_WORKGROUP_PROTECTION_POS                            (65U)
#define RGX_FEATURE_WORKGROUP_PROTECTION_QWORD_BITPOS                   (1U)
#define RGX_FEATURE_WORKGROUP_PROTECTION_ARRAY_INDEX                    (1U)
#define RGX_FEATURE_WORKGROUP_PROTECTION_BIT_MASK                       (IMG_UINT64_C(0x0000000000000002))

#define RGX_FEATURE_WORKGROUP_PROTECTION_SMP_POS                        (66U)
#define RGX_FEATURE_WORKGROUP_PROTECTION_SMP_QWORD_BITPOS               (2U)
#define RGX_FEATURE_WORKGROUP_PROTECTION_SMP_ARRAY_INDEX                (1U)
#define RGX_FEATURE_WORKGROUP_PROTECTION_SMP_BIT_MASK                   (IMG_UINT64_C(0x0000000000000004))

#define RGX_FEATURE_ZLS_CHECKSUM_POS                                    (67U)
#define RGX_FEATURE_ZLS_CHECKSUM_QWORD_BITPOS                           (3U)
#define RGX_FEATURE_ZLS_CHECKSUM_ARRAY_INDEX                            (1U)
#define RGX_FEATURE_ZLS_CHECKSUM_BIT_MASK                               (IMG_UINT64_C(0x0000000000000008))

#define RGX_FEATURE_PM_REGISTER_CONFIG_MODE_POS                         (68U)
#define RGX_FEATURE_PM_REGISTER_CONFIG_MODE_QWORD_BITPOS                (4U)
#define RGX_FEATURE_PM_REGISTER_CONFIG_MODE_ARRAY_INDEX                 (1U)
#define RGX_FEATURE_PM_REGISTER_CONFIG_MODE_BIT_MASK                    (IMG_UINT64_C(0x0000000000000010))


/******************************************************************************
 * Defines for each feature with values used
 * for handling the corresponding values
 *****************************************************************************/

#define RGX_FEATURE_CDM_CONTROL_STREAM_FORMAT_MAX_VALUE_IDX             (3U)
#define RGX_FEATURE_CONTEXT_SWITCH_3D_LEVEL_MAX_VALUE_IDX               (3U)
#define RGX_FEATURE_ECC_RAMS_MAX_VALUE_IDX                              (3U)
#define RGX_FEATURE_FAULT_DECODE_VERSION_MAX_VALUE_IDX                  (4U)
#define RGX_FEATURE_FBCDC_MAX_VALUE_IDX                                 (3U)
#define RGX_FEATURE_FBCDC_ALGORITHM_MAX_VALUE_IDX                       (3U)
#define RGX_FEATURE_FBCDC_ARCHITECTURE_MAX_VALUE_IDX                    (2U)
#define RGX_FEATURE_FBC_MAX_DEFAULT_DESCRIPTORS_MAX_VALUE_IDX           (3U)
#define RGX_FEATURE_FBC_MAX_LARGE_DESCRIPTORS_MAX_VALUE_IDX             (3U)
#define RGX_FEATURE_HOST_SECURITY_VERSION_MAX_VALUE_IDX                 (7U)
#define RGX_FEATURE_LAYOUT_MARS_MAX_VALUE_IDX                           (2U)
#define RGX_FEATURE_MAX_TPU_PER_SPU_MAX_VALUE_IDX                       (4U)
#define RGX_FEATURE_META_MAX_VALUE_IDX                                  (2U)
#define RGX_FEATURE_META_COREMEM_BANKS_MAX_VALUE_IDX                    (2U)
#define RGX_FEATURE_META_COREMEM_SIZE_MAX_VALUE_IDX                     (3U)
#define RGX_FEATURE_META_DMA_CHANNEL_COUNT_MAX_VALUE_IDX                (3U)
#define RGX_FEATURE_MMU_VERSION_MAX_VALUE_IDX                           (3U)
#define RGX_FEATURE_NUM_CLUSTERS_MAX_VALUE_IDX                          (9U)
#define RGX_FEATURE_NUM_ISP_IPP_PIPES_MAX_VALUE_IDX                     (10U)
#define RGX_FEATURE_NUM_ISP_PER_SPU_MAX_VALUE_IDX                       (4U)
#define RGX_FEATURE_NUM_MEMBUS_MAX_VALUE_IDX                            (5U)
#define RGX_FEATURE_NUM_OSIDS_MAX_VALUE_IDX                             (3U)
#define RGX_FEATURE_NUM_SPU_MAX_VALUE_IDX                               (5U)
#define RGX_FEATURE_NUM_SPU_CHAINS_MAX_VALUE_IDX                        (2U)
#define RGX_FEATURE_PBE_PER_SPU_MAX_VALUE_IDX                           (3U)
#define RGX_FEATURE_PERF_COUNTER_VERSION_MAX_VALUE_IDX                  (4U)
#define RGX_FEATURE_PHYS_BUS_WIDTH_MAX_VALUE_IDX                        (2U)
#define RGX_FEATURE_PIPELINED_DATAMASTERS_VERSION_MAX_VALUE_IDX         (4U)
#define RGX_FEATURE_POWER_ISLAND_GRANULARITY_MAX_VALUE_IDX              (3U)
#define RGX_FEATURE_POWER_ISLAND_VERSION_MAX_VALUE_IDX                  (7U)
#define RGX_FEATURE_RAY_TRACING_ARCH_MAX_VALUE_IDX                      (3U)
#define RGX_FEATURE_RENDER_TARGET_XY_MAX_MAX_VALUE_IDX                  (3U)
#define RGX_FEATURE_SCALABLE_TE_ARCH_MAX_VALUE_IDX                      (4U)
#define RGX_FEATURE_SCALABLE_VCE_MAX_VALUE_IDX                          (5U)
#define RGX_FEATURE_SLC_BANKS_MAX_VALUE_IDX                             (6U)
#define RGX_FEATURE_SLC_CACHE_LINE_SIZE_BITS_MAX_VALUE_IDX              (2U)
#define RGX_FEATURE_SLC_SIZE_IN_KILOBYTES_MAX_VALUE_IDX                 (8U)
#define RGX_FEATURE_SPU0_RAC_PRESENT_MAX_VALUE_IDX                      (3U)
#define RGX_FEATURE_SPU1_RAC_PRESENT_MAX_VALUE_IDX                      (3U)
#define RGX_FEATURE_SPU2_RAC_PRESENT_MAX_VALUE_IDX                      (3U)
#define RGX_FEATURE_SPU3_RAC_PRESENT_MAX_VALUE_IDX                      (3U)
#define RGX_FEATURE_TB_GPU_COUNT_MAX_VALUE_IDX                          (4U)
#define RGX_FEATURE_TDM_CONTROL_STREAM_FORMAT_MAX_VALUE_IDX             (4U)
#define RGX_FEATURE_TILE_SIZE_X_MAX_VALUE_IDX                           (2U)
#define RGX_FEATURE_TILE_SIZE_Y_MAX_VALUE_IDX                           (2U)
#define RGX_FEATURE_VIRTUAL_ADDRESS_SPACE_BITS_MAX_VALUE_IDX            (2U)

/******************************************************************************
 * Features with values indexes
 *****************************************************************************/

typedef enum _RGX_FEATURE_WITH_VALUE_INDEX_ {
	RGX_FEATURE_CDM_CONTROL_STREAM_FORMAT_IDX,
	RGX_FEATURE_CONTEXT_SWITCH_3D_LEVEL_IDX,
	RGX_FEATURE_ECC_RAMS_IDX,
	RGX_FEATURE_FAULT_DECODE_VERSION_IDX,
	RGX_FEATURE_FBCDC_IDX,
	RGX_FEATURE_FBCDC_ALGORITHM_IDX,
	RGX_FEATURE_FBCDC_ARCHITECTURE_IDX,
	RGX_FEATURE_FBC_MAX_DEFAULT_DESCRIPTORS_IDX,
	RGX_FEATURE_FBC_MAX_LARGE_DESCRIPTORS_IDX,
	RGX_FEATURE_HOST_SECURITY_VERSION_IDX,
	RGX_FEATURE_LAYOUT_MARS_IDX,
	RGX_FEATURE_MAX_TPU_PER_SPU_IDX,
	RGX_FEATURE_META_IDX,
	RGX_FEATURE_META_COREMEM_BANKS_IDX,
	RGX_FEATURE_META_COREMEM_SIZE_IDX,
	RGX_FEATURE_META_DMA_CHANNEL_COUNT_IDX,
	RGX_FEATURE_MMU_VERSION_IDX,
	RGX_FEATURE_NUM_CLUSTERS_IDX,
	RGX_FEATURE_NUM_ISP_IPP_PIPES_IDX,
	RGX_FEATURE_NUM_ISP_PER_SPU_IDX,
	RGX_FEATURE_NUM_MEMBUS_IDX,
	RGX_FEATURE_NUM_OSIDS_IDX,
	RGX_FEATURE_NUM_SPU_IDX,
	RGX_FEATURE_NUM_SPU_CHAINS_IDX,
	RGX_FEATURE_PBE_PER_SPU_IDX,
	RGX_FEATURE_PERF_COUNTER_VERSION_IDX,
	RGX_FEATURE_PHYS_BUS_WIDTH_IDX,
	RGX_FEATURE_PIPELINED_DATAMASTERS_VERSION_IDX,
	RGX_FEATURE_POWER_ISLAND_GRANULARITY_IDX,
	RGX_FEATURE_POWER_ISLAND_VERSION_IDX,
	RGX_FEATURE_RAY_TRACING_ARCH_IDX,
	RGX_FEATURE_RENDER_TARGET_XY_MAX_IDX,
	RGX_FEATURE_SCALABLE_TE_ARCH_IDX,
	RGX_FEATURE_SCALABLE_VCE_IDX,
	RGX_FEATURE_SLC_BANKS_IDX,
	RGX_FEATURE_SLC_CACHE_LINE_SIZE_BITS_IDX,
	RGX_FEATURE_SLC_SIZE_IN_KILOBYTES_IDX,
	RGX_FEATURE_SPU0_RAC_PRESENT_IDX,
	RGX_FEATURE_SPU1_RAC_PRESENT_IDX,
	RGX_FEATURE_SPU2_RAC_PRESENT_IDX,
	RGX_FEATURE_SPU3_RAC_PRESENT_IDX,
	RGX_FEATURE_TB_GPU_COUNT_IDX,
	RGX_FEATURE_TDM_CONTROL_STREAM_FORMAT_IDX,
	RGX_FEATURE_TILE_SIZE_X_IDX,
	RGX_FEATURE_TILE_SIZE_Y_IDX,
	RGX_FEATURE_VIRTUAL_ADDRESS_SPACE_BITS_IDX,
	RGX_FEATURE_WITH_VALUES_MAX_IDX,
} RGX_FEATURE_WITH_VALUE_INDEX;


/******************************************************************************
 * Mask and bit-position macros for ERNs and BRNs
 *****************************************************************************/

#define HW_ERN_65104_POS                                                (0U)
#define HW_ERN_65104_BIT_MASK                                           (IMG_UINT64_C(0x0000000000000001))

#define HW_ERN_69700_POS                                                (1U)
#define HW_ERN_69700_BIT_MASK                                           (IMG_UINT64_C(0x0000000000000002))

#define FIX_HW_BRN_71157_POS                                            (2U)
#define FIX_HW_BRN_71157_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000004))

#define FIX_HW_BRN_71422_POS                                            (3U)
#define FIX_HW_BRN_71422_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000008))

#define FIX_HW_BRN_71960_POS                                            (4U)
#define FIX_HW_BRN_71960_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000010))

#define FIX_HW_BRN_72143_POS                                            (5U)
#define FIX_HW_BRN_72143_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000020))

#define FIX_HW_BRN_72144_POS                                            (6U)
#define FIX_HW_BRN_72144_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000040))

#define FIX_HW_BRN_74812_POS                                            (7U)
#define FIX_HW_BRN_74812_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000080))

#define FIX_HW_BRN_76858_POS                                            (8U)
#define FIX_HW_BRN_76858_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000100))

#define FIX_HW_BRN_77899_POS                                            (9U)
#define FIX_HW_BRN_77899_BIT_MASK                                       (IMG_UINT64_C(0x0000000000000200))

/* Macro used for padding the unavailable values for features with values */
#define RGX_FEATURE_VALUE_INVALID	(0xFFFFFFFEU)

/* Macro used for marking a feature with value as disabled for a specific bvnc */
#define RGX_FEATURE_VALUE_DISABLED	(0xFFFFFFFFU)

#endif /* RGX_BVNC_DEFS_KM_H */
