vendor_name = ModelSim
source_file = 1, F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteA/tb_parteA.vhd
source_file = 1, F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteA/Block4.bdf
source_file = 1, F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteA/parteA.vhd
source_file = 1, F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteA/Waveform.vwf
source_file = 1, F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteA/parteA.tesbench
source_file = 1, parteA.tesbench.vhd
source_file = 1, F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteA/db/parteA.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Block4
instance = comp, \OUT~output\, OUT~output, Block4, 1
instance = comp, \IN~input\, IN~input, Block4, 1
instance = comp, \IN2~input\, IN2~input, Block4, 1
instance = comp, \IN1~input\, IN1~input, Block4, 1
