<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv04_fifo.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv04_fifo.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2012 Ben Skeggs.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining</span>
<span class="cm"> * a copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sublicense, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial</span>
<span class="cm"> * portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE</span>
<span class="cm"> * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</span>
<span class="cm"> * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_util.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>
<span class="cp">#include &quot;nouveau_software.h&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ramfc_desc</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">bits</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ctxs</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ctxp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">regs</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">regp</span><span class="p">;</span>
<span class="p">}</span> <span class="n">nv04_ramfc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">32</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_PUT</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">32</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_GET</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">16</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_INSTANCE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_DCOUNT</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">32</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_STATE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">32</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_FETCH</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">32</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_ENGINE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">32</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL1</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ramfc_desc</span> <span class="o">*</span><span class="n">ramfc_desc</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nv04_fifo_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_chan</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramfc</span><span class="p">;</span>
<span class="p">};</span>

<span class="n">bool</span>
<span class="nf">nv04_fifo_cache_pull</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pull</span> <span class="o">=</span> <span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* In some cases the PFIFO puller may be left in an</span>
<span class="cm">		 * inconsistent state if you try to stop it when it&#39;s</span>
<span class="cm">		 * busy translating handles. Sometimes you get a</span>
<span class="cm">		 * PFIFO_CACHE_ERROR, sometimes it just fails silently</span>
<span class="cm">		 * sending incorrect instance offsets to PGRAPH after</span>
<span class="cm">		 * it&#39;s started up again. To avoid the latter we</span>
<span class="cm">		 * invalidate the most recently calculated instance.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span>
				  <span class="n">NV04_PFIFO_CACHE1_PULL0_HASH_BUSY</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timeout idling the PFIFO puller.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">)</span> <span class="o">&amp;</span>
				 <span class="n">NV04_PFIFO_CACHE1_PULL0_HASH_FAILED</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_0</span><span class="p">,</span>
				     <span class="n">NV_PFIFO_INTR_CACHE_ERROR</span><span class="p">);</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_HASH</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">pull</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_fifo_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_chan</span> <span class="o">*</span><span class="n">fctx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">fctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">fctx</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fctx</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* map channel control registers */</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span>
			     <span class="n">NV03_USER</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">),</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* initialise default fifo context */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">+</span>
				      <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="mi">32</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				      <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">pushbuf_base</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">pushbuf_base</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">pushbuf</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES</span> <span class="o">|</span>
				   <span class="n">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES</span> <span class="o">|</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
				   <span class="n">NV_PFIFO_CACHE1_BIG_ENDIAN</span> <span class="o">|</span>
<span class="cp">#endif</span>
				   <span class="n">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* enable dma mode on the channel */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_MODE</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">),</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">));</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="nl">error:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_fifo_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_chan</span> <span class="o">*</span><span class="n">fctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ramfc_desc</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ramfc_desc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chid</span><span class="p">;</span>

	<span class="cm">/* prevent fifo context switches */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* if this channel is active, replace it with a null context */</span>
	<span class="n">chid</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chid</span> <span class="o">==</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_PUSH</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">regp</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="o">++</span><span class="n">c</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">bits</span><span class="p">);</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_GET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH1</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* restore normal operation, after disabling dma mode */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_MODE</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* clean up */</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span> <span class="cm">/*XXX: nv40 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span><span class="p">);</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_fifo_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">NV_PMC_ENABLE_PFIFO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">NV_PMC_ENABLE_PFIFO</span><span class="p">,</span> <span class="n">NV_PMC_ENABLE_PFIFO</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_DELAY_0</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_DMA_TIMESLICE</span><span class="p">,</span> <span class="mh">0x0101ffff</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_RAMHT</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="cm">/* search 128 */</span> <span class="o">|</span>
				       <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="o">-&gt;</span><span class="n">bits</span> <span class="o">-</span> <span class="mi">9</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
				       <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="o">-&gt;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_RAMRO</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramro</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_RAMFC</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH1</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_0</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_EN_0</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_MODE</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">),</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_fifo_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chid</span><span class="p">;</span>

	<span class="cm">/* prevent context switches and halt fifo operation */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_PUSH</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* store current fifo context in ramfc */</span>
	<span class="n">chid</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span><span class="p">;</span>
	<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">suspend</span> <span class="o">&amp;&amp;</span> <span class="n">chid</span> <span class="o">!=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span> <span class="o">&amp;&amp;</span> <span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nv04_fifo_chan</span> <span class="o">*</span><span class="n">fctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span> <span class="o">=</span> <span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ramfc_desc</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ramfc_desc</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">rm</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">cm</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ctxs</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">rv</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">regp</span><span class="p">)</span> <span class="o">&amp;</span>  <span class="n">rm</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">cv</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_ro32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ctxp</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">cm</span><span class="p">);</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ctxp</span><span class="p">,</span> <span class="n">cv</span> <span class="o">|</span> <span class="p">(</span><span class="n">rv</span> <span class="o">&lt;&lt;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ctxs</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="o">++</span><span class="n">c</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">bits</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_EN_0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span>
<span class="nf">nouveau_fifo_swmthd</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">chid</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="o">*</span><span class="n">pfifo</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">mthd</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x1ffc</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">handled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">engine</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">chid</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">chid</span> <span class="o">&lt;</span> <span class="n">pfifo</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">))</span>
		<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mthd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x0000</span>: <span class="cm">/* bind object to subchannel */</span>
		<span class="n">obj</span> <span class="o">=</span> <span class="n">nouveau_ramht_find</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">obj</span> <span class="o">||</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">engine</span> <span class="o">!=</span> <span class="n">NVOBJ_ENGINE_SW</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">engine</span> <span class="o">=</span> <span class="mh">0x0000000f</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_ENGINE</span><span class="p">,</span> <span class="n">engine</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">engine</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_ENGINE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(((</span><span class="n">engine</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_gpuobj_mthd_call</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">nouveau_software_class</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span>
					      <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">nv_dma_state_err</span><span class="p">(</span><span class="n">u32</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">desc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;NONE&quot;</span><span class="p">,</span> <span class="s">&quot;CALL_SUBR_ACTIVE&quot;</span><span class="p">,</span> <span class="s">&quot;INVALID_MTHD&quot;</span><span class="p">,</span> <span class="s">&quot;RET_SUBR_INACTIVE&quot;</span><span class="p">,</span>
		<span class="s">&quot;INVALID_CMD&quot;</span><span class="p">,</span> <span class="s">&quot;IB_EMPTY&quot;</span><span class="cm">/* NV50+ */</span><span class="p">,</span> <span class="s">&quot;MEM_FAULT&quot;</span><span class="p">,</span> <span class="s">&quot;UNK&quot;</span>
	<span class="p">};</span>
	<span class="k">return</span> <span class="n">desc</span><span class="p">[(</span><span class="n">state</span> <span class="o">&gt;&gt;</span> <span class="mi">29</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">];</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_fifo_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="o">*</span><span class="n">pfifo</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">status</span><span class="p">,</span> <span class="n">reassign</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">reassign</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">status</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_0</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cnt</span><span class="o">++</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">chid</span><span class="p">,</span> <span class="n">get</span><span class="p">;</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">chid</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pfifo</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">;</span>
		<span class="n">get</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_GET</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NV_PFIFO_INTR_CACHE_ERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

			<span class="cm">/* NV_PFIFO_CACHE1_GET actually goes to 0xffc before</span>
<span class="cm">			 * wrapping on my G80 chips, but CACHE1 isn&#39;t big</span>
<span class="cm">			 * enough for this much data.. Tests show that it</span>
<span class="cm">			 * wraps around to the start at GET=0x800.. No clue</span>
<span class="cm">			 * as to why..</span>
<span class="cm">			 */</span>
			<span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">get</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&lt;</span> <span class="n">NV_40</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">mthd</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
					<span class="n">NV04_PFIFO_CACHE1_METHOD</span><span class="p">(</span><span class="n">ptr</span><span class="p">));</span>
				<span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
					<span class="n">NV04_PFIFO_CACHE1_DATA</span><span class="p">(</span><span class="n">ptr</span><span class="p">));</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">mthd</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
					<span class="n">NV40_PFIFO_CACHE1_METHOD</span><span class="p">(</span><span class="n">ptr</span><span class="p">));</span>
				<span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
					<span class="n">NV40_PFIFO_CACHE1_DATA</span><span class="p">(</span><span class="n">ptr</span><span class="p">));</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_fifo_swmthd</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO_CACHE_ERROR - Ch %d/%d &quot;</span>
					     <span class="s">&quot;Mthd 0x%04x Data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">chid</span><span class="p">,</span> <span class="p">(</span><span class="n">mthd</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span> <span class="n">mthd</span> <span class="o">&amp;</span> <span class="mh">0x1ffc</span><span class="p">,</span>
					<span class="n">data</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_PUSH</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_0</span><span class="p">,</span>
						<span class="n">NV_PFIFO_INTR_CACHE_ERROR</span><span class="p">);</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_GET</span><span class="p">,</span> <span class="n">get</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH0</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_HASH</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_PUSH</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_DMA_PUSH</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

			<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PFIFO_INTR_CACHE_ERROR</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NV_PFIFO_INTR_DMA_PUSHER</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">dma_get</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003244</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">dma_put</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003240</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">push</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003220</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">state</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003228</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">==</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">ho_get</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003328</span><span class="p">);</span>
				<span class="n">u32</span> <span class="n">ho_put</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003320</span><span class="p">);</span>
				<span class="n">u32</span> <span class="n">ib_get</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003334</span><span class="p">);</span>
				<span class="n">u32</span> <span class="n">ib_put</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003330</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_ratelimit</span><span class="p">())</span>
					<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO_DMA_PUSHER - Ch %d Get 0x%02x%08x &quot;</span>
					     <span class="s">&quot;Put 0x%02x%08x IbGet 0x%08x IbPut 0x%08x &quot;</span>
					     <span class="s">&quot;State 0x%08x (err: %s) Push 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						<span class="n">chid</span><span class="p">,</span> <span class="n">ho_get</span><span class="p">,</span> <span class="n">dma_get</span><span class="p">,</span> <span class="n">ho_put</span><span class="p">,</span>
						<span class="n">dma_put</span><span class="p">,</span> <span class="n">ib_get</span><span class="p">,</span> <span class="n">ib_put</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span>
						<span class="n">nv_dma_state_err</span><span class="p">(</span><span class="n">state</span><span class="p">),</span>
						<span class="n">push</span><span class="p">);</span>

				<span class="cm">/* METHOD_COUNT, in DMA_STATE on earlier chipsets */</span>
				<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003364</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">dma_get</span> <span class="o">!=</span> <span class="n">dma_put</span> <span class="o">||</span> <span class="n">ho_get</span> <span class="o">!=</span> <span class="n">ho_put</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003244</span><span class="p">,</span> <span class="n">dma_put</span><span class="p">);</span>
					<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003328</span><span class="p">,</span> <span class="n">ho_put</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ib_get</span> <span class="o">!=</span> <span class="n">ib_put</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003334</span><span class="p">,</span> <span class="n">ib_put</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO_DMA_PUSHER - Ch %d Get 0x%08x &quot;</span>
					     <span class="s">&quot;Put 0x%08x State 0x%08x (err: %s) Push 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">chid</span><span class="p">,</span> <span class="n">dma_get</span><span class="p">,</span> <span class="n">dma_put</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span>
					<span class="n">nv_dma_state_err</span><span class="p">(</span><span class="n">state</span><span class="p">),</span> <span class="n">push</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">dma_get</span> <span class="o">!=</span> <span class="n">dma_put</span><span class="p">)</span>
					<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003244</span><span class="p">,</span> <span class="n">dma_put</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003228</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003220</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002100</span><span class="p">,</span> <span class="n">NV_PFIFO_INTR_DMA_PUSHER</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PFIFO_INTR_DMA_PUSHER</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NV_PFIFO_INTR_SEMAPHORE</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">sem</span><span class="p">;</span>

			<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PFIFO_INTR_SEMAPHORE</span><span class="p">;</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_0</span><span class="p">,</span>
				<span class="n">NV_PFIFO_INTR_SEMAPHORE</span><span class="p">);</span>

			<span class="n">sem</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFIFO_CACHE1_SEMAPHORE</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFIFO_CACHE1_SEMAPHORE</span><span class="p">,</span> <span class="n">sem</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_GET</span><span class="p">,</span> <span class="n">get</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFIFO_CACHE1_PULL0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">==</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x00000010</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">nv50_fb_vm_trap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nouveau_ratelimit</span><span class="p">());</span>
				<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000010</span><span class="p">;</span>
				<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002100</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_ratelimit</span><span class="p">())</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO_INTR 0x%08x - Ch %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">status</span><span class="p">,</span> <span class="n">chid</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_INTR_0</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="n">reassign</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO still angry after %d spins, halt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cnt</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x2140</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_INTR_0</span><span class="p">,</span> <span class="n">NV_PMC_INTR_0_PFIFO_PENDING</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_fifo_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_fifo_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_fifo_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv04_fifo_destroy</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv04_fifo_init</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv04_fifo_fini</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv04_fifo_context_new</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv04_fifo_context_del</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">ramfc_desc</span> <span class="o">=</span> <span class="n">nv04_ramfc</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">;</span>

	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">nv04_fifo_isr</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
