* Z:\mnt\design.r\spice\examples\8046.asc
V1 IN 0 12
C1 N001 0 1µ
R1 N003 0 8.45K
C2 OUT 0 100µ Rser=10m
Rload OUT 0 12.5
? Missing component
.tran 2.5m startup
.lib LTM8046.sub
.backanno
.end
