{"vcs1":{"timestamp_begin":1680987313.611203240, "rt":0.34, "ut":0.16, "st":0.07}}
{"vcselab":{"timestamp_begin":1680987314.012566157, "rt":0.40, "ut":0.25, "st":0.08}}
{"link":{"timestamp_begin":1680987314.467956867, "rt":0.19, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680987313.269796485}
{"VCS_COMP_START_TIME": 1680987313.269796485}
{"VCS_COMP_END_TIME": 1680987314.720899365}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 222604}}
