<div align="center"> <h1>ğŸ› ï¸ Task 2 â€“ Practical BabySoC Functional Modelling </h1></div>

## ğŸ“Œ Overview  
This task focuses on the **practical side of BabySoC design** through functional modelling.  
Using **Icarus Verilog (iverilog)** and **GTKWave**, I compiled and simulated BabySoC modules to analyze their behavior.  
The goal was to validate **reset, clocking, and dataflow** operations before moving into RTL and physical design stages.  

---

## ğŸ§© Step 1 â€“ Repository Setup

Start by cloning the official BabySoC repository and navigating into it:

```bash
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/
ls
```
Youâ€™ll see directories such as `src/`, `output/`, and a `Makefile`.

## ğŸ§± Step 2 â€“ Explore Source Modules

List the available modules:

```bash
ls src/
ls src/module/
```

These are the key RTL modules of the BabySoC:

<div align="center">

| File           | Description                                     |
| -------------- | ----------------------------------------------- |
| `rvmyth.tlv`   | TL-Verilog RISC-V core (converted to Verilog).  |
| `avsddac.v`    | 10-bit DAC converting digital output to analog. |
| `avsdpll.v`    | PLL generating stable internal clock.           |
| `clk_gate.v`   | Clock-gating for low-power operation.           |
| `vsdbabysoc.v` | Top-level integration of CPU + PLL + DAC.       |
| `testbench.v`  | Stimulus generator and monitor for simulation.  |
</div>

---

## ğŸ§  Step 3 â€“ Set Up Python Environment & SandPiper SaaS

The RISC-V core (`rvmyth.tlv`) needs to be converted from TL-Verilog to standard Verilog.

```bash
python3 -m venv sp_env
source sp_env/bin/activate
pip install pyyaml click sandpiper-saas
sandpiper-saas -i ./src/module/rvmyth.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
```
<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/blob/main/Task%202/Images/Screenshot%20from%202025-10-04%2019-13-56.png?raw=true" width="600"/>
</p>

This produces `rvmyth.v` inside the `src/module/` directory.

---

## â–¶ï¸ Step 4 â€“ Pre-Synthesis Simulation

### ğŸ”¹Pre-Synthesis Simulation

```bash
mkdir -p output/pre_synth_sim

iverilog -o output/pre_synth_sim/pre_synth_sim.out \
  -DPRE_SYNTH_SIM \
  -I src/include -I src/module \
  src/module/testbench.v

cd output/pre_synth_sim
./pre_synth_sim.out
```
- ğŸ“Š View in GTKWave:

```bash
gtkwave pre_synth_sim.vcd
```

<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/blob/main/Task%202/Images/Screenshot%20from%202025-10-04%2021-00-46.png?raw=true" width="600"/>
</p>

---
## â–¶ï¸ Step 5 â€“ Waveform Analysis

<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/blob/main/Task%202/Images/GTKWave_Output.png?raw=true" width="600"/>
</p>

### ğŸ“˜ Overview
This document presents an analysis of the **PLL (Phase-Locked Loop)** waveform obtained from the pre-synthesis simulation (`pre_synth_sim.vcd`).  
The captured waveform was viewed using **GTKWave** and focuses on reference (`REF`), VCO control, enable logic, and real-valued analog feedback variables.

### âš™ï¸ Key Results

| Parameter | Value | Notes |
|------------|--------|-------|
| **period** | ~35.4 ns | â†’ ~28.3 MHz output frequency |
| **refpd** | ~283 ns | Reference period difference |
| **Lock** | âœ… Achieved | Stable output and DAC feedback |


### ğŸ“Š Signal Observations

| Signal | Description | Behavior |
|--------|--------------|-----------|
| **CLK** | Main simulation clock | Stable toggling, consistent period |
| **EN** | PLL enable | `1` â†’ PLL active |
| **ENb_VCO** | VCO enable | `1` â†’ Active |
| **ENb_CP** | Charge pump enable | `x` â†’ Likely uninitialized |
| **REF** | Reference clock | Logic `0` (steady phase) |
| **VCO_IN** | Internal control | Regular toggling for feedback |
| **OUT[9:0]** | Analog output | Stabilizes from ~0.18 â†’ 0.09 |
| **Dext[10:0]** | DAC output | Decreasing ramp (0x9E â†’ 0x88) |

---
## ğŸ“œ Step 7 â€“ Results Summary

| Stage                     | Tool                     | Outcome                          |
| ------------------------- | ------------------------ | -------------------------------- |
| Functional Modelling      | Icarus Verilog + GTKWave | Verified SoC logic               |
| Visualization             | GTKWave                  | Observed clocks, resets, outputs |


## ğŸ§¾ Key Insights & Learnings

* TL-Verilog â†’ Verilog translation enables modular reuse.
* Functional simulation validates SoC logic before synthesis.
* Open-source tools (Icarus, GTKWave) form a complete verification chain.

## ğŸ§© Conclusion

This completes the functional modelling phase of the BabySoC under Week 2 of the RISC-V SoC Tapeout Journey.
We have:
Successfully generated Verilog from TLV,
Verified logical behavior in pre-synthesis simulation,

---
âœï¸ *Prepared by:<br>  
**RAGUL T â€” RISC-V SoC Tapeout (VSD)**  

<div align="center">
ğŸŒŸ<b>End of Task 2 â€” Successfully Completed!</b> ğŸŒŸ
</div>




