==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.592 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.6 seconds. CPU system time: 0.65 seconds. Elapsed time: 2.79 seconds; current allocated memory: 91.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:39:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 1.05 seconds. Elapsed time: 3.49 seconds; current allocated memory: 93.522 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 99.873 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 107.993 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:39).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 136.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.080 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_ar_arready' (axi_slave_lite_reg.cpp:43) within the last cycle (II = 1). Please consider increasing the initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register read on port 's_ar_araddr' (axi_slave_lite_reg.cpp:31) within the first cycle (II = 1). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 134.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bresp' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.64 seconds. CPU system time: 0.57 seconds. Elapsed time: 2.72 seconds; current allocated memory: 91.775 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:39:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.05 seconds; current allocated memory: 93.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.573 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 99.932 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.052 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:39).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 136.666 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.209 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_r_rready'.
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rdata' (axi_slave_lite_reg.cpp:39).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rresp' (axi_slave_lite_reg.cpp:40).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '1'.
WARNING: [SCHED 204-36] Invalid protocol '0': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_b_bvalid'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '0'.
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_ar_arready' (axi_slave_lite_reg.cpp:44) within the last cycle (II = 1). Please consider increasing the initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register read on port 's_ar_araddr' (axi_slave_lite_reg.cpp:31) within the first cycle (II = 1). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 134.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bresp' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.68 seconds; current allocated memory: 91.776 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:39:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.17 seconds; current allocated memory: 93.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 99.963 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.085 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:39).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 136.704 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_r_rready'.
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rdata' (axi_slave_lite_reg.cpp:39).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rresp' (axi_slave_lite_reg.cpp:40).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '1'.
WARNING: [SCHED 204-36] Invalid protocol '0': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_b_bvalid'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '0'.
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_ar_arready' (axi_slave_lite_reg.cpp:44) within the last cycle (II = 1). Please consider increasing the initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register read on port 's_ar_araddr' (axi_slave_lite_reg.cpp:31) within the first cycle (II = 1). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 134.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bresp' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.6 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.62 seconds; current allocated memory: 91.776 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:39:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.13 seconds; current allocated memory: 93.603 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 99.964 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.085 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:39).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 136.700 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.213 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_r_rready'.
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rdata' (axi_slave_lite_reg.cpp:39).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rresp' (axi_slave_lite_reg.cpp:40).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '1'.
WARNING: [SCHED 204-36] Invalid protocol '0': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_b_bvalid'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '0'.
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_ar_arready' (axi_slave_lite_reg.cpp:44) within the last cycle (II = 1). Please consider increasing the initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register read on port 's_ar_araddr' (axi_slave_lite_reg.cpp:31) within the first cycle (II = 1). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 134.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bresp' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 106.597 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.82 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.75 seconds; current allocated memory: 107.778 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:39:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.17 seconds; current allocated memory: 109.603 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 109.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 115.983 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 124.096 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:39).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 152.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 150.204 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_r_rready'.
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rvalid' (axi_slave_lite_reg.cpp:45).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rdata' (axi_slave_lite_reg.cpp:39).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rresp' (axi_slave_lite_reg.cpp:40).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '1'.
WARNING: [SCHED 204-36] Invalid protocol '0': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_b_bvalid' (axi_slave_lite_reg.cpp:75).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '0'.
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_ar_arready' (axi_slave_lite_reg.cpp:49) within the last cycle (II = 1). Please consider increasing the initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register read on port 's_ar_araddr' (axi_slave_lite_reg.cpp:30) within the first cycle (II = 1). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 150.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 151.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 106.597 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.81 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.87 seconds; current allocated memory: 107.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:39:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.21 seconds; current allocated memory: 109.603 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 109.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 115.975 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 124.098 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:39).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 152.711 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 150.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_r_rready'.
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rvalid' (axi_slave_lite_reg.cpp:45).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rdata' (axi_slave_lite_reg.cpp:39).
WARNING: [SCHED 204-36] Invalid protocol '1': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_r_rresp' (axi_slave_lite_reg.cpp:40).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '1'.
WARNING: [SCHED 204-36] Invalid protocol '0': additional 'wait'(s) required after the multi-cycle operation:
   register read on port 's_b_bready'.
WARNING: [SCHED 204-36] Invalid protocol '0': additional 'wait'(s) required after the multi-cycle operation:
   register write on port 's_b_bvalid' (axi_slave_lite_reg.cpp:75).
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '0'.
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_ar_arready' (axi_slave_lite_reg.cpp:49) within the last cycle (II = 1). Please consider increasing the initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register read on port 's_ar_araddr' (axi_slave_lite_reg.cpp:30) within the first cycle (II = 1). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 150.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 151.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.73 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.68 seconds; current allocated memory: 91.776 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:38:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.99 seconds; current allocated memory: 93.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 99.971 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.087 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:38).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 136.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-880] The II Violation in module 'axi_slave_lite_reg' (function 'axi_slave_lite_reg'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('inner_reg_V_3_write_ln66', axi_slave_lite_reg.cpp:66) of variable 's_w_wdata_read', axi_slave_lite_reg.cpp:66 on static variable 'inner_reg_V_3' and 'load' operation ('inner_reg_V_3_load', aesl_mux_load.4i64P0A.i2:7->axi_slave_lite_reg.cpp:38) on static variable 'inner_reg_V_3'.
WARNING: [SCHED 204-63] Unable to schedule wire write on port 's_ar_arready' (axi_slave_lite_reg.cpp:48) within the last cycle (II = 2).
Please consider increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule wire read on port 's_aw_awvalid' within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 134.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.69 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.69 seconds; current allocated memory: 91.775 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:38:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.41 seconds. Elapsed time: 3 seconds; current allocated memory: 93.601 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.602 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 99.970 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.089 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:38).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 136.702 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [SCHED 204-63] Unable to schedule wire write on port 's_ar_arready' (axi_slave_lite_reg.cpp:45) within the last cycle (II = 1).
Please consider increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule wire read on port 's_r_rready' within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 134.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bresp' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_r_rdata' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.84 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.91 seconds; current allocated memory: 91.776 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:38:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.16 seconds; current allocated memory: 93.603 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 99.972 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.086 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'inner_reg.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'inner_reg.V' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P0A.i2' into 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:38).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 136.698 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.221 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [SCHED 204-63] Unable to schedule wire write on port 's_ar_arready' (axi_slave_lite_reg.cpp:46) within the last cycle (II = 1).
Please consider increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule wire read on port 's_r_rready' within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 134.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awready' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_b_bresp' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_r_rdata' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.57 seconds. CPU system time: 1.05 seconds. Elapsed time: 2.98 seconds; current allocated memory: 91.760 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&) (.1)' (axi_slave_lite_reg.cpp:22:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.05 seconds; current allocated memory: 93.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 102.179 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 114.677 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'axi_slave_lite_reg' (axi_slave_lite_reg.cpp:63:1), detected/extracted 2 process function(s): 
	 'axi_slave_lite_reg_write3'
	 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 148.675 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:48:26)
WARNING: [HLS 200-1450] Process axi_slave_lite_reg_write3 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for axi_slave_lite_reg due to axi_slave_lite_reg_write3 with non-FIFO I/O
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for axi_slave_lite_reg due to axi_slave_lite_reg_read with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 166.569 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 166.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 167.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 167.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 167.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 167.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 167.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 169.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.8 seconds. CPU system time: 1.15 seconds. Elapsed time: 3.19 seconds; current allocated memory: 91.759 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:23:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.3 seconds; current allocated memory: 93.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 101.901 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 113.399 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 146.104 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:93:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.601 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 163.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 165.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.595 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.73 seconds. CPU system time: 3.14 seconds. Elapsed time: 3.67 seconds; current allocated memory: 91.760 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:23:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.12 seconds; current allocated memory: 93.744 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 101.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 113.402 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 146.110 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:51:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 163.537 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 163.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 163.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 165.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.730 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 4.6 seconds. Elapsed time: 4.22 seconds; current allocated memory: 91.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:23:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.24 seconds; current allocated memory: 93.905 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 102.054 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 113.561 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.26 seconds; current allocated memory: 146.251 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:51:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 163.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 163.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 165.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 166.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 106.726 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.11 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.06 seconds; current allocated memory: 107.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:23:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.21 seconds; current allocated memory: 109.903 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 109.904 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 118.054 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 129.562 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 162.257 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:51:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 179.755 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 180.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 180.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 181.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 182.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.743 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.47 seconds. CPU system time: 3.13 seconds. Elapsed time: 4.04 seconds; current allocated memory: 91.909 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:22:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.34 seconds; current allocated memory: 93.970 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.972 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 102.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 113.626 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 146.331 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:52:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 164.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 165.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 166.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.69 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.67 seconds; current allocated memory: 91.911 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:22:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.04 seconds; current allocated memory: 93.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.972 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 102.122 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 113.633 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 146.347 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:51:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.825 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 165.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 166.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.74 seconds. CPU system time: 0.54 seconds. Elapsed time: 2.7 seconds; current allocated memory: 91.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:23:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.35 seconds; current allocated memory: 93.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.972 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 102.122 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 113.630 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 146.342 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:52:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.821 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 166.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.38 seconds. CPU system time: 1.1 seconds. Elapsed time: 2.83 seconds; current allocated memory: 91.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:24:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.07 seconds; current allocated memory: 93.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.972 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 102.122 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 113.633 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 146.333 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:53:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.819 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 166.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.7 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.79 seconds; current allocated memory: 91.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:24:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.05 seconds; current allocated memory: 93.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.972 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 102.123 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 113.630 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 146.345 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:54:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 165.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 166.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.67 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.74 seconds; current allocated memory: 91.911 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:24:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.18 seconds; current allocated memory: 93.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.972 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 102.124 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 113.636 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 146.352 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:54:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 163.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 164.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 166.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 106.741 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.68 seconds. CPU system time: 3.16 seconds. Elapsed time: 3.68 seconds; current allocated memory: 107.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg_read(AxiArPkt&, AxiRPkt&, ap_uint<2>&) (.1)' (axi_slave_lite_reg.cpp:22:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.24 seconds; current allocated memory: 109.966 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 109.967 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 118.118 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 129.627 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 162.341 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:50:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 179.818 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 180.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 180.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 181.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 181.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_slave_lite_reg_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 182.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:110:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:110:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:110:17
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.69 seconds. CPU system time: 4.4 seconds. Elapsed time: 4.62 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:109:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.82 seconds. Elapsed time: 3.37 seconds; current allocated memory: 94.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 94.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 100.525 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.667 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.315 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:133:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.885 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 106.741 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:111:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:111:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:111:17
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.59 seconds. CPU system time: 1.6 seconds. Elapsed time: 3.21 seconds; current allocated memory: 107.928 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:110:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.15 seconds; current allocated memory: 110.136 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.138 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 116.524 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 124.670 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 153.330 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:134:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 150.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 151.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 151.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.78 seconds. CPU system time: 0.82 seconds. Elapsed time: 3.1 seconds; current allocated memory: 91.932 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:111:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.24 seconds; current allocated memory: 94.140 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.142 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.528 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 108.673 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 137.318 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:135:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.936 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'axi_slave_lite_reg'. Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-880] The II Violation in module 'axi_slave_lite_reg' (function 'axi_slave_lite_reg'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 2) between register write on port 's_ar_arvalid' (axi_slave_lite_reg.cpp:110) and register read on port 's_ar_arvalid'.
WARNING: [HLS 200-880] The II Violation in module 'axi_slave_lite_reg' (function 'axi_slave_lite_reg'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 2) between register write on port 's_aw_awvalid' (axi_slave_lite_reg.cpp:123) and register read on port 's_aw_awvalid'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_aw_awvalid' (axi_slave_lite_reg.cpp:123) within the first cycle (II = 3). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:113:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:113:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:113:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.67 seconds. CPU system time: 1.84 seconds. Elapsed time: 3.32 seconds; current allocated memory: 91.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:112:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.08 seconds; current allocated memory: 94.192 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.194 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.577 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.735 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.373 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:138:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:113:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:113:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:113:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.73 seconds. CPU system time: 0.92 seconds. Elapsed time: 2.98 seconds; current allocated memory: 91.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:112:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.19 seconds; current allocated memory: 94.192 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.194 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.576 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.738 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.379 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:138:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 134.940 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:113:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:113:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:113:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.79 seconds. CPU system time: 0.98 seconds. Elapsed time: 3.03 seconds; current allocated memory: 91.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:112:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.08 seconds; current allocated memory: 94.190 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.192 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.577 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.740 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.371 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:138:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 134.932 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 135.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:112:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.6 seconds. CPU system time: 0.83 seconds. Elapsed time: 2.99 seconds; current allocated memory: 91.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.03 seconds; current allocated memory: 94.190 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.192 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.576 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.734 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 137.373 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:142:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.932 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 135.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.750 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:112:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.6 seconds. CPU system time: 1.16 seconds. Elapsed time: 3 seconds; current allocated memory: 91.960 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.1 seconds; current allocated memory: 94.130 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.514 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.674 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.299 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:142:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.860 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.750 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:112:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 1 seconds. Elapsed time: 3 seconds; current allocated memory: 91.960 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.12 seconds; current allocated memory: 94.114 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.116 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.499 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.642 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.297 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:142:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.856 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 106.750 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-4707] using the result of an assignment as a condition without parentheses: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4131] place parentheses around the assignment to silence this warning: axi_slave_lite_reg.cpp:112:17
INFO: [HLS 207-4132] use '==' to turn this assignment into an equality comparison: axi_slave_lite_reg.cpp:112:17
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.66 seconds. CPU system time: 0.78 seconds. Elapsed time: 3.01 seconds; current allocated memory: 107.960 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.36 seconds; current allocated memory: 110.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.115 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 116.497 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 124.646 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 153.295 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:142:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 150.853 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 151.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 151.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 106.765 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:96:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: axi_slave_lite_reg.cpp:122:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.64 seconds. CPU system time: 0.96 seconds. Elapsed time: 2.98 seconds; current allocated memory: 107.940 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.18 seconds; current allocated memory: 110.091 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.093 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 116.479 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 124.625 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 153.278 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:142:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 150.835 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 151.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 151.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rresp' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:98:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.8 seconds. CPU system time: 0.93 seconds. Elapsed time: 3.08 seconds; current allocated memory: 91.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:115:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.25 seconds; current allocated memory: 94.057 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.592 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.234 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:142:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 135.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arvalid' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awvalid' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:122:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 2.39 seconds. Elapsed time: 3.44 seconds; current allocated memory: 91.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.15 seconds; current allocated memory: 94.057 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.594 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.247 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:141:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 135.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_ar_arvalid' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Pointer port 's_aw_awvalid' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:122:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.66 seconds. CPU system time: 3.74 seconds. Elapsed time: 3.96 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:114:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.02 seconds; current allocated memory: 94.123 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.303 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:141:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.907 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-880] The II Violation in module 'axi_slave_lite_reg' (function 'axi_slave_lite_reg'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 2) between register write on port 's_ar_arvalid' (axi_slave_lite_reg.cpp:111) and register read on port 's_ar_arvalid'.
WARNING: [HLS 200-880] The II Violation in module 'axi_slave_lite_reg' (function 'axi_slave_lite_reg'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 2) between register write on port 's_aw_awvalid' (axi_slave_lite_reg.cpp:125) and register read on port 's_aw_awvalid'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles register write on port 's_aw_awvalid' (axi_slave_lite_reg.cpp:125) within the first cycle (II = 3). Please consider increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_ar_arvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_aw_awvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none' (register, both mode).
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:124:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.52 seconds. CPU system time: 1.07 seconds. Elapsed time: 3.02 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:116:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.25 seconds; current allocated memory: 94.123 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.677 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.315 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:143:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.944 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.64 seconds. CPU system time: 0.82 seconds. Elapsed time: 2.85 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:116:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.44 seconds. Elapsed time: 3 seconds; current allocated memory: 94.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.123 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.514 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.312 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:146:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 134.955 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
WARNING: [HLS 200-880] The II Violation in module 'axi_slave_lite_reg' (function 'axi_slave_lite_reg'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 's_aw_awready' (axi_slave_lite_reg.cpp:134) and wire write on port 's_aw_awready' (axi_slave_lite_reg.cpp:120).
WARNING: [SCHED 204-63] Unable to schedule wire write on port 's_aw_awready' (axi_slave_lite_reg.cpp:120) within the last cycle (II = 2).
Please consider increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rresp' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.78 seconds. CPU system time: 0.69 seconds. Elapsed time: 2.84 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:116:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.04 seconds; current allocated memory: 94.123 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.515 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.682 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.320 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:146:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.962 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:136:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.61 seconds. CPU system time: 5.25 seconds. Elapsed time: 4.95 seconds; current allocated memory: 91.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:155:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.73 seconds. Elapsed time: 3.46 seconds; current allocated memory: 94.038 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.040 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 100.483 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.638 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:150:13) to (axi_slave_lite_reg.cpp:156:3) in function 'axi_slave_lite_reg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.314 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:117:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 134.972 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 136.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_r_rready' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:136:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.83 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.88 seconds; current allocated memory: 91.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:155:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.18 seconds; current allocated memory: 93.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.975 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.420 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 108.575 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:150:17) to (axi_slave_lite_reg.cpp:156:3) in function 'axi_slave_lite_reg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.263 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:117:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 134.942 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:137:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.45 seconds. CPU system time: 6.1 seconds. Elapsed time: 6.97 seconds; current allocated memory: 91.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:156:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.06 seconds; current allocated memory: 93.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.975 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.421 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.578 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:151:17) to (axi_slave_lite_reg.cpp:157:3) in function 'axi_slave_lite_reg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.267 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 134.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 106.765 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:140:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 2.8 seconds. Elapsed time: 3.46 seconds; current allocated memory: 107.938 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:159:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.47 seconds; current allocated memory: 109.976 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 109.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 116.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 124.577 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:154:17) to (axi_slave_lite_reg.cpp:160:3) in function 'axi_slave_lite_reg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 153.266 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 150.944 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 151.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 151.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:141:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.87 seconds. CPU system time: 0.55 seconds. Elapsed time: 2.93 seconds; current allocated memory: 91.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:160:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.28 seconds; current allocated memory: 93.974 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.975 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.581 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (axi_slave_lite_reg.cpp:161:3) in function 'axi_slave_lite_reg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.267 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.966 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awprot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:141:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.89 seconds; current allocated memory: 91.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:160:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.17 seconds; current allocated memory: 93.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.959 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.549 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (axi_slave_lite_reg.cpp:161:3) in function 'axi_slave_lite_reg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 137.229 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.876 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:141:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.48 seconds. CPU system time: 3.01 seconds. Elapsed time: 3.53 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:161:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.16 seconds; current allocated memory: 94.169 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 94.171 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 108.766 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:161:17) to (axi_slave_lite_reg.cpp:162:3) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.437 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.115 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:97:9
WARNING: [HLS 207-5532] xcl_latency pragma is ignored, because the pragma can not be applied on "SWitch Statement" : axi_slave_lite_reg.cpp:141:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.65 seconds. CPU system time: 1.41 seconds. Elapsed time: 3.19 seconds; current allocated memory: 91.931 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:159:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.17 seconds; current allocated memory: 94.169 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.171 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.608 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.763 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:156:17) to (axi_slave_lite_reg.cpp:160:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.436 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:117:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.114 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_slave_lite_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'axi_slave_lite_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 136.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.72 seconds. CPU system time: 1.04 seconds. Elapsed time: 3.07 seconds; current allocated memory: 91.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:157:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.19 seconds; current allocated memory: 94.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.714 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:154:17) to (axi_slave_lite_reg.cpp:158:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 137.398 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:116:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.073 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 136.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 0.97 seconds. Elapsed time: 2.91 seconds; current allocated memory: 91.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:157:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.1 seconds; current allocated memory: 94.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 94.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 108.714 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:154:17) to (axi_slave_lite_reg.cpp:158:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.404 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:116:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 106.741 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.65 seconds. CPU system time: 1.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 107.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:157:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.46 seconds; current allocated memory: 110.097 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.099 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 116.536 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 124.707 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:154:17) to (axi_slave_lite_reg.cpp:158:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 153.398 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:116:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 151.067 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 151.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 152.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.750 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 1.05 seconds. Elapsed time: 2.94 seconds; current allocated memory: 91.917 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:157:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.09 seconds; current allocated memory: 94.025 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.462 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.637 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:154:17) to (axi_slave_lite_reg.cpp:158:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.324 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inner_reg.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'inner_reg.V' (axi_slave_lite_reg.cpp:116:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.026 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.750 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.76 seconds. CPU system time: 1.03 seconds. Elapsed time: 3.03 seconds; current allocated memory: 91.917 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:160:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.07 seconds; current allocated memory: 93.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 93.943 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.362 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.524 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:157:17) to (axi_slave_lite_reg.cpp:161:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 137.227 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.854 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_w_wready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.77 seconds. CPU system time: 1.15 seconds. Elapsed time: 3.14 seconds; current allocated memory: 91.928 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:192:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.17 seconds; current allocated memory: 94.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.166 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.635 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.813 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:189:17) to (axi_slave_lite_reg.cpp:193:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 137.556 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.366 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_w_wready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 90.762 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.6 seconds. CPU system time: 0.88 seconds. Elapsed time: 2.86 seconds; current allocated memory: 91.928 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:124:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.13 seconds; current allocated memory: 94.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.166 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.636 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.814 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:121:17) to (axi_slave_lite_reg.cpp:125:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.564 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.365 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_w_wready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 106.741 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.65 seconds. CPU system time: 1.75 seconds. Elapsed time: 3.34 seconds; current allocated memory: 107.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:124:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.2 seconds; current allocated memory: 110.225 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 116.698 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 124.878 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:121:17) to (axi_slave_lite_reg.cpp:125:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 153.638 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 151.429 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 151.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 152.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_w_wready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/pangdahai/Downloads/self_study_project/axi_lite_savle_demo/axi_slave_lite_reg.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_slave_lite_reg axi_slave_lite_reg 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_READ 
INFO: [HLS 200-1510] Running: set_directive_protocol -mode fixed axi_slave_lite_reg/WAIT_FOR_BRESP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 90.744 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_slave_lite_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 2.53 seconds. Elapsed time: 3.45 seconds; current allocated memory: 91.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 's_axi_ar_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_aw_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_b_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_r_copy'
INFO: [HLS 214-210] Disaggregating variable 's_axi_w_copy'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'axi_slave_lite_reg(AxiArPkt&, AxiAwPkt&, AxiBPkt&, AxiRPkt&, AxiWPkt&)' (axi_slave_lite_reg.cpp:124:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.22 seconds; current allocated memory: 94.229 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 94.231 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.701 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 108.879 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi_slave_lite_reg.cpp:121:17) to (axi_slave_lite_reg.cpp:125:6) in function 'axi_slave_lite_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 137.644 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.437 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_slave_lite_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_slave_lite_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_araddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_ar_arready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_ar_arvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awaddr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_aw_awready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_aw_awvalid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_b_bvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_b_bvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rdata' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rdata' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rresp' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rresp' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_r_rvalid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_r_rvalid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wdata' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wstrb' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_slave_lite_reg/s_axi_w_wready' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axi_w_wready' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
