$date
	Sun Aug 24 17:08:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_wire_decl_gate $end
$var wire 1 ! out_n $end
$var wire 1 " out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$var reg 1 ' expected_out $end
$var reg 1 ( expected_out_n $end
$var integer 32 ) i [31:0] $end
$var integer 32 * num_tests_passed [31:0] $end
$var integer 32 + total_tests [31:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " out $end
$var wire 1 ! out_n $end
$var wire 1 , tmp_and_btm $end
$var wire 1 - tmp_and_top $end
$var wire 1 . tmp_or_mdl $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
b0 +
b0 *
b0 )
1(
0'
0&
0%
0$
0#
0"
1!
$end
#10000
1&
b1 )
b1 +
b1 *
#20000
1%
0&
b10 )
b10 +
b10 *
#30000
0!
1"
1.
1,
0(
1'
1&
b11 )
b11 +
b11 *
#40000
1!
0"
0.
0,
1(
0'
1$
0%
0&
b100 )
b100 +
b100 *
#50000
1&
b101 )
b101 +
b101 *
#60000
1%
0&
b110 )
b110 +
b110 *
#70000
0!
1"
1.
1,
0(
1'
1&
b111 )
b111 +
b111 *
#80000
1!
0"
0.
0,
1(
0'
1#
0$
0%
0&
b1000 )
b1000 +
b1000 *
#90000
1&
b1001 )
b1001 +
b1001 *
#100000
1%
0&
b1010 )
b1010 +
b1010 *
#110000
0!
1"
1.
1,
0(
1'
1&
b1011 )
b1011 +
b1011 *
#120000
1-
0,
1$
0%
0&
b1100 )
b1100 +
b1100 *
#130000
1&
b1101 )
b1101 +
b1101 *
#140000
1%
0&
b1110 )
b1110 +
b1110 *
#150000
1,
1&
b1111 )
b1111 +
b1111 *
#160000
b10000 )
b10000 +
b10000 *
#170000
0,
0%
#180000
1,
0-
1%
0#
#190000
1!
0"
0.
0,
0&
0%
0$
#200000
