Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Tue Nov 25 17:05:19 2014
| Host         : D226-10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file FSMRead_control_sets_placed.rpt
| Design       : FSMRead
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    10 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------------+------------------+----------------+
|  Clk_IBUF_BUFG | n_0_FSM_onehot_state[11]_i_1 | n_0_FSM_onehot_state[7]_i_1 |                1 |              4 |
|  Clk_IBUF_BUFG | n_0_FSM_onehot_state[11]_i_1 |                             |                2 |              7 |
|  Clk_IBUF_BUFG |                              |                             |                5 |             11 |
+----------------+------------------------------+-----------------------------+------------------+----------------+


