<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › common › tuners › mxl5005s.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mxl5005s.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">    MaxLinear MXL5005S VSB/QAM/DVBT tuner driver</span>

<span class="cm">    Copyright (C) 2008 MaxLinear</span>
<span class="cm">    Copyright (C) 2006 Steven Toth &lt;stoth@linuxtv.org&gt;</span>
<span class="cm">      Functions:</span>
<span class="cm">	mxl5005s_reset()</span>
<span class="cm">	mxl5005s_writereg()</span>
<span class="cm">	mxl5005s_writeregs()</span>
<span class="cm">	mxl5005s_init()</span>
<span class="cm">	mxl5005s_reconfigure()</span>
<span class="cm">	mxl5005s_AssignTunerMode()</span>
<span class="cm">	mxl5005s_set_params()</span>
<span class="cm">	mxl5005s_get_frequency()</span>
<span class="cm">	mxl5005s_get_bandwidth()</span>
<span class="cm">	mxl5005s_release()</span>
<span class="cm">	mxl5005s_attach()</span>

<span class="cm">    Copyright (C) 2008 Realtek</span>
<span class="cm">    Copyright (C) 2008 Jan Hoogenraad</span>
<span class="cm">      Functions:</span>
<span class="cm">	mxl5005s_SetRfFreqHz()</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>

<span class="cm">*/</span>

<span class="cm">/*</span>
<span class="cm">    History of this driver (Steven Toth):</span>
<span class="cm">      I was given a public release of a linux driver that included</span>
<span class="cm">      support for the MaxLinear MXL5005S silicon tuner. Analysis of</span>
<span class="cm">      the tuner driver showed clearly three things.</span>

<span class="cm">      1. The tuner driver didn&#39;t support the LinuxTV tuner API</span>
<span class="cm">	 so the code Realtek added had to be removed.</span>

<span class="cm">      2. A significant amount of the driver is reference driver code</span>
<span class="cm">	 from MaxLinear, I felt it was important to identify and</span>
<span class="cm">	 preserve this.</span>

<span class="cm">      3. New code has to be added to interface correctly with the</span>
<span class="cm">	 LinuxTV API, as a regular kernel module.</span>

<span class="cm">      Other than the reference driver enum&#39;s, I&#39;ve clearly marked</span>
<span class="cm">      sections of the code and retained the copyright of the</span>
<span class="cm">      respective owners.</span>
<span class="cm">*/</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;mxl5005s.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">debug</span><span class="p">;</span>

<span class="cp">#define dprintk(level, arg...) do {    \</span>
<span class="cp">	if (level &lt;= debug)            \</span>
<span class="cp">		printk(arg);    \</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define TUNER_REGS_NUM          104</span>
<span class="cp">#define INITCTRL_NUM            40</span>

<span class="cp">#ifdef _MXL_PRODUCTION</span>
<span class="cp">#define CHCTRL_NUM              39</span>
<span class="cp">#else</span>
<span class="cp">#define CHCTRL_NUM              36</span>
<span class="cp">#endif</span>

<span class="cp">#define MXLCTRL_NUM             189</span>
<span class="cp">#define MASTER_CONTROL_ADDR     9</span>

<span class="cm">/* Enumeration of Master Control Register State */</span>
<span class="k">enum</span> <span class="n">master_control_state</span> <span class="p">{</span>
	<span class="n">MC_LOAD_START</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MC_POWER_DOWN</span><span class="p">,</span>
	<span class="n">MC_SYNTH_RESET</span><span class="p">,</span>
	<span class="n">MC_SEQ_OFF</span>
<span class="p">};</span>

<span class="cm">/* Enumeration of MXL5005 Tuner Modulation Type */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MXL_DEFAULT_MODULATION</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MXL_DVBT</span><span class="p">,</span>
	<span class="n">MXL_ATSC</span><span class="p">,</span>
	<span class="n">MXL_QAM</span><span class="p">,</span>
	<span class="n">MXL_ANALOG_CABLE</span><span class="p">,</span>
	<span class="n">MXL_ANALOG_OTA</span>
<span class="p">};</span>

<span class="cm">/* MXL5005 Tuner Register Struct */</span>
<span class="k">struct</span> <span class="n">TunerReg</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">Reg_Num</span><span class="p">;</span>	<span class="cm">/* Tuner Register Address */</span>
	<span class="n">u16</span> <span class="n">Reg_Val</span><span class="p">;</span>	<span class="cm">/* Current sw programmed value waiting to be written */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* Initialization Control Names */</span>
	<span class="n">DN_IQTN_AMP_CUT</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>       <span class="cm">/* 1 */</span>
	<span class="n">BB_MODE</span><span class="p">,</span>                   <span class="cm">/* 2 */</span>
	<span class="n">BB_BUF</span><span class="p">,</span>                    <span class="cm">/* 3 */</span>
	<span class="n">BB_BUF_OA</span><span class="p">,</span>                 <span class="cm">/* 4 */</span>
	<span class="n">BB_ALPF_BANDSELECT</span><span class="p">,</span>        <span class="cm">/* 5 */</span>
	<span class="n">BB_IQSWAP</span><span class="p">,</span>                 <span class="cm">/* 6 */</span>
	<span class="n">BB_DLPF_BANDSEL</span><span class="p">,</span>           <span class="cm">/* 7 */</span>
	<span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span>            <span class="cm">/* 8 */</span>
	<span class="n">RFSYN_EN_CHP_HIGAIN</span><span class="p">,</span>       <span class="cm">/* 9 */</span>
	<span class="n">AGC_IF</span><span class="p">,</span>                    <span class="cm">/* 10 */</span>
	<span class="n">AGC_RF</span><span class="p">,</span>                    <span class="cm">/* 11 */</span>
	<span class="n">IF_DIVVAL</span><span class="p">,</span>                 <span class="cm">/* 12 */</span>
	<span class="n">IF_VCO_BIAS</span><span class="p">,</span>               <span class="cm">/* 13 */</span>
	<span class="n">CHCAL_INT_MOD_IF</span><span class="p">,</span>          <span class="cm">/* 14 */</span>
	<span class="n">CHCAL_FRAC_MOD_IF</span><span class="p">,</span>         <span class="cm">/* 15 */</span>
	<span class="n">DRV_RES_SEL</span><span class="p">,</span>               <span class="cm">/* 16 */</span>
	<span class="n">I_DRIVER</span><span class="p">,</span>                  <span class="cm">/* 17 */</span>
	<span class="n">EN_AAF</span><span class="p">,</span>                    <span class="cm">/* 18 */</span>
	<span class="n">EN_3P</span><span class="p">,</span>                     <span class="cm">/* 19 */</span>
	<span class="n">EN_AUX_3P</span><span class="p">,</span>                 <span class="cm">/* 20 */</span>
	<span class="n">SEL_AAF_BAND</span><span class="p">,</span>              <span class="cm">/* 21 */</span>
	<span class="n">SEQ_ENCLK16_CLK_OUT</span><span class="p">,</span>       <span class="cm">/* 22 */</span>
	<span class="n">SEQ_SEL4_16B</span><span class="p">,</span>              <span class="cm">/* 23 */</span>
	<span class="n">XTAL_CAPSELECT</span><span class="p">,</span>            <span class="cm">/* 24 */</span>
	<span class="n">IF_SEL_DBL</span><span class="p">,</span>                <span class="cm">/* 25 */</span>
	<span class="n">RFSYN_R_DIV</span><span class="p">,</span>               <span class="cm">/* 26 */</span>
	<span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span>         <span class="cm">/* 27 */</span>
	<span class="n">SEQ_EXTDCCAL</span><span class="p">,</span>              <span class="cm">/* 28 */</span>
	<span class="n">AGC_EN_RSSI</span><span class="p">,</span>               <span class="cm">/* 29 */</span>
	<span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span>            <span class="cm">/* 30 */</span>
	<span class="n">RFA_RSSI_REFH</span><span class="p">,</span>             <span class="cm">/* 31 */</span>
	<span class="n">RFA_RSSI_REF</span><span class="p">,</span>              <span class="cm">/* 32 */</span>
	<span class="n">RFA_RSSI_REFL</span><span class="p">,</span>             <span class="cm">/* 33 */</span>
	<span class="n">RFA_FLR</span><span class="p">,</span>                   <span class="cm">/* 34 */</span>
	<span class="n">RFA_CEIL</span><span class="p">,</span>                  <span class="cm">/* 35 */</span>
	<span class="n">SEQ_EXTIQFSMPULSE</span><span class="p">,</span>         <span class="cm">/* 36 */</span>
	<span class="n">OVERRIDE_1</span><span class="p">,</span>                <span class="cm">/* 37 */</span>
	<span class="n">BB_INITSTATE_DLPF_TUNE</span><span class="p">,</span>    <span class="cm">/* 38 */</span>
	<span class="n">TG_R_DIV</span><span class="p">,</span>                  <span class="cm">/* 39 */</span>
	<span class="n">EN_CHP_LIN_B</span><span class="p">,</span>              <span class="cm">/* 40 */</span>

	<span class="cm">/* Channel Change Control Names */</span>
	<span class="n">DN_POLY</span> <span class="o">=</span> <span class="mi">51</span><span class="p">,</span>              <span class="cm">/* 51 */</span>
	<span class="n">DN_RFGAIN</span><span class="p">,</span>                 <span class="cm">/* 52 */</span>
	<span class="n">DN_CAP_RFLPF</span><span class="p">,</span>              <span class="cm">/* 53 */</span>
	<span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>           <span class="cm">/* 54 */</span>
	<span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>            <span class="cm">/* 55 */</span>
	<span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>            <span class="cm">/* 56 */</span>
	<span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>       <span class="cm">/* 57 */</span>
	<span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>           <span class="cm">/* 58 */</span>
	<span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>         <span class="cm">/* 59 */</span>
	<span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>          <span class="cm">/* 60 */</span>
	<span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>            <span class="cm">/* 61 */</span>
	<span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>         <span class="cm">/* 62 */</span>
	<span class="n">DN_SEL_FREQ</span><span class="p">,</span>               <span class="cm">/* 63 */</span>
	<span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span>            <span class="cm">/* 64 */</span>
	<span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span>          <span class="cm">/* 65 */</span>
	<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span>         <span class="cm">/* 66 */</span>
	<span class="n">RFSYN_LPF_R</span><span class="p">,</span>               <span class="cm">/* 67 */</span>
	<span class="n">CHCAL_EN_INT_RF</span><span class="p">,</span>           <span class="cm">/* 68 */</span>
	<span class="n">TG_LO_DIVVAL</span><span class="p">,</span>              <span class="cm">/* 69 */</span>
	<span class="n">TG_LO_SELVAL</span><span class="p">,</span>              <span class="cm">/* 70 */</span>
	<span class="n">TG_DIV_VAL</span><span class="p">,</span>                <span class="cm">/* 71 */</span>
	<span class="n">TG_VCO_BIAS</span><span class="p">,</span>               <span class="cm">/* 72 */</span>
	<span class="n">SEQ_EXTPOWERUP</span><span class="p">,</span>            <span class="cm">/* 73 */</span>
	<span class="n">OVERRIDE_2</span><span class="p">,</span>                <span class="cm">/* 74 */</span>
	<span class="n">OVERRIDE_3</span><span class="p">,</span>                <span class="cm">/* 75 */</span>
	<span class="n">OVERRIDE_4</span><span class="p">,</span>                <span class="cm">/* 76 */</span>
	<span class="n">SEQ_FSM_PULSE</span><span class="p">,</span>             <span class="cm">/* 77 */</span>
	<span class="n">GPIO_4B</span><span class="p">,</span>                   <span class="cm">/* 78 */</span>
	<span class="n">GPIO_3B</span><span class="p">,</span>                   <span class="cm">/* 79 */</span>
	<span class="n">GPIO_4</span><span class="p">,</span>                    <span class="cm">/* 80 */</span>
	<span class="n">GPIO_3</span><span class="p">,</span>                    <span class="cm">/* 81 */</span>
	<span class="n">GPIO_1B</span><span class="p">,</span>                   <span class="cm">/* 82 */</span>
	<span class="n">DAC_A_ENABLE</span><span class="p">,</span>              <span class="cm">/* 83 */</span>
	<span class="n">DAC_B_ENABLE</span><span class="p">,</span>              <span class="cm">/* 84 */</span>
	<span class="n">DAC_DIN_A</span><span class="p">,</span>                 <span class="cm">/* 85 */</span>
	<span class="n">DAC_DIN_B</span><span class="p">,</span>                 <span class="cm">/* 86 */</span>
<span class="cp">#ifdef _MXL_PRODUCTION</span>
	<span class="n">RFSYN_EN_DIV</span><span class="p">,</span>              <span class="cm">/* 87 */</span>
	<span class="n">RFSYN_DIVM</span><span class="p">,</span>                <span class="cm">/* 88 */</span>
	<span class="n">DN_BYPASS_AGC_I2C</span>          <span class="cm">/* 89 */</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The following context is source code provided by MaxLinear.</span>
<span class="cm"> * MaxLinear source code - Common_MXL.h (?)</span>
<span class="cm"> */</span>

<span class="cm">/* Constants */</span>
<span class="cp">#define MXL5005S_REG_WRITING_TABLE_LEN_MAX	104</span>
<span class="cp">#define MXL5005S_LATCH_BYTE			0xfe</span>

<span class="cm">/* Register address, MSB, and LSB */</span>
<span class="cp">#define MXL5005S_BB_IQSWAP_ADDR			59</span>
<span class="cp">#define MXL5005S_BB_IQSWAP_MSB			0</span>
<span class="cp">#define MXL5005S_BB_IQSWAP_LSB			0</span>

<span class="cp">#define MXL5005S_BB_DLPF_BANDSEL_ADDR		53</span>
<span class="cp">#define MXL5005S_BB_DLPF_BANDSEL_MSB		4</span>
<span class="cp">#define MXL5005S_BB_DLPF_BANDSEL_LSB		3</span>

<span class="cm">/* Standard modes */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MXL5005S_STANDARD_DVBT</span><span class="p">,</span>
	<span class="n">MXL5005S_STANDARD_ATSC</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#define MXL5005S_STANDARD_MODE_NUM		2</span>

<span class="cm">/* Bandwidth modes */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MXL5005S_BANDWIDTH_6MHZ</span> <span class="o">=</span> <span class="mi">6000000</span><span class="p">,</span>
	<span class="n">MXL5005S_BANDWIDTH_7MHZ</span> <span class="o">=</span> <span class="mi">7000000</span><span class="p">,</span>
	<span class="n">MXL5005S_BANDWIDTH_8MHZ</span> <span class="o">=</span> <span class="mi">8000000</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#define MXL5005S_BANDWIDTH_MODE_NUM		3</span>

<span class="cm">/* MXL5005 Tuner Control Struct */</span>
<span class="k">struct</span> <span class="n">TunerControl</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">Ctrl_Num</span><span class="p">;</span>	<span class="cm">/* Control Number */</span>
	<span class="n">u16</span> <span class="n">size</span><span class="p">;</span>	<span class="cm">/* Number of bits to represent Value */</span>
	<span class="n">u16</span> <span class="n">addr</span><span class="p">[</span><span class="mi">25</span><span class="p">];</span>	<span class="cm">/* Array of Tuner Register Address for each bit pos */</span>
	<span class="n">u16</span> <span class="n">bit</span><span class="p">[</span><span class="mi">25</span><span class="p">];</span>	<span class="cm">/* Array of bit pos in Reg Addr for each bit pos */</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">[</span><span class="mi">25</span><span class="p">];</span>	<span class="cm">/* Binary representation of Value */</span>
<span class="p">};</span>

<span class="cm">/* MXL5005 Tuner Struct */</span>
<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">Mode</span><span class="p">;</span>		<span class="cm">/* 0: Analog Mode ; 1: Digital Mode */</span>
	<span class="n">u8</span>	<span class="n">IF_Mode</span><span class="p">;</span>	<span class="cm">/* for Analog Mode, 0: zero IF; 1: low IF */</span>
	<span class="n">u32</span>	<span class="n">Chan_Bandwidth</span><span class="p">;</span>	<span class="cm">/* filter  channel bandwidth (6, 7, 8) */</span>
	<span class="n">u32</span>	<span class="n">IF_OUT</span><span class="p">;</span>		<span class="cm">/* Desired IF Out Frequency */</span>
	<span class="n">u16</span>	<span class="n">IF_OUT_LOAD</span><span class="p">;</span>	<span class="cm">/* IF Out Load Resistor (200/300 Ohms) */</span>
	<span class="n">u32</span>	<span class="n">RF_IN</span><span class="p">;</span>		<span class="cm">/* RF Input Frequency */</span>
	<span class="n">u32</span>	<span class="n">Fxtal</span><span class="p">;</span>		<span class="cm">/* XTAL Frequency */</span>
	<span class="n">u8</span>	<span class="n">AGC_Mode</span><span class="p">;</span>	<span class="cm">/* AGC Mode 0: Dual AGC; 1: Single AGC */</span>
	<span class="n">u16</span>	<span class="n">TOP</span><span class="p">;</span>		<span class="cm">/* Value: take over point */</span>
	<span class="n">u8</span>	<span class="n">CLOCK_OUT</span><span class="p">;</span>	<span class="cm">/* 0: turn off clk out; 1: turn on clock out */</span>
	<span class="n">u8</span>	<span class="n">DIV_OUT</span><span class="p">;</span>	<span class="cm">/* 4MHz or 16MHz */</span>
	<span class="n">u8</span>	<span class="n">CAPSELECT</span><span class="p">;</span>	<span class="cm">/* 0: disable On-Chip pulling cap; 1: enable */</span>
	<span class="n">u8</span>	<span class="n">EN_RSSI</span><span class="p">;</span>	<span class="cm">/* 0: disable RSSI; 1: enable RSSI */</span>

	<span class="cm">/* Modulation Type; */</span>
	<span class="cm">/* 0 - Default;	1 - DVB-T; 2 - ATSC; 3 - QAM; 4 - Analog Cable */</span>
	<span class="n">u8</span>	<span class="n">Mod_Type</span><span class="p">;</span>

	<span class="cm">/* Tracking Filter Type */</span>
	<span class="cm">/* 0 - Default; 1 - Off; 2 - Type C; 3 - Type C-H */</span>
	<span class="n">u8</span>	<span class="n">TF_Type</span><span class="p">;</span>

	<span class="cm">/* Calculated Settings */</span>
	<span class="n">u32</span>	<span class="n">RF_LO</span><span class="p">;</span>		<span class="cm">/* Synth RF LO Frequency */</span>
	<span class="n">u32</span>	<span class="n">IF_LO</span><span class="p">;</span>		<span class="cm">/* Synth IF LO Frequency */</span>
	<span class="n">u32</span>	<span class="n">TG_LO</span><span class="p">;</span>		<span class="cm">/* Synth TG_LO Frequency */</span>

	<span class="cm">/* Pointers to ControlName Arrays */</span>
	<span class="n">u16</span>	<span class="n">Init_Ctrl_Num</span><span class="p">;</span>		<span class="cm">/* Number of INIT Control Names */</span>
	<span class="k">struct</span> <span class="n">TunerControl</span>
		<span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">INITCTRL_NUM</span><span class="p">];</span> <span class="cm">/* INIT Control Names Array Pointer */</span>

	<span class="n">u16</span>	<span class="n">CH_Ctrl_Num</span><span class="p">;</span>		<span class="cm">/* Number of CH Control Names */</span>
	<span class="k">struct</span> <span class="n">TunerControl</span>
		<span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">CHCTRL_NUM</span><span class="p">];</span>	<span class="cm">/* CH Control Name Array Pointer */</span>

	<span class="n">u16</span>	<span class="n">MXL_Ctrl_Num</span><span class="p">;</span>		<span class="cm">/* Number of MXL Control Names */</span>
	<span class="k">struct</span> <span class="n">TunerControl</span>
		<span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">MXLCTRL_NUM</span><span class="p">];</span>	<span class="cm">/* MXL Control Name Array Pointer */</span>

	<span class="cm">/* Pointer to Tuner Register Array */</span>
	<span class="n">u16</span>	<span class="n">TunerRegs_Num</span><span class="p">;</span>		<span class="cm">/* Number of Tuner Registers */</span>
	<span class="k">struct</span> <span class="n">TunerReg</span>
		<span class="n">TunerRegs</span><span class="p">[</span><span class="n">TUNER_REGS_NUM</span><span class="p">];</span> <span class="cm">/* Tuner Register Array Pointer */</span>

	<span class="cm">/* Linux driver framework specific */</span>
	<span class="k">struct</span> <span class="n">mxl5005s_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">frontend</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>

	<span class="cm">/* Cache values */</span>
	<span class="n">u32</span> <span class="n">current_mode</span><span class="p">;</span>

<span class="p">};</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetMasterControl</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">MasterReg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="n">ControlNum</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_ControlRead</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="n">controlNum</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">MXL_RegWriteBit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">address</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bit</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">bitVal</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetCHRegister</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegNum</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">count</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">MXL_Ceiling</span><span class="p">(</span><span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">u32</span> <span class="n">resolution</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_RegRead</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">RegNum</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_ControlWrite_Group</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="n">controlNum</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">u16</span> <span class="n">controlGroup</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">GPIO_Num</span><span class="p">,</span> <span class="n">u8</span> <span class="n">GPIO_Val</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetInitRegister</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegNum</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">count</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_TuneRF</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">RF_Freq</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">MXL_SynthIFLO_Calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">MXL_SynthRFTGLO_Calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetCHRegister_ZeroIF</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegNum</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">count</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">addrtable</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">datatable</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_IFSynthInit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_AssignTunerMode</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mod_type</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">bandwidth</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_reconfigure</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mod_type</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">bandwidth</span><span class="p">);</span>

<span class="cm">/* ----------------------------------------------------------------</span>
<span class="cm"> * Begin: Custom code salvaged from the Realtek driver.</span>
<span class="cm"> * Copyright (C) 2008 Realtek</span>
<span class="cm"> * Copyright (C) 2008 Jan Hoogenraad</span>
<span class="cm"> * This code is placed under the terms of the GNU General Public License</span>
<span class="cm"> *</span>
<span class="cm"> * Released by Realtek under GPLv2.</span>
<span class="cm"> * Thanks to Realtek for a lot of support we received !</span>
<span class="cm"> *</span>
<span class="cm"> *  Revision: 080314 - original version</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mxl5005s_SetRfFreqHz</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">RfFreqHz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">AddrTable</span><span class="p">[</span><span class="n">MXL5005S_REG_WRITING_TABLE_LEN_MAX</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ByteTable</span><span class="p">[</span><span class="n">MXL5005S_REG_WRITING_TABLE_LEN_MAX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">TableLen</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">IfDivval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">MasterControlByte</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s() freq=%ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">RfFreqHz</span><span class="p">);</span>

	<span class="cm">/* Set MxL5005S tuner RF frequency according to example code. */</span>

	<span class="cm">/* Tuner RF frequency setting stage 0 */</span>
	<span class="n">MXL_GetMasterControl</span><span class="p">(</span><span class="n">ByteTable</span><span class="p">,</span> <span class="n">MC_SYNTH_RESET</span><span class="p">);</span>
	<span class="n">AddrTable</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">MASTER_CONTROL_ADDR</span><span class="p">;</span>
	<span class="n">ByteTable</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">AgcMasterByte</span><span class="p">;</span>

	<span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Tuner RF frequency setting stage 1 */</span>
	<span class="n">MXL_TuneRF</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RfFreqHz</span><span class="p">);</span>

	<span class="n">MXL_ControlRead</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">IfDivval</span><span class="p">);</span>

	<span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_FSM_PULSE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTPOWERUP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">MXL_GetCHRegister</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">TableLen</span><span class="p">);</span>

	<span class="n">MXL_GetMasterControl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">MasterControlByte</span><span class="p">,</span> <span class="n">MC_LOAD_START</span><span class="p">);</span>
	<span class="n">AddrTable</span><span class="p">[</span><span class="n">TableLen</span><span class="p">]</span> <span class="o">=</span> <span class="n">MASTER_CONTROL_ADDR</span> <span class="p">;</span>
	<span class="n">ByteTable</span><span class="p">[</span><span class="n">TableLen</span><span class="p">]</span> <span class="o">=</span> <span class="n">MasterControlByte</span> <span class="o">|</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">AgcMasterByte</span><span class="p">;</span>
	<span class="n">TableLen</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="n">TableLen</span><span class="p">);</span>

	<span class="cm">/* Wait 30 ms. */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>

	<span class="cm">/* Tuner RF frequency setting stage 2 */</span>
	<span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_FSM_PULSE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span> <span class="n">IfDivval</span><span class="p">);</span>
	<span class="n">MXL_GetCHRegister_ZeroIF</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">TableLen</span><span class="p">);</span>

	<span class="n">MXL_GetMasterControl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">MasterControlByte</span><span class="p">,</span> <span class="n">MC_LOAD_START</span><span class="p">);</span>
	<span class="n">AddrTable</span><span class="p">[</span><span class="n">TableLen</span><span class="p">]</span> <span class="o">=</span> <span class="n">MASTER_CONTROL_ADDR</span> <span class="p">;</span>
	<span class="n">ByteTable</span><span class="p">[</span><span class="n">TableLen</span><span class="p">]</span> <span class="o">=</span> <span class="n">MasterControlByte</span> <span class="o">|</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">AgcMasterByte</span> <span class="p">;</span>
	<span class="n">TableLen</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="n">TableLen</span><span class="p">);</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/* End: Custom code taken from the Realtek driver */</span>

<span class="cm">/* ----------------------------------------------------------------</span>
<span class="cm"> * Begin: Reference driver code found in the Realtek driver.</span>
<span class="cm"> * Copyright (C) 2008 MaxLinear</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u16</span> <span class="nf">MXL5005_RegisterInit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs_Num</span> <span class="o">=</span> <span class="n">TUNER_REGS_NUM</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">9</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">11</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x19</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">12</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x60</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">13</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">14</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">15</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xC0</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">16</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">17</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">18</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">19</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x34</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">21</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">22</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x6B</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">23</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x35</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">24</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x70</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">25</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x3E</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">26</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x82</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">31</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">32</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">33</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x53</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">34</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x81</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">35</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xC9</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">36</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x01</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">37</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">41</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">42</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xF8</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">43</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x43</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">44</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x20</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">45</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x80</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">46</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x88</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">47</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x86</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">48</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">49</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">53</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x94</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">54</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xFA</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">55</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x92</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">56</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x80</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">57</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x41</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">58</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xDB</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">59</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">60</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">40</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">61</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">40</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">41</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">62</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">41</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">42</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">65</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">42</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xF8</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">43</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">66</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">43</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xE4</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">44</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">67</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">44</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x90</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">45</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">68</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">45</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xC0</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">46</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">69</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">46</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x01</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">47</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">70</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">47</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x50</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">48</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">71</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">48</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x06</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">49</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">72</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">49</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">50</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">73</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">50</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x20</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">51</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">76</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">51</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xBB</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">52</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">77</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">52</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x13</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">53</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">81</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">53</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x04</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">54</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">82</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">54</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x75</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">55</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">83</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">55</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">56</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">84</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">56</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">57</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">85</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">57</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">58</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">91</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">58</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x70</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">59</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">92</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">59</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">60</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">93</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">60</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">61</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">94</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">61</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">62</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">95</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">62</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x0C</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">63</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">96</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">63</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">64</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">97</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">64</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">65</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">98</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">65</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xE2</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">66</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">99</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">66</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">67</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">100</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">67</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">68</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">101</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">68</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x12</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">69</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">102</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">69</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x80</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">70</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">103</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">70</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x32</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">71</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">104</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">71</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xB4</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">72</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">105</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">72</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x60</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">73</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">106</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">73</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x83</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">74</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">107</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">74</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x84</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">75</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">108</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">75</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x9C</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">76</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">109</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">76</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x02</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">77</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">110</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">77</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x81</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">78</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">111</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">78</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xC0</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">79</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">112</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">79</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x10</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">80</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">131</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">80</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x8A</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">81</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">132</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">81</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x10</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">82</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">133</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">82</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x24</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">83</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">134</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">83</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">84</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">135</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">84</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">85</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">136</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">85</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x7E</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">86</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">137</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">86</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">87</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">138</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">87</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x38</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">88</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">146</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">88</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xF6</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">89</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">147</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">89</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x1A</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">90</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">148</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">90</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x62</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">91</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">149</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">91</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x33</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">92</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">150</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">92</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x80</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">93</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">156</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">93</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x56</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">94</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">157</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">94</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x17</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">95</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">158</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">95</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xA9</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">96</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">159</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">96</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">97</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">160</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">97</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">98</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">161</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">98</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">99</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">162</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">99</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">100</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">166</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">100</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xAE</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">101</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">167</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">101</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x1B</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">102</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">168</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">102</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0xF2</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">103</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">=</span> <span class="mi">195</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="mi">103</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">=</span> <span class="mh">0x00</span> <span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span> <span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">MXL5005_ControlInit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl_Num</span> <span class="o">=</span> <span class="n">INITCTRL_NUM</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_IQTN_AMP_CUT</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">73</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_MODE</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_BUF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">57</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_BUF_OA</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_ALPF_BANDSELECT</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_IQSWAP</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_DLPF_BANDSEL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">53</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_CHP_GAIN</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_EN_CHP_HIGAIN</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">AGC_IF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">AGC_RF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">IF_DIVVAL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">5</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">43</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">43</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">43</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">43</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">43</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">IF_VCO_BIAS</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">44</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">44</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">44</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">44</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">44</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">44</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">CHCAL_INT_MOD_IF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">7</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">CHCAL_FRAC_MOD_IF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">16</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DRV_RES_SEL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">I_DRIVER</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">EN_AAF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">EN_3P</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">EN_AUX_3P</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">156</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEL_AAF_BAND</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">147</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_ENCLK16_CLK_OUT</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">137</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_SEL4_16B</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">137</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">XTAL_CAPSELECT</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">91</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">IF_SEL_DBL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">43</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_R_DIV</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_EXTSYNTHCALIF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">134</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_EXTDCCAL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">137</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">AGC_EN_RSSI</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">77</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFA_ENCLKRFAGC</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFA_RSSI_REFH</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFA_RSSI_REF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">166</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFA_RSSI_REFL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">167</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">167</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">167</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFA_FLR</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFA_CEIL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_EXTIQFSMPULSE</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">135</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">OVERRIDE_1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">56</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">BB_INITSTATE_DLPF_TUNE</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">7</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">59</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">TG_R_DIV</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">EN_CHP_LIN_B</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="mi">39</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>


	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl_Num</span> <span class="o">=</span> <span class="n">CHCTRL_NUM</span> <span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_POLY</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_RFGAIN</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_CAP_RFLPF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">9</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">69</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">69</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">69</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">68</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_EN_VHFUHFBAR</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_GAIN_ADJUST</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">73</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">73</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">73</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_IQTNBUF_AMP</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_IQTNGNBFBIAS_BST</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">70</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_EN_OUTMUX</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">111</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_SEL_VCO_OUT</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">111</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_SEL_VCO_HI</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">111</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_SEL_DIVM</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">111</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_RF_DIV_BIAS</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_SEL_FREQ</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">69</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">69</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">69</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_VCO_BIAS</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">CHCAL_INT_MOD_RF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">7</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">CHCAL_FRAC_MOD_RF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">18</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_LPF_R</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">5</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">16</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">CHCAL_EN_INT_RF</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">17</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">TG_LO_DIVVAL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">107</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">107</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">107</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">107</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">18</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">TG_LO_SELVAL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">107</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">19</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">TG_DIV_VAL</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">11</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">108</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">108</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">108</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">108</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">108</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">20</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">TG_VCO_BIAS</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">106</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">21</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_EXTPOWERUP</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">138</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">22</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">OVERRIDE_2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">23</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">OVERRIDE_3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">111</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">24</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">OVERRIDE_4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">25</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">SEQ_FSM_PULSE</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">136</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">26</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">GPIO_4B</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">149</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">27</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">GPIO_3B</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">149</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">28</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">GPIO_4</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">149</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">29</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">GPIO_3</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">149</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">30</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">GPIO_1B</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">149</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">31</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DAC_A_ENABLE</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">32</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DAC_B_ENABLE</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">33</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DAC_DIN_A</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">92</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">92</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">92</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">92</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">92</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">92</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">34</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DAC_DIN_B</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">35</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#ifdef _MXL_PRODUCTION</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_EN_DIV</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">109</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">36</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">RFSYN_DIVM</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">37</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">Ctrl_Num</span> <span class="o">=</span> <span class="n">DN_BYPASS_AGC_I2C</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">65</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="mi">38</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span> <span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">InitTunerControls</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">MXL5005_RegisterInit</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
	<span class="n">MXL5005_ControlInit</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
<span class="cp">#ifdef _MXL_INTERNAL</span>
	<span class="n">MXL5005_MXLControlInit</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL5005_TunerConfig</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
	<span class="n">u8</span>	<span class="n">Mode</span><span class="p">,</span>		<span class="cm">/* 0: Analog Mode ; 1: Digital Mode */</span>
	<span class="n">u8</span>	<span class="n">IF_mode</span><span class="p">,</span>	<span class="cm">/* for Analog Mode, 0: zero IF; 1: low IF */</span>
	<span class="n">u32</span>	<span class="n">Bandwidth</span><span class="p">,</span>	<span class="cm">/* filter  channel bandwidth (6, 7, 8) */</span>
	<span class="n">u32</span>	<span class="n">IF_out</span><span class="p">,</span>		<span class="cm">/* Desired IF Out Frequency */</span>
	<span class="n">u32</span>	<span class="n">Fxtal</span><span class="p">,</span>		<span class="cm">/* XTAL Frequency */</span>
	<span class="n">u8</span>	<span class="n">AGC_Mode</span><span class="p">,</span>	<span class="cm">/* AGC Mode - Dual AGC: 0, Single AGC: 1 */</span>
	<span class="n">u16</span>	<span class="n">TOP</span><span class="p">,</span>		<span class="cm">/* 0: Dual AGC; Value: take over point */</span>
	<span class="n">u16</span>	<span class="n">IF_OUT_LOAD</span><span class="p">,</span>	<span class="cm">/* IF Out Load Resistor (200 / 300 Ohms) */</span>
	<span class="n">u8</span>	<span class="n">CLOCK_OUT</span><span class="p">,</span> 	<span class="cm">/* 0: turn off clk out; 1: turn on clock out */</span>
	<span class="n">u8</span>	<span class="n">DIV_OUT</span><span class="p">,</span>	<span class="cm">/* 0: Div-1; 1: Div-4 */</span>
	<span class="n">u8</span>	<span class="n">CAPSELECT</span><span class="p">,</span> 	<span class="cm">/* 0: disable On-Chip pulling cap; 1: enable */</span>
	<span class="n">u8</span>	<span class="n">EN_RSSI</span><span class="p">,</span> 	<span class="cm">/* 0: disable RSSI; 1: enable RSSI */</span>

	<span class="cm">/* Modulation Type; */</span>
	<span class="cm">/* 0 - Default;	1 - DVB-T; 2 - ATSC; 3 - QAM; 4 - Analog Cable */</span>
	<span class="n">u8</span>	<span class="n">Mod_Type</span><span class="p">,</span>

	<span class="cm">/* Tracking Filter */</span>
	<span class="cm">/* 0 - Default; 1 - Off; 2 - Type C; 3 - Type C-H */</span>
	<span class="n">u8</span>	<span class="n">TF_Type</span>
	<span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">=</span> <span class="n">Mode</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">=</span> <span class="n">IF_mode</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span> <span class="o">=</span> <span class="n">Bandwidth</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">=</span> <span class="n">IF_out</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">=</span> <span class="n">Fxtal</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">AGC_Mode</span> <span class="o">=</span> <span class="n">AGC_Mode</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">=</span> <span class="n">TOP</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT_LOAD</span> <span class="o">=</span> <span class="n">IF_OUT_LOAD</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CLOCK_OUT</span> <span class="o">=</span> <span class="n">CLOCK_OUT</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">DIV_OUT</span> <span class="o">=</span> <span class="n">DIV_OUT</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CAPSELECT</span> <span class="o">=</span> <span class="n">CAPSELECT</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">EN_RSSI</span> <span class="o">=</span> <span class="n">EN_RSSI</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">=</span> <span class="n">Mod_Type</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">=</span> <span class="n">TF_Type</span><span class="p">;</span>

	<span class="cm">/* Initialize all the controls and registers */</span>
	<span class="n">InitTunerControls</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="cm">/* Synthesizer LO frequency calculation */</span>
	<span class="n">MXL_SynthIFLO_Calc</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">MXL_SynthIFLO_Calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Digital Mode */</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span><span class="p">;</span>
	<span class="k">else</span> <span class="cm">/* Analog Mode */</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/* Analog Zero IF mode */</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">+</span> <span class="mi">400000</span><span class="p">;</span>
		<span class="k">else</span> <span class="cm">/* Analog Low IF mode */</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">+</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">MXL_SynthRFTGLO_Calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Digital Mode */</span> <span class="p">{</span>
			<span class="cm">/* remove 20.48MHz setting for 2.6.10 */</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span><span class="p">;</span>
			<span class="cm">/* change for 2.6.6 */</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span> <span class="mi">750000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="cm">/* Analog Mode */</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/* Analog Zero IF mode */</span> <span class="p">{</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span> <span class="mi">400000</span><span class="p">;</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span> <span class="mi">1750000</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="cm">/* Analog Low IF mode */</span> <span class="p">{</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span> <span class="o">+</span> <span class="mi">500000</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_OverwriteICDefault</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">OVERRIDE_1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">OVERRIDE_2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">OVERRIDE_3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">OVERRIDE_4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_BlockInit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_OverwriteICDefault</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="cm">/* Downconverter Control Dig Ana */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTN_AMP_CUT</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Filter Control  Dig  Ana */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_MODE</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_BUF</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">3</span> <span class="o">:</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_BUF_OA</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_INITSTATE_DLPF_TUNE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Initialize Low-Pass Filter */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Digital Mode */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">8000000</span>:
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_DLPF_BANDSEL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7000000</span>:
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_DLPF_BANDSEL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6000000</span>:
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
					<span class="n">BB_DLPF_BANDSEL</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* Analog Mode */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">8000000</span>:	<span class="cm">/* Low Zero */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_ALPF_BANDSELECT</span><span class="p">,</span>
					<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">3</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7000000</span>:
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_ALPF_BANDSELECT</span><span class="p">,</span>
					<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">4</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6000000</span>:
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_ALPF_BANDSELECT</span><span class="p">,</span>
					<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">5</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Charge Pump Control Dig  Ana */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">5</span> <span class="o">:</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
		<span class="n">RFSYN_EN_CHP_HIGAIN</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_CHP_LIN_B</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* AGC TOP Control */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">AGC_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/* Dual AGC */</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_RF</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="cm">/*  Single AGC Mode Dig  Ana */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_RF</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">?</span> <span class="mi">15</span> <span class="o">:</span> <span class="mi">12</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">55</span><span class="p">)</span> <span class="cm">/* TOP == 5.5 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">72</span><span class="p">)</span> <span class="cm">/* TOP == 7.2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">92</span><span class="p">)</span> <span class="cm">/* TOP == 9.2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">110</span><span class="p">)</span> <span class="cm">/* TOP == 11.0 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">129</span><span class="p">)</span> <span class="cm">/* TOP == 12.9 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">147</span><span class="p">)</span> <span class="cm">/* TOP == 14.7 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x5</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">168</span><span class="p">)</span> <span class="cm">/* TOP == 16.8 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">194</span><span class="p">)</span> <span class="cm">/* TOP == 19.4 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">212</span><span class="p">)</span> <span class="cm">/* TOP == 21.2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">232</span><span class="p">)</span> <span class="cm">/* TOP == 23.2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">252</span><span class="p">)</span> <span class="cm">/* TOP == 25.2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0xB</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">271</span><span class="p">)</span> <span class="cm">/* TOP == 27.1 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0xC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">292</span><span class="p">)</span> <span class="cm">/* TOP == 29.2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0xD</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">317</span><span class="p">)</span> <span class="cm">/* TOP == 31.7 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0xE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TOP</span> <span class="o">==</span> <span class="mi">349</span><span class="p">)</span> <span class="cm">/* TOP == 34.9 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">);</span>

	<span class="cm">/* IF Synthesizer Control */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_IFSynthInit</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="cm">/* IF UpConverter Control */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT_LOAD</span> <span class="o">==</span> <span class="mi">200</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DRV_RES_SEL</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">I_DRIVER</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT_LOAD</span> <span class="o">==</span> <span class="mi">300</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DRV_RES_SEL</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">I_DRIVER</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Anti-Alias Filtering Control</span>
<span class="cm">	 * initialise Anti-Aliasing Filter</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Digital Mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&gt;=</span> <span class="mi">4000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&lt;=</span> <span class="mi">6280000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AAF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AUX_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEL_AAF_BAND</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">==</span> <span class="mi">36125000UL</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">==</span> <span class="mi">36150000UL</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AAF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AUX_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEL_AAF_BAND</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&gt;</span> <span class="mi">36150000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AAF</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AUX_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEL_AAF_BAND</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* Analog Mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&gt;=</span> <span class="mi">4000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&lt;=</span> <span class="mi">5000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AAF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AUX_3P</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEL_AAF_BAND</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&gt;</span> <span class="mi">5000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AAF</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_3P</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">EN_AUX_3P</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEL_AAF_BAND</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Demod Clock Out */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">CLOCK_OUT</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_ENCLK16_CLK_OUT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_ENCLK16_CLK_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">DIV_OUT</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_SEL4_16B</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">DIV_OUT</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_SEL4_16B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Crystal Control */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">CAPSELECT</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">XTAL_CAPSELECT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">XTAL_CAPSELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;=</span> <span class="mi">12000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">16000000UL</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_SEL_DBL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;</span> <span class="mi">16000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">32000000UL</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_SEL_DBL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;=</span> <span class="mi">12000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">22000000UL</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_R_DIV</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;</span> <span class="mi">22000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">32000000UL</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_R_DIV</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Misc Controls */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Analog LowIF mode */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTIQFSMPULSE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTIQFSMPULSE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* status += MXL_ControlRead(fe, IF_DIVVAL, &amp;IF_DIVVAL_Val); */</span>

	<span class="cm">/* Set TG_R_DIV */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_R_DIV</span><span class="p">,</span>
		<span class="n">MXL_Ceiling</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="p">,</span> <span class="mi">1000000</span><span class="p">));</span>

	<span class="cm">/* Apply Default value to BB_INITSTATE_DLPF_TUNE */</span>

	<span class="cm">/* RSSI Control */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">EN_RSSI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* RSSI reference point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REF</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFH</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* TOP point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_FLR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_CEIL</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Modulation type bit settings</span>
<span class="cm">	 * Override the control values preset</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">==</span> <span class="n">MXL_DVBT</span><span class="p">)</span> <span class="cm">/* DVB-T Mode */</span> <span class="p">{</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">AGC_Mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* Single AGC Mode */</span>

		<span class="cm">/* Enable RSSI */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* RSSI reference point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REF</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFH</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* TOP point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_FLR</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_CEIL</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&lt;=</span> <span class="mi">6280000UL</span><span class="p">)</span>	<span class="cm">/* Low IF */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span> <span class="cm">/* High IF */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">==</span> <span class="n">MXL_ATSC</span><span class="p">)</span> <span class="cm">/* ATSC Mode */</span> <span class="p">{</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">AGC_Mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Single AGC Mode */</span>

		<span class="cm">/* Enable RSSI */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* RSSI reference point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REF</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFH</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* TOP point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_FLR</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_CEIL</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_INITSTATE_DLPF_TUNE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* Low Zero */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&lt;=</span> <span class="mi">6280000UL</span><span class="p">)</span>	<span class="cm">/* Low IF */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span> <span class="cm">/* High IF */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">==</span> <span class="n">MXL_QAM</span><span class="p">)</span> <span class="cm">/* QAM Mode */</span> <span class="p">{</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">=</span> <span class="n">MXL_DIGITAL_MODE</span><span class="p">;</span>

		<span class="cm">/* state-&gt;AGC_Mode = 1; */</span> <span class="cm">/* Single AGC Mode */</span>

		<span class="cm">/* Disable RSSI */</span>	<span class="cm">/* change here for v2.6.5 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* RSSI reference point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFH</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REF</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="cm">/* change here for v2.6.5 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_OUT</span> <span class="o">&lt;=</span> <span class="mi">6280000UL</span><span class="p">)</span>	<span class="cm">/* Low IF */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span> <span class="cm">/* High IF */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">==</span> <span class="n">MXL_ANALOG_CABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Analog Cable Mode */</span>
		<span class="cm">/* state-&gt;Mode = MXL_DIGITAL_MODE; */</span>

		<span class="n">state</span><span class="o">-&gt;</span><span class="n">AGC_Mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* Single AGC Mode */</span>

		<span class="cm">/* Disable RSSI */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* change for 2.6.3 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_RF</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">==</span> <span class="n">MXL_ANALOG_OTA</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Analog OTA Terrestrial mode add for 2.6.7 */</span>
		<span class="cm">/* state-&gt;Mode = MXL_ANALOG_MODE; */</span>

		<span class="cm">/* Enable RSSI */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* RSSI reference point */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFH</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REF</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">BB_IQSWAP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* RSSI disable */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">EN_RSSI</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_IFSynthInit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Fref</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Kdbl</span><span class="p">,</span> <span class="n">intModVal</span> <span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fracModVal</span> <span class="p">;</span>
	<span class="n">Kdbl</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;=</span> <span class="mi">12000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">16000000UL</span><span class="p">)</span>
		<span class="n">Kdbl</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;</span> <span class="mi">16000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">32000000UL</span><span class="p">)</span>
		<span class="n">Kdbl</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span>

	<span class="cm">/* IF Synthesizer Control */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Analog Low IF mode */</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">41000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">328000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">47000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">376000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">54000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x10</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">324000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">60000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x10</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">360000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">39250000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">314000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">39650000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">317200000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">40150000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">321200000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">40650000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">325200000UL</span> <span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">||</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">57000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x10</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">342000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">44000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">352000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">43750000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">350000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">36650000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">366500000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">36150000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">361500000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">36000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">360000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">35250000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">352500000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">34750000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">347500000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">6280000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x07</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">376800000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">5000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x09</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">360000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">4500000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x06</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">360000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">4570000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x06</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">365600000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">4000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x05</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">360000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">57400000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x10</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">344400000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">44400000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">355200000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">44150000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">353200000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">37050000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">370500000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">36550000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">365500000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">36125000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x04</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">361250000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">6000000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x07</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">360000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">5400000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x07</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">324000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">5380000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x07</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">322800000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">5200000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x09</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">374400000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">4900000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x09</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">352800000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">4400000UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x06</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">352000000UL</span> <span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_LO</span> <span class="o">==</span> <span class="mi">4063000UL</span><span class="p">)</span>  <span class="cm">/* add for 2.6.8 */</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_DIVVAL</span><span class="p">,</span>   <span class="mh">0x05</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">IF_VCO_BIAS</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
			<span class="n">Fref</span> <span class="o">=</span> <span class="mi">365670000UL</span> <span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* CHCAL_INT_MOD_IF */</span>
	<span class="cm">/* CHCAL_FRAC_MOD_IF */</span>
	<span class="n">intModVal</span> <span class="o">=</span> <span class="n">Fref</span> <span class="o">/</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">*</span> <span class="n">Kdbl</span><span class="o">/</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_IF</span><span class="p">,</span> <span class="n">intModVal</span><span class="p">);</span>

	<span class="n">fracModVal</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">)</span><span class="o">*</span><span class="p">(</span><span class="n">Fref</span><span class="o">/</span><span class="mi">1000</span> <span class="o">-</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="o">/</span><span class="mi">1000</span> <span class="o">*</span> <span class="n">Kdbl</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span> <span class="o">*</span>
		<span class="n">intModVal</span><span class="p">);</span>

	<span class="n">fracModVal</span> <span class="o">=</span> <span class="n">fracModVal</span> <span class="o">/</span> <span class="p">((</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">*</span> <span class="n">Kdbl</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_FRAC_MOD_IF</span><span class="p">,</span> <span class="n">fracModVal</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span> <span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_TuneRF</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">RF_Freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">divider_val</span><span class="p">,</span> <span class="n">E3</span><span class="p">,</span> <span class="n">E4</span><span class="p">,</span> <span class="n">E5</span><span class="p">,</span> <span class="n">E5A</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">Fmax</span><span class="p">,</span> <span class="n">Fmin</span><span class="p">,</span> <span class="n">FmaxBin</span><span class="p">,</span> <span class="n">FminBin</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">Kdbl_RF</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tg_divval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tg_lo</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">Fref_TG</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">Fvco</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">=</span> <span class="n">RF_Freq</span><span class="p">;</span>

	<span class="n">MXL_SynthRFTGLO_Calc</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;=</span> <span class="mi">12000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">22000000UL</span><span class="p">)</span>
		<span class="n">Kdbl_RF</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&gt;</span> <span class="mi">22000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span> <span class="o">&lt;=</span> <span class="mi">32000000</span><span class="p">)</span>
		<span class="n">Kdbl_RF</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Downconverter Controls</span>
<span class="cm">	 * Look-Up Table Implementation for:</span>
<span class="cm">	 *	DN_POLY</span>
<span class="cm">	 *	DN_RFGAIN</span>
<span class="cm">	 *	DN_CAP_RFLPF</span>
<span class="cm">	 *	DN_EN_VHFUHFBAR</span>
<span class="cm">	 *	DN_GAIN_ADJUST</span>
<span class="cm">	 *  Change the boundary reference from RF_IN to RF_LO</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;</span> <span class="mi">40000000UL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;=</span> <span class="mi">40000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">75000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">423</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">75000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">100000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">222</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">100000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">150000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">147</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">150000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">200000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">9</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">200000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">300000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">300000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">650000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">650000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">900000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_POLY</span><span class="p">,</span>              <span class="mi">3</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_RFGAIN</span><span class="p">,</span>            <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_CAP_RFLPF</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_EN_VHFUHFBAR</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_GAIN_ADJUST</span><span class="p">,</span>       <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">900000000UL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*	DN_IQTNBUF_AMP */</span>
	<span class="cm">/*	DN_IQTNGNBFBIAS_BST */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;=</span> <span class="mi">40000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">75000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">75000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">100000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">100000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">150000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">150000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">200000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">200000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">300000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">300000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">400000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">400000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">450000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">450000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">500000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">500000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">550000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">550000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">600000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">600000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">650000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">650000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">700000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">700000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">750000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">750000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">800000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">800000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">850000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">10</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="mi">850000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="mi">900000000UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNBUF_AMP</span><span class="p">,</span>       <span class="mi">10</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_IQTNGNBFBIAS_BST</span><span class="p">,</span>  <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set RF Synth and LO Path Control</span>
<span class="cm">	 *</span>
<span class="cm">	 * Look-Up table implementation for:</span>
<span class="cm">	 *	RFSYN_EN_OUTMUX</span>
<span class="cm">	 *	RFSYN_SEL_VCO_OUT</span>
<span class="cm">	 *	RFSYN_SEL_VCO_HI</span>
<span class="cm">	 *  RFSYN_SEL_DIVM</span>
<span class="cm">	 *	RFSYN_RF_DIV_BIAS</span>
<span class="cm">	 *	DN_SEL_FREQ</span>
<span class="cm">	 *</span>
<span class="cm">	 * Set divider_val, Fmax, Fmix to use in Equations</span>
<span class="cm">	 */</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">28000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">42500000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;=</span> <span class="mi">40000000UL</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">1</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">64</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">42500000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">56000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">1</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">64</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">56000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">85000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">1</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">32</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">85000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">112000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">1</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">32</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">112000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">170000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">2</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">16</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">170000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">225000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">2</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">16</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">225000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">300000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">4</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="mi">340000000UL</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">300000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">340000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="mi">225000000UL</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">340000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">450000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">2</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">450000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">680000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">680000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">900000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span>     <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span>    <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span>      <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span>   <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span>         <span class="mi">0</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*	CHCAL_INT_MOD_RF</span>
<span class="cm">	 *	CHCAL_FRAC_MOD_RF</span>
<span class="cm">	 *	RFSYN_LPF_R</span>
<span class="cm">	 *	CHCAL_EN_INT_RF</span>
<span class="cm">	 */</span>
	<span class="cm">/* Equation E3 RFSYN_VCO_BIAS */</span>
	<span class="n">E3</span> <span class="o">=</span> <span class="p">(((</span><span class="n">Fmax</span><span class="o">-</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">)</span><span class="o">*</span><span class="mi">32</span><span class="p">)</span><span class="o">/</span><span class="p">((</span><span class="n">Fmax</span><span class="o">-</span><span class="n">Fmin</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">)</span> <span class="o">+</span> <span class="mi">8</span> <span class="p">;</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="n">E3</span><span class="p">);</span>

	<span class="cm">/* Equation E4 CHCAL_INT_MOD_RF */</span>
	<span class="n">E4</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span><span class="o">*</span><span class="n">divider_val</span><span class="o">/</span><span class="mi">1000</span><span class="p">)</span><span class="o">/</span><span class="p">(</span><span class="mi">2</span><span class="o">*</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="o">*</span><span class="n">Kdbl_RF</span><span class="o">/</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="n">E4</span><span class="p">);</span>

	<span class="cm">/* Equation E5 CHCAL_FRAC_MOD_RF CHCAL_EN_INT_RF */</span>
	<span class="n">E5</span> <span class="o">=</span> <span class="p">((</span><span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">)</span><span class="o">*</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span><span class="o">/</span><span class="mi">10000</span><span class="o">*</span><span class="n">divider_val</span> <span class="o">-</span>
		<span class="p">(</span><span class="n">E4</span><span class="o">*</span><span class="p">(</span><span class="mi">2</span><span class="o">*</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="o">*</span><span class="n">Kdbl_RF</span><span class="p">)</span><span class="o">/</span><span class="mi">10000</span><span class="p">)))</span> <span class="o">/</span>
		<span class="p">(</span><span class="mi">2</span><span class="o">*</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="o">*</span><span class="n">Kdbl_RF</span><span class="o">/</span><span class="mi">10000</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="n">E5</span><span class="p">);</span>

	<span class="cm">/* Equation E5A RFSYN_LPF_R */</span>
	<span class="n">E5A</span> <span class="o">=</span> <span class="p">(((</span><span class="n">Fmax</span> <span class="o">-</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_LO</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">)</span><span class="o">*</span><span class="mi">4</span><span class="o">/</span><span class="p">((</span><span class="n">Fmax</span><span class="o">-</span><span class="n">Fmin</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span> <span class="p">;</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_LPF_R</span><span class="p">,</span> <span class="n">E5A</span><span class="p">);</span>

	<span class="cm">/* Euqation E5B CHCAL_EN_INIT_RF */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_EN_INT_RF</span><span class="p">,</span> <span class="p">((</span><span class="n">E5</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="cm">/*if (E5 == 0)</span>
<span class="cm">	 *	status += MXL_ControlWrite(fe, CHCAL_EN_INT_RF, 1);</span>
<span class="cm">	 *else</span>
<span class="cm">	 *	status += MXL_ControlWrite(fe, CHCAL_FRAC_MOD_RF, E5);</span>
<span class="cm">	 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set TG Synth</span>
<span class="cm">	 *</span>
<span class="cm">	 * Look-Up table implementation for:</span>
<span class="cm">	 *	TG_LO_DIVVAL</span>
<span class="cm">	 *	TG_LO_SELVAL</span>
<span class="cm">	 *</span>
<span class="cm">	 * Set divider_val, Fmax, Fmix to use in Equations</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;</span> <span class="mi">33000000UL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">33000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">50000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;=</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x6</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">36</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">50000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">67000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">24</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">67000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">100000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0xC</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x2</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">18</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">100000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">150000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x8</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x2</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">12</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">150000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">200000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x2</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">200000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">300000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x8</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x3</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">300000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">400000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x3</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">400000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">600000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x8</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x7</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>
	<span class="n">FminBin</span> <span class="o">=</span> <span class="mi">600000000UL</span> <span class="p">;</span>
	<span class="n">FmaxBin</span> <span class="o">=</span> <span class="mi">900000000UL</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="n">FminBin</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&lt;=</span> <span class="n">FmaxBin</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_DIVVAL</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_LO_SELVAL</span><span class="p">,</span>	<span class="mh">0x7</span><span class="p">);</span>
		<span class="n">divider_val</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">;</span>
		<span class="n">Fmax</span> <span class="o">=</span> <span class="n">FmaxBin</span> <span class="p">;</span>
		<span class="n">Fmin</span> <span class="o">=</span> <span class="n">FminBin</span> <span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* TG_DIV_VAL */</span>
	<span class="n">tg_divval</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span><span class="o">*</span><span class="n">divider_val</span><span class="o">/</span><span class="mi">100000</span><span class="p">)</span> <span class="o">*</span>
		<span class="p">(</span><span class="n">MXL_Ceiling</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="p">,</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">*</span> <span class="mi">100</span><span class="p">)</span> <span class="o">/</span>
		<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="o">/</span><span class="mi">1000</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_DIV_VAL</span><span class="p">,</span> <span class="n">tg_divval</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span> <span class="o">&gt;</span> <span class="mi">600000000UL</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_DIV_VAL</span><span class="p">,</span> <span class="n">tg_divval</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">Fmax</span> <span class="o">=</span> <span class="mi">1800000000UL</span> <span class="p">;</span>
	<span class="n">Fmin</span> <span class="o">=</span> <span class="mi">1200000000UL</span> <span class="p">;</span>

	<span class="cm">/* prevent overflow of 32 bit unsigned integer, use</span>
<span class="cm">	 * following equation. Edit for v2.6.4</span>
<span class="cm">	 */</span>
	<span class="cm">/* Fref_TF = Fref_TG * 1000 */</span>
	<span class="n">Fref_TG</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="o">/</span><span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="n">MXL_Ceiling</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Fxtal</span><span class="p">,</span> <span class="mi">1000000</span><span class="p">);</span>

	<span class="cm">/* Fvco = Fvco/10 */</span>
	<span class="n">Fvco</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TG_LO</span><span class="o">/</span><span class="mi">10000</span><span class="p">)</span> <span class="o">*</span> <span class="n">divider_val</span> <span class="o">*</span> <span class="n">Fref_TG</span><span class="p">;</span>

	<span class="n">tg_lo</span> <span class="o">=</span> <span class="p">(((</span><span class="n">Fmax</span><span class="o">/</span><span class="mi">10</span> <span class="o">-</span> <span class="n">Fvco</span><span class="p">)</span><span class="o">/</span><span class="mi">100</span><span class="p">)</span><span class="o">*</span><span class="mi">32</span><span class="p">)</span> <span class="o">/</span> <span class="p">((</span><span class="n">Fmax</span><span class="o">-</span><span class="n">Fmin</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">)</span><span class="o">+</span><span class="mi">8</span><span class="p">;</span>

	<span class="cm">/* below equation is same as above but much harder to debug.</span>
<span class="cm">	 *</span>
<span class="cm">	 * static u32 MXL_GetXtalInt(u32 Xtal_Freq)</span>
<span class="cm">	 * {</span>
<span class="cm">	 *	if ((Xtal_Freq % 1000000) == 0)</span>
<span class="cm">	 *		return (Xtal_Freq / 10000);</span>
<span class="cm">	 *	else</span>
<span class="cm">	 *		return (((Xtal_Freq / 1000000) + 1)*100);</span>
<span class="cm">	 * }</span>
<span class="cm">	 *</span>
<span class="cm">	 * u32 Xtal_Int = MXL_GetXtalInt(state-&gt;Fxtal);</span>
<span class="cm">	 * tg_lo = ( ((Fmax/10000 * Xtal_Int)/100) -</span>
<span class="cm">	 * ((state-&gt;TG_LO/10000)*divider_val *</span>
<span class="cm">	 * (state-&gt;Fxtal/10000)/100) )*32/((Fmax-Fmin)/10000 *</span>
<span class="cm">	 * Xtal_Int/100) + 8;</span>
<span class="cm">	 */</span>

	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">TG_VCO_BIAS</span> <span class="p">,</span> <span class="n">tg_lo</span><span class="p">);</span>

	<span class="cm">/* add for 2.6.5 Special setting for QAM */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mod_Type</span> <span class="o">==</span> <span class="n">MXL_QAM</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">qam_gain</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span>
						   <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">qam_gain</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">680000000</span><span class="p">)</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Off Chip Tracking Filter Control */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Tracking Filter Off State; turn off all the banks */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* Bank1 Off */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* Bank2 Off */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* Bank3 Off */</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_C</span><span class="p">)</span> <span class="cm">/* Tracking Filter type C */</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">150000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">150000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">280000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">280000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">360000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">360000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">560000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">560000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">580000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">29</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">580000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">630000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">630000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">700000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">700000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">760000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">760000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_C_H</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Tracking Filter type C-H for Hauppauge only */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">150000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">150000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">280000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">280000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">360000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">360000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">560000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">560000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">580000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">580000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">630000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">630000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">700000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">700000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">760000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">760000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_D</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Tracking Filter type D */</span>

		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">174000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">174000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">250000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">250000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">310000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">310000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">360000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">360000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">470000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">470000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">640000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">640000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_D_L</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Tracking Filter type D-L for Lumanate ONLY change 2.6.3 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* if UHF and terrestrial =&gt; Turn off Tracking Filter */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">471000000</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span> <span class="mi">471000000</span><span class="p">)</span><span class="o">%</span><span class="mi">6000000</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Turn off all the banks */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_IF</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* if VHF or cable =&gt; Turn on Tracking Filter */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">140000000</span><span class="p">)</span> <span class="p">{</span>

				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">140000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">240000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">240000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">340000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">340000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">430000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">430000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">470000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">470000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">570000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">570000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">620000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">620000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">760000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">760000000</span> <span class="o">&amp;&amp;</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_A_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_E</span><span class="p">)</span> <span class="cm">/* Tracking Filter type E */</span> <span class="p">{</span>

		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">174000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">174000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">250000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">250000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">310000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">310000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">360000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">360000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">470000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">470000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">640000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">640000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_F</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Tracking Filter type F */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">160000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">160000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">210000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">210000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">300000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">300000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">390000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">390000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">515000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">515000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">650000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">650000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_E_2</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Tracking Filter type E_2 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">174000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">174000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">250000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">250000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">350000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">350000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">400000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">400000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">570000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">570000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">770000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">770000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_G</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Tracking Filter type G add for v2.6.8 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">50000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">190000000</span><span class="p">)</span> <span class="p">{</span>

			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">190000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">280000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">280000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">350000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">350000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">400000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">400000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">470000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">470000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">640000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">640000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">820000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">820000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TF_Type</span> <span class="o">==</span> <span class="n">MXL_TF_E_NA</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Tracking Filter type E-NA for Empia ONLY change for 2.6.8 */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_DIN_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* if UHF and terrestrial=&gt; Turn off Tracking Filter */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">471000000</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">-</span> <span class="mi">471000000</span><span class="p">)</span><span class="o">%</span><span class="mi">6000000</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>

			<span class="cm">/* Turn off all the banks */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

			<span class="cm">/* 2.6.12 Turn on RSSI */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTSYNTHCALIF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">SEQ_EXTDCCAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_ENCLKRFAGC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

			<span class="cm">/* RSSI reference point */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFH</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REF</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFA_RSSI_REFL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

			<span class="cm">/* following parameter is from analog OTA mode,</span>
<span class="cm">			 * can be change to seek better performance */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* if VHF or Cable =&gt;  Turn on Tracking Filter */</span>

		<span class="cm">/* 2.6.12 Turn off RSSI */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AGC_EN_RSSI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* change back from above condition */</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_CHP_GAIN</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>


		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">43000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">174000000</span><span class="p">)</span> <span class="p">{</span>

			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">174000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">250000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">250000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">350000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">350000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">400000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">400000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">570000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">570000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;</span> <span class="mi">770000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&gt;=</span> <span class="mi">770000000</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span> <span class="o">&lt;=</span> <span class="mi">900000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DAC_B_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">status</span> <span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_SetGPIO</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">GPIO_Num</span><span class="p">,</span> <span class="n">u8</span> <span class="n">GPIO_Val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Num</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_1B</span><span class="p">,</span> <span class="n">GPIO_Val</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* GPIO2 is not available */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Num</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Val</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_3B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_3B</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Val</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* tri-state */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_3B</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Num</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Val</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_4B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_4B</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GPIO_Val</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* tri-state */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">GPIO_4B</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="n">ControlNum</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Will write ALL Matching Control Name */</span>
	<span class="cm">/* Write Matching INIT Control */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite_Group</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ControlNum</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Write Matching CH Control */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite_Group</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ControlNum</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="cp">#ifdef _MXL_INTERNAL</span>
	<span class="cm">/* Write Matching MXL Control */</span>
	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite_Group</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ControlNum</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_ControlWrite_Group</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="n">controlNum</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">u16</span> <span class="n">controlGroup</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">highLimit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrlVal</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">controlGroup</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Initial Control */</span> <span class="p">{</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl_Num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">controlNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Ctrl_Num</span><span class="p">)</span> <span class="p">{</span>

				<span class="n">highLimit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="n">highLimit</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">);</span>
						<span class="n">MXL_RegWriteBit</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="n">j</span><span class="p">]),</span>
							<span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="n">j</span><span class="p">]),</span>
							<span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">value</span><span class="o">&gt;&gt;</span><span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">));</span>
					<span class="p">}</span>
					<span class="n">ctrlVal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
						<span class="n">ctrlVal</span> <span class="o">+=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">k</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">controlGroup</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="cm">/* Chan change Control */</span> <span class="p">{</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl_Num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">controlNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Ctrl_Num</span><span class="p">)</span> <span class="p">{</span>

				<span class="n">highLimit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="n">highLimit</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">);</span>
						<span class="n">MXL_RegWriteBit</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="n">j</span><span class="p">]),</span>
							<span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="n">j</span><span class="p">]),</span>
							<span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">value</span><span class="o">&gt;&gt;</span><span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">));</span>
					<span class="p">}</span>
					<span class="n">ctrlVal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
						<span class="n">ctrlVal</span> <span class="o">+=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">k</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#ifdef _MXL_INTERNAL</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">controlGroup</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="cm">/* Maxlinear Control */</span> <span class="p">{</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl_Num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">controlNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Ctrl_Num</span><span class="p">)</span> <span class="p">{</span>

				<span class="n">highLimit</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="n">highLimit</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">);</span>
						<span class="n">MXL_RegWriteBit</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">[</span><span class="n">j</span><span class="p">]),</span>
							<span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bit</span><span class="p">[</span><span class="n">j</span><span class="p">]),</span>
							<span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">value</span><span class="o">&gt;&gt;</span><span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">));</span>
					<span class="p">}</span>
					<span class="n">ctrlVal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
						<span class="n">ctrlVal</span> <span class="o">+=</span> <span class="n">state</span><span class="o">-&gt;</span>
							<span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">*</span>
							<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">k</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span> <span class="p">;</span> <span class="cm">/* successful return */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_RegRead</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">RegNum</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">104</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RegNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Reg_Num</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">RegVal</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Reg_Val</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_ControlRead</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="n">controlNum</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrlVal</span> <span class="p">;</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">,</span> <span class="n">k</span> <span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl_Num</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">controlNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Ctrl_Num</span><span class="p">)</span> <span class="p">{</span>

			<span class="n">ctrlVal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
				<span class="n">ctrlVal</span> <span class="o">+=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Init_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="n">k</span><span class="p">);</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">ctrlVal</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl_Num</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">controlNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Ctrl_Num</span><span class="p">)</span> <span class="p">{</span>

			<span class="n">ctrlVal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
				<span class="n">ctrlVal</span> <span class="o">+=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CH_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">k</span><span class="p">);</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">ctrlVal</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="p">}</span>
	<span class="p">}</span>

<span class="cp">#ifdef _MXL_INTERNAL</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl_Num</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">controlNum</span> <span class="o">==</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Ctrl_Num</span><span class="p">)</span> <span class="p">{</span>

			<span class="n">ctrlVal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
				<span class="n">ctrlVal</span> <span class="o">+=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">MXL_Ctrl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="n">k</span><span class="p">);</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">ctrlVal</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">MXL_RegWriteBit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">address</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bit</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">bitVal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="p">;</span>

	<span class="k">const</span> <span class="n">u8</span> <span class="n">AND_MAP</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0xFE</span><span class="p">,</span> <span class="mh">0xFD</span><span class="p">,</span> <span class="mh">0xFB</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span>
		<span class="mh">0xEF</span><span class="p">,</span> <span class="mh">0xDF</span><span class="p">,</span> <span class="mh">0xBF</span><span class="p">,</span> <span class="mh">0x7F</span> <span class="p">}</span> <span class="p">;</span>

	<span class="k">const</span> <span class="n">u8</span> <span class="n">OR_MAP</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
		<span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs_Num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Reg_Num</span> <span class="o">==</span> <span class="n">address</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bitVal</span><span class="p">)</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">|=</span> <span class="n">OR_MAP</span><span class="p">[</span><span class="n">bit</span><span class="p">];</span>
			<span class="k">else</span>
				<span class="n">state</span><span class="o">-&gt;</span><span class="n">TunerRegs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">Reg_Val</span> <span class="o">&amp;=</span> <span class="n">AND_MAP</span><span class="p">[</span><span class="n">bit</span><span class="p">];</span>
			<span class="k">break</span> <span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">MXL_Ceiling</span><span class="p">(</span><span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">u32</span> <span class="n">resolution</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">value</span> <span class="o">/</span> <span class="n">resolution</span> <span class="o">+</span> <span class="p">(</span><span class="n">value</span> <span class="o">%</span> <span class="n">resolution</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Retrieve the Initialzation Registers */</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetInitRegister</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegNum</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="p">;</span>

	<span class="n">u8</span> <span class="n">RegAddr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span>
		<span class="mi">76</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">135</span><span class="p">,</span> <span class="mi">137</span><span class="p">,</span> <span class="mi">147</span><span class="p">,</span>
		<span class="mi">156</span><span class="p">,</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span><span class="p">,</span> <span class="mi">25</span> <span class="p">};</span>

	<span class="o">*</span><span class="n">count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">RegAddr</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_BlockInit</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="o">*</span><span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RegNum</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">RegAddr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_RegRead</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RegNum</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">RegVal</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetCHRegister</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegNum</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">,</span>
	<span class="kt">int</span> <span class="o">*</span><span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="p">;</span>

<span class="cm">/* add 77, 166, 167, 168 register for 2.6.12 */</span>
<span class="cp">#ifdef _MXL_PRODUCTION</span>
	<span class="n">u8</span> <span class="n">RegAddr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span>
	   <span class="mi">107</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">109</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">111</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span> <span class="p">}</span> <span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">u8</span> <span class="n">RegAddr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span>
	   <span class="mi">107</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">109</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">111</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span> <span class="p">}</span> <span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	u8 RegAddr[171];</span>
<span class="cm">	for (i = 0; i &lt;= 170; i++)</span>
<span class="cm">		RegAddr[i] = i;</span>
<span class="cm">	*/</span>
<span class="cp">#endif</span>

	<span class="o">*</span><span class="n">count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">RegAddr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="o">*</span><span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RegNum</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">RegAddr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_RegRead</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RegNum</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">RegVal</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetCHRegister_ZeroIF</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">RegNum</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">RegVal</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">RegAddr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">43</span><span class="p">,</span> <span class="mi">136</span><span class="p">};</span>

	<span class="o">*</span><span class="n">count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">RegAddr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="o">*</span><span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RegNum</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">RegAddr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_RegRead</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RegNum</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">RegVal</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_GetMasterControl</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">MasterReg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Load_Start */</span>
		<span class="o">*</span><span class="n">MasterReg</span> <span class="o">=</span> <span class="mh">0xF3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="cm">/* Power_Down */</span>
		<span class="o">*</span><span class="n">MasterReg</span> <span class="o">=</span> <span class="mh">0x41</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="cm">/* Synth_Reset */</span>
		<span class="o">*</span><span class="n">MasterReg</span> <span class="o">=</span> <span class="mh">0xB1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="cm">/* Seq_Off */</span>
		<span class="o">*</span><span class="n">MasterReg</span> <span class="o">=</span> <span class="mh">0xF1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef _MXL_PRODUCTION</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_VCORange_Test</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="kt">int</span> <span class="n">VCO_Range</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">VCO_Range</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_DIV</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_DIVM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Low IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">56</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">180224</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Zero IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">56</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">222822</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Digital Mode */</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">56</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">229376</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">VCO_Range</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_DIV</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_DIVM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">41</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Low IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">206438</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Zero IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">206438</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Digital Mode */</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">41</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">16384</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">VCO_Range</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_DIV</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_DIVM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Low IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">44</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">173670</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Zero IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">44</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">173670</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Digital Mode */</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">245760</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">VCO_Range</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_DIV</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_EN_OUTMUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_DIVM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_DIVM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_OUT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_RF_DIV_BIAS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_SEL_FREQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Low IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">206438</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">IF_Mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Analog Zero IF Mode */</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">206438</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">Mode</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* Digital Mode */</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_SEL_VCO_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">RFSYN_VCO_BIAS</span><span class="p">,</span> <span class="mi">40</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">CHCAL_INT_MOD_RF</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span>
				<span class="n">CHCAL_FRAC_MOD_RF</span><span class="p">,</span> <span class="mi">212992</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">MXL_Hystersis_Test</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="kt">int</span> <span class="n">Hystersis</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">Hystersis</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">+=</span> <span class="n">MXL_ControlWrite</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">DN_BYPASS_AGC_I2C</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cm">/* End: Reference driver code found in the Realtek driver that</span>
<span class="cm"> * is copyright MaxLinear */</span>

<span class="cm">/* ----------------------------------------------------------------</span>
<span class="cm"> * Begin: Everything after here is new code to adapt the</span>
<span class="cm"> * proprietary Realtek driver into a Linux API tuner.</span>
<span class="cm"> * Copyright (C) 2008 Steven Toth &lt;stoth@linuxtv.org&gt;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x00</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">i2c_address</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			       <span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span> <span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">};</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span>
		<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;mxl5005s I2C reset failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span>
		<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Write a single byte to a single reg, latch the value if required by</span>
<span class="cm"> * following the transaction with the latch byte.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_writereg</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">latch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">MXL5005S_LATCH_BYTE</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">i2c_address</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			       <span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span> <span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">latch</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;%s(0x%x, 0x%x, 0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">msg</span><span class="p">.</span><span class="n">addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;mxl5005s I2C write failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">addrtable</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">datatable</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span>
		<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mxl5005s_writereg</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">addrtable</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">datatable</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mxl5005s_writereg</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">addrtable</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">datatable</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span>
		<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">MXL_QAM</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">mxl5005s_reconfigure</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">MXL_QAM</span><span class="p">,</span> <span class="n">MXL5005S_BANDWIDTH_6MHZ</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_reconfigure</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mod_type</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">bandwidth</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">AddrTable</span><span class="p">[</span><span class="n">MXL5005S_REG_WRITING_TABLE_LEN_MAX</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ByteTable</span><span class="p">[</span><span class="n">MXL5005S_REG_WRITING_TABLE_LEN_MAX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">TableLen</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s(type=%d, bw=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">mod_type</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">);</span>

	<span class="n">mxl5005s_reset</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="cm">/* Tuner initialization stage 0 */</span>
	<span class="n">MXL_GetMasterControl</span><span class="p">(</span><span class="n">ByteTable</span><span class="p">,</span> <span class="n">MC_SYNTH_RESET</span><span class="p">);</span>
	<span class="n">AddrTable</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">MASTER_CONTROL_ADDR</span><span class="p">;</span>
	<span class="n">ByteTable</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">AgcMasterByte</span><span class="p">;</span>

	<span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">mxl5005s_AssignTunerMode</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">mod_type</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">);</span>

	<span class="cm">/* Tuner initialization stage 1 */</span>
	<span class="n">MXL_GetInitRegister</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">TableLen</span><span class="p">);</span>

	<span class="n">mxl5005s_writeregs</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">AddrTable</span><span class="p">,</span> <span class="n">ByteTable</span><span class="p">,</span> <span class="n">TableLen</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_AssignTunerMode</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mod_type</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">bandwidth</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mxl5005s_config</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>

	<span class="n">InitTunerControls</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>

	<span class="cm">/* Set MxL5005S parameters. */</span>
	<span class="n">MXL5005_TunerConfig</span><span class="p">(</span>
		<span class="n">fe</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">mod_mode</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">if_mode</span><span class="p">,</span>
		<span class="n">bandwidth</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">if_freq</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">xtal_freq</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">agc_mode</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">top</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">output_load</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">clock_out</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">div_out</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">cap_select</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">rssi_enable</span><span class="p">,</span>
		<span class="n">mod_type</span><span class="p">,</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">tracking_filter</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_set_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">delsys</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">delivery_system</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bw</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">bandwidth_hz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">req_mode</span><span class="p">,</span> <span class="n">req_bw</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">delsys</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_ATSC</span>:
		<span class="n">req_mode</span> <span class="o">=</span> <span class="n">MXL_ATSC</span><span class="p">;</span>
		<span class="n">req_bw</span>  <span class="o">=</span> <span class="n">MXL5005S_BANDWIDTH_6MHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_B</span>:
		<span class="n">req_mode</span> <span class="o">=</span> <span class="n">MXL_QAM</span><span class="p">;</span>
		<span class="n">req_bw</span>  <span class="o">=</span> <span class="n">MXL5005S_BANDWIDTH_6MHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>	<span class="cm">/* Assume DVB-T */</span>
		<span class="n">req_mode</span> <span class="o">=</span> <span class="n">MXL_DVBT</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">bw</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">6000000</span>:
			<span class="n">req_bw</span> <span class="o">=</span> <span class="n">MXL5005S_BANDWIDTH_6MHZ</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7000000</span>:
			<span class="n">req_bw</span> <span class="o">=</span> <span class="n">MXL5005S_BANDWIDTH_7MHZ</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">8000000</span>:
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">req_bw</span> <span class="o">=</span> <span class="n">MXL5005S_BANDWIDTH_8MHZ</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Change tuner for new modulation type if reqd */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">req_mode</span> <span class="o">!=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">current_mode</span> <span class="o">||</span>
	    <span class="n">req_bw</span> <span class="o">!=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">req_mode</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mxl5005s_reconfigure</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">req_mode</span><span class="p">,</span> <span class="n">req_bw</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s() freq=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mxl5005s_SetRfFreqHz</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_get_frequency</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">frequency</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="o">*</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">RF_IN</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_get_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">bandwidth</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">;</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="o">*</span><span class="n">bandwidth</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">Chan_Bandwidth</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mxl5005s_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span><span class="p">);</span>
	<span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dvb_tuner_ops</span> <span class="n">mxl5005s_tuner_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;MaxLinear MXL5005S&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_min</span>  <span class="o">=</span>  <span class="mi">48000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_max</span>  <span class="o">=</span> <span class="mi">860000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_step</span> <span class="o">=</span>     <span class="mi">50000</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">.</span><span class="n">release</span>       <span class="o">=</span> <span class="n">mxl5005s_release</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>          <span class="o">=</span> <span class="n">mxl5005s_init</span><span class="p">,</span>

	<span class="p">.</span><span class="n">set_params</span>    <span class="o">=</span> <span class="n">mxl5005s_set_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_frequency</span> <span class="o">=</span> <span class="n">mxl5005s_get_frequency</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_bandwidth</span> <span class="o">=</span> <span class="n">mxl5005s_get_bandwidth</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="nf">mxl5005s_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">mxl5005s_config</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxl5005s_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">state</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxl5005s_state</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span> <span class="o">=</span> <span class="n">fe</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;MXL5005S: Attached at address 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">config</span><span class="o">-&gt;</span><span class="n">i2c_address</span><span class="p">);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mxl5005s_tuner_ops</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_tuner_ops</span><span class="p">));</span>

	<span class="n">fe</span><span class="o">-&gt;</span><span class="n">tuner_priv</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">fe</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">mxl5005s_attach</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;MaxLinear MXL5005S silicon tuner driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Steven Toth&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
